// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmain.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vmain__Syms.h"
#include "Vmain___024root.h"

extern const VlUnpacked<CData/*0:0*/, 64> Vmain__ConstPool__TABLE_h13ae860a_0;
extern const VlUnpacked<CData/*7:0*/, 64> Vmain__ConstPool__TABLE_h3e5c4ef2_0;
extern const VlWide<16>/*511:0*/ Vmain__ConstPool__CONST_h93e1b771_0;
extern const VlUnpacked<CData/*3:0*/, 8> Vmain__ConstPool__TABLE_h611c22d1_0;
extern const VlUnpacked<CData/*1:0*/, 32> Vmain__ConstPool__TABLE_h92ecbd6e_0;
extern const VlUnpacked<CData/*0:0*/, 32> Vmain__ConstPool__TABLE_h695e6748_0;
extern const VlWide<15>/*479:0*/ Vmain__ConstPool__CONST_hbd99daea_0;

VL_INLINE_OPT void Vmain___024root___nba_sequent__TOP__4(Vmain___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmain__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmain___024root___nba_sequent__TOP__4\n"); );
    // Init
    CData/*0:0*/ main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0;
    main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0 = 0;
    CData/*0:0*/ main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT____Vlvbound_hc7d9c82c__0;
    main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT____Vlvbound_hc7d9c82c__0 = 0;
    CData/*0:0*/ main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT____Vlvbound_he5148a9b__0;
    main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT____Vlvbound_he5148a9b__0 = 0;
    CData/*0:0*/ main__DOT__wbu_xbar__DOT____VdfgTmp_h4f7f05b5__0;
    main__DOT__wbu_xbar__DOT____VdfgTmp_h4f7f05b5__0 = 0;
    CData/*0:0*/ main__DOT__u_fan__DOT__u_i2ccpu__DOT____VdfgTmp_hfc6f1b73__0;
    main__DOT__u_fan__DOT__u_i2ccpu__DOT____VdfgTmp_hfc6f1b73__0 = 0;
    CData/*0:0*/ main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT____VdfgTmp_h17d9fffe__0;
    main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT____VdfgTmp_h17d9fffe__0 = 0;
    CData/*0:0*/ main__DOT__i2ci__DOT____VdfgTmp_hfc6f1b73__0;
    main__DOT__i2ci__DOT____VdfgTmp_hfc6f1b73__0 = 0;
    CData/*0:0*/ main__DOT__i2ci__DOT__u_axisi2c__DOT____VdfgTmp_h17d9fffe__0;
    main__DOT__i2ci__DOT__u_axisi2c__DOT____VdfgTmp_h17d9fffe__0 = 0;
    CData/*0:0*/ main__DOT__swic__DOT____VdfgTmp_hcb06aa5b__0;
    main__DOT__swic__DOT____VdfgTmp_hcb06aa5b__0 = 0;
    CData/*0:0*/ main__DOT__swic__DOT____VdfgTmp_hcb574c13__0;
    main__DOT__swic__DOT____VdfgTmp_hcb574c13__0 = 0;
    CData/*0:0*/ main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT____VdfgTmp_ha0d5d2cf__0;
    main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT____VdfgTmp_ha0d5d2cf__0 = 0;
    CData/*0:0*/ main__DOT__swic__DOT__thecpu__DOT__core__DOT__doalu__DOT____VdfgTmp_h832f938f__0;
    main__DOT__swic__DOT__thecpu__DOT__core__DOT__doalu__DOT____VdfgTmp_h832f938f__0 = 0;
    CData/*5:0*/ __Vtableidx1;
    __Vtableidx1 = 0;
    CData/*4:0*/ __Vtableidx8;
    __Vtableidx8 = 0;
    CData/*2:0*/ __Vtableidx10;
    __Vtableidx10 = 0;
    VlWide<16>/*511:0*/ __Vtemp_h3711b190__0;
    VlWide<16>/*511:0*/ __Vtemp_h18146fff__0;
    VlWide<16>/*511:0*/ __Vtemp_h8c81192e__0;
    VlWide<16>/*511:0*/ __Vtemp_h5dad54bf__0;
    VlWide<16>/*511:0*/ __Vtemp_h01ff8f7b__0;
    VlWide<16>/*511:0*/ __Vtemp_hf1acda43__0;
    VlWide<16>/*511:0*/ __Vtemp_he3c3974d__0;
    VlWide<16>/*511:0*/ __Vtemp_h0ca773d0__0;
    VlWide<16>/*511:0*/ __Vtemp_hbc743227__0;
    VlWide<16>/*511:0*/ __Vtemp_h6409050d__0;
    VlWide<32>/*1023:0*/ __Vtemp_h7be7356a__0;
    VlWide<32>/*1023:0*/ __Vtemp_h448dc795__0;
    VlWide<32>/*1023:0*/ __Vtemp_h9b90904f__0;
    VlWide<4>/*127:0*/ __Vtemp_hd96f9696__0;
    VlWide<4>/*127:0*/ __Vtemp_h6aa6ab78__0;
    // Body
    __Vtableidx1 = (((IData)(vlSelf->main__DOT__u_fan__DOT__mem_addr) 
                     << 1U) | (IData)(vlSelf->main__DOT__u_fan__DOT__mem_stb));
    if (Vmain__ConstPool__TABLE_h13ae860a_0[__Vtableidx1]) {
        vlSelf->main__DOT__u_fan__DOT__mem_data = Vmain__ConstPool__TABLE_h3e5c4ef2_0
            [__Vtableidx1];
    }
    vlSelf->main__DOT__u_fan__DOT__mem_ack = ((~ (IData)(vlSelf->i_reset)) 
                                              & (IData)(vlSelf->main__DOT__u_fan__DOT__mem_stb));
    if ((1U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant))) {
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [0U]][0U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[1U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [0U]][1U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[2U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [0U]][2U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[3U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [0U]][3U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[4U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [0U]][4U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[5U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [0U]][5U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[6U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [0U]][6U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[7U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [0U]][7U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[8U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [0U]][8U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[9U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [0U]][9U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0xaU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [0U]][0xaU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0xbU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [0U]][0xbU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0xcU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [0U]][0xcU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0xdU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [0U]][0xdU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0xeU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [0U]][0xeU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0xfU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [0U]][0xfU];
    } else {
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[1U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[2U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[3U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[4U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[5U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[6U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[7U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[8U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[9U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0xaU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0xbU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0xcU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0xdU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0xeU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0xfU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    if ((2U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant))) {
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x10U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [1U]][0U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x11U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [1U]][1U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x12U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [1U]][2U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x13U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [1U]][3U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x14U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [1U]][4U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x15U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [1U]][5U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x16U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [1U]][6U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x17U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [1U]][7U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x18U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [1U]][8U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x19U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [1U]][9U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1aU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [1U]][0xaU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1bU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [1U]][0xbU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1cU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [1U]][0xcU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1dU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [1U]][0xdU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1eU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [1U]][0xeU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1fU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [1U]][0xfU];
    } else {
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x10U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x11U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x12U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x13U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x14U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x15U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x16U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x17U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x18U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x19U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1aU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1bU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1cU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1dU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1eU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1fU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    if ((4U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant))) {
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x20U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [2U]][0U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x21U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [2U]][1U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x22U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [2U]][2U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x23U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [2U]][3U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x24U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [2U]][4U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x25U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [2U]][5U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x26U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [2U]][6U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x27U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [2U]][7U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x28U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [2U]][8U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x29U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [2U]][9U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2aU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [2U]][0xaU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2bU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [2U]][0xbU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2cU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [2U]][0xcU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2dU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [2U]][0xdU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2eU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [2U]][0xeU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2fU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [2U]][0xfU];
    } else {
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x20U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x21U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x22U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x23U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x24U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x25U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x26U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x27U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x28U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x29U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2aU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2bU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2cU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2dU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2eU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2fU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    if ((8U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant))) {
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x30U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [3U]][0U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x31U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [3U]][1U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x32U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [3U]][2U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x33U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [3U]][3U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x34U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [3U]][4U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x35U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [3U]][5U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x36U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [3U]][6U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x37U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [3U]][7U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x38U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [3U]][8U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x39U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [3U]][9U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x3aU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [3U]][0xaU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x3bU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [3U]][0xbU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x3cU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [3U]][0xcU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x3dU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [3U]][0xdU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x3eU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [3U]][0xeU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x3fU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__s_data
            [vlSelf->main__DOT__wbwide_xbar__DOT__mindex
            [3U]][0xfU];
    } else {
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x30U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x31U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x32U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x33U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x34U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x35U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x36U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x37U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x38U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x39U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x3aU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x3bU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x3cU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x3dU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x3eU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x3fU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack 
        = ((0xeU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack)) 
           | (1U & ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                    & ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__s_ack) 
                       >> vlSelf->main__DOT__wbwide_xbar__DOT__mindex
                       [0U]))));
    if ((8U & vlSelf->main__DOT__wbwide_xbar__DOT__grant
         [0U])) {
        vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack 
            = (0xeU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack));
    }
    if ((1U & (((IData)(vlSelf->i_reset) | (~ (IData)(vlSelf->main__DOT____Vcellinp__wbwide_xbar__i_mcyc))) 
               | (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr)))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack 
            = (0xeU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack));
    }
    vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack 
        = ((0xdU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack)) 
           | (2U & ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                    & (((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__s_ack) 
                        >> vlSelf->main__DOT__wbwide_xbar__DOT__mindex
                        [1U]) << 1U))));
    if ((8U & vlSelf->main__DOT__wbwide_xbar__DOT__grant
         [1U])) {
        vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack 
            = (0xdU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack));
    }
    if ((1U & (((IData)(vlSelf->i_reset) | (~ ((IData)(vlSelf->main__DOT____Vcellinp__wbwide_xbar__i_mcyc) 
                                               >> 1U))) 
               | ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr) 
                  >> 1U)))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack 
            = (0xdU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack));
    }
    vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack 
        = ((0xbU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack)) 
           | (4U & ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                    & (((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__s_ack) 
                        >> vlSelf->main__DOT__wbwide_xbar__DOT__mindex
                        [2U]) << 2U))));
    if ((8U & vlSelf->main__DOT__wbwide_xbar__DOT__grant
         [2U])) {
        vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack 
            = (0xbU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack));
    }
    if ((1U & (((IData)(vlSelf->i_reset) | (~ ((IData)(vlSelf->main__DOT____Vcellinp__wbwide_xbar__i_mcyc) 
                                               >> 2U))) 
               | ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr) 
                  >> 2U)))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack 
            = (0xbU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack));
    }
    vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack 
        = ((7U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack)) 
           | ((IData)((((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                        >> 3U) & ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__s_ack) 
                                  >> vlSelf->main__DOT__wbwide_xbar__DOT__mindex
                                  [3U]))) << 3U));
    if ((8U & vlSelf->main__DOT__wbwide_xbar__DOT__grant
         [3U])) {
        vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack 
            = (7U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack));
    }
    if ((1U & (((IData)(vlSelf->i_reset) | (~ ((IData)(vlSelf->main__DOT____Vcellinp__wbwide_xbar__i_mcyc) 
                                               >> 3U))) 
               | ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr) 
                  >> 3U)))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack 
            = (7U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack));
    }
    if (((IData)(vlSelf->i_reset) | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__active))) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__resp_started = 0U;
    } else if (((~ (IData)(vlSelf->i_emmc_cmd)) & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__cmd_sample_ck))) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__resp_started = 1U;
    }
    vlSelf->main__DOT__u_wbdown__DOT____Vcellinp__DOWNSIZE__DOT__u_fifo__i_wr 
        = ((~ (IData)(vlSelf->main__DOT__wb32_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__iskid__DOT__LOGIC__DOT__r_valid)) 
           & (IData)(vlSelf->main__DOT__wb32_wbdown_stb));
    vlSelf->main__DOT__sdioscopei__DOT__br_pre_wb_ack 
        = (1U & ((IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_sstb) 
                 >> 2U));
    vlSelf->main__DOT__i2cscopei__DOT__br_pre_wb_ack 
        = (1U & ((IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_sstb) 
                 >> 1U));
    vlSelf->main__DOT__emmcscopei__DOT__br_pre_wb_ack 
        = (1U & (IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_sstb));
    vlSelf->main__DOT__console__DOT__r_wb_ack = (1U 
                                                 & (((IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_scyc) 
                                                     & (IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_sstb)) 
                                                    >> 5U));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__pre_ack 
        = (1U & ((~ ((IData)(vlSelf->i_reset) | (~ 
                                                 ((IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_scyc) 
                                                  >> 8U)))) 
                 & ((IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_sstb) 
                    >> 8U)));
    vlSelf->main__DOT__u_fan__DOT__pre_ack = (1U & 
                                              ((~ ((IData)(vlSelf->i_reset) 
                                                   | (~ 
                                                      ((IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_scyc) 
                                                       >> 7U)))) 
                                               & ((IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_sstb) 
                                                  >> 7U)));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__pre_ack 
        = (1U & ((~ ((IData)(vlSelf->i_reset) | (~ 
                                                 ((IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_scyc) 
                                                  >> 6U)))) 
                 & ((IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_sstb) 
                    >> 6U)));
    if (vlSelf->main__DOT__swic__DOT__thecpu__DOT__PRIORITY_DATA__DOT__pformem__DOT__r_a_owner) {
        vlSelf->main__DOT__swic__DOT__cpu_addr = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_bus_addr;
        vlSelf->main__DOT__swic__DOT__cpu_gbl_cyc = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cyc_gbl;
    } else {
        vlSelf->main__DOT__swic__DOT__cpu_addr = vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_addr;
        vlSelf->main__DOT__swic__DOT__cpu_gbl_cyc = vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_cyc;
    }
    __Vtableidx10 = (7U & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__FWD_OPERATION__DOT__r_op_opn));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_SEL__DOT__pre_sel 
        = Vmain__ConstPool__TABLE_h611c22d1_0[__Vtableidx10];
    if (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_ce) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_opn 
            = (0xfU & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_op));
        if ((((0xcU == (0xfU & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_op) 
                                >> 1U))) | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_noop)) 
             | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_lock))) {
            vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_opn = 0xdU;
        }
    }
    __Vtableidx8 = ((((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_CIS_PHASE__DOT__r_phase)) 
                      & (IData)((0x78800000U == (0xfffc0000U 
                                                 & vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[0xfU])))) 
                     << 4U) | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_EARLY_BRANCH_LOGIC__DOT__r_ljmp) 
                                << 3U) | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__pf_valid) 
                                           << 2U) | 
                                          (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_ce) 
                                            << 1U) 
                                           | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____Vcellinp__instruction_decoder__i_reset)))));
    if ((1U & Vmain__ConstPool__TABLE_h92ecbd6e_0[__Vtableidx8])) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_EARLY_BRANCH_LOGIC__DOT__r_early_branch 
            = Vmain__ConstPool__TABLE_h695e6748_0[__Vtableidx8];
    }
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_EARLY_BRANCH_LOGIC__DOT__r_early_branch_stb 
        = Vmain__ConstPool__TABLE_h695e6748_0[__Vtableidx8];
    main__DOT__i2ci__DOT__u_axisi2c__DOT____VdfgTmp_h17d9fffe__0 
        = ((0U == (IData)(vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__state)) 
           | (2U == (IData)(vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__state)));
    vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__stop_bit 
        = ((IData)(vlSelf->main__DOT__i2ci__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN) 
           & ((((IData)(vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__ck_scl) 
                & (IData)(vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__lst_scl)) 
               & (IData)(vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__ck_sda)) 
              & (~ (IData)(vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__lst_sda))));
    vlSelf->main__DOT__i2ci__DOT__s_tvalid = ((IData)(vlSelf->main__DOT__i2ci__DOT__insn_valid) 
                                              & ((~ 
                                                  ((IData)(vlSelf->main__DOT__i2ci__DOT__insn) 
                                                   >> 0xbU)) 
                                                 & (~ (IData)(vlSelf->main__DOT__i2ci__DOT__r_wait))));
    if (vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__w_advance) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_request_address;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__lastpc 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_request_address;
    } else {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__lastpc;
    }
    vlSelf->main__DOT__swic__DOT__cpu_i_count = ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__new_pc)) 
                                                 & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__alu_pc_valid));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_flags_ce 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__alu_valid) 
           | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__div_valid) 
              & (~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__div_error))));
    if ((1U & ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__alu_wF)) 
               | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__new_pc)))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_flags_ce = 0U;
    }
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__r_clear_icache 
        = ((~ (IData)(vlSelf->main__DOT__swic__DOT__cmd_reset)) 
           & (((IData)(vlSelf->main__DOT__swic__DOT__cmd_clear_cache) 
               & (~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__w_dbg_stall))) 
              | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_ce) 
                  & (0xeU == (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id))) 
                 & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_spreg_vl 
                    >> 0xeU))));
    if (vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN) {
        if ((1U & ((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__ck_scl)) 
                   | (~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__ck_sda))))) {
            vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__channel_busy = 1U;
        } else if (vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__stop_bit) {
            vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__channel_busy = 0U;
        }
        if ((1U & ((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__i2c_ckedge)) 
                   | ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__i2c_stretch) 
                      & (~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__insn_ready)))))) {
            vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__i2c_abort = 0U;
        } else {
            vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__i2c_abort = 0U;
            if (((((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__ck_scl) 
                   & (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__dir)) 
                  & (8U == (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__state))) 
                 & (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__ck_sda))) {
                vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__i2c_abort = 1U;
            }
            if (((((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__ck_scl) 
                   & (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__dir)) 
                  & (5U == (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__state))) 
                 & ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__ck_sda) 
                    != (1U & ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__sreg) 
                              >> 7U))))) {
                vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__i2c_abort = 1U;
            }
            if (((0xbU == (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__state)) 
                 & ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__w_sda) 
                    != (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__ck_sda)))) {
                vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__i2c_abort = 1U;
            }
            if (((0xcU == (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__state)) 
                 & ((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__ck_scl)) 
                    | (~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__ck_sda))))) {
                vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__i2c_abort = 1U;
            }
        }
    } else {
        vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__channel_busy = 0U;
        vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__i2c_abort = 0U;
    }
    if ((1U & (~ (IData)(vlSelf->main__DOT__u_i2cdma__DOT__sskd__DOT__LOGIC__DOT__r_valid)))) {
        vlSelf->main__DOT__u_i2cdma__DOT__sskd__DOT__LOGIC__DOT__r_data 
            = vlSelf->main__DOT__u_i2cdma__DOT____Vcellinp__sskd__i_data;
    }
    vlSelf->main__DOT__gpioi__DOT__x_gpio = vlSelf->i_gpio;
    vlSelf->main__DOT__swic__DOT__pic_interrupt = (
                                                   (~ (IData)(vlSelf->main__DOT__swic__DOT__cmd_reset)) 
                                                   & ((IData)(vlSelf->main__DOT__swic__DOT__MAIN_PIC__DOT__pic__DOT__r_mie) 
                                                      & (IData)(vlSelf->main__DOT__swic__DOT__MAIN_PIC__DOT__pic__DOT__w_any)));
    if ((1U & ((~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__tx_mem_valid)) 
               | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT____Vcellinp__u_control__i_tx_mem_ready)))) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__tx_mem_last 
            = vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__tx_fifo_last;
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__tx_fifo_last 
            = ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__tx_en) 
               & ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__tx_mem_addr) 
                  >= (0xffffU & (((0xfU >= ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__lgblk) 
                                            - (IData)(2U)))
                                   ? ((IData)(1U) << 
                                      ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__lgblk) 
                                       - (IData)(2U)))
                                   : 0U) - (IData)(1U)))));
    }
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_rxframe__DOT__w_done 
        = (1U & (~ (((((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_rxframe__DOT__data_phase) 
                       | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_rxframe__DOT__pending_crc)) 
                      | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_rxframe__DOT__s2_valid)) 
                     | (0U != (0x18U & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_rxframe__DOT__sync_fill)))) 
                    | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_rxframe__DOT__mem_valid))));
    if (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_rxframe__DOT__r_watchdog) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_rxframe__DOT__w_done = 1U;
    }
    if ((1U & (~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_rxframe__DOT__busy)))) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_rxframe__DOT__w_done = 0U;
    }
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cfg_ds = 0U;
    vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__r_rx_strb 
        = (1U & ((~ (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid) 
                      | (~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__sample_ck))) 
                     | (~ (IData)(vlSelf->main__DOT__u_emmc__DOT__rx_en)))) 
                 & ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__io_started) 
                    | (~ (IData)(vlSelf->i_emmc_dat)))));
    if (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT____Vcellinp__u_sdcmd__i_reset) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__waiting_on_response = 0U;
    } else if (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_request) 
                & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_busy)))) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__waiting_on_response 
            = (0U != (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_type));
    } else if (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_done) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__waiting_on_response = 0U;
    }
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_rxframe__DOT__w_done 
        = (1U & (~ (((((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_rxframe__DOT__data_phase) 
                       | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_rxframe__DOT__pending_crc)) 
                      | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_rxframe__DOT__s2_valid)) 
                     | (0U != (0x18U & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_rxframe__DOT__sync_fill)))) 
                    | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_rxframe__DOT__mem_valid))));
    if (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_rxframe__DOT__r_watchdog) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_rxframe__DOT__w_done = 1U;
    }
    if ((1U & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_rxframe__DOT__busy)))) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_rxframe__DOT__w_done = 0U;
    }
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cfg_ds = 0U;
    vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__r_rx_strb 
        = ((~ ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid) 
               | (0U == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__sample_ck)))) 
           & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__io_started));
    vlSelf->main__DOT__genbus__DOT__wroutput__DOT__cp_busy 
        = ((IData)(vlSelf->main__DOT__genbus__DOT__wroutput__DOT__GEN_COMPRESSION__DOT__packit__DOT__aword_valid) 
           & (IData)(vlSelf->main__DOT__genbus__DOT__wroutput__DOT__GEN_COMPRESSION__DOT__packit__DOT__tbl_busy));
    vlSelf->main__DOT__swic__DOT__alt_int_vector = 
        (((IData)(vlSelf->main__DOT__i2cscope_int) 
          << 0xeU) | ((0x2000U & ((~ (IData)(vlSelf->main__DOT__console__DOT__rxfifo__DOT__will_underflow)) 
                                  << 0xdU)) | ((0x1000U 
                                                & ((~ (IData)(vlSelf->main__DOT__console__DOT__txfifo__DOT__will_overflow)) 
                                                   << 0xcU)) 
                                               | (((IData)(vlSelf->main__DOT__emmc_int) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->main__DOT__sdioscope_int) 
                                                      << 0xaU) 
                                                     | (((IData)(vlSelf->main__DOT__emmcscope_int) 
                                                         << 9U) 
                                                        | (((IData)(vlSelf->main__DOT__swic__DOT__mtc_int) 
                                                            << 7U) 
                                                           | (((IData)(vlSelf->main__DOT__swic__DOT__moc_int) 
                                                               << 6U) 
                                                              | (((IData)(vlSelf->main__DOT__swic__DOT__mpc_int) 
                                                                  << 5U) 
                                                                 | (((IData)(vlSelf->main__DOT__swic__DOT__mic_int) 
                                                                     << 4U) 
                                                                    | (((IData)(vlSelf->main__DOT__swic__DOT__utc_int) 
                                                                        << 3U) 
                                                                       | (((IData)(vlSelf->main__DOT__swic__DOT__uoc_int) 
                                                                           << 2U) 
                                                                          | (((IData)(vlSelf->main__DOT__swic__DOT__upc_int) 
                                                                              << 1U) 
                                                                             | (IData)(vlSelf->main__DOT__swic__DOT__uic_int))))))))))))));
    vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__r_len 
        = vlSelf->__Vdly__main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__r_len;
    vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__cw_len 
        = vlSelf->__Vdly__main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__cw_len;
    if (vlSelf->__Vdlyvset__main__DOT__genbus__DOT__GEN_OUTBOUND_FIFO__DOT__busoutfifo__DOT__fifo__v0) {
        vlSelf->main__DOT__genbus__DOT__GEN_OUTBOUND_FIFO__DOT__busoutfifo__DOT__fifo[vlSelf->__Vdlyvdim0__main__DOT__genbus__DOT__GEN_OUTBOUND_FIFO__DOT__busoutfifo__DOT__fifo__v0] 
            = vlSelf->__Vdlyvval__main__DOT__genbus__DOT__GEN_OUTBOUND_FIFO__DOT__busoutfifo__DOT__fifo__v0;
    }
    vlSelf->main__DOT__genbus__DOT__GEN_OUTBOUND_FIFO__DOT__busoutfifo__DOT__r_rdptr 
        = vlSelf->__Vdly__main__DOT__genbus__DOT__GEN_OUTBOUND_FIFO__DOT__busoutfifo__DOT__r_rdptr;
    vlSelf->main__DOT__genbus__DOT__GEN_OUTBOUND_FIFO__DOT__busoutfifo__DOT__will_underflow 
        = vlSelf->__Vdly__main__DOT__genbus__DOT__GEN_OUTBOUND_FIFO__DOT__busoutfifo__DOT__will_underflow;
    vlSelf->main__DOT__genbus__DOT__wroutput__DOT__GEN_IDLES__DOT__buildcw__DOT__int_request 
        = vlSelf->__Vdly__main__DOT__genbus__DOT__wroutput__DOT__GEN_IDLES__DOT__buildcw__DOT__int_request;
    vlSelf->main__DOT__genbus__DOT__wroutput__DOT__cw_stb 
        = vlSelf->__Vdly__main__DOT__genbus__DOT__wroutput__DOT__cw_stb;
    vlSelf->main__DOT__genbus__DOT__runwb__DOT__zero_acks 
        = vlSelf->__Vdly__main__DOT__genbus__DOT__runwb__DOT__zero_acks;
    vlSelf->main__DOT__genbus__DOT__runwb__DOT__last_ack 
        = vlSelf->__Vdly__main__DOT__genbus__DOT__runwb__DOT__last_ack;
    vlSelf->main__DOT__genbus__DOT__runwb__DOT__last_read_request 
        = vlSelf->__Vdly__main__DOT__genbus__DOT__runwb__DOT__last_read_request;
    vlSelf->main__DOT__genbus__DOT__runwb__DOT__wb_state 
        = vlSelf->__Vdly__main__DOT__genbus__DOT__runwb__DOT__wb_state;
    vlSelf->main__DOT__wbu_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack 
        = vlSelf->__Vdly__main__DOT__wbu_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack;
    vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__ififo_empty_n 
        = vlSelf->__Vdly__main__DOT__genbus__DOT__INPUT_FIFO__DOT__ififo_empty_n;
    vlSelf->main__DOT__wbu_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr 
        = vlSelf->__Vdly__main__DOT__wbu_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr;
    vlSelf->main__DOT__genbus__DOT__r_wdt_reset = vlSelf->__Vdly__main__DOT__genbus__DOT__r_wdt_reset;
    vlSelf->main__DOT__u_fan__DOT__mem_addr = vlSelf->__Vdly__main__DOT__u_fan__DOT__mem_addr;
    vlSelf->main__DOT__u_fan__DOT__mem_stb = vlSelf->__Vdly__main__DOT__u_fan__DOT__mem_stb;
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[0U][0U] 
        = vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_data[0U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[0U][1U] 
        = vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_data[1U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[0U][2U] 
        = vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_data[2U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[0U][3U] 
        = vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_data[3U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[0U][4U] 
        = vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_data[4U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[0U][5U] 
        = vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_data[5U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[0U][6U] 
        = vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_data[6U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[0U][7U] 
        = vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_data[7U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[0U][8U] 
        = vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_data[8U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[0U][9U] 
        = vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_data[9U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[0U][0xaU] 
        = vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_data[0xaU];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[0U][0xbU] 
        = vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_data[0xbU];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[0U][0xcU] 
        = vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_data[0xcU];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[0U][0xdU] 
        = vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_data[0xdU];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[0U][0xeU] 
        = vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_data[0xeU];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[0U][0xfU] 
        = vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_data[0xfU];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[1U][0U] 
        = vlSelf->main__DOT__wbwide_bkram_idata[0U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[1U][1U] 
        = vlSelf->main__DOT__wbwide_bkram_idata[1U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[1U][2U] 
        = vlSelf->main__DOT__wbwide_bkram_idata[2U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[1U][3U] 
        = vlSelf->main__DOT__wbwide_bkram_idata[3U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[1U][4U] 
        = vlSelf->main__DOT__wbwide_bkram_idata[4U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[1U][5U] 
        = vlSelf->main__DOT__wbwide_bkram_idata[5U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[1U][6U] 
        = vlSelf->main__DOT__wbwide_bkram_idata[6U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[1U][7U] 
        = vlSelf->main__DOT__wbwide_bkram_idata[7U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[1U][8U] 
        = vlSelf->main__DOT__wbwide_bkram_idata[8U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[1U][9U] 
        = vlSelf->main__DOT__wbwide_bkram_idata[9U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[1U][0xaU] 
        = vlSelf->main__DOT__wbwide_bkram_idata[0xaU];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[1U][0xbU] 
        = vlSelf->main__DOT__wbwide_bkram_idata[0xbU];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[1U][0xcU] 
        = vlSelf->main__DOT__wbwide_bkram_idata[0xcU];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[1U][0xdU] 
        = vlSelf->main__DOT__wbwide_bkram_idata[0xdU];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[1U][0xeU] 
        = vlSelf->main__DOT__wbwide_bkram_idata[0xeU];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[1U][0xfU] 
        = vlSelf->main__DOT__wbwide_bkram_idata[0xfU];
    vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__u_fifo__DOT__w_wr 
        = ((~ (IData)(vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__fifo_full)) 
           & (IData)(vlSelf->main__DOT__u_wbdown__DOT____Vcellinp__DOWNSIZE__DOT__u_fifo__i_wr));
    vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__fifo_empty 
        = ((~ (IData)(vlSelf->main__DOT__u_wbdown__DOT____Vcellinp__DOWNSIZE__DOT__u_fifo__i_wr)) 
           & (IData)(vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__u_fifo__DOT__r_empty));
    vlSelf->main__DOT__swic__DOT__cpu_stall = ((IData)(vlSelf->main__DOT__swic__DOT__cpu_gbl_cyc) 
                                               & ((~ (IData)(vlSelf->main__DOT__swic__DOT__dmacvcpu__DOT__r_a_owner)) 
                                                  | ((IData)(vlSelf->__VdfgTmp_h503d14d1__0) 
                                                     >> 2U)));
    vlSelf->main__DOT__i2ci__DOT__insn_ready = ((IData)(vlSelf->main__DOT__i2ci__DOT__i2c_ckedge) 
                                                & (IData)(main__DOT__i2ci__DOT__u_axisi2c__DOT____VdfgTmp_h17d9fffe__0));
    if (vlSelf->i_reset) {
        vlSelf->main__DOT__i2ci__DOT__half_insn = 0U;
    } else if (vlSelf->main__DOT__i2ci__DOT__next_valid) {
        vlSelf->main__DOT__i2ci__DOT__half_insn = ((IData)(vlSelf->main__DOT__i2ci__DOT__imm_cycle)
                                                    ? 0U
                                                    : 
                                                   (0xfU 
                                                    & (IData)(vlSelf->main__DOT__i2ci__DOT__next_insn)));
    } else if (((~ (IData)(vlSelf->main__DOT__i2ci__DOT__imm_cycle)) 
                & (IData)(vlSelf->main__DOT__i2ci__DOT__half_ready))) {
        vlSelf->main__DOT__i2ci__DOT__half_insn = 0U;
    }
    vlSelf->main__DOT__i2ci__DOT__imm_cycle = vlSelf->__Vdly__main__DOT__i2ci__DOT__imm_cycle;
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_spreg_vl 
        = ((0U == (3U & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_index)))
            ? vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dbg_val
            : ((1U == (3U & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_index)))
                ? vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_result
                : vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__alu_result));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_ce 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dbgv) 
           | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_valid));
    if ((((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__alu_wR) 
          & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__alu_valid)) 
         | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__div_valid) 
            & (~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__div_error))))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_ce 
            = (1U & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_ce) 
                     | (~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__new_pc))));
    }
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_valid)
            ? (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_wreg)
            : (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__alu_reg));
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__dir 
        = vlSelf->__Vdly__main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__dir;
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__sreg 
        = vlSelf->__Vdly__main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__sreg;
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__w_sda 
        = vlSelf->__Vdly__main__DOT__u_fan__DOT__u_i2ccpu__DOT__w_sda;
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__i2c_ckedge 
        = vlSelf->__Vdly__main__DOT__u_fan__DOT__u_i2ccpu__DOT__i2c_ckedge;
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__state 
        = vlSelf->__Vdly__main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__state;
    vlSelf->main__DOT__u_i2cdma__DOT____Vcellinp__sskd__i_data 
        = (((IData)(vlSelf->main__DOT__i2c_last) << 8U) 
           | (IData)(vlSelf->main__DOT__i2c_data));
    if (vlSelf->i_reset) {
        vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__insn = 0U;
        vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__GEN_MANUAL__DOT__manual = 0U;
        vlSelf->main__DOT__u_i2cdma__DOT__sskd__DOT__LOGIC__DOT__REG_OUTPUT__DOT__ro_valid = 0U;
    } else {
        if (vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__next_valid) {
            vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__insn 
                = ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__imm_cycle)
                    ? ((0xf00U & (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__insn)) 
                       | (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__next_insn))
                    : ((0xffU & (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__insn)) 
                       | (0xf00U & ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__next_insn) 
                                    << 4U))));
        } else if (((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__imm_cycle)) 
                    & (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__half_ready))) {
            vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__insn 
                = ((0xffU & (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__insn)) 
                   | ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__half_insn) 
                      << 8U));
        }
        if ((((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__bus_write) 
              & (0x1000000U == (0x3000000U & vlSelf->main__DOT____Vcellout__wb32_xbar__o_saddr[1U]))) 
             & (IData)((vlSelf->main__DOT____Vcellout__wb32_xbar__o_ssel 
                        >> 0x1dU)))) {
            vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__GEN_MANUAL__DOT__manual 
                = (1U & (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[7U] 
                         >> 0xbU));
        } else if (vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__bus_jump) {
            vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__GEN_MANUAL__DOT__manual = 0U;
        }
        if ((1U & ((~ (IData)(vlSelf->main__DOT__u_i2cdma__DOT__skd_valid)) 
                   | (IData)(vlSelf->main__DOT__u_i2cdma__DOT__skd_ready)))) {
            vlSelf->main__DOT__u_i2cdma__DOT__sskd__DOT__LOGIC__DOT__REG_OUTPUT__DOT__ro_valid 
                = ((IData)(vlSelf->main__DOT____Vcellinp__u_i2cdma__S_VALID) 
                   | (IData)(vlSelf->main__DOT__u_i2cdma__DOT__sskd__DOT__LOGIC__DOT__r_valid));
        }
    }
    vlSelf->main__DOT____Vcellinp__u_i2cdma__S_VALID 
        = ((IData)(vlSelf->main__DOT__i2c_valid) & 
           (2U == (IData)(vlSelf->main__DOT__i2ci__DOT__GEN_TID__DOT__axis_tid)));
    vlSelf->main__DOT__u_i2cdma__DOT__skd_ready = (1U 
                                                   & ((IData)(vlSelf->main__DOT__u_i2cdma__DOT__r_reset) 
                                                      | ((~ (IData)(vlSelf->main__DOT__wbwide_i2cdma_cyc)) 
                                                         | (IData)(vlSelf->main__DOT__u_i2cdma__DOT__bus_err))));
    vlSelf->main__DOT__u_i2cdma__DOT__sskd__DOT__LOGIC__DOT__r_valid 
        = vlSelf->__Vdly__main__DOT__u_i2cdma__DOT__sskd__DOT__LOGIC__DOT__r_valid;
    if (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellinp__u_sfifo__i_reset) {
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_cyc = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_stb = 0U;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_addr = 0U;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__subaddr = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_size = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_busy = 0U;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_err = 0U;
    } else if (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_cyc) 
                & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_err))) {
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_cyc = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_stb = 0U;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_addr = 0U;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__subaddr = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_size = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_busy = 0U;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_err = 1U;
    } else if (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_busy) {
        if ((1U & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_stall)))) {
            vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_stb = 0U;
        }
        if (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len) 
             > (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_size))) {
            vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_stb = 1U;
        }
        if (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__m_valid) 
             & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__m_last))) {
            vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_busy = 0U;
        }
        if (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_stb) 
             & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_stall)))) {
            if (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len) 
                 <= (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_size))) {
                vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len = 0U;
            } else {
                vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len 
                    = (0x7ffU & ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len) 
                                 - (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_size)));
                vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_stb = 1U;
            }
            vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_addr 
                = (0x3fffffU & (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__next_addr 
                                >> 6U));
            vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__subaddr 
                = (0x3fU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__next_addr);
            vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_size 
                = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__nxtstb_size;
        }
        if ((((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__wb_outstanding) 
              == ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_ack)
                   ? 1U : 0U)) & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_stb)))) {
            vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_cyc = 0U;
        }
    } else {
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_stb 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_request;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_cyc 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_request;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_busy 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_request;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_err = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_size = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len = 0U;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_addr 
            = (0x3fffffU & (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_addr 
                            >> 6U));
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__subaddr 
            = (0x3fU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_addr);
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_size 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__first_size;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_dma_fsm__DOT__r_transferlen;
    }
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__wb_outstanding 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__wb_outstanding;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_request 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_request;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_stall 
        = (1U & ((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_arbiter__DOT__r_a_owner)) 
                 | (IData)(vlSelf->main__DOT__swic__DOT__dc_stall)));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_size 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_size;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__m_valid 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__m_valid;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_stb 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_stb;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_cyc 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_cyc;
    if (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellinp__u_sfifo__i_reset) {
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_cyc = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stb = 0U;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_addr = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_busy = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_err = 0U;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__subaddr = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_last = 0U;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_addr = 0U;
    } else if ((1U & (((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_busy)) 
                       | (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_err)) 
                      | ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_cyc) 
                         & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_err))))) {
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_busy 
            = ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_request) 
               & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_busy)));
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stb = 0U;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_addr = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_err 
            = ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_cyc) 
               & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_err));
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__subaddr 
            = (0x3fU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_addr);
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_last = 0U;
        if (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_cyc) 
             & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_err))) {
            vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_busy = 0U;
        }
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_addr 
            = (0x3fffffU & (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_addr 
                            >> 6U));
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_cyc = 0U;
    } else if ((1U & ((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stb)) 
                      | (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stall))))) {
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stb = 0U;
        if (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stb) {
            vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_addr 
                = (0x3fffffU & (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_addr 
                                >> 6U));
            vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__subaddr 
                = (0x3fU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_addr);
        }
        if ((0x10000000U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_addr)) {
            vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_err = 1U;
            vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_cyc = 0U;
            vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stb = 0U;
        } else if ((1U & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_pipeline_full)))) {
            if ((((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_last) 
                  & (0U != vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel)) 
                 | ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_valid) 
                    & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_last))))) {
                vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_cyc = 1U;
                vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stb = 1U;
            } else if ((((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_outstanding) 
                         + ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stb)
                             ? 1U : 0U)) == ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_ack)
                                              ? 1U : 0U))) {
                vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_cyc = 0U;
                vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_busy 
                    = (1U & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_last)));
            }
        }
        if (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_valid) 
             & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_last)))) {
            vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_last 
                = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_last;
        }
    }
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_addr 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_addr;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_err 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_err;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_request 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_request;
    vlSelf->main__DOT__swic__DOT__MAIN_PIC__DOT__pic__DOT__w_any 
        = (0U != ((IData)(vlSelf->main__DOT__swic__DOT__MAIN_PIC__DOT__pic__DOT__r_int_state) 
                  & (IData)(vlSelf->main__DOT__swic__DOT__MAIN_PIC__DOT__pic__DOT__r_int_enable)));
    vlSelf->main__DOT__genbus__DOT__wroutput__DOT____Vcellinp__GEN_IDLES__DOT__buildcw__i_tx_busy 
        = ((IData)(vlSelf->main__DOT__genbus__DOT__wroutput__DOT__cp_busy) 
           & (IData)(vlSelf->main__DOT__genbus__DOT__wroutput__DOT__cp_stb));
    if ((1U & ((~ (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__hx_stb)) 
               | (~ (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__skd_busy))))) {
        vlSelf->main__DOT__genbus__DOT__getinput__DOT__hx_hexbits 
            = (0x3fU & vlSelf->main__DOT__genbus__DOT__getinput__DOT__tobits__DOT__remap
               [(0x7fU & (IData)(vlSelf->main__DOT__wbu_rx_data))]);
    }
    vlSelf->main__DOT__genbus__DOT__ofifo_rd = ((~ (IData)(vlSelf->main__DOT__genbus__DOT__wroutput__DOT__cw_stb)) 
                                                & (IData)(vlSelf->main__DOT__genbus__DOT__ofifo_empty_n));
    vlSelf->main__DOT__genbus__DOT__w_bus_busy = vlSelf->main__DOT__genbus__DOT__runwb__DOT__r_busy;
    vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__ififo_rd 
        = ((~ (IData)(vlSelf->main__DOT__genbus__DOT__runwb__DOT__r_busy)) 
           & (IData)(vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__ififo_empty_n));
    vlSelf->main__DOT__wbu_err = vlSelf->main__DOT__wbu_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr;
    vlSelf->main__DOT__genbus__DOT__wroutput__DOT__GEN_COMPRESSION__DOT__packit__DOT__clear_table 
        = ((IData)(vlSelf->main__DOT__genbus__DOT__r_wdt_reset) 
           | ((IData)(vlSelf->main__DOT__genbus__DOT__wroutput__DOT__cp_stb) 
              & ((~ (IData)(vlSelf->main__DOT__genbus__DOT__wroutput__DOT__dw_stb)) 
                 & (0x200000000ULL == (0xe00000000ULL 
                                       & vlSelf->main__DOT__genbus__DOT__wroutput__DOT__GEN_COMPRESSION__DOT__packit__DOT__r_cword)))));
    if (((IData)(vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__padififo__DOT__w_read) 
         & (~ (IData)(vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__padififo__DOT__will_underflow)))) {
        vlSelf->main__DOT__genbus__DOT__ififo_codword 
            = vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__padififo__DOT__fifo
            [(0x3fU & (IData)(vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__padififo__DOT__r_rdptr))];
    }
    if (vlSelf->main__DOT__wbu_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__0__KET____DOT__iskid__i_reset) {
        vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__iskid__DOT__LOGIC__DOT__r_valid = 0U;
    } else if ((((IData)(vlSelf->main__DOT__wbu_stb) 
                 & (IData)(vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__iskd_ready)) 
                & ((IData)(vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__skd_stb) 
                   & (IData)(vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__skd_stall)))) {
        vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__iskid__DOT__LOGIC__DOT__r_valid = 1U;
    } else if ((1U & (~ (IData)(vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__skd_stall)))) {
        vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__iskid__DOT__LOGIC__DOT__r_valid = 0U;
    }
    main__DOT__wbu_xbar__DOT____VdfgTmp_h4f7f05b5__0 
        = ((IData)(vlSelf->main__DOT__wbu_cyc) & (IData)(vlSelf->main__DOT__wbu_xbar__DOT__dcd_stb));
    if (vlSelf->main__DOT____Vcellinp__swic__i_reset) {
        vlSelf->main__DOT__swic__DOT__cmd_halt = 1U;
    } else if (vlSelf->main__DOT__swic__DOT__cmd_reset) {
        vlSelf->main__DOT__swic__DOT__cmd_halt = 1U;
    } else {
        if (((((~ (IData)(vlSelf->main__DOT__swic__DOT__cmd_write)) 
               & (~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__w_dbg_stall))) 
              & (IData)(vlSelf->main__DOT__swic__DOT__dbg_cmd_write)) 
             & (((~ vlSelf->main__DOT__swic__DOT__dbg_idata) 
                 & (IData)(vlSelf->main__DOT__swic__DOT____VdfgTmp_h145b7951__0)) 
                | (IData)(vlSelf->main__DOT__swic__DOT__step_request)))) {
            vlSelf->main__DOT__swic__DOT__cmd_halt = 0U;
        }
        if (((IData)(vlSelf->main__DOT__swic__DOT__cpu_break) 
             & (IData)(vlSelf->main__DOT__swic__DOT__GEN_DBG_CATCH__DOT__r_dbg_catch))) {
            vlSelf->main__DOT__swic__DOT__cmd_halt = 1U;
        }
        if ((((IData)(vlSelf->main__DOT__swic__DOT__dbg_cmd_write) 
              & (IData)(vlSelf->main__DOT__swic__DOT__halt_request)) 
             & (~ (IData)(vlSelf->main__DOT__swic__DOT__step_request)))) {
            vlSelf->main__DOT__swic__DOT__cmd_halt = 1U;
        }
        if (vlSelf->main__DOT__swic__DOT__dbg_cpu_write) {
            vlSelf->main__DOT__swic__DOT__cmd_halt = 1U;
        }
        if (((IData)(vlSelf->main__DOT__swic__DOT__cmd_step) 
             & (~ (IData)(vlSelf->main__DOT__swic__DOT__step_request)))) {
            vlSelf->main__DOT__swic__DOT__cmd_halt = 1U;
        }
        if (vlSelf->main__DOT__swic__DOT__cmd_clear_cache) {
            vlSelf->main__DOT__swic__DOT__cmd_halt = 1U;
        }
        if (vlSelf->main__DOT__swic__DOT__clear_cache_request) {
            vlSelf->main__DOT__swic__DOT__cmd_halt = 1U;
        }
    }
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pending_interrupt 
        = ((~ (IData)(vlSelf->main__DOT__swic__DOT__cmd_halt)) 
           & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_PENDING_INTERRUPT__DOT__r_pending_interrupt));
    vlSelf->main__DOT__swic__DOT__cmd_step = ((~ (IData)(vlSelf->main__DOT____Vcellinp__swic__i_reset)) 
                                              & ((~ 
                                                  (((((((IData)(vlSelf->main__DOT__swic__DOT__cmd_reset) 
                                                        | (IData)(vlSelf->main__DOT__swic__DOT__cpu_break)) 
                                                       | (IData)(vlSelf->main__DOT__swic__DOT__reset_request)) 
                                                      | (IData)(vlSelf->main__DOT__swic__DOT__clear_cache_request)) 
                                                     | (IData)(vlSelf->main__DOT__swic__DOT__cmd_clear_cache)) 
                                                    | (IData)(vlSelf->main__DOT__swic__DOT__halt_request)) 
                                                   | (IData)(vlSelf->main__DOT__swic__DOT__dbg_cpu_write))) 
                                                 & (((~ (IData)(vlSelf->main__DOT__swic__DOT__cmd_write)) 
                                                     & (~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__w_dbg_stall))) 
                                                    & (IData)(vlSelf->main__DOT__swic__DOT__step_request))));
    __Vtemp_h3711b190__0[0U] = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x10U];
    __Vtemp_h3711b190__0[1U] = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x11U];
    __Vtemp_h3711b190__0[2U] = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x12U];
    __Vtemp_h3711b190__0[3U] = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x13U];
    __Vtemp_h3711b190__0[4U] = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x14U];
    __Vtemp_h3711b190__0[5U] = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x15U];
    __Vtemp_h3711b190__0[6U] = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x16U];
    __Vtemp_h3711b190__0[7U] = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x17U];
    __Vtemp_h3711b190__0[8U] = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x18U];
    __Vtemp_h3711b190__0[9U] = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x19U];
    __Vtemp_h3711b190__0[0xaU] = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1aU];
    __Vtemp_h3711b190__0[0xbU] = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1bU];
    __Vtemp_h3711b190__0[0xcU] = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1cU];
    __Vtemp_h3711b190__0[0xdU] = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1dU];
    __Vtemp_h3711b190__0[0xeU] = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1eU];
    __Vtemp_h3711b190__0[0xfU] = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x1fU];
    VL_SHIFTL_WWI(512,512,32, __Vtemp_h18146fff__0, __Vtemp_h3711b190__0, 
                  ((IData)(vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__GEN_SUBSHIFT__DOT__r_shift) 
                   << 3U));
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__i_wb_shifted[0U] 
        = __Vtemp_h18146fff__0[0U];
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__i_wb_shifted[1U] 
        = __Vtemp_h18146fff__0[1U];
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__i_wb_shifted[2U] 
        = __Vtemp_h18146fff__0[2U];
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__i_wb_shifted[3U] 
        = __Vtemp_h18146fff__0[3U];
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__i_wb_shifted[4U] 
        = __Vtemp_h18146fff__0[4U];
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__i_wb_shifted[5U] 
        = __Vtemp_h18146fff__0[5U];
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__i_wb_shifted[6U] 
        = __Vtemp_h18146fff__0[6U];
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__i_wb_shifted[7U] 
        = __Vtemp_h18146fff__0[7U];
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__i_wb_shifted[8U] 
        = __Vtemp_h18146fff__0[8U];
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__i_wb_shifted[9U] 
        = __Vtemp_h18146fff__0[9U];
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__i_wb_shifted[0xaU] 
        = __Vtemp_h18146fff__0[0xaU];
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__i_wb_shifted[0xbU] 
        = __Vtemp_h18146fff__0[0xbU];
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__i_wb_shifted[0xcU] 
        = __Vtemp_h18146fff__0[0xcU];
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__i_wb_shifted[0xdU] 
        = __Vtemp_h18146fff__0[0xdU];
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__i_wb_shifted[0xeU] 
        = __Vtemp_h18146fff__0[0xeU];
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__i_wb_shifted[0xfU] 
        = __Vtemp_h18146fff__0[0xfU];
    if (vlSelf->main__DOT__swic__DOT__cpu_gbl_cyc) {
        vlSelf->main__DOT__swic__DOT__cpu_idata[0U] 
            = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x20U];
        vlSelf->main__DOT__swic__DOT__cpu_idata[1U] 
            = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x21U];
        vlSelf->main__DOT__swic__DOT__cpu_idata[2U] 
            = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x22U];
        vlSelf->main__DOT__swic__DOT__cpu_idata[3U] 
            = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x23U];
        vlSelf->main__DOT__swic__DOT__cpu_idata[4U] 
            = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x24U];
        vlSelf->main__DOT__swic__DOT__cpu_idata[5U] 
            = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x25U];
        vlSelf->main__DOT__swic__DOT__cpu_idata[6U] 
            = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x26U];
        vlSelf->main__DOT__swic__DOT__cpu_idata[7U] 
            = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x27U];
        vlSelf->main__DOT__swic__DOT__cpu_idata[8U] 
            = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x28U];
        vlSelf->main__DOT__swic__DOT__cpu_idata[9U] 
            = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x29U];
        vlSelf->main__DOT__swic__DOT__cpu_idata[0xaU] 
            = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2aU];
        vlSelf->main__DOT__swic__DOT__cpu_idata[0xbU] 
            = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2bU];
        vlSelf->main__DOT__swic__DOT__cpu_idata[0xcU] 
            = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2cU];
        vlSelf->main__DOT__swic__DOT__cpu_idata[0xdU] 
            = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2dU];
        vlSelf->main__DOT__swic__DOT__cpu_idata[0xeU] 
            = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2eU];
        vlSelf->main__DOT__swic__DOT__cpu_idata[0xfU] 
            = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_mdata[0x2fU];
    } else {
        vlSelf->main__DOT__swic__DOT__cpu_idata[0U] 
            = vlSelf->main__DOT__swic__DOT__sys_idata;
        vlSelf->main__DOT__swic__DOT__cpu_idata[1U] = 0U;
        vlSelf->main__DOT__swic__DOT__cpu_idata[2U] = 0U;
        vlSelf->main__DOT__swic__DOT__cpu_idata[3U] = 0U;
        vlSelf->main__DOT__swic__DOT__cpu_idata[4U] = 0U;
        vlSelf->main__DOT__swic__DOT__cpu_idata[5U] = 0U;
        vlSelf->main__DOT__swic__DOT__cpu_idata[6U] = 0U;
        vlSelf->main__DOT__swic__DOT__cpu_idata[7U] = 0U;
        vlSelf->main__DOT__swic__DOT__cpu_idata[8U] = 0U;
        vlSelf->main__DOT__swic__DOT__cpu_idata[9U] = 0U;
        vlSelf->main__DOT__swic__DOT__cpu_idata[0xaU] = 0U;
        vlSelf->main__DOT__swic__DOT__cpu_idata[0xbU] = 0U;
        vlSelf->main__DOT__swic__DOT__cpu_idata[0xcU] = 0U;
        vlSelf->main__DOT__swic__DOT__cpu_idata[0xdU] = 0U;
        vlSelf->main__DOT__swic__DOT__cpu_idata[0xeU] = 0U;
        vlSelf->main__DOT__swic__DOT__cpu_idata[0xfU] = 0U;
    }
    vlSelf->main__DOT__wbu_arbiter_upsz__DOT__UPSIZE__DOT__u_fifo__DOT__w_rd 
        = ((~ (IData)(vlSelf->main__DOT__wbu_arbiter_upsz__DOT__UPSIZE__DOT__u_fifo__DOT__r_empty)) 
           & ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack) 
              >> 3U));
    vlSelf->main__DOT__swic__DOT__cpu_ack = (((IData)(vlSelf->main__DOT__swic__DOT__cpu_lcl_cyc) 
                                              & (IData)(vlSelf->main__DOT__swic__DOT__sys_ack)) 
                                             | ((IData)(vlSelf->main__DOT__swic__DOT__cpu_gbl_cyc) 
                                                & (((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack) 
                                                    >> 2U) 
                                                   & (IData)(vlSelf->main__DOT__swic__DOT__dmacvcpu__DOT__r_a_owner))));
    vlSelf->main__DOT__swic__DOT__dc_ack = (1U & ((~ (IData)(vlSelf->main__DOT__swic__DOT__dmacvcpu__DOT__r_a_owner)) 
                                                  & ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack) 
                                                     >> 2U)));
    vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr 
        = ((0xeU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr)) 
           | (1U & ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                    & ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__s_err) 
                       >> vlSelf->main__DOT__wbwide_xbar__DOT__mindex
                       [0U]))));
    if ((8U & vlSelf->main__DOT__wbwide_xbar__DOT__grant
         [0U])) {
        vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr 
            = ((0xeU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr)) 
               | (1U & (~ (IData)(vlSelf->main__DOT____Vcellout__wbwide_xbar__o_merr))));
    }
    if ((1U & (((IData)(vlSelf->i_reset) | (~ (IData)(vlSelf->main__DOT____Vcellinp__wbwide_xbar__i_mcyc))) 
               | (IData)(vlSelf->main__DOT____Vcellout__wbwide_xbar__o_merr)))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr 
            = (0xeU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr));
    }
    vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr 
        = ((0xdU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr)) 
           | (2U & ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                    & (((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__s_err) 
                        >> vlSelf->main__DOT__wbwide_xbar__DOT__mindex
                        [1U]) << 1U))));
    if ((8U & vlSelf->main__DOT__wbwide_xbar__DOT__grant
         [1U])) {
        vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr 
            = ((0xdU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr)) 
               | (2U & ((~ ((IData)(vlSelf->main__DOT____Vcellout__wbwide_xbar__o_merr) 
                            >> 1U)) << 1U)));
    }
    if ((1U & (((IData)(vlSelf->i_reset) | (~ ((IData)(vlSelf->main__DOT____Vcellinp__wbwide_xbar__i_mcyc) 
                                               >> 1U))) 
               | ((IData)(vlSelf->main__DOT____Vcellout__wbwide_xbar__o_merr) 
                  >> 1U)))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr 
            = (0xdU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr));
    }
    vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr 
        = ((0xbU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr)) 
           | (4U & ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                    & (((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__s_err) 
                        >> vlSelf->main__DOT__wbwide_xbar__DOT__mindex
                        [2U]) << 2U))));
    if ((8U & vlSelf->main__DOT__wbwide_xbar__DOT__grant
         [2U])) {
        vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr 
            = ((0xbU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr)) 
               | (4U & ((~ ((IData)(vlSelf->main__DOT____Vcellout__wbwide_xbar__o_merr) 
                            >> 2U)) << 2U)));
    }
    if ((1U & (((IData)(vlSelf->i_reset) | (~ ((IData)(vlSelf->main__DOT____Vcellinp__wbwide_xbar__i_mcyc) 
                                               >> 2U))) 
               | ((IData)(vlSelf->main__DOT____Vcellout__wbwide_xbar__o_merr) 
                  >> 2U)))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr 
            = (0xbU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr));
    }
    vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr 
        = ((7U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr)) 
           | ((IData)((((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                        >> 3U) & ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__s_err) 
                                  >> vlSelf->main__DOT__wbwide_xbar__DOT__mindex
                                  [3U]))) << 3U));
    if ((8U & vlSelf->main__DOT__wbwide_xbar__DOT__grant
         [3U])) {
        vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr 
            = ((7U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr)) 
               | (8U & ((~ ((IData)(vlSelf->main__DOT____Vcellout__wbwide_xbar__o_merr) 
                            >> 3U)) << 3U)));
    }
    if ((1U & (((IData)(vlSelf->i_reset) | (~ ((IData)(vlSelf->main__DOT____Vcellinp__wbwide_xbar__i_mcyc) 
                                               >> 3U))) 
               | ((IData)(vlSelf->main__DOT____Vcellout__wbwide_xbar__o_merr) 
                  >> 3U)))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr 
            = (7U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr));
    }
    if (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__active) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__resp_started = 0U;
    } else if (((0U != (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__cmd_sample_ck)) 
                & (0U == ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__cmd_sample_ck) 
                          & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__u_cmd_ddr__DOT__GEN_BIDIRECTIONAL__DOT__r_in))))) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__resp_started = 1U;
    }
    vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__u_cmd_ddr__DOT__GEN_BIDIRECTIONAL__DOT__r_in 
        = (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__u_cmd_ddr__DOT__GEN_BIDIRECTIONAL__DOT__r_p) 
            << 1U) | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__u_cmd_ddr__DOT__GEN_BIDIRECTIONAL__DOT__r_n));
    vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__u_fifo__DOT__w_rd 
        = ((~ (IData)(vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__fifo_empty)) 
           & (IData)(vlSelf->main__DOT__wb32_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack));
    vlSelf->main__DOT__wbwide_wbdown_stall = (1U & 
                                              ((IData)(vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_first) 
                                               | (((IData)(vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__r_stb) 
                                                   & ((IData)(vlSelf->main__DOT__wb32_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__iskid__DOT__LOGIC__DOT__r_valid) 
                                                      | (IData)(vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__fifo_full))) 
                                                  | ((~ (IData)(vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__s_last)) 
                                                     | ((~ (IData)(vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__fifo_empty)) 
                                                        & (IData)(vlSelf->main__DOT__u_wbdown__DOT__DOWNSIZE__DOT__s_null))))));
    vlSelf->main__DOT__zip_cpu_int = ((~ (IData)(vlSelf->main__DOT__swic__DOT__cpu_stall)) 
                                      & (IData)(vlSelf->main__DOT__swic__DOT__cmd_halt));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_stall 
        = ((IData)(vlSelf->main__DOT__swic__DOT__cpu_stall) 
           | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__PRIORITY_DATA__DOT__pformem__DOT__r_a_owner));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_stall 
        = (1U & ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__PRIORITY_DATA__DOT__pformem__DOT__r_a_owner)) 
                 | (IData)(vlSelf->main__DOT__swic__DOT__cpu_stall)));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_haf314c36__0 
        = ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__new_pc)) 
           & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_EARLY_BRANCH_LOGIC__DOT__r_early_branch_stb));
    if (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____Vcellinp__instruction_decoder__i_reset) 
         | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_EARLY_BRANCH_LOGIC__DOT__r_ljmp))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_CIS_PHASE__DOT__r_phase = 0U;
    } else if (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_ce) 
                & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__pf_valid))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_CIS_PHASE__DOT__r_phase 
            = (((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_phase)) 
                & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[0xfU] 
                   >> 0x1fU)) & (~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_illegal)));
    } else if (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_ce) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_CIS_PHASE__DOT__r_phase = 0U;
    }
    vlSelf->main__DOT__i2ci__DOT__half_ready = (1U 
                                                & (((~ (IData)(vlSelf->main__DOT__i2ci__DOT__r_wait)) 
                                                    & ((IData)(vlSelf->main__DOT__i2ci__DOT__insn_ready) 
                                                       | ((IData)(vlSelf->main__DOT__i2ci__DOT__insn) 
                                                          >> 0xbU))) 
                                                   | (IData)(vlSelf->main__DOT__i2ci__DOT__GEN_MANUAL__DOT__manual)));
    vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__lst_sda 
        = (1U & ((~ (IData)(vlSelf->main__DOT__i2ci__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN)) 
                 | (IData)(vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__ck_sda)));
    vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__lst_scl 
        = (1U & ((~ (IData)(vlSelf->main__DOT__i2ci__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN)) 
                 | (IData)(vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__ck_scl)));
    vlSelf->main__DOT__i2ci__DOT____VdfgTmp_h373818eb__0 
        = (((IData)(vlSelf->main__DOT__i2ci__DOT__r_wait) 
            << 0x17U) | (((IData)(vlSelf->main__DOT__i2ci__DOT__soft_halt_request) 
                          << 0x16U) | (((IData)(vlSelf->main__DOT__i2ci__DOT__r_aborted) 
                                        << 0x15U) | 
                                       (((IData)(vlSelf->main__DOT__i2ci__DOT__r_err) 
                                         << 0x14U) 
                                        | (((IData)(vlSelf->main__DOT__i2ci__DOT__r_halted) 
                                            << 0x13U) 
                                           | (((IData)(vlSelf->main__DOT__i2ci__DOT__insn_valid) 
                                               << 0x12U) 
                                              | (((IData)(vlSelf->main__DOT__i2ci__DOT__half_valid) 
                                                  << 0x11U) 
                                                 | (((IData)(vlSelf->main__DOT__i2ci__DOT__imm_cycle) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->main__DOT__i2ci__DOT__GEN_MANUAL__DOT__o_scl) 
                                                        << 0xfU) 
                                                       | (((IData)(vlSelf->main__DOT__i2ci__DOT__GEN_MANUAL__DOT__o_sda) 
                                                           << 0xeU) 
                                                          | (((IData)(vlSelf->i_i2c_scl) 
                                                              << 0xdU) 
                                                             | (((IData)(vlSelf->i_i2c_sda) 
                                                                 << 0xcU) 
                                                                | (IData)(vlSelf->main__DOT__i2ci__DOT__insn)))))))))))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__bisrc 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_rB)
            ? (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_ce) 
                & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id) 
                   == (0x1fU & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_B))))
                ? 1U : ((0x40U & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_B))
                         ? 2U : 3U)) : 0U);
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_h740acd49__0 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id) 
           == (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__OP_REG_ADVANEC__DOT__r_op_Aid));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
        = (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_ce) 
            & (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id) 
                == (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__OP_REG_ADVANEC__DOT__r_op_Bid)) 
               & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__OP_REG_ADVANEC__DOT__r_op_rB)))
            ? vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_gpreg_vl
            : vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__r_op_Bv);
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_ha62fb8d9__0 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_ce) 
           & (0xeU == (0xfU & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id))));
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__stop_bit 
        = ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN) 
           & ((((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__ck_scl) 
                & (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__lst_scl)) 
               & (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__ck_sda)) 
              & (~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__lst_sda))));
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__s_tvalid 
        = ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__insn_valid) 
           & ((~ ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__insn) 
                  >> 0xbU)) & (~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__r_wait))));
    main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT____VdfgTmp_h17d9fffe__0 
        = ((0U == (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__state)) 
           | (2U == (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__state)));
    vlSelf->main__DOT__u_i2cdma__DOT__skd_valid = vlSelf->main__DOT__u_i2cdma__DOT__sskd__DOT__LOGIC__DOT__REG_OUTPUT__DOT__ro_valid;
    vlSelf->main__DOT__i2cdma_ready = (1U & (~ (IData)(vlSelf->main__DOT__u_i2cdma__DOT__sskd__DOT__LOGIC__DOT__r_valid)));
    vlSelf->main__DOT__i2c_ready = (1U & ((~ (IData)(vlSelf->main__DOT__i2c_valid)) 
                                          | ((0U == (IData)(vlSelf->main__DOT__i2ci__DOT__GEN_TID__DOT__axis_tid)) 
                                             | ((1U 
                                                 == (IData)(vlSelf->main__DOT__i2ci__DOT__GEN_TID__DOT__axis_tid)) 
                                                | (((~ (IData)(vlSelf->main__DOT__u_i2cdma__DOT__sskd__DOT__LOGIC__DOT__r_valid)) 
                                                    & (2U 
                                                       == (IData)(vlSelf->main__DOT__i2ci__DOT__GEN_TID__DOT__axis_tid))) 
                                                   | (2U 
                                                      < (IData)(vlSelf->main__DOT__i2ci__DOT__GEN_TID__DOT__axis_tid)))))));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__nxtstb_size 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_size;
    if ((2U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__r_size))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__nxtstb_size 
            = ((1U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__r_size))
                ? 1U : ((3U == (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len))
                         ? 1U : 2U));
    } else if ((1U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__r_size))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__nxtstb_size 
            = (((4U <= (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len)) 
                & (8U > (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len)))
                ? (0x7fU & ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len) 
                            - (IData)(4U))) : 4U);
    } else {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__nxtstb_size = 0x40U;
        if ((0x40U > ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len) 
                      - (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_size)))) {
            vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__nxtstb_size 
                = (0x7fU & ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_len) 
                            - (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_size)));
        }
    }
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__next_addr 
        = ((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_addr 
            << 6U) | (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__subaddr));
    if (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_stb) 
         & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_stall)))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__next_addr 
            = (0xfffffffU & (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__next_addr 
                             + (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdstb_size)));
    }
    if (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_busy) {
        if (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_ack) {
            vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__m_last 
                = (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdack_len) 
                    <= (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdack_size)) 
                   & (0x40U >= (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__next_fill)));
        } else if ((0U == (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdack_len))) {
            vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__m_last = 1U;
        }
    } else {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__m_last = 0U;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__m_last 
            = ((2U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_size))
                ? ((1U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_size))
                    ? (1U >= (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_dma_fsm__DOT__r_transferlen))
                    : ((0x7ffffffU & (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__last_request_addr 
                                      >> 1U)) != (0x7ffffffU 
                                                  & (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_addr 
                                                     >> 1U))))
                : ((1U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_size))
                    ? ((0x3ffffffU & (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__last_request_addr 
                                      >> 2U)) != (0x3ffffffU 
                                                  & (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_addr 
                                                     >> 2U)))
                    : ((0x3fffffU & (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__last_request_addr 
                                     >> 6U)) != (0x3fffffU 
                                                 & (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_addr 
                                                    >> 6U)))));
    }
    if (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_busy) {
        if (((((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stb)) 
               | (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stall))) 
              & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_pipeline_full))) 
             & ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_last) 
                | (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_valid)))) {
            vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                = (((QData)((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_sel[1U])) 
                    << 0x20U) | (QData)((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_sel[0U])));
        }
    } else {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel = 0ULL;
    }
    if (((IData)(vlSelf->main__DOT__swic__DOT__cmd_reset) 
         | (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_abort))) {
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last = 0U;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_last = 0U;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_valid = 0U;
    } else {
        if (((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__r_empty)) 
             & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__tx_ready))) {
            if ((2U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_size))) {
                if ((1U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_size))) {
                    vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last 
                        = (1U < (0x7fU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[0x10U]));
                    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_last 
                        = (1U == (0x7fU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[0x10U]));
                } else {
                    vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last 
                        = (2U < (0x7fU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[0x10U]));
                    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_last 
                        = (2U >= (0x7fU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[0x10U]));
                }
            } else if ((1U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_size))) {
                vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last 
                    = (4U < (0x7fU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[0x10U]));
                vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_last 
                    = (4U >= (0x7fU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[0x10U]));
            } else {
                vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last = 0U;
                vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_last 
                    = (1U & (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[0x10U] 
                             >> 7U));
            }
            if ((1U & (~ (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[0x10U] 
                          >> 7U)))) {
                vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last = 0U;
                vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_last = 0U;
            }
        } else if (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_valid) 
                    & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_ready))) {
            if ((2U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_size))) {
                if ((1U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_size))) {
                    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_last 
                        = ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last) 
                           & (2U >= (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__fill)));
                    vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last 
                        = ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last) 
                           & (2U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__fill)));
                } else {
                    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_last 
                        = ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last) 
                           & (4U >= (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__fill)));
                    vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last 
                        = ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last) 
                           & (4U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__fill)));
                }
            } else {
                vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_last 
                    = ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_size) 
                       & ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last) 
                          & (8U >= (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__fill))));
                vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last 
                    = ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_size) 
                       & ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last) 
                          & (8U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__fill))));
            }
        }
        if ((1U & ((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_valid)) 
                   | (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_ready)))) {
            vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_valid 
                = (((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__r_empty)) 
                    & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__tx_ready)) 
                   | ((2U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_size))
                       ? ((1U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_size))
                           ? (1U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__fill))
                           : (2U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__fill)))
                       : ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_size) 
                          & (4U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__fill)))));
        }
    }
    if (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellinp__u_sfifo__i_reset) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__r_empty = 1U;
    } else if ((1U == (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__w_wr) 
                        << 1U) | (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__w_rd)))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__r_empty 
            = (1U >= (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__ign_sfifo_fill));
    } else if ((2U == (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__w_wr) 
                        << 1U) | (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__w_rd)))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__r_empty = 0U;
    }
    if (vlSelf->main__DOT__swic__DOT__cmd_reset) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie = 0U;
    } else if (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__w_switch_to_interrupt) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie = 0U;
    } else if (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__w_release_from_interrupt) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie = 1U;
    }
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__ALU_SIM__DOT__regid 
        = (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie) 
            << 4U) | (0xfU & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__OP_SIM__DOT__r_op_sim_immv));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__w_pcA_v = 0U;
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__w_pcA_v 
        = ((0xf0000000U & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__w_pcA_v) 
           | (((1U & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_A) 
                      >> 4U)) == (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie))
               ? (0xffffffcU & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_pc)
               : ((0xffffffcU & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_USER_PC__DOT__r_upc) 
                  | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_UHALT_PHASE__DOT__r_uhalt_phase) 
                     << 1U))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__w_pcB_v = 0U;
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__w_pcB_v 
        = ((0xf0000000U & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__w_pcB_v) 
           | (((1U & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_B) 
                      >> 4U)) == (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie))
               ? (0xffffffcU & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_pc)
               : ((0xffffffcU & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_USER_PC__DOT__r_upc) 
                  | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_UHALT_PHASE__DOT__r_uhalt_phase) 
                     << 1U))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_hb0e009d2__0 
        = (((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie)) 
            & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_flags_ce))
            ? (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_flags)
            : (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__iflags));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_hefd95ffe__0 
        = (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie) 
            & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_flags_ce))
            ? (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_flags)
            : (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__flags));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__step 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie) 
           & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__user_step));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__w_release_from_interrupt 
        = ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie)) 
           & ((~ (IData)(vlSelf->main__DOT__swic__DOT__pic_interrupt)) 
              & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_ce) 
                 & ((vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_spreg_vl 
                     >> 5U) & (0xeU == (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id))))));
    if (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT____Vcellinp__u_sdcmd__i_reset) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__waiting_on_response = 0U;
    } else if (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_request) 
                & (~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_busy)))) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__waiting_on_response 
            = (0U != (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_type));
    } else if (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_done) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__waiting_on_response = 0U;
    }
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__w_done 
        = ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__waiting_on_response) 
           & (((2U == (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__cmd_type)) 
               & ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_mem_valid) 
                  & (3U <= (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__mem_addr)))) 
              | ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__cmd_type) 
                 & (0x30U == (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__resp_count)))));
    if (((IData)(vlSelf->i_reset) | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__soft_reset))) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_width = 0U;
        vlSelf->main__DOT__u_emmc__DOT__cfg_ddr = 0U;
    } else if (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__wb_phy_stb) 
                & (IData)((vlSelf->main__DOT____Vcellout__wb32_xbar__o_ssel 
                           >> 0x19U)))) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_width 
            = ((0x800U & vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[6U])
                ? 2U : ((0x400U & vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[6U])
                         ? 1U : 0U));
        vlSelf->main__DOT__u_emmc__DOT__cfg_ddr = (1U 
                                                   & (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[6U] 
                                                      >> 8U));
    }
    vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__next_dedge 
        = ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__next_pedge) 
           | ((IData)(vlSelf->main__DOT__u_emmc__DOT__cfg_ddr) 
              & ((~ (IData)(vlSelf->o_emmc_clk)) & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__last_ck))));
    if ((1U & (((IData)(vlSelf->i_reset) | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid)) 
               | (~ (IData)(vlSelf->main__DOT__u_emmc__DOT__rx_en))))) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__io_started = 0U;
    } else if (((~ (IData)(vlSelf->i_emmc_dat)) & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__sample_ck))) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__io_started = 1U;
    }
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__w_done 
        = ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__waiting_on_response) 
           & (((2U == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__cmd_type)) 
               & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_mem_valid) 
                  & (3U <= (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__mem_addr)))) 
              | ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__cmd_type) 
                 & (0x30U == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__resp_count)))));
    if (((IData)(vlSelf->i_reset) | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__soft_reset))) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_fifo = 0U;
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_width = 0U;
        vlSelf->main__DOT__u_sdcard__DOT__cfg_ddr = 0U;
    } else {
        if ((((((((~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__cmd_busy)) 
                  & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__tx_en))) 
                 & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__rx_en))) 
                & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_tx_request))) 
               & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_rx_request))) 
              & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__wb_cmd_stb)) 
             & (IData)((vlSelf->main__DOT____Vcellout__wb32_xbar__o_ssel 
                        >> 0x21U)))) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_fifo 
                = (1U & (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[8U] 
                         >> 0xcU));
        }
        if (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__wb_phy_stb) 
             & (IData)((vlSelf->main__DOT____Vcellout__wb32_xbar__o_ssel 
                        >> 0x21U)))) {
            if ((0x800U & vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[8U])) {
                if ((0x400U & vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[8U])) {
                    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_width = 1U;
                }
            } else {
                vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_width 
                    = ((0x400U & vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[8U])
                        ? 1U : 0U);
            }
            vlSelf->main__DOT__u_sdcard__DOT__cfg_ddr 
                = (1U & (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[8U] 
                         >> 8U));
        }
    }
    vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__next_dedge 
        = ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__next_pedge) 
           | ((IData)(vlSelf->main__DOT__u_sdcard__DOT__cfg_ddr)
               ? ((((~ ((IData)(vlSelf->main__DOT__u_sdcard__DOT__sdclk) 
                        >> 7U)) & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__last_ck)) 
                   << 1U) | (IData)((0x80U == (0x88U 
                                               & (IData)(vlSelf->main__DOT__u_sdcard__DOT__sdclk)))))
               : 0U));
    if ((1U & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid) 
               | (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__rx_en))))) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__io_started = 0U;
    } else if (((0U != (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__sample_ck)) 
                & (0U == ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__sample_ck) 
                          & ((2U & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat) 
                                    >> 7U)) | (1U & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat))))))) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__io_started = 1U;
    }
    vlSelf->main__DOT__genbus__DOT__getinput__DOT__hx_stb 
        = vlSelf->__Vdly__main__DOT__genbus__DOT__getinput__DOT__hx_stb;
    vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__skd_busy 
        = (((IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__cw_stb) 
            & (0U != (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__GEN_COMPRESSION__DOT__unpack__DOT__r_stb))) 
           & (((IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__r_len) 
               == (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__cw_len)) 
              & (0U != (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__cw_len))));
    if (((((IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__cw_stb) 
           & (0U != (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__GEN_COMPRESSION__DOT__unpack__DOT__r_stb))) 
          & (~ (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__hx_valid))) 
         & (1U == (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__lastcw)))) {
        vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__skd_busy = 1U;
    }
    if (((((~ (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__hx_valid)) 
           & (1U == (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__lastcw))) 
          & (0U != (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__cw_len))) 
         & ((IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__r_len) 
            == (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__cw_len)))) {
        vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__skd_busy = 1U;
    }
    vlSelf->main__DOT__genbus__DOT__GEN_OUTBOUND_FIFO__DOT__busoutfifo__DOT__w_write 
        = ((IData)(vlSelf->main__DOT__genbus__DOT__exec_stb) 
           & ((~ (IData)(vlSelf->main__DOT__genbus__DOT__GEN_OUTBOUND_FIFO__DOT__busoutfifo__DOT__will_overflow)) 
              | (IData)(vlSelf->main__DOT__genbus__DOT__ofifo_rd)));
    vlSelf->main__DOT__genbus__DOT__GEN_OUTBOUND_FIFO__DOT__busoutfifo__DOT__w_read 
        = (1U & ((~ (IData)(vlSelf->main__DOT__genbus__DOT__GEN_OUTBOUND_FIFO__DOT__busoutfifo__DOT__will_underflow)) 
                 & ((~ (IData)(vlSelf->main__DOT__genbus__DOT__ofifo_empty_n)) 
                    | (IData)(vlSelf->main__DOT__genbus__DOT__ofifo_rd))));
    vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__padififo__DOT__w_write 
        = ((IData)(vlSelf->main__DOT__genbus__DOT__in_stb) 
           & ((~ (IData)(vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__padififo__DOT__will_overflow)) 
              | (IData)(vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__ififo_rd)));
    if (vlSelf->__Vdlyvset__main__DOT__genbus__DOT__INPUT_FIFO__DOT__padififo__DOT__fifo__v0) {
        vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__padififo__DOT__fifo[vlSelf->__Vdlyvdim0__main__DOT__genbus__DOT__INPUT_FIFO__DOT__padififo__DOT__fifo__v0] 
            = vlSelf->__Vdlyvval__main__DOT__genbus__DOT__INPUT_FIFO__DOT__padififo__DOT__fifo__v0;
    }
    vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__padififo__DOT__r_rdptr 
        = vlSelf->__Vdly__main__DOT__genbus__DOT__INPUT_FIFO__DOT__padififo__DOT__r_rdptr;
    vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__padififo__DOT__will_underflow 
        = vlSelf->__Vdly__main__DOT__genbus__DOT__INPUT_FIFO__DOT__padififo__DOT__will_underflow;
    vlSelf->main__DOT__wbu_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__0__KET____DOT__iskid__i_reset 
        = (1U & ((~ (IData)(vlSelf->main__DOT__wbu_cyc)) 
                 | (IData)(vlSelf->i_reset)));
    vlSelf->main__DOT__wbu_stb = vlSelf->__Vdly__main__DOT__wbu_stb;
    if (main__DOT__wbu_xbar__DOT____VdfgTmp_h4f7f05b5__0) {
        vlSelf->main__DOT__wbu_xbar__DOT__m_stb = (1U 
                                                   & (~ (IData)(vlSelf->main__DOT__wbu_xbar__DOT__mfull)));
        vlSelf->main__DOT__wbu_xbar__DOT__request[0U] 
            = vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__decoded;
    } else {
        vlSelf->main__DOT__wbu_xbar__DOT__m_stb = 0U;
        vlSelf->main__DOT__wbu_xbar__DOT__request[0U] = 0U;
    }
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__w_switch_to_interrupt 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie) 
           & (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pending_interrupt) 
               & ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_ALU_PHASE__DOT__r_alu_phase)) 
                  & ((~ (IData)((0U != (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__BUSLOCK__DOT__r_bus_lock)))) 
                     & (~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_busy))))) 
              | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__div_error) 
                 | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_bus_err) 
                    | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_ce) 
                       & ((~ (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_spreg_vl 
                              >> 5U)) & (IData)((0x1eU 
                                                 == (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id)))))))));
    vlSelf->main__DOT__swic__DOT__cmd_clear_cache = vlSelf->__Vdly__main__DOT__swic__DOT__cmd_clear_cache;
    vlSelf->main__DOT__swic__DOT__cmd_write = vlSelf->__Vdly__main__DOT__swic__DOT__cmd_write;
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__w_dbg_stall 
        = (1U & ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__r_halted)) 
                 | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__r_dbg_stall)));
    VL_SHIFTL_WWI(512,512,32, __Vtemp_h8c81192e__0, vlSelf->main__DOT__swic__DOT__cpu_idata, 0x1e0U);
    VL_SHIFTL_WWI(512,512,32, __Vtemp_h5dad54bf__0, __Vtemp_h8c81192e__0, 
                  (0x18U & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT____VdfgTmp_h05977c6b__0) 
                            << 3U)));
    if (vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__r_svalid) {
        __Vtemp_h01ff8f7b__0[0U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_iword[0U];
        __Vtemp_h01ff8f7b__0[1U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_iword[1U];
        __Vtemp_h01ff8f7b__0[2U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_iword[2U];
        __Vtemp_h01ff8f7b__0[3U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_iword[3U];
        __Vtemp_h01ff8f7b__0[4U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_iword[4U];
        __Vtemp_h01ff8f7b__0[5U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_iword[5U];
        __Vtemp_h01ff8f7b__0[6U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_iword[6U];
        __Vtemp_h01ff8f7b__0[7U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_iword[7U];
        __Vtemp_h01ff8f7b__0[8U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_iword[8U];
        __Vtemp_h01ff8f7b__0[9U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_iword[9U];
        __Vtemp_h01ff8f7b__0[0xaU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_iword[0xaU];
        __Vtemp_h01ff8f7b__0[0xbU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_iword[0xbU];
        __Vtemp_h01ff8f7b__0[0xcU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_iword[0xcU];
        __Vtemp_h01ff8f7b__0[0xdU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_iword[0xdU];
        __Vtemp_h01ff8f7b__0[0xeU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_iword[0xeU];
        __Vtemp_h01ff8f7b__0[0xfU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_iword[0xfU];
    } else if ((2U == (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__state))) {
        __Vtemp_h01ff8f7b__0[0U] = vlSelf->main__DOT__swic__DOT__cpu_idata[0U];
        __Vtemp_h01ff8f7b__0[1U] = vlSelf->main__DOT__swic__DOT__cpu_idata[1U];
        __Vtemp_h01ff8f7b__0[2U] = vlSelf->main__DOT__swic__DOT__cpu_idata[2U];
        __Vtemp_h01ff8f7b__0[3U] = vlSelf->main__DOT__swic__DOT__cpu_idata[3U];
        __Vtemp_h01ff8f7b__0[4U] = vlSelf->main__DOT__swic__DOT__cpu_idata[4U];
        __Vtemp_h01ff8f7b__0[5U] = vlSelf->main__DOT__swic__DOT__cpu_idata[5U];
        __Vtemp_h01ff8f7b__0[6U] = vlSelf->main__DOT__swic__DOT__cpu_idata[6U];
        __Vtemp_h01ff8f7b__0[7U] = vlSelf->main__DOT__swic__DOT__cpu_idata[7U];
        __Vtemp_h01ff8f7b__0[8U] = vlSelf->main__DOT__swic__DOT__cpu_idata[8U];
        __Vtemp_h01ff8f7b__0[9U] = vlSelf->main__DOT__swic__DOT__cpu_idata[9U];
        __Vtemp_h01ff8f7b__0[0xaU] = vlSelf->main__DOT__swic__DOT__cpu_idata[0xaU];
        __Vtemp_h01ff8f7b__0[0xbU] = vlSelf->main__DOT__swic__DOT__cpu_idata[0xbU];
        __Vtemp_h01ff8f7b__0[0xcU] = vlSelf->main__DOT__swic__DOT__cpu_idata[0xcU];
        __Vtemp_h01ff8f7b__0[0xdU] = vlSelf->main__DOT__swic__DOT__cpu_idata[0xdU];
        __Vtemp_h01ff8f7b__0[0xeU] = vlSelf->main__DOT__swic__DOT__cpu_idata[0xeU];
        __Vtemp_h01ff8f7b__0[0xfU] = vlSelf->main__DOT__swic__DOT__cpu_idata[0xfU];
    } else {
        __Vtemp_h01ff8f7b__0[0U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_rword[0U];
        __Vtemp_h01ff8f7b__0[1U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_rword[1U];
        __Vtemp_h01ff8f7b__0[2U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_rword[2U];
        __Vtemp_h01ff8f7b__0[3U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_rword[3U];
        __Vtemp_h01ff8f7b__0[4U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_rword[4U];
        __Vtemp_h01ff8f7b__0[5U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_rword[5U];
        __Vtemp_h01ff8f7b__0[6U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_rword[6U];
        __Vtemp_h01ff8f7b__0[7U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_rword[7U];
        __Vtemp_h01ff8f7b__0[8U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_rword[8U];
        __Vtemp_h01ff8f7b__0[9U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_rword[9U];
        __Vtemp_h01ff8f7b__0[0xaU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_rword[0xaU];
        __Vtemp_h01ff8f7b__0[0xbU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_rword[0xbU];
        __Vtemp_h01ff8f7b__0[0xcU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_rword[0xcU];
        __Vtemp_h01ff8f7b__0[0xdU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_rword[0xdU];
        __Vtemp_h01ff8f7b__0[0xeU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_rword[0xeU];
        __Vtemp_h01ff8f7b__0[0xfU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cached_rword[0xfU];
    }
    VL_SHIFTL_WWI(512,512,32, __Vtemp_hf1acda43__0, __Vtemp_h01ff8f7b__0, 
                  (0x1f8U & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT____VdfgTmp_h05977c6b__0) 
                             << 3U)));
    if (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cyc_lcl) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[0U] 
            = __Vtemp_h5dad54bf__0[0U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[1U] 
            = __Vtemp_h5dad54bf__0[1U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[2U] 
            = __Vtemp_h5dad54bf__0[2U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[3U] 
            = __Vtemp_h5dad54bf__0[3U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[4U] 
            = __Vtemp_h5dad54bf__0[4U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[5U] 
            = __Vtemp_h5dad54bf__0[5U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[6U] 
            = __Vtemp_h5dad54bf__0[6U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[7U] 
            = __Vtemp_h5dad54bf__0[7U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[8U] 
            = __Vtemp_h5dad54bf__0[8U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[9U] 
            = __Vtemp_h5dad54bf__0[9U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[0xaU] 
            = __Vtemp_h5dad54bf__0[0xaU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[0xbU] 
            = __Vtemp_h5dad54bf__0[0xbU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[0xcU] 
            = __Vtemp_h5dad54bf__0[0xcU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[0xdU] 
            = __Vtemp_h5dad54bf__0[0xdU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[0xeU] 
            = __Vtemp_h5dad54bf__0[0xeU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[0xfU] 
            = __Vtemp_h5dad54bf__0[0xfU];
    } else {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[0U] 
            = __Vtemp_hf1acda43__0[0U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[1U] 
            = __Vtemp_hf1acda43__0[1U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[2U] 
            = __Vtemp_hf1acda43__0[2U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[3U] 
            = __Vtemp_hf1acda43__0[3U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[4U] 
            = __Vtemp_hf1acda43__0[4U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[5U] 
            = __Vtemp_hf1acda43__0[5U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[6U] 
            = __Vtemp_hf1acda43__0[6U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[7U] 
            = __Vtemp_hf1acda43__0[7U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[8U] 
            = __Vtemp_hf1acda43__0[8U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[9U] 
            = __Vtemp_hf1acda43__0[9U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[0xaU] 
            = __Vtemp_hf1acda43__0[0xaU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[0xbU] 
            = __Vtemp_hf1acda43__0[0xbU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[0xcU] 
            = __Vtemp_hf1acda43__0[0xcU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[0xdU] 
            = __Vtemp_hf1acda43__0[0xdU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[0xeU] 
            = __Vtemp_hf1acda43__0[0xeU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__pre_shifted[0xfU] 
            = __Vtemp_hf1acda43__0[0xfU];
    }
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_ack 
        = ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__PRIORITY_DATA__DOT__pformem__DOT__r_a_owner)) 
           & (IData)(vlSelf->main__DOT__swic__DOT__cpu_ack));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_ack 
        = ((IData)(vlSelf->main__DOT__swic__DOT__cpu_ack) 
           & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__PRIORITY_DATA__DOT__pformem__DOT__r_a_owner));
    if (vlSelf->__Vdlyvset__main__DOT__wbwide_xbar__DOT__grant__v0) {
        vlSelf->main__DOT__wbwide_xbar__DOT__grant[0U] = 0U;
    }
    if (vlSelf->__Vdlyvset__main__DOT__wbwide_xbar__DOT__grant__v1) {
        vlSelf->main__DOT__wbwide_xbar__DOT__grant[0U] 
            = vlSelf->__Vdlyvval__main__DOT__wbwide_xbar__DOT__grant__v1;
    }
    if (vlSelf->__Vdlyvset__main__DOT__wbwide_xbar__DOT__grant__v2) {
        vlSelf->main__DOT__wbwide_xbar__DOT__grant[0U] = 0U;
    }
    if (vlSelf->__Vdlyvset__main__DOT__wbwide_xbar__DOT__grant__v3) {
        vlSelf->main__DOT__wbwide_xbar__DOT__grant[1U] = 0U;
    }
    if (vlSelf->__Vdlyvset__main__DOT__wbwide_xbar__DOT__grant__v4) {
        vlSelf->main__DOT__wbwide_xbar__DOT__grant[1U] 
            = vlSelf->__Vdlyvval__main__DOT__wbwide_xbar__DOT__grant__v4;
    }
    if (vlSelf->__Vdlyvset__main__DOT__wbwide_xbar__DOT__grant__v5) {
        vlSelf->main__DOT__wbwide_xbar__DOT__grant[1U] = 0U;
    }
    if (vlSelf->__Vdlyvset__main__DOT__wbwide_xbar__DOT__grant__v6) {
        vlSelf->main__DOT__wbwide_xbar__DOT__grant[2U] = 0U;
    }
    if (vlSelf->__Vdlyvset__main__DOT__wbwide_xbar__DOT__grant__v7) {
        vlSelf->main__DOT__wbwide_xbar__DOT__grant[2U] 
            = vlSelf->__Vdlyvval__main__DOT__wbwide_xbar__DOT__grant__v7;
    }
    if (vlSelf->__Vdlyvset__main__DOT__wbwide_xbar__DOT__grant__v8) {
        vlSelf->main__DOT__wbwide_xbar__DOT__grant[2U] = 0U;
    }
    if (vlSelf->__Vdlyvset__main__DOT__wbwide_xbar__DOT__grant__v9) {
        vlSelf->main__DOT__wbwide_xbar__DOT__grant[3U] = 0U;
    }
    if (vlSelf->__Vdlyvset__main__DOT__wbwide_xbar__DOT__grant__v10) {
        vlSelf->main__DOT__wbwide_xbar__DOT__grant[3U] 
            = vlSelf->__Vdlyvval__main__DOT__wbwide_xbar__DOT__grant__v10;
    }
    if (vlSelf->__Vdlyvset__main__DOT__wbwide_xbar__DOT__grant__v11) {
        vlSelf->main__DOT__wbwide_xbar__DOT__grant[3U] = 0U;
    }
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_pipe_stalled 
        = (1U & (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cyc) 
                  & ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_we)) 
                     | ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__stb)) 
                        | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_stall)))) 
                 | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__r_rd_pending) 
                    | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__npending) 
                       >> 4U))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_new_pc 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__new_pc) 
           | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_haf314c36__0));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_EARLY_BRANCH_LOGIC__DOT__r_ljmp 
        = vlSelf->__Vdly__main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_EARLY_BRANCH_LOGIC__DOT__r_ljmp;
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_illegal 
        = vlSelf->__Vdly__main__DOT__swic__DOT__thecpu__DOT__pf_illegal;
    if (vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__isrc) {
        __Vtemp_he3c3974d__0[0U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc_cache[0U];
        __Vtemp_he3c3974d__0[1U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc_cache[1U];
        __Vtemp_he3c3974d__0[2U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc_cache[2U];
        __Vtemp_he3c3974d__0[3U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc_cache[3U];
        __Vtemp_he3c3974d__0[4U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc_cache[4U];
        __Vtemp_he3c3974d__0[5U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc_cache[5U];
        __Vtemp_he3c3974d__0[6U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc_cache[6U];
        __Vtemp_he3c3974d__0[7U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc_cache[7U];
        __Vtemp_he3c3974d__0[8U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc_cache[8U];
        __Vtemp_he3c3974d__0[9U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc_cache[9U];
        __Vtemp_he3c3974d__0[0xaU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc_cache[0xaU];
        __Vtemp_he3c3974d__0[0xbU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc_cache[0xbU];
        __Vtemp_he3c3974d__0[0xcU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc_cache[0xcU];
        __Vtemp_he3c3974d__0[0xdU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc_cache[0xdU];
        __Vtemp_he3c3974d__0[0xeU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc_cache[0xeU];
        __Vtemp_he3c3974d__0[0xfU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc_cache[0xfU];
    } else {
        __Vtemp_he3c3974d__0[0U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_last_cache[0U];
        __Vtemp_he3c3974d__0[1U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_last_cache[1U];
        __Vtemp_he3c3974d__0[2U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_last_cache[2U];
        __Vtemp_he3c3974d__0[3U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_last_cache[3U];
        __Vtemp_he3c3974d__0[4U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_last_cache[4U];
        __Vtemp_he3c3974d__0[5U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_last_cache[5U];
        __Vtemp_he3c3974d__0[6U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_last_cache[6U];
        __Vtemp_he3c3974d__0[7U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_last_cache[7U];
        __Vtemp_he3c3974d__0[8U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_last_cache[8U];
        __Vtemp_he3c3974d__0[9U] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_last_cache[9U];
        __Vtemp_he3c3974d__0[0xaU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_last_cache[0xaU];
        __Vtemp_he3c3974d__0[0xbU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_last_cache[0xbU];
        __Vtemp_he3c3974d__0[0xcU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_last_cache[0xcU];
        __Vtemp_he3c3974d__0[0xdU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_last_cache[0xdU];
        __Vtemp_he3c3974d__0[0xeU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_last_cache[0xeU];
        __Vtemp_he3c3974d__0[0xfU] = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_last_cache[0xfU];
    }
    VL_SHIFTL_WWI(512,512,32, __Vtemp_h0ca773d0__0, __Vtemp_he3c3974d__0, 
                  (0x1e0U & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_pc 
                             << 3U)));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[0U] 
        = __Vtemp_h0ca773d0__0[0U];
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[1U] 
        = __Vtemp_h0ca773d0__0[1U];
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[2U] 
        = __Vtemp_h0ca773d0__0[2U];
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[3U] 
        = __Vtemp_h0ca773d0__0[3U];
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[4U] 
        = __Vtemp_h0ca773d0__0[4U];
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[5U] 
        = __Vtemp_h0ca773d0__0[5U];
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[6U] 
        = __Vtemp_h0ca773d0__0[6U];
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[7U] 
        = __Vtemp_h0ca773d0__0[7U];
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[8U] 
        = __Vtemp_h0ca773d0__0[8U];
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[9U] 
        = __Vtemp_h0ca773d0__0[9U];
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[0xaU] 
        = __Vtemp_h0ca773d0__0[0xaU];
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[0xbU] 
        = __Vtemp_h0ca773d0__0[0xbU];
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[0xcU] 
        = __Vtemp_h0ca773d0__0[0xcU];
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[0xdU] 
        = __Vtemp_h0ca773d0__0[0xdU];
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[0xeU] 
        = __Vtemp_h0ca773d0__0[0xeU];
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[0xfU] 
        = __Vtemp_h0ca773d0__0[0xfU];
    main__DOT__i2ci__DOT____VdfgTmp_hfc6f1b73__0 = 
        (1U & ((~ (IData)(vlSelf->main__DOT__i2ci__DOT__insn_valid)) 
               | (IData)(vlSelf->main__DOT__i2ci__DOT__half_ready)));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_request_address 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_haf314c36__0)
            ? vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_EARLY_BRANCH_LOGIC__DOT__r_branch_pc
            : vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pf_pc);
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_wdata 
        = (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_ce) 
            & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_h740acd49__0))
            ? vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_gpreg_vl
            : vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__r_op_Av);
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__doalu__DOT__w_brev_result 
        = ((vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
            << 0x1fU) | ((0x40000000U & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                         << 0x1dU)) 
                         | ((0x20000000U & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                            << 0x1bU)) 
                            | ((0x10000000U & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                               << 0x19U)) 
                               | ((0x8000000U & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                 << 0x17U)) 
                                  | ((0x4000000U & 
                                      (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                       << 0x15U)) | 
                                     ((0x2000000U & 
                                       (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                        << 0x13U)) 
                                      | ((0x1000000U 
                                          & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                             << 0x11U)) 
                                         | ((0x800000U 
                                             & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                << 0xfU)) 
                                            | ((0x400000U 
                                                & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                   << 0xdU)) 
                                               | ((0x200000U 
                                                   & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                      << 0xbU)) 
                                                  | ((0x100000U 
                                                      & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                         << 9U)) 
                                                     | ((0x80000U 
                                                         & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                            << 7U)) 
                                                        | ((0x40000U 
                                                            & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                               << 5U)) 
                                                           | ((0x20000U 
                                                               & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                  << 3U)) 
                                                              | ((0x10000U 
                                                                  & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                     << 1U)) 
                                                                 | ((0x8000U 
                                                                     & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                        >> 1U)) 
                                                                    | ((0x4000U 
                                                                        & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                           >> 3U)) 
                                                                       | ((0x2000U 
                                                                           & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                              >> 5U)) 
                                                                          | ((0x1000U 
                                                                              & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                                >> 7U)) 
                                                                             | ((0x800U 
                                                                                & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                                >> 9U)) 
                                                                                | ((0x400U 
                                                                                & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                                >> 0xbU)) 
                                                                                | ((0x200U 
                                                                                & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                                >> 0xdU)) 
                                                                                | ((0x100U 
                                                                                & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                                >> 0xfU)) 
                                                                                | ((0x80U 
                                                                                & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                                >> 0x11U)) 
                                                                                | ((0x40U 
                                                                                & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                                >> 0x13U)) 
                                                                                | ((0x20U 
                                                                                & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                                >> 0x15U)) 
                                                                                | ((0x10U 
                                                                                & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                                >> 0x17U)) 
                                                                                | ((8U 
                                                                                & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                                >> 0x19U)) 
                                                                                | ((4U 
                                                                                & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                                >> 0x1bU)) 
                                                                                | ((2U 
                                                                                & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                                >> 0x1dU)) 
                                                                                | (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                                                >> 0x1fU))))))))))))))))))))))))))))))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__cache_miss_inow 
        = (1U & (~ ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__last_tag_valid) 
                    & (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__c_v) 
                        >> (7U & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                  >> 9U))) & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__last_tag 
                                              == (0x7ffffU 
                                                  & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                                     >> 9U)))))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__raw_cachable_address = 0U;
    if ((0x4000000U == (0xe000000U & vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__raw_cachable_address = 1U;
    }
    if ((0x8000000U == (0x8000000U & vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__raw_cachable_address = 1U;
    }
    main__DOT__swic__DOT__thecpu__DOT__core__DOT__doalu__DOT____VdfgTmp_h832f938f__0 
        = ((0U != (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                   >> 6U)) | ((vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                               >> 5U) & (0U != (0x1fU 
                                                & vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr))));
    if (vlSelf->i_reset) {
        vlSelf->main__DOT__u_i2cdma__DOT__r_memlen = 0U;
        vlSelf->main__DOT__u_i2cdma__DOT__r_baseaddr = 0U;
        vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__half_insn = 0U;
    } else {
        if ((0x10U & ((IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_sstb) 
                      & (IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_swe)))) {
            if ((2U & vlSelf->main__DOT____Vcellout__wb32_xbar__o_saddr[1U])) {
                if ((1U & vlSelf->main__DOT____Vcellout__wb32_xbar__o_saddr[1U])) {
                    vlSelf->main__DOT__u_i2cdma__DOT__r_memlen 
                        = (0xfffffffU & vlSelf->main__DOT__u_i2cdma__DOT__next_memlen);
                }
                if ((1U & (~ vlSelf->main__DOT____Vcellout__wb32_xbar__o_saddr[1U]))) {
                    vlSelf->main__DOT__u_i2cdma__DOT__r_baseaddr 
                        = (0xfffffffU & vlSelf->main__DOT__u_i2cdma__DOT__next_baseaddr);
                }
            }
        }
        if (vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__next_valid) {
            vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__half_insn 
                = ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__imm_cycle)
                    ? 0U : (0xfU & (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__next_insn)));
        } else if (((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__imm_cycle)) 
                    & (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__half_ready))) {
            vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__half_insn = 0U;
        }
    }
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__imm_cycle 
        = vlSelf->__Vdly__main__DOT__u_fan__DOT__u_i2ccpu__DOT__imm_cycle;
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__insn_ready 
        = ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__i2c_ckedge) 
           & (IData)(main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT____VdfgTmp_h17d9fffe__0));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdack_len 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdack_len;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdack_size 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdack_size;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_dma_fsm__DOT__r_transferlen 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_dma_fsm__DOT__r_transferlen;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_busy 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_busy;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_addr 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_addr;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_ack 
        = ((IData)(vlSelf->main__DOT__swic__DOT__dc_ack) 
           & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_arbiter__DOT__r_a_owner));
    vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0U] 
        = (IData)(((IData)(vlSelf->main__DOT__swic__DOT__dmacvcpu__DOT__r_a_owner)
                    ? ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__PRIORITY_DATA__DOT__pformem__DOT__r_a_owner)
                        ? vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_SEL__DOT__r_wb_sel
                        : 0xffffffffffffffffULL) : 
                   ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_arbiter__DOT__r_a_owner)
                     ? vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_sel
                     : vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_sel)));
    vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[1U] 
        = (IData)((((IData)(vlSelf->main__DOT__swic__DOT__dmacvcpu__DOT__r_a_owner)
                     ? ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__PRIORITY_DATA__DOT__pformem__DOT__r_a_owner)
                         ? vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_SEL__DOT__r_wb_sel
                         : 0xffffffffffffffffULL) : 
                    ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_arbiter__DOT__r_a_owner)
                      ? vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_sel
                      : vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_sel)) 
                   >> 0x20U));
    if (vlSelf->main__DOT__swic__DOT__dmacvcpu__DOT__r_a_owner) {
        vlSelf->main__DOT__wbwide_zip_addr = vlSelf->main__DOT__swic__DOT__cpu_addr;
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[2U] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[0U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[3U] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[1U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[4U] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[2U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[5U] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[3U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[6U] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[4U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[7U] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[5U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[8U] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[6U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[9U] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[7U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xaU] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[8U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xbU] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[9U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xcU] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[0xaU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xdU] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[0xbU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xeU] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[0xcU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xfU] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[0xdU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0x10U] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[0xeU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0x11U] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[0xfU];
    } else {
        vlSelf->main__DOT__wbwide_zip_addr = ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_arbiter__DOT__r_a_owner)
                                               ? vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_addr
                                               : vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_addr);
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[2U] 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_data[0U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[3U] 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_data[1U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[4U] 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_data[2U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[5U] 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_data[3U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[6U] 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_data[4U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[7U] 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_data[5U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[8U] 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_data[6U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[9U] 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_data[7U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xaU] 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_data[8U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xbU] 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_data[9U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xcU] 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_data[0xaU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xdU] 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_data[0xbU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xeU] 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_data[0xcU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xfU] 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_data[0xdU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0x10U] 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_data[0xeU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0x11U] 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_data[0xfU];
    }
    vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0x12U] 
        = ((0x400000U & (((IData)(vlSelf->main__DOT__swic__DOT__dmacvcpu__DOT__r_a_owner)
                           ? (IData)(vlSelf->main__DOT__swic__DOT__cpu_we)
                           : (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_arbiter__DOT__r_a_owner))) 
                         << 0x16U)) | vlSelf->main__DOT__wbwide_zip_addr);
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_busy 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_busy;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_last 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_last;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_last;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[0U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][0U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[1U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][1U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[2U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][2U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[3U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][3U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[4U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][4U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[5U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][5U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[6U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][6U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[7U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][7U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[8U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][8U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[9U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][9U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[0xaU] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][0xaU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[0xbU] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][0xbU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[0xcU] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][0xcU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[0xdU] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][0xdU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[0xeU] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][0xeU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[0xfU] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][0xfU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellout__u_sfifo__o_data[0x10U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__mem
        [(0xfU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__rd_addr))][0x10U];
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__w_iflags 
        = (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_IHALT_PHASE__DOT__r_ihalt_phase) 
            << 0xdU) | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__DIVERR__DOT__r_idiv_err_flag) 
                         << 0xbU) | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__ibus_err_flag) 
                                      << 0xaU) | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_TRAP_N_UBREAK__DOT__r_trap) 
                                                   << 9U) 
                                                  | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__ill_err_i) 
                                                      << 8U) 
                                                     | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__break_en) 
                                                         << 7U) 
                                                        | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__sleep) 
                                                            << 4U) 
                                                           | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_hb0e009d2__0))))))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__w_uflags 
        = (0x20U | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_UHALT_PHASE__DOT__r_uhalt_phase) 
                     << 0xdU) | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__DIVERR__DOT__USER_DIVERR__DOT__r_udiv_err_flag) 
                                  << 0xbU) | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_USER_BUSERR__DOT__r_ubus_err_flag) 
                                               << 0xaU) 
                                              | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_TRAP_N_UBREAK__DOT__r_trap) 
                                                  << 9U) 
                                                 | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_USER_ILLEGAL_INSN__DOT__r_ill_err_u) 
                                                     << 8U) 
                                                    | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_TRAP_N_UBREAK__DOT__r_ubreak) 
                                                        << 7U) 
                                                       | ((((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie)) 
                                                            & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__user_step)) 
                                                           << 6U) 
                                                          | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__sleep) 
                                                              << 4U) 
                                                             | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_hefd95ffe__0))))))))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__set_cond 
        = ((((8U & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__r_op_F)) 
             | (7U & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__r_op_F) 
                      >> 4U))) & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie)
                                   ? (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_hefd95ffe__0)
                                   : (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_hb0e009d2__0))) 
           == (0xfU & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__r_op_F)));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__tx_mem_addr 
        = vlSelf->__Vdly__main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__tx_mem_addr;
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__tx_mem_valid 
        = vlSelf->__Vdly__main__DOT__u_emmc__DOT__u_sdio__DOT__tx_mem_valid;
    if (((IData)(vlSelf->i_reset) | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__soft_reset))) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__lgblk = 9U;
        vlSelf->main__DOT__u_sdcard__DOT__rx_en = vlSelf->__Vdly__main__DOT__u_sdcard__DOT__rx_en;
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_type = 0U;
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_rx_request = 0U;
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_tx_request = 0U;
    } else {
        if (((((((~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__tx_en)) 
                 & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__rx_en))) 
                & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_tx_request))) 
               & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_rx_request))) 
              & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__wb_phy_stb)) 
             & (IData)((vlSelf->main__DOT____Vcellout__wb32_xbar__o_ssel 
                        >> 0x23U)))) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__lgblk 
                = (0xfU & (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[8U] 
                           >> 0x18U));
            if ((0xcU <= (0xfU & (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[8U] 
                                  >> 0x18U)))) {
                vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__lgblk = 0xcU;
            } else if ((2U >= (0xfU & (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[8U] 
                                       >> 0x18U)))) {
                vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__lgblk = 2U;
            }
        }
        vlSelf->main__DOT__u_sdcard__DOT__rx_en = vlSelf->__Vdly__main__DOT__u_sdcard__DOT__rx_en;
        if (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__new_cmd_request) 
             & (IData)((vlSelf->main__DOT____Vcellout__wb32_xbar__o_ssel 
                        >> 0x21U)))) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_type 
                = (3U & (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[8U] 
                         >> 8U));
        }
        if ((((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__new_data_request) 
              & (~ (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[8U] 
                    >> 0xaU))) & (IData)(((0x200U != 
                                           (0x300U 
                                            & vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[8U])) 
                                          | (0U == 
                                             (3U & 
                                              (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[8U] 
                                               >> 6U))))))) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_rx_request = 1U;
        } else if ((1U & ((~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__cmd_busy)) 
                          & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_request))))) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_rx_request = 0U;
        }
        if (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__new_tx_request) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_tx_request = 1U;
        } else if ((1U & ((((~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__cmd_busy)) 
                            & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_request))) 
                           & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__tx_en))) 
                          & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__dat0_busy))))) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_tx_request = 0U;
        }
    }
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__tx_en 
        = vlSelf->__Vdly__main__DOT__u_sdcard__DOT__u_sdio__DOT__tx_en;
    vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__w_stb 
        = ((((IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__cw_len) 
             == (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__r_len)) 
            & (0U != (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__cw_len))) 
           | ((IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__hx_stb) 
              & ((~ (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__skd_busy)) 
                 & ((~ (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__hx_valid)) 
                    & (1U == (IData)(vlSelf->main__DOT__genbus__DOT__getinput__DOT__formcw__DOT__lastcw))))));
    if ((((IData)(vlSelf->main__DOT__rcv__DOT__zero_baud_counter) 
          & (8U == (IData)(vlSelf->main__DOT__rcv__DOT__state))) 
         & (IData)(vlSelf->main__DOT__rcv__DOT__ck_uart))) {
        vlSelf->main__DOT__wbu_rx_data = vlSelf->main__DOT__rcv__DOT__data_reg;
    }
    vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__padififo__DOT__w_read 
        = (1U & ((~ (IData)(vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__padififo__DOT__will_underflow)) 
                 & ((~ (IData)(vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__ififo_empty_n)) 
                    | (IData)(vlSelf->main__DOT__genbus__DOT__INPUT_FIFO__DOT__ififo_rd))));
    vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__iskd_ready 
        = (1U & (~ (IData)(vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__iskid__DOT__LOGIC__DOT__r_valid)));
    vlSelf->main__DOT__wbu_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__0__KET____DOT__iskid__o_data 
        = ((IData)(vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__iskid__DOT__LOGIC__DOT__r_valid)
            ? vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__iskid__DOT__LOGIC__DOT__r_data
            : vlSelf->main__DOT__wbu_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__0__KET____DOT__iskid__i_data);
    vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__skd_stb 
        = ((~ (IData)(vlSelf->main__DOT__wbu_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__0__KET____DOT__iskid__i_reset)) 
           & ((IData)(vlSelf->main__DOT__wbu_stb) | (IData)(vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__iskid__DOT__LOGIC__DOT__r_valid)));
    vlSelf->main__DOT__wbu_xbar__DOT__ARBITRATE_REQUESTS__BRA__0__KET____DOT__stay_on_channel 
        = (0U != (vlSelf->main__DOT__wbu_xbar__DOT__request
                  [0U] & vlSelf->main__DOT__wbu_xbar__DOT__grant
                  [0U]));
    if (((IData)(vlSelf->main__DOT__wbu_xbar__DOT__mgrant) 
         & (~ (IData)(vlSelf->main__DOT__wbu_xbar__DOT__mempty)))) {
        vlSelf->main__DOT__wbu_xbar__DOT__ARBITRATE_REQUESTS__BRA__0__KET____DOT__stay_on_channel = 1U;
    }
    vlSelf->main__DOT__wbu_xbar__DOT__ARBITRATE_REQUESTS__BRA__0__KET____DOT__requested_channel_is_available 
        = (0U != (3U & ((vlSelf->main__DOT__wbu_xbar__DOT__request
                         [0U] & (~ (IData)(vlSelf->main__DOT__wbu_xbar__DOT__sgrant))) 
                        & (~ vlSelf->main__DOT__wbu_xbar__DOT__requested
                           [0U]))));
    if ((4U & vlSelf->main__DOT__wbu_xbar__DOT__request
         [0U])) {
        vlSelf->main__DOT__wbu_xbar__DOT__ARBITRATE_REQUESTS__BRA__0__KET____DOT__requested_channel_is_available = 1U;
    }
    vlSelf->main__DOT__wbu_xbar__DOT__ARBITRATE_REQUESTS__BRA__0__KET____DOT__requested_channel_is_available 
        = vlSelf->main__DOT__wbu_xbar__DOT__m_stb;
    vlSelf->main__DOT__wbu_xbar__DOT__SLAVE_GRANT__BRA__0__KET____DOT__drop_sgrant 
        = (1U & (~ ((0U >= vlSelf->main__DOT__wbu_xbar__DOT__sindex
                     [0U]) & ((IData)(vlSelf->main__DOT__wbu_cyc) 
                              >> vlSelf->main__DOT__wbu_xbar__DOT__sindex
                              [0U]))));
    if ((((~ ((0U >= vlSelf->main__DOT__wbu_xbar__DOT__sindex
               [0U]) ? vlSelf->main__DOT__wbu_xbar__DOT__request
              [vlSelf->main__DOT__wbu_xbar__DOT__sindex
              [0U]] : 0U)) & ((0U >= vlSelf->main__DOT__wbu_xbar__DOT__sindex
                               [0U]) & ((IData)(vlSelf->main__DOT__wbu_xbar__DOT__m_stb) 
                                        >> vlSelf->main__DOT__wbu_xbar__DOT__sindex
                                        [0U]))) & (
                                                   (0U 
                                                    >= 
                                                    vlSelf->main__DOT__wbu_xbar__DOT__sindex
                                                    [0U]) 
                                                   & ((IData)(vlSelf->main__DOT__wbu_xbar__DOT__mempty) 
                                                      >> 
                                                      vlSelf->main__DOT__wbu_xbar__DOT__sindex
                                                      [0U])))) {
        vlSelf->main__DOT__wbu_xbar__DOT__SLAVE_GRANT__BRA__0__KET____DOT__drop_sgrant = 1U;
    }
    if ((1U & (~ (IData)(vlSelf->main__DOT__wbu_xbar__DOT__sgrant)))) {
        vlSelf->main__DOT__wbu_xbar__DOT__SLAVE_GRANT__BRA__0__KET____DOT__drop_sgrant = 0U;
    }
    vlSelf->main__DOT__wbu_xbar__DOT__SLAVE_GRANT__BRA__1__KET____DOT__drop_sgrant 
        = (1U & (~ ((0U >= vlSelf->main__DOT__wbu_xbar__DOT__sindex
                     [1U]) & ((IData)(vlSelf->main__DOT__wbu_cyc) 
                              >> vlSelf->main__DOT__wbu_xbar__DOT__sindex
                              [1U]))));
    if ((((~ (((0U >= vlSelf->main__DOT__wbu_xbar__DOT__sindex
                [1U]) ? vlSelf->main__DOT__wbu_xbar__DOT__request
               [vlSelf->main__DOT__wbu_xbar__DOT__sindex
               [1U]] : 0U) >> 1U)) & ((0U >= vlSelf->main__DOT__wbu_xbar__DOT__sindex
                                       [1U]) & ((IData)(vlSelf->main__DOT__wbu_xbar__DOT__m_stb) 
                                                >> 
                                                vlSelf->main__DOT__wbu_xbar__DOT__sindex
                                                [1U]))) 
         & ((0U >= vlSelf->main__DOT__wbu_xbar__DOT__sindex
             [1U]) & ((IData)(vlSelf->main__DOT__wbu_xbar__DOT__mempty) 
                      >> vlSelf->main__DOT__wbu_xbar__DOT__sindex
                      [1U])))) {
        vlSelf->main__DOT__wbu_xbar__DOT__SLAVE_GRANT__BRA__1__KET____DOT__drop_sgrant = 1U;
    }
    if ((1U & (~ ((IData)(vlSelf->main__DOT__wbu_xbar__DOT__sgrant) 
                  >> 1U)))) {
        vlSelf->main__DOT__wbu_xbar__DOT__SLAVE_GRANT__BRA__1__KET____DOT__drop_sgrant = 0U;
    }
    if (vlSelf->i_reset) {
        vlSelf->main__DOT__wbu_xbar__DOT__SLAVE_GRANT__BRA__0__KET____DOT__drop_sgrant = 1U;
        vlSelf->main__DOT__wbu_xbar__DOT__SLAVE_GRANT__BRA__1__KET____DOT__drop_sgrant = 1U;
    }
    vlSelf->main__DOT____Vcellout__wbwide_xbar__o_merr 
        = vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr;
    vlSelf->main__DOT__swic__DOT__ext_err = (1U & (
                                                   ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_merr) 
                                                    >> 2U) 
                                                   | (IData)(vlSelf->main__DOT__swic__DOT__wdbus_int)));
    if ((1U & ((IData)(vlSelf->i_reset) | (~ (IData)(vlSelf->main__DOT____Vcellinp__wbwide_xbar__i_mcyc))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__mgrant 
            = (0xeU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant));
    } else if ((1U & (~ (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__ARBITRATE_REQUESTS__BRA__0__KET____DOT__stay_on_channel)))) {
        if (vlSelf->main__DOT__wbwide_xbar__DOT__ARBITRATE_REQUESTS__BRA__0__KET____DOT__requested_channel_is_available) {
            vlSelf->main__DOT__wbwide_xbar__DOT__mgrant 
                = (1U | (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant));
        } else if ((1U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__m_stb))) {
            vlSelf->main__DOT__wbwide_xbar__DOT__mgrant 
                = (0xeU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant));
        }
    }
    if ((1U & ((IData)(vlSelf->i_reset) | (~ ((IData)(vlSelf->main__DOT____Vcellinp__wbwide_xbar__i_mcyc) 
                                              >> 1U))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__mgrant 
            = (0xdU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant));
    } else if ((1U & (~ (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__ARBITRATE_REQUESTS__BRA__1__KET____DOT__stay_on_channel)))) {
        if (vlSelf->main__DOT__wbwide_xbar__DOT__ARBITRATE_REQUESTS__BRA__1__KET____DOT__requested_channel_is_available) {
            vlSelf->main__DOT__wbwide_xbar__DOT__mgrant 
                = (2U | (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant));
        } else if ((2U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__m_stb))) {
            vlSelf->main__DOT__wbwide_xbar__DOT__mgrant 
                = (0xdU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant));
        }
    }
    if ((1U & ((IData)(vlSelf->i_reset) | (~ ((IData)(vlSelf->main__DOT____Vcellinp__wbwide_xbar__i_mcyc) 
                                              >> 2U))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__mgrant 
            = (0xbU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant));
    } else if ((1U & (~ (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__ARBITRATE_REQUESTS__BRA__2__KET____DOT__stay_on_channel)))) {
        if (vlSelf->main__DOT__wbwide_xbar__DOT__ARBITRATE_REQUESTS__BRA__2__KET____DOT__requested_channel_is_available) {
            vlSelf->main__DOT__wbwide_xbar__DOT__mgrant 
                = (4U | (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant));
        } else if ((4U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__m_stb))) {
            vlSelf->main__DOT__wbwide_xbar__DOT__mgrant 
                = (0xbU & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant));
        }
    }
    if ((1U & ((IData)(vlSelf->i_reset) | (~ ((IData)(vlSelf->main__DOT____Vcellinp__wbwide_xbar__i_mcyc) 
                                              >> 3U))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__mgrant 
            = (7U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant));
    } else if ((1U & (~ (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__ARBITRATE_REQUESTS__BRA__3__KET____DOT__stay_on_channel)))) {
        if (vlSelf->main__DOT__wbwide_xbar__DOT__ARBITRATE_REQUESTS__BRA__3__KET____DOT__requested_channel_is_available) {
            vlSelf->main__DOT__wbwide_xbar__DOT__mgrant 
                = (8U | (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant));
        } else if ((8U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__m_stb))) {
            vlSelf->main__DOT__wbwide_xbar__DOT__mgrant 
                = (7U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant));
        }
    }
    vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__u_cmd_ddr__DOT__GEN_BIDIRECTIONAL__DOT__r_p 
        = vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__u_cmd_ddr__DOT__w_in;
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__w_op_valid 
        = ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__new_pc)) 
           & ((~ ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_EARLY_BRANCH_LOGIC__DOT__r_early_branch) 
                  | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_EARLY_BRANCH_LOGIC__DOT__r_ljmp))) 
              & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__r_valid)));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_valid 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_v) 
           | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_illegal));
    if (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_CIS_PHASE__DOT__r_phase) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_phase = 1U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
            = (0x80000000U | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__r_nxt_half) 
                               << 0x10U) | (0xffffU 
                                            & vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[0xfU])));
    } else {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_phase = 0U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__SHIFT_INSN__DOT__shifted[0xfU];
    }
    vlSelf->main__DOT__i2ci__DOT__ovw_ready = ((~ (IData)(vlSelf->main__DOT__i2ci__DOT__half_valid)) 
                                               & (IData)(main__DOT__i2ci__DOT____VdfgTmp_hfc6f1b73__0));
    vlSelf->main__DOT__i2ci__DOT__pf_ready = ((~ ((IData)(vlSelf->main__DOT__i2ci__DOT__r_halted) 
                                                  | (IData)(vlSelf->main__DOT__i2ci__DOT__r_wait))) 
                                              & ((~ (IData)(vlSelf->main__DOT__i2ci__DOT__half_valid)) 
                                                 & ((~ (IData)(vlSelf->main__DOT__i2ci__DOT__cpu_new_pc)) 
                                                    & (IData)(main__DOT__i2ci__DOT____VdfgTmp_hfc6f1b73__0))));
    vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__ck_sda 
        = (1U & ((~ (IData)(vlSelf->main__DOT__i2ci__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN)) 
                 | (IData)(vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__q_sda)));
    vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__ck_scl 
        = (1U & ((~ (IData)(vlSelf->main__DOT__i2ci__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN)) 
                 | (IData)(vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__q_scl)));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__w_v_from_last 
        = ((vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__tag_lookup 
            == (0x7ffffU & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__lastpc 
                            >> 9U))) & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__valid_mask) 
                                        >> (7U & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__lastpc 
                                                  >> 9U))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__doalu__DOT__w_asr_result 
        = (0x1ffffffffULL & ((0U != (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                     >> 5U)) ? (- (QData)((IData)(
                                                                  (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_wdata 
                                                                   >> 0x1fU))))
                              : VL_SHIFTRS_QQI(33,33,5, 
                                               ((QData)((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_wdata)) 
                                                << 1U), 
                                               (0x1fU 
                                                & vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr))));
    if ((0U == (2U & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__FWD_OPERATION__DOT__r_op_opn) 
                      >> 1U)))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__pre_shift 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_wdata;
    } else if ((2U == (3U & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__FWD_OPERATION__DOT__r_op_opn) 
                             >> 1U)))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__pre_shift 
            = (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_wdata 
               << 0x10U);
    } else if ((3U == (3U & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__FWD_OPERATION__DOT__r_op_opn) 
                             >> 1U)))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__pre_shift 
            = (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_wdata 
               << 0x18U);
    }
    if ((0xffU == (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                   >> 0x18U))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[0U] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__pre_shift;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[1U] = 0U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[2U] = 0U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[3U] = 0U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[4U] = 0U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[5U] = 0U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[6U] = 0U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[7U] = 0U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[8U] = 0U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[9U] = 0U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[0xaU] = 0U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[0xbU] = 0U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[0xcU] = 0U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[0xdU] = 0U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[0xeU] = 0U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[0xfU] = 0U;
        VL_SHIFTR_WWI(512,512,32, __Vtemp_hbc743227__0, vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift, 
                      (0x18U & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                << 3U)));
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[0U] 
            = __Vtemp_hbc743227__0[0U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[1U] 
            = __Vtemp_hbc743227__0[1U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[2U] 
            = __Vtemp_hbc743227__0[2U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[3U] 
            = __Vtemp_hbc743227__0[3U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[4U] 
            = __Vtemp_hbc743227__0[4U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[5U] 
            = __Vtemp_hbc743227__0[5U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[6U] 
            = __Vtemp_hbc743227__0[6U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[7U] 
            = __Vtemp_hbc743227__0[7U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[8U] 
            = __Vtemp_hbc743227__0[8U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[9U] 
            = __Vtemp_hbc743227__0[9U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[0xaU] 
            = __Vtemp_hbc743227__0[0xaU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[0xbU] 
            = __Vtemp_hbc743227__0[0xbU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[0xcU] 
            = __Vtemp_hbc743227__0[0xcU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[0xdU] 
            = __Vtemp_hbc743227__0[0xdU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[0xeU] 
            = __Vtemp_hbc743227__0[0xeU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[0xfU] 
            = __Vtemp_hbc743227__0[0xfU];
    } else {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[0U] 
            = Vmain__ConstPool__CONST_hbd99daea_0[0U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[1U] 
            = Vmain__ConstPool__CONST_hbd99daea_0[1U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[2U] 
            = Vmain__ConstPool__CONST_hbd99daea_0[2U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[3U] 
            = Vmain__ConstPool__CONST_hbd99daea_0[3U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[4U] 
            = Vmain__ConstPool__CONST_hbd99daea_0[4U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[5U] 
            = Vmain__ConstPool__CONST_hbd99daea_0[5U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[6U] 
            = Vmain__ConstPool__CONST_hbd99daea_0[6U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[7U] 
            = Vmain__ConstPool__CONST_hbd99daea_0[7U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[8U] 
            = Vmain__ConstPool__CONST_hbd99daea_0[8U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[9U] 
            = Vmain__ConstPool__CONST_hbd99daea_0[9U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[0xaU] 
            = Vmain__ConstPool__CONST_hbd99daea_0[0xaU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[0xbU] 
            = Vmain__ConstPool__CONST_hbd99daea_0[0xbU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[0xcU] 
            = Vmain__ConstPool__CONST_hbd99daea_0[0xcU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[0xdU] 
            = Vmain__ConstPool__CONST_hbd99daea_0[0xdU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[0xeU] 
            = Vmain__ConstPool__CONST_hbd99daea_0[0xeU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift[0xfU] 
            = vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__pre_shift;
        VL_SHIFTR_WWI(512,512,32, __Vtemp_h6409050d__0, vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__wide_preshift, 
                      (0x1f8U & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                                 << 3U)));
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[0U] 
            = __Vtemp_h6409050d__0[0U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[1U] 
            = __Vtemp_h6409050d__0[1U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[2U] 
            = __Vtemp_h6409050d__0[2U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[3U] 
            = __Vtemp_h6409050d__0[3U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[4U] 
            = __Vtemp_h6409050d__0[4U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[5U] 
            = __Vtemp_h6409050d__0[5U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[6U] 
            = __Vtemp_h6409050d__0[6U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[7U] 
            = __Vtemp_h6409050d__0[7U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[8U] 
            = __Vtemp_h6409050d__0[8U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[9U] 
            = __Vtemp_h6409050d__0[9U];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[0xaU] 
            = __Vtemp_h6409050d__0[0xaU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[0xbU] 
            = __Vtemp_h6409050d__0[0xbU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[0xcU] 
            = __Vtemp_h6409050d__0[0xcU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[0xdU] 
            = __Vtemp_h6409050d__0[0xdU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[0xeU] 
            = __Vtemp_h6409050d__0[0xeU];
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__GEN_WIDE_BUS__DOT__shifted_data[0xfU] 
            = __Vtemp_h6409050d__0[0xfU];
    }
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__w_cachable 
        = ((0xffU != (vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr 
                      >> 0x18U)) & ((~ (IData)((0U 
                                                != (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__BUSLOCK__DOT__r_bus_lock)))) 
                                    & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__DATA_CACHE__DOT__mem__DOT__raw_cachable_address)));
    if (main__DOT__swic__DOT__thecpu__DOT__core__DOT__doalu__DOT____VdfgTmp_h832f938f__0) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__doalu__DOT__w_lsr_result = 0ULL;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__doalu__DOT__w_lsl_result = 0ULL;
    } else if ((0x20U & vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr)) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__doalu__DOT__w_lsr_result 
            = (0x1ffffffffULL & (QData)((IData)((vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_wdata 
                                                 >> 0x1fU))));
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__doalu__DOT__w_lsl_result 
            = (0x1ffffffffULL & ((QData)((IData)((1U 
                                                  & vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_wdata))) 
                                 << 0x20U));
    } else {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__doalu__DOT__w_lsr_result 
            = (0x1ffffffffULL & (((QData)((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_wdata)) 
                                  << 1U) >> (0x1fU 
                                             & vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr)));
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__doalu__DOT__w_lsl_result 
            = (0x1ffffffffULL & ((QData)((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_wdata)) 
                                 << (0x1fU & vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_cpu_addr)));
    }
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__lst_sda 
        = (1U & ((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN)) 
                 | (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__ck_sda)));
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__lst_scl 
        = (1U & ((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN)) 
                 | (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__ck_scl)));
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__half_ready 
        = (1U & (((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__r_wait)) 
                  & ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__insn_ready) 
                     | ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__insn) 
                        >> 0xbU))) | (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__GEN_MANUAL__DOT__manual)));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_rxgears__DOT__next_fill 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_rxgears__DOT__fill;
    if (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_rxgears__DOT__m_valid) 
         & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__r_full)))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_rxgears__DOT__next_fill 
            = ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_rxgears__DOT__m_last)
                ? 0U : ((0x3fU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_rxgears__DOT__next_fill)) 
                        | (0xc0U & ((((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_rxgears__DOT__next_fill) 
                                      >> 6U) - (IData)(1U)) 
                                    << 6U))));
    }
    if (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__m_valid) 
         & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_ready))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_rxgears__DOT__next_fill 
            = (0xffU & ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_rxgears__DOT__next_fill) 
                        + (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__m_bytes)));
    }
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_rxgears__DOT__next_last = 0U;
    if ((((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__m_valid) 
          & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_ready)) 
         & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__m_last))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_rxgears__DOT__next_last 
            = ((0U == (3U & ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_rxgears__DOT__next_fill) 
                             >> 6U))) | (IData)((0x40U 
                                                 == (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_rxgears__DOT__next_fill))));
    }
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__last_request_addr 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_addr;
    if (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__r_inc) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__last_request_addr 
            = (0xfffffffU & ((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_addr 
                              + (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_dma_fsm__DOT__r_transferlen)) 
                             - (IData)(1U)));
    }
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__next_fill 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__fill;
    if (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__m_valid) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__next_fill 
            = (0xffU & ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__next_fill) 
                        - (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__m_bytes)));
    }
    if (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_ack) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__next_fill 
            = (0xffU & ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__next_fill) 
                        + (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__rdack_size)));
    }
    if (vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_valid) {
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[0U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[1U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[1U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[2U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[2U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[3U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[3U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[4U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[4U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[5U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[5U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[6U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[6U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[7U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[7U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[8U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[8U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[9U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[9U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0xaU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[0xaU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0xbU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[0xbU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0xcU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[0xcU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0xdU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[0xdU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0xeU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[0xeU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0xfU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[0xfU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0x10U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[0x10U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0x11U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[0x11U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0x12U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_data[0x12U];
    } else {
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[1U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[1U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[2U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[2U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[3U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[3U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[4U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[4U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[5U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[5U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[6U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[6U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[7U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[7U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[8U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[8U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[9U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[9U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0xaU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xaU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0xbU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xbU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0xcU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xcU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0xdU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xdU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0xeU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xeU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0xfU] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0xfU];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0x10U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0x10U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0x11U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0x11U];
        vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0x12U] 
            = vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_data[0x12U];
    }
    if ((1U & (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellinp__u_sfifo__i_reset) 
                | (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_cyc))) 
               | (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_err)))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_pipeline_full = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_outstanding = 0U;
    } else if ((2U == ((((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stb) 
                         & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stall))) 
                        << 1U) | (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_ack)))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_pipeline_full 
            = (IData)(((0x3fcU == (0x3fcU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_outstanding))) 
                       & (0U != (3U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_outstanding)))));
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_outstanding 
            = (0x3ffU & ((IData)(1U) + (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_outstanding)));
    } else if ((1U == ((((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stb) 
                         & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stall))) 
                        << 1U) | (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_ack)))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_pipeline_full 
            = (0x3ffU == (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_outstanding));
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_outstanding 
            = (0x3ffU & ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_outstanding) 
                         - (IData)(1U)));
    }
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT____Vcellinp__u_txframe__S_VALID 
        = ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__tx_en) 
           & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__tx_mem_valid));
    if (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__active) 
         | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid))) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__dat0_busy = 0U;
        vlSelf->__Vdly__main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__wait_for_busy = 1U;
    } else if ((((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__wait_for_busy) 
                 & (0U != (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__cmd_sample_ck))) 
                & (0U == ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__cmd_sample_ck) 
                          & ((2U & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat) 
                                    >> 7U)) | (1U & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat))))))) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__dat0_busy = 1U;
        vlSelf->__Vdly__main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__wait_for_busy = 0U;
    } else if ((((~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__wait_for_busy)) 
                 & (0U != (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__cmd_sample_ck))) 
                & (0U != ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__cmd_sample_ck) 
                          & ((2U & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat) 
                                    >> 7U)) | (1U & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat))))))) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__dat0_busy = 0U;
    }
    if (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT____Vcellinp__u_sdcmd__i_reset) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid = 0U;
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__active = 0U;
        vlSelf->__Vdly__main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount = 0U;
    } else {
        if (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__start_packet) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid = 1U;
        } else if (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__clk_stb) 
                    & (0U == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_counts)))) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid 
                = ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__pre_valid) 
                   | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_stop_bit));
        }
        if (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_request) 
             & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_busy)))) {
            vlSelf->__Vdly__main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount = 0x30U;
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__active = 1U;
        } else if (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__clk_stb) 
                    & (0U != (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount)))) {
            if (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__cfg_dbl) {
                vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__active 
                    = (2U < (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount));
                vlSelf->__Vdly__main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount 
                    = (0x3fU & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount) 
                                - (IData)(2U)));
            } else {
                vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__active 
                    = (1U < (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount));
                vlSelf->__Vdly__main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount 
                    = (0x3fU & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount) 
                                - (IData)(1U)));
            }
        }
    }
    vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__cmd_sample_ck 
        = ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__active)
            ? 0U : (3U & ((((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pck_sreg) 
                            << 2U) | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__next_pedge)) 
                          >> (7U & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__cfg_sample_shift) 
                                    >> 2U)))));
    if (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT____Vcellinp__u_sdcmd__i_reset) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_stop_bit = 0U;
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__cfg_dbl = 0U;
    } else {
        if (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__start_packet) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_stop_bit = 1U;
        } else if (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__clk_stb) 
                    & (0U == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_counts)))) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_stop_bit 
                = vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__pre_valid;
        }
        if (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_request) 
             & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_busy)))) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__cfg_dbl 
                = vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT____Vcellinp__u_sdcmd__i_cfg_dbl;
        }
    }
    vlSelf->main__DOT__rcv__DOT__data_reg = vlSelf->__Vdly__main__DOT__rcv__DOT__data_reg;
    vlSelf->main__DOT__rcv__DOT__zero_baud_counter 
        = vlSelf->__Vdly__main__DOT__rcv__DOT__zero_baud_counter;
    vlSelf->main__DOT__rcv__DOT__state = vlSelf->__Vdly__main__DOT__rcv__DOT__state;
    vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__adcd__DOT__prerequest 
        = ((2U & (IData)(vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__adcd__DOT__prerequest)) 
           | (0U == (0x4000000U & (IData)((vlSelf->main__DOT__wbu_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__0__KET____DOT__iskid__o_data 
                                           >> 0x24U)))));
    vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__adcd__DOT__prerequest 
        = ((1U & (IData)(vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__adcd__DOT__prerequest)) 
           | ((0U == (0x4000000U & (0x4000000U ^ (0x7ffffffU 
                                                  & (IData)(
                                                            (vlSelf->main__DOT__wbu_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__0__KET____DOT__iskid__o_data 
                                                             >> 0x24U)))))) 
              << 1U));
    vlSelf->main__DOT__wbu_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__0__KET____DOT__adcd__i_valid 
        = ((IData)(vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__skd_stb) 
           & (IData)(vlSelf->main__DOT__wbu_cyc));
    vlSelf->main__DOT__swic__DOT__dc_err = ((~ (IData)(vlSelf->main__DOT__swic__DOT__dmacvcpu__DOT__r_a_owner)) 
                                            & (IData)(vlSelf->main__DOT__swic__DOT__ext_err));
    vlSelf->main__DOT__swic__DOT__cpu_err = ((IData)(vlSelf->main__DOT__swic__DOT__cpu_gbl_cyc) 
                                             & ((IData)(vlSelf->main__DOT__swic__DOT__ext_err) 
                                                & (IData)(vlSelf->main__DOT__swic__DOT__dmacvcpu__DOT__r_a_owner)));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__u_cmd_ddr__DOT__w_in 
        = ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__u_cmd_ddr__DOT__high_z)
            ? (IData)(vlSelf->i_sdcard_cmd) : (IData)(vlSelf->o_sdcard_cmd));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__pf_valid 
        = ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_EARLY_BRANCH_LOGIC__DOT__r_early_branch_stb)) 
           & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_valid));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_ljmp 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_CIS_PHASE__DOT__r_phase) 
           & (0xfcf8U == (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                          >> 0x10U)));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_div 
        = (IData)((0x3800000U == (0x87800000U & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_fpu 
        = (IData)(((0x6000000U == (0x86000000U & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)) 
                   & ((7U != (7U & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                                    >> 0x1cU))) & (0U 
                                                   != 
                                                   (3U 
                                                    & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                                                       >> 0x17U))))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_CIS_IMMEDIATE__DOT__w_halfI 
        = (0xffU & ((6U == (7U & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                                  >> 0x18U))) ? (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                                                 >> 0x10U)
                     : ((0x800000U & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)
                         ? ((0xfcU & ((- (IData)((1U 
                                                  & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                                                     >> 0x12U)))) 
                                      << 2U)) | (3U 
                                                 & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                                                    >> 0x10U)))
                         : ((0x80U & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                                      >> 0xfU)) | (0x7fU 
                                                   & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                                                      >> 0x10U))))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_special 
        = (IData)((0x77000000U == (0xf7000000U & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)));
    vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__last_stb 
        = ((~ (((IData)(vlSelf->__VdfgTmp_h503d14d1__0) 
                >> 1U) & (IData)(vlSelf->main__DOT__wbwide_i2cm_stb))) 
           & (2U <= ((IData)(vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__inflight) 
                     + (((IData)(vlSelf->main__DOT__wbwide_i2cm_stb)
                          ? 1U : 0U) + ((IData)(vlSelf->main__DOT__i2ci__DOT__pf_valid) 
                                        & ((~ (IData)(vlSelf->main__DOT__i2ci__DOT__pf_ready)) 
                                           | (IData)(vlSelf->main__DOT__i2ci__DOT__u_fetch__DOT__GEN_SUBSHIFT__DOT__rg_valid)))))));
    main__DOT__u_fan__DOT__u_i2ccpu__DOT____VdfgTmp_hfc6f1b73__0 
        = (1U & ((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__insn_valid)) 
                 | (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__half_ready)));
    main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT____Vlvbound_hc7d9c82c__0 
        = (0U == (0x380000U & (0x80000U ^ (0x3fffffU 
                                           & vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0x12U]))));
    vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__prerequest 
        = ((6U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__prerequest)) 
           | (IData)(main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT____Vlvbound_hc7d9c82c__0));
    main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT____Vlvbound_hc7d9c82c__0 
        = (0U == (0x380000U & (0x100000U ^ (0x3fffffU 
                                            & vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0x12U]))));
    vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__prerequest 
        = ((5U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__prerequest)) 
           | ((IData)(main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT____Vlvbound_hc7d9c82c__0) 
              << 1U));
    main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT____Vlvbound_hc7d9c82c__0 
        = (0U == (0x200000U & (0x200000U ^ (0x3fffffU 
                                            & vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__iskid__o_data[0x12U]))));
    vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__prerequest 
        = ((3U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__prerequest)) 
           | ((IData)(main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT____Vlvbound_hc7d9c82c__0) 
              << 2U));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_outstanding 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_outstanding;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_ack 
        = ((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_arbiter__DOT__r_a_owner)) 
           & (IData)(vlSelf->main__DOT__swic__DOT__dc_ack));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stall 
        = ((IData)(vlSelf->main__DOT__swic__DOT__dc_stall) 
           | (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_arbiter__DOT__r_a_owner));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stb 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stb;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_cyc 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_cyc;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__fill 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__fill;
    if (((IData)(vlSelf->i_reset) | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__soft_reset))) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_type = 0U;
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__lgblk = 9U;
    } else {
        if (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__new_cmd_request) 
             & (IData)((vlSelf->main__DOT____Vcellout__wb32_xbar__o_ssel 
                        >> 0x19U)))) {
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_type 
                = (3U & (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[6U] 
                         >> 8U));
        }
        if (((((((~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__tx_en)) 
                 & (~ (IData)(vlSelf->main__DOT__u_emmc__DOT__rx_en))) 
                & (~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_tx_request))) 
               & (~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_rx_request))) 
              & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__wb_phy_stb)) 
             & (IData)((vlSelf->main__DOT____Vcellout__wb32_xbar__o_ssel 
                        >> 0x1bU)))) {
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__lgblk 
                = (0xfU & (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[6U] 
                           >> 0x18U));
            if ((0xcU <= (0xfU & (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[6U] 
                                  >> 0x18U)))) {
                vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__lgblk = 0xcU;
            } else if ((2U >= (0xfU & (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[6U] 
                                       >> 0x18U)))) {
                vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__lgblk = 2U;
            }
        }
    }
    vlSelf->main__DOT__u_emmc__DOT__rx_en = vlSelf->__Vdly__main__DOT__u_emmc__DOT__rx_en;
    if (((IData)(vlSelf->i_reset) | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__soft_reset))) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__cmd_busy = 0U;
    } else if (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__new_cmd_request) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__cmd_busy = 1U;
    } else if (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_done) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__cmd_busy = 0U;
    }
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_done 
        = vlSelf->__Vdly__main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_done;
    vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__wait_for_busy 
        = vlSelf->__Vdly__main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__wait_for_busy;
    vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat 
        = ((0xfff8U & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat)) 
           | ((vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pre_dat
               [2U] << 2U) | ((vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pre_dat
                               [1U] << 1U) | vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pre_dat
                              [0U])));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat 
        = ((0xffc7U & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat)) 
           | ((vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pre_dat
               [5U] << 5U) | ((vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pre_dat
                               [4U] << 4U) | (vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pre_dat
                                              [3U] 
                                              << 3U))));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat 
        = ((0xfe3fU & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat)) 
           | ((vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pre_dat
               [8U] << 8U) | ((vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pre_dat
                               [7U] << 7U) | (vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pre_dat
                                              [6U] 
                                              << 6U))));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat 
        = ((0xf1ffU & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat)) 
           | ((vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pre_dat
               [0xbU] << 0xbU) | ((vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pre_dat
                                   [0xaU] << 0xaU) 
                                  | (vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pre_dat
                                     [9U] << 9U))));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat 
        = ((0x8fffU & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat)) 
           | ((vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pre_dat
               [0xeU] << 0xeU) | ((vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pre_dat
                                   [0xdU] << 0xdU) 
                                  | (vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pre_dat
                                     [0xcU] << 0xcU))));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat 
        = ((0x7fffU & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat)) 
           | (vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__pre_dat
              [0xfU] << 0xfU));
    vlSelf->main__DOT__genbus__DOT__rx_valid = ((IData)(vlSelf->main__DOT__wbu_rx_stb) 
                                                & ((IData)(vlSelf->main__DOT__wbu_rx_data) 
                                                   >> 7U));
    vlSelf->main__DOT__rcv__DOT__ck_uart = vlSelf->main__DOT__rcv__DOT__qq_uart;
    vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__adcd__DOT__OPT_NONESEL_REQUEST__DOT__r_none_sel 
        = ((IData)(vlSelf->main__DOT__wbu_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__0__KET____DOT__adcd__i_valid) 
           & (0U == (IData)(vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__adcd__DOT__prerequest)));
    vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__adcd__DOT__OPT_NONESEL_REQUEST__DOT__r_request_NS 
        = vlSelf->main__DOT__wbu_xbar__DOT__DECODE_REQUEST__BRA__0__KET____DOT__adcd__DOT__OPT_NONESEL_REQUEST__DOT__r_none_sel;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_err 
        = ((IData)(vlSelf->main__DOT__swic__DOT__dc_err) 
           & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_arbiter__DOT__r_a_owner));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_err 
        = ((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_arbiter__DOT__r_a_owner)) 
           & (IData)(vlSelf->main__DOT__swic__DOT__dc_err));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_err 
        = ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__PRIORITY_DATA__DOT__pformem__DOT__r_a_owner)) 
           & (IData)(vlSelf->main__DOT__swic__DOT__cpu_err));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_err 
        = ((IData)(vlSelf->main__DOT__swic__DOT__cpu_err) 
           & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__PRIORITY_DATA__DOT__pformem__DOT__r_a_owner));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT____VdfgTmp_he52a0fcf__0 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_fpu) 
           | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_div));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_noop 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_special) 
           & (0x7800000U == (0x7800000U & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_lock 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_special) 
           & (0x7400000U == (0x7c00000U & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)));
    if ((vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
         >> 0x1fU)) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT____VdfgTmp_h20660d0e__0 
            = (0xfU & ((IData)((0x4000000U == (0x6800000U 
                                               & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)))
                        ? 0xdU : (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                                  >> 0x13U)));
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_op 
            = (0x1fU & ((0x4000000U & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)
                         ? ((0x2000000U & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)
                             ? ((0x1000000U & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)
                                 ? 0xdU : 0x18U) : 
                            ((0x1000000U & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)
                              ? 0x13U : 0x12U)) : (
                                                   (0x2000000U 
                                                    & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)
                                                    ? 
                                                   ((0x1000000U 
                                                     & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)
                                                     ? 0x10U
                                                     : 2U)
                                                    : 
                                                   ((0x1000000U 
                                                     & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)
                                                     ? 1U
                                                     : 0U))));
    } else {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT____VdfgTmp_h20660d0e__0 
            = (0xfU & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                       >> 0xeU));
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_op 
            = (0x1fU & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                        >> 0x16U));
    }
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_ALU 
        = ((~ ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_op) 
               >> 4U)) & (7U != (7U & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_op) 
                                       >> 1U))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT____VdfgTmp_h9ed30f6d__0 
        = (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_special) 
            | (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
               >> 0x1fU)) | (0xcU == (0xfU & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_op) 
                                              >> 1U))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_immsrc 
        = ((0xcU == (0xfU & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_op) 
                             >> 1U))) ? 0U : ((0xdU 
                                               == (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_op))
                                               ? 1U
                                               : ((0x40000U 
                                                   & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)
                                                   ? 3U
                                                   : 2U)));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_I 
        = (0x7fffffU & ((vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                         >> 0x1fU) ? ((0x7fff00U & 
                                       ((- (IData)(
                                                   (1U 
                                                    & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_CIS_IMMEDIATE__DOT__w_halfI) 
                                                       >> 7U)))) 
                                        << 8U)) | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_CIS_IMMEDIATE__DOT__w_halfI))
                         : ((2U & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_immsrc))
                             ? ((1U & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_immsrc))
                                 ? ((0x7fc000U & ((- (IData)(
                                                             (1U 
                                                              & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                                                                 >> 0xdU)))) 
                                                  << 0xeU)) 
                                    | (0x3fffU & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword))
                                 : ((0x7c0000U & ((- (IData)(
                                                             (1U 
                                                              & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                                                                 >> 0x11U)))) 
                                                  << 0x12U)) 
                                    | (0x3ffffU & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)))
                             : ((1U & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_immsrc))
                                 ? ((0x7fe000U & ((- (IData)(
                                                             (1U 
                                                              & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                                                                 >> 0xcU)))) 
                                                  << 0xdU)) 
                                    | (0x1fffU & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword))
                                 : vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_mem 
        = (IData)(((0x10U == (0x18U & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_op))) 
                   & (0U != (3U & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_op) 
                                   >> 1U)))));
    main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT____VdfgTmp_ha0d5d2cf__0 
        = ((~ (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
               >> 0x1fU)) & ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie)) 
                             & (0xdU == (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_op))));
    vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__q_sda 
        = (1U & ((~ (IData)(vlSelf->main__DOT__i2ci__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN)) 
                 | (IData)(vlSelf->i_i2c_sda)));
    vlSelf->main__DOT__i2ci__DOT__i2c_stretch = (((~ (IData)(vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__ck_scl)) 
                                                  & (IData)(vlSelf->main__DOT__i2ci__DOT__w_scl)) 
                                                 | ((~ (IData)(vlSelf->main__DOT__i2ci__DOT__s_tvalid)) 
                                                    & (IData)(main__DOT__i2ci__DOT__u_axisi2c__DOT____VdfgTmp_h17d9fffe__0)));
    vlSelf->main__DOT__i2ci__DOT__u_axisi2c__DOT__q_scl 
        = (1U & ((~ (IData)(vlSelf->main__DOT__i2ci__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN)) 
                 | (IData)(vlSelf->i_i2c_scl)));
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__ck_sda 
        = (1U & ((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN)) 
                 | (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__q_sda)));
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__ck_scl 
        = (1U & ((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN)) 
                 | (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__q_scl)));
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__ovw_ready 
        = ((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__half_valid)) 
           & (IData)(main__DOT__u_fan__DOT__u_i2ccpu__DOT____VdfgTmp_hfc6f1b73__0));
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__pf_ready 
        = ((~ ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__r_halted) 
               | (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__r_wait))) 
           & ((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__half_valid)) 
              & ((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__cpu_new_pc)) 
                 & (IData)(main__DOT__u_fan__DOT__u_i2ccpu__DOT____VdfgTmp_hfc6f1b73__0))));
    if (vlSelf->main__DOT__swic__DOT__cmd_reset) {
        vlSelf->main__DOT__swic__DOT__MAIN_PIC__DOT__pic__DOT__r_mie = 0U;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_size = 0U;
    } else {
        if (((IData)(vlSelf->main__DOT__swic__DOT__MAIN_PIC__DOT__pic__DOT__enable_ints) 
             & (vlSelf->main__DOT__swic__DOT__sys_data 
                >> 0x1fU))) {
            vlSelf->main__DOT__swic__DOT__MAIN_PIC__DOT__pic__DOT__r_mie = 1U;
        } else if (((IData)(vlSelf->main__DOT__swic__DOT__MAIN_PIC__DOT__pic__DOT__disable_ints) 
                    & (vlSelf->main__DOT__swic__DOT__sys_data 
                       >> 0x1fU))) {
            vlSelf->main__DOT__swic__DOT__MAIN_PIC__DOT__pic__DOT__r_mie = 0U;
        }
        if (((((IData)(vlSelf->main__DOT__swic__DOT__dmac_stb) 
               & (IData)(vlSelf->main__DOT__swic__DOT__sys_we)) 
              & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_request))) 
             & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_busy)))) {
            if ((1U & (~ ((IData)(vlSelf->main__DOT__swic__DOT__sys_addr) 
                          >> 1U)))) {
                if ((1U & (~ (IData)(vlSelf->main__DOT__swic__DOT__sys_addr)))) {
                    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_size 
                        = (3U & (vlSelf->main__DOT__swic__DOT__sys_data 
                                 >> 0x10U));
                }
            }
        }
    }
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__first_size 
        = (0x7fU & ((2U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_size))
                     ? ((1U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_size))
                         ? 1U : ((1U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_addr)
                                  ? 1U : 2U)) : ((1U 
                                                  & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_size))
                                                  ? 
                                                 ((IData)(4U) 
                                                  - 
                                                  (3U 
                                                   & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_addr))
                                                  : 
                                                 ((IData)(0x40U) 
                                                  - 
                                                  (0x3fU 
                                                   & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_addr)))));
    if (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__first_size) 
         > (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_dma_fsm__DOT__r_transferlen))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_mm2s__DOT__first_size 
            = (0x7fU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_dma_fsm__DOT__r_transferlen));
    }
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_ready 
        = ((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_last)) 
           & ((~ ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__wb_pipeline_full) 
                  | ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stall) 
                     & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stb)))) 
              & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_busy)));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_addr 
        = ((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_addr 
            << 6U) | (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__subaddr));
    if (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stb) 
         & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stall)))) {
        if ((2U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_size))) {
            if ((1U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_size))) {
                if (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_inc) {
                    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_addr 
                        = (0x1fffffffU & ((IData)(1U) 
                                          + vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_addr));
                }
            } else {
                vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_addr 
                    = ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_inc)
                        ? (0x1fffffffU & ((IData)(2U) 
                                          + vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_addr))
                        : (0x1ffffffeU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_addr));
            }
        } else {
            vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_addr 
                = ((1U & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_size))
                    ? ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_inc)
                        ? (0x1fffffffU & ((IData)(4U) 
                                          + vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_addr))
                        : (0x1ffffffcU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_addr))
                    : ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_inc)
                        ? (0x1fffffffU & ((IData)(0x40U) 
                                          + vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_addr))
                        : (0x1fffffc0U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_addr)));
        }
    }
    if (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_arbiter__DOT__r_a_owner) {
        vlSelf->main__DOT__swic__DOT__dc_stb = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_stb;
        vlSelf->main__DOT__swic__DOT__dc_cyc = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_rd_cyc;
    } else {
        vlSelf->main__DOT__swic__DOT__dc_stb = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_stb;
        vlSelf->main__DOT__swic__DOT__dc_cyc = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_wr_cyc;
    }
    if (vlSelf->main__DOT__swic__DOT__dmacvcpu__DOT__r_a_owner) {
        vlSelf->main__DOT__wbwide_zip_stb = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__PRIORITY_DATA__DOT__pformem__DOT__r_a_owner)
                                              ? (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_stb_gbl)
                                              : (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_stb));
        vlSelf->main__DOT__wbwide_zip_cyc = vlSelf->main__DOT__swic__DOT__cpu_gbl_cyc;
    } else {
        vlSelf->main__DOT__wbwide_zip_stb = vlSelf->main__DOT__swic__DOT__dc_stb;
        vlSelf->main__DOT__wbwide_zip_cyc = vlSelf->main__DOT__swic__DOT__dc_cyc;
    }
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_valid 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_valid;
    vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_out = 0U;
    vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_out 
        = ((0xf0U & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_out)) 
           | (0xfU & (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat) 
                       >> 8U) & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_dat))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_sto 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_mem) 
           & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_op));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_rB 
        = ((0xdU == (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_op)) 
           | ((IData)((((0x40000U == (0x80040000U & vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword)) 
                        & (~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_special))) 
                       & (0xcU != (0xfU & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_op) 
                                           >> 1U))))) 
              | ((vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                  >> 0x1fU) & (((0xcU != (0xfU & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_cis_op) 
                                                  >> 1U))) 
                                & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                                   >> 0x17U)) | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_mem)))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_preB 
        = ((0x10U & (((IData)(main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT____VdfgTmp_ha0d5d2cf__0)
                       ? (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                          >> 0xdU) : (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie)) 
                     << 4U)) | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT____VdfgTmp_h20660d0e__0));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_preA 
        = ((0x10U & (((IData)(main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT____VdfgTmp_ha0d5d2cf__0)
                       ? (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                          >> 0x12U) : (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie)) 
                     << 4U)) | (0xfU & (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__iword 
                                        >> 0x1bU)));
    vlSelf->main__DOT____Vcellinp__i2cscopei____pinNumber4 
        = ((0x40000000U & ((IData)(vlSelf->main__DOT__i2ci__DOT__ovw_data) 
                           << 0x15U)) | (((IData)(vlSelf->main__DOT__i2ci__DOT__i2c_abort) 
                                          << 0x1dU) 
                                         | (((IData)(vlSelf->main__DOT__i2ci__DOT__i2c_stretch) 
                                             << 0x1cU) 
                                            | (((IData)(vlSelf->main__DOT__i2ci__DOT__half_insn) 
                                                << 0x18U) 
                                               | vlSelf->main__DOT__i2ci__DOT____VdfgTmp_h373818eb__0))));
    vlSelf->main__DOT__i2ci__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN 
        = (1U & (~ ((IData)(vlSelf->i_reset) | (IData)(vlSelf->main__DOT__i2ci__DOT__GEN_MANUAL__DOT__manual))));
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_fetch__DOT__last_stb 
        = (2U <= ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_fetch__DOT__inflight) 
                  + (((IData)(vlSelf->main__DOT__u_fan__DOT__mem_stb)
                       ? 1U : 0U) + ((IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__pf_valid) 
                                     & (~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__pf_ready))))));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__tx_ready 
        = (1U & ((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_valid)) 
                 | ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_ready) 
                    & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__r_next))));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0U] 
        = Vmain__ConstPool__CONST_h93e1b771_0[0U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[1U] 
        = Vmain__ConstPool__CONST_h93e1b771_0[1U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[2U] 
        = Vmain__ConstPool__CONST_h93e1b771_0[2U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[3U] 
        = Vmain__ConstPool__CONST_h93e1b771_0[3U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[4U] 
        = Vmain__ConstPool__CONST_h93e1b771_0[4U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[5U] 
        = Vmain__ConstPool__CONST_h93e1b771_0[5U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[6U] 
        = Vmain__ConstPool__CONST_h93e1b771_0[6U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[7U] 
        = Vmain__ConstPool__CONST_h93e1b771_0[7U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[8U] 
        = Vmain__ConstPool__CONST_h93e1b771_0[8U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[9U] 
        = Vmain__ConstPool__CONST_h93e1b771_0[9U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xaU] 
        = Vmain__ConstPool__CONST_h93e1b771_0[0xaU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xbU] 
        = Vmain__ConstPool__CONST_h93e1b771_0[0xbU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xcU] 
        = Vmain__ConstPool__CONST_h93e1b771_0[0xcU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xdU] 
        = Vmain__ConstPool__CONST_h93e1b771_0[0xdU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xeU] 
        = Vmain__ConstPool__CONST_h93e1b771_0[0xeU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xfU] 
        = Vmain__ConstPool__CONST_h93e1b771_0[0xfU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x10U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_data[0U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x11U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_data[1U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x12U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_data[2U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x13U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_data[3U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x14U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_data[4U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x15U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_data[5U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x16U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_data[6U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x17U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_data[7U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x18U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_data[8U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x19U] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_data[9U];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1aU] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_data[0xaU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1bU] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_data[0xbU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1cU] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_data[0xcU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1dU] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_data[0xdU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1eU] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_data[0xeU];
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1fU] 
        = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_data[0xfU];
    if ((1U & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel)))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x10U] 
            = (0xffffff00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x10U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 1U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x10U] 
            = (0xffff00ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x10U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 2U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x10U] 
            = (0xff00ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x10U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 3U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x10U] 
            = (0xffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x10U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 4U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x11U] 
            = (0xffffff00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x11U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 5U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x11U] 
            = (0xffff00ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x11U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 6U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x11U] 
            = (0xff00ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x11U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 7U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x11U] 
            = (0xffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x11U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 8U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x12U] 
            = (0xffffff00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x12U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 9U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x12U] 
            = (0xffff00ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x12U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0xaU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x12U] 
            = (0xff00ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x12U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0xbU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x12U] 
            = (0xffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x12U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0xcU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x13U] 
            = (0xffffff00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x13U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0xdU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x13U] 
            = (0xffff00ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x13U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0xeU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x13U] 
            = (0xff00ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x13U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0xfU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x13U] 
            = (0xffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x13U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x10U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x14U] 
            = (0xffffff00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x14U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x11U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x14U] 
            = (0xffff00ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x14U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x12U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x14U] 
            = (0xff00ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x14U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x13U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x14U] 
            = (0xffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x14U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x14U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x15U] 
            = (0xffffff00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x15U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x15U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x15U] 
            = (0xffff00ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x15U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x16U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x15U] 
            = (0xff00ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x15U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x17U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x15U] 
            = (0xffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x15U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x18U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x16U] 
            = (0xffffff00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x16U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x19U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x16U] 
            = (0xffff00ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x16U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x1aU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x16U] 
            = (0xff00ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x16U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x1bU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x16U] 
            = (0xffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x16U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x1cU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x17U] 
            = (0xffffff00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x17U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x1dU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x17U] 
            = (0xffff00ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x17U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x1eU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x17U] 
            = (0xff00ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x17U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x1fU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x17U] 
            = (0xffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x17U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x20U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x18U] 
            = (0xffffff00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x18U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x21U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x18U] 
            = (0xffff00ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x18U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x22U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x18U] 
            = (0xff00ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x18U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x23U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x18U] 
            = (0xffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x18U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x24U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x19U] 
            = (0xffffff00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x19U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x25U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x19U] 
            = (0xffff00ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x19U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x26U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x19U] 
            = (0xff00ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x19U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x27U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x19U] 
            = (0xffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x19U]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x28U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1aU] 
            = (0xffffff00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1aU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x29U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1aU] 
            = (0xffff00ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1aU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x2aU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1aU] 
            = (0xff00ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1aU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x2bU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1aU] 
            = (0xffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1aU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x2cU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1bU] 
            = (0xffffff00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1bU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x2dU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1bU] 
            = (0xffff00ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1bU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x2eU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1bU] 
            = (0xff00ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1bU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x2fU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1bU] 
            = (0xffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1bU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x30U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1cU] 
            = (0xffffff00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1cU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x31U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1cU] 
            = (0xffff00ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1cU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x32U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1cU] 
            = (0xff00ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1cU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x33U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1cU] 
            = (0xffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1cU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x34U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1dU] 
            = (0xffffff00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1dU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x35U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1dU] 
            = (0xffff00ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1dU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x36U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1dU] 
            = (0xff00ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1dU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x37U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1dU] 
            = (0xffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1dU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x38U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1eU] 
            = (0xffffff00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1eU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x39U))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1eU] 
            = (0xffff00ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1eU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x3aU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1eU] 
            = (0xff00ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1eU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x3bU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1eU] 
            = (0xffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1eU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x3cU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1fU] 
            = (0xffffff00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1fU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x3dU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1fU] 
            = (0xffff00ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1fU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x3eU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1fU] 
            = (0xff00ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1fU]);
    }
    if ((1U & (~ (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                          >> 0x3fU))))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1fU] 
            = (0xffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1fU]);
    }
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[0U] = 0U;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[1U] = 0U;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] = 0U;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] = 0U;
    if ((0U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x80000000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((1U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x40000000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((2U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x20000000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((3U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x10000000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((4U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x8000000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((5U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x4000000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((6U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x2000000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((7U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x1000000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((8U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x800000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((9U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x400000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0xaU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x200000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0xbU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x100000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0xcU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x80000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0xdU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x40000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0xeU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x20000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0xfU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x10000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x10U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x8000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x11U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x4000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x12U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x2000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x13U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x1000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x14U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x800U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x15U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x400U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x16U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x200U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x17U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x100U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x18U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x80U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x19U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x40U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x1aU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x20U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x1bU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (0x10U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x1cU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (8U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x1dU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (4U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x1eU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (2U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x1fU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U] 
            = (1U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[3U]);
    }
    if ((0x20U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x80000000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x21U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x40000000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x22U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x20000000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x23U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x10000000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x24U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x8000000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x25U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x4000000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x26U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x2000000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x27U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x1000000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x28U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x800000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x29U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x400000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x2aU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x200000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x2bU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x100000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x2cU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x80000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x2dU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x40000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x2eU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x20000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x2fU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x10000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x30U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x8000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x31U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x4000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x32U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x2000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x33U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x1000U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x34U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x800U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x35U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x400U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x36U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x200U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x37U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x100U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x38U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x80U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x39U < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x40U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x3aU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x20U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x3bU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (0x10U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x3cU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (8U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x3dU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (4U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x3eU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (2U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    if ((0x3fU < (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_bytes))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U] 
            = (1U | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel[2U]);
    }
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_sel[0U] = 0U;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_sel[1U] = 0U;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_sel[2U] 
        = (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel);
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_sel[3U] 
        = (IData)((vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_sel 
                   >> 0x20U));
    if (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__m_valid) 
         & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__r_last)))) {
        __Vtemp_h448dc795__0[0U] = Vmain__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h448dc795__0[1U] = Vmain__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h448dc795__0[2U] = Vmain__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h448dc795__0[3U] = Vmain__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h448dc795__0[4U] = Vmain__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h448dc795__0[5U] = Vmain__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h448dc795__0[6U] = Vmain__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h448dc795__0[7U] = Vmain__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h448dc795__0[8U] = Vmain__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h448dc795__0[9U] = Vmain__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h448dc795__0[0xaU] = Vmain__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h448dc795__0[0xbU] = Vmain__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h448dc795__0[0xcU] = Vmain__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h448dc795__0[0xdU] = Vmain__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h448dc795__0[0xeU] = Vmain__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h448dc795__0[0xfU] = Vmain__ConstPool__CONST_h93e1b771_0[0xfU];
        __Vtemp_h448dc795__0[0x10U] = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__sreg[0U];
        __Vtemp_h448dc795__0[0x11U] = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__sreg[1U];
        __Vtemp_h448dc795__0[0x12U] = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__sreg[2U];
        __Vtemp_h448dc795__0[0x13U] = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__sreg[3U];
        __Vtemp_h448dc795__0[0x14U] = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__sreg[4U];
        __Vtemp_h448dc795__0[0x15U] = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__sreg[5U];
        __Vtemp_h448dc795__0[0x16U] = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__sreg[6U];
        __Vtemp_h448dc795__0[0x17U] = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__sreg[7U];
        __Vtemp_h448dc795__0[0x18U] = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__sreg[8U];
        __Vtemp_h448dc795__0[0x19U] = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__sreg[9U];
        __Vtemp_h448dc795__0[0x1aU] = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__sreg[0xaU];
        __Vtemp_h448dc795__0[0x1bU] = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__sreg[0xbU];
        __Vtemp_h448dc795__0[0x1cU] = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__sreg[0xcU];
        __Vtemp_h448dc795__0[0x1dU] = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__sreg[0xdU];
        __Vtemp_h448dc795__0[0x1eU] = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__sreg[0xeU];
        __Vtemp_h448dc795__0[0x1fU] = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_txgears__DOT__sreg[0xfU];
        VL_SHIFTR_WWI(1024,1024,32, __Vtemp_h9b90904f__0, __Vtemp_h448dc795__0, 
                      (0x1f8U & (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_addr 
                                 << 3U)));
        __Vtemp_h7be7356a__0[1U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[1U] 
                                    | __Vtemp_h9b90904f__0[1U]);
        __Vtemp_h7be7356a__0[2U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[2U] 
                                    | __Vtemp_h9b90904f__0[2U]);
        __Vtemp_h7be7356a__0[3U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[3U] 
                                    | __Vtemp_h9b90904f__0[3U]);
        __Vtemp_h7be7356a__0[4U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[4U] 
                                    | __Vtemp_h9b90904f__0[4U]);
        __Vtemp_h7be7356a__0[5U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[5U] 
                                    | __Vtemp_h9b90904f__0[5U]);
        __Vtemp_h7be7356a__0[6U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[6U] 
                                    | __Vtemp_h9b90904f__0[6U]);
        __Vtemp_h7be7356a__0[7U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[7U] 
                                    | __Vtemp_h9b90904f__0[7U]);
        __Vtemp_h7be7356a__0[8U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[8U] 
                                    | __Vtemp_h9b90904f__0[8U]);
        __Vtemp_h7be7356a__0[9U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[9U] 
                                    | __Vtemp_h9b90904f__0[9U]);
        __Vtemp_h7be7356a__0[0xaU] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xaU] 
                                      | __Vtemp_h9b90904f__0[0xaU]);
        __Vtemp_h7be7356a__0[0xbU] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xbU] 
                                      | __Vtemp_h9b90904f__0[0xbU]);
        __Vtemp_h7be7356a__0[0xcU] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xcU] 
                                      | __Vtemp_h9b90904f__0[0xcU]);
        __Vtemp_h7be7356a__0[0xdU] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xdU] 
                                      | __Vtemp_h9b90904f__0[0xdU]);
        __Vtemp_h7be7356a__0[0xeU] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xeU] 
                                      | __Vtemp_h9b90904f__0[0xeU]);
        __Vtemp_h7be7356a__0[0xfU] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xfU] 
                                      | __Vtemp_h9b90904f__0[0xfU]);
        __Vtemp_h7be7356a__0[0x10U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x10U] 
                                       | __Vtemp_h9b90904f__0[0x10U]);
        __Vtemp_h7be7356a__0[0x11U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x11U] 
                                       | __Vtemp_h9b90904f__0[0x11U]);
        __Vtemp_h7be7356a__0[0x12U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x12U] 
                                       | __Vtemp_h9b90904f__0[0x12U]);
        __Vtemp_h7be7356a__0[0x13U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x13U] 
                                       | __Vtemp_h9b90904f__0[0x13U]);
        __Vtemp_h7be7356a__0[0x14U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x14U] 
                                       | __Vtemp_h9b90904f__0[0x14U]);
        __Vtemp_h7be7356a__0[0x15U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x15U] 
                                       | __Vtemp_h9b90904f__0[0x15U]);
        __Vtemp_h7be7356a__0[0x16U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x16U] 
                                       | __Vtemp_h9b90904f__0[0x16U]);
        __Vtemp_h7be7356a__0[0x17U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x17U] 
                                       | __Vtemp_h9b90904f__0[0x17U]);
        __Vtemp_h7be7356a__0[0x18U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x18U] 
                                       | __Vtemp_h9b90904f__0[0x18U]);
        __Vtemp_h7be7356a__0[0x19U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x19U] 
                                       | __Vtemp_h9b90904f__0[0x19U]);
        __Vtemp_h7be7356a__0[0x1aU] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1aU] 
                                       | __Vtemp_h9b90904f__0[0x1aU]);
        __Vtemp_h7be7356a__0[0x1bU] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1bU] 
                                       | __Vtemp_h9b90904f__0[0x1bU]);
        __Vtemp_h7be7356a__0[0x1cU] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1cU] 
                                       | __Vtemp_h9b90904f__0[0x1cU]);
        __Vtemp_h7be7356a__0[0x1dU] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1dU] 
                                       | __Vtemp_h9b90904f__0[0x1dU]);
        __Vtemp_h7be7356a__0[0x1eU] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1eU] 
                                       | __Vtemp_h9b90904f__0[0x1eU]);
        __Vtemp_h7be7356a__0[0x1fU] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1fU] 
                                       | __Vtemp_h9b90904f__0[0x1fU]);
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0U] 
            = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0U] 
               | __Vtemp_h9b90904f__0[0U]);
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[1U] 
            = __Vtemp_h7be7356a__0[1U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[2U] 
            = __Vtemp_h7be7356a__0[2U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[3U] 
            = __Vtemp_h7be7356a__0[3U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[4U] 
            = __Vtemp_h7be7356a__0[4U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[5U] 
            = __Vtemp_h7be7356a__0[5U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[6U] 
            = __Vtemp_h7be7356a__0[6U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[7U] 
            = __Vtemp_h7be7356a__0[7U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[8U] 
            = __Vtemp_h7be7356a__0[8U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[9U] 
            = __Vtemp_h7be7356a__0[9U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xaU] 
            = __Vtemp_h7be7356a__0[0xaU];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xbU] 
            = __Vtemp_h7be7356a__0[0xbU];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xcU] 
            = __Vtemp_h7be7356a__0[0xcU];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xdU] 
            = __Vtemp_h7be7356a__0[0xdU];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xeU] 
            = __Vtemp_h7be7356a__0[0xeU];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0xfU] 
            = __Vtemp_h7be7356a__0[0xfU];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x10U] 
            = __Vtemp_h7be7356a__0[0x10U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x11U] 
            = __Vtemp_h7be7356a__0[0x11U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x12U] 
            = __Vtemp_h7be7356a__0[0x12U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x13U] 
            = __Vtemp_h7be7356a__0[0x13U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x14U] 
            = __Vtemp_h7be7356a__0[0x14U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x15U] 
            = __Vtemp_h7be7356a__0[0x15U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x16U] 
            = __Vtemp_h7be7356a__0[0x16U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x17U] 
            = __Vtemp_h7be7356a__0[0x17U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x18U] 
            = __Vtemp_h7be7356a__0[0x18U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x19U] 
            = __Vtemp_h7be7356a__0[0x19U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1aU] 
            = __Vtemp_h7be7356a__0[0x1aU];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1bU] 
            = __Vtemp_h7be7356a__0[0x1bU];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1cU] 
            = __Vtemp_h7be7356a__0[0x1cU];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1dU] 
            = __Vtemp_h7be7356a__0[0x1dU];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1eU] 
            = __Vtemp_h7be7356a__0[0x1eU];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_data[0x1fU] 
            = __Vtemp_h7be7356a__0[0x1fU];
        VL_SHIFTR_WWI(128,128,6, __Vtemp_h6aa6ab78__0, vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__pre_sel, 
                      (0x3fU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_addr));
        __Vtemp_hd96f9696__0[1U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_sel[1U] 
                                    | __Vtemp_h6aa6ab78__0[1U]);
        __Vtemp_hd96f9696__0[2U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_sel[2U] 
                                    | __Vtemp_h6aa6ab78__0[2U]);
        __Vtemp_hd96f9696__0[3U] = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_sel[3U] 
                                    | __Vtemp_h6aa6ab78__0[3U]);
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_sel[0U] 
            = (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_sel[0U] 
               | __Vtemp_h6aa6ab78__0[0U]);
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_sel[1U] 
            = __Vtemp_hd96f9696__0[1U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_sel[2U] 
            = __Vtemp_hd96f9696__0[2U];
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_s2mm__DOT__next_sel[3U] 
            = __Vtemp_hd96f9696__0[3U];
    }
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__ign_sfifo_fill 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__ign_sfifo_fill;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__w_wr 
        = ((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__r_full)) 
           & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_rxgears__DOT__m_valid));
    if (vlSelf->main__DOT__swic__DOT__cmd_reset) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_size = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_request = 0U;
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_abort = 0U;
        vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__r_err = 0U;
        vlSelf->main__DOT__swic__DOT__dmac_int = 0U;
    } else {
        if (((((IData)(vlSelf->main__DOT__swic__DOT__dmac_stb) 
               & (IData)(vlSelf->main__DOT__swic__DOT__sys_we)) 
              & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_request))) 
             & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_busy)))) {
            if ((1U & (~ ((IData)(vlSelf->main__DOT__swic__DOT__sys_addr) 
                          >> 1U)))) {
                if ((1U & (~ (IData)(vlSelf->main__DOT__swic__DOT__sys_addr)))) {
                    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_size 
                        = (3U & (vlSelf->main__DOT__swic__DOT__sys_data 
                                 >> 0x14U));
                }
            }
        }
        if ((1U & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_busy)))) {
            vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_request = 0U;
            vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_abort = 0U;
        }
        if (vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_err) {
            vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__r_err = 1U;
        }
        if (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__r_busy) 
             & ((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_busy)) 
                | (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_err)))) {
            vlSelf->main__DOT__swic__DOT__dmac_int = 1U;
        }
        if ((((IData)(vlSelf->main__DOT__swic__DOT__dmac_stb) 
              & (IData)(vlSelf->main__DOT__swic__DOT__sys_we)) 
             & (0U == (3U & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))))) {
            if (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_request) 
                 | (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_busy))) {
                if ((0x41425254U == vlSelf->main__DOT__swic__DOT__sys_data)) {
                    vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_request = 0U;
                    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_abort = 1U;
                }
            } else {
                if ((IData)((0x40000000U != (0x60000000U 
                                             & vlSelf->main__DOT__swic__DOT__sys_data)))) {
                    vlSelf->main__DOT__swic__DOT__dmac_int = 0U;
                }
                if ((1U & ((~ (vlSelf->main__DOT__swic__DOT__sys_data 
                               >> 0x1fU)) & ((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__r_err)) 
                                             | (vlSelf->main__DOT__swic__DOT__sys_data 
                                                >> 0x1eU))))) {
                    vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_request 
                        = (1U & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__r_zero_len)));
                }
                if ((0x40000000U & vlSelf->main__DOT__swic__DOT__sys_data)) {
                    vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__r_err = 0U;
                }
            }
        }
    }
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__r_err 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__r_err;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_err 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_err;
    if (((IData)(vlSelf->i_reset) | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__soft_reset))) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_rx_request = 0U;
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_tx_request = 0U;
    } else {
        if ((((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__new_data_request) 
              & (~ (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[6U] 
                    >> 0xaU))) & (IData)(((0x200U != 
                                           (0x300U 
                                            & vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[6U])) 
                                          | (0U == 
                                             (3U & 
                                              (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[6U] 
                                               >> 6U))))))) {
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_rx_request = 1U;
        } else if ((1U & ((~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__cmd_busy)) 
                          & (~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_request))))) {
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_rx_request = 0U;
        }
        if (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__new_tx_request) {
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_tx_request = 1U;
        } else if ((1U & ((((~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__cmd_busy)) 
                            & (~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_request))) 
                           & (~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__tx_en))) 
                          & (~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__dat0_busy))))) {
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_tx_request = 0U;
        }
    }
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__tx_en 
        = vlSelf->__Vdly__main__DOT__u_emmc__DOT__u_sdio__DOT__tx_en;
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount 
        = vlSelf->__Vdly__main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount;
    vlSelf->main__DOT__rcv__DOT__qq_uart = vlSelf->main__DOT__rcv__DOT__q_uart;
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_dcdR_cc 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_preA) 
           == (0xeU | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie) 
                       << 4U)));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__w_dcdR_pc 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_preA) 
           == (0xfU | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie) 
                       << 4U)));
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__q_sda 
        = (1U & ((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN)) 
                 | (IData)(vlSelf->i_fan_sda)));
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__i2c_stretch 
        = (((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__ck_scl)) 
            & (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__w_scl)) 
           | ((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__s_tvalid)) 
              & (IData)(main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT____VdfgTmp_h17d9fffe__0)));
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__u_axisi2c__DOT__q_scl 
        = (1U & ((~ (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN)) 
                 | (IData)(vlSelf->i_fan_scl)));
    vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_reset 
        = (1U & ((~ (IData)(vlSelf->main__DOT__wbwide_zip_cyc)) 
                 | (IData)(vlSelf->i_reset)));
    vlSelf->main__DOT__wbwide_xbar__DOT__m_stb = ((
                                                   ((IData)(vlSelf->main__DOT__wbu_arbiter_upsz__DOT__UPSIZE__DOT__r_cyc) 
                                                    & ((~ 
                                                        ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mfull) 
                                                         >> 3U)) 
                                                       & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__3__KET____DOT__adcd__o_valid))) 
                                                   << 3U) 
                                                  | ((((IData)(vlSelf->main__DOT__wbwide_zip_cyc) 
                                                       & ((~ 
                                                           ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mfull) 
                                                            >> 2U)) 
                                                          & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__adcd__o_valid))) 
                                                      << 2U) 
                                                     | ((((IData)(vlSelf->main__DOT__wbwide_i2cm_cyc) 
                                                          & ((~ 
                                                              ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mfull) 
                                                               >> 1U)) 
                                                             & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__1__KET____DOT__adcd__o_valid))) 
                                                         << 1U) 
                                                        | ((IData)(vlSelf->main__DOT__wbwide_i2cdma_cyc) 
                                                           & ((~ (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mfull)) 
                                                              & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__0__KET____DOT__adcd__o_valid))))));
    vlSelf->main__DOT__wbwide_xbar__DOT__request[2U] 
        = (((IData)(vlSelf->main__DOT__wbwide_zip_cyc) 
            & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT____Vcellout__DECODE_REQUEST__BRA__2__KET____DOT__adcd__o_valid))
            ? (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__decoded)
            : 0U);
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__w_rd 
        = ((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_sfifo__DOT__r_empty)) 
           & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__tx_ready));
    vlSelf->main__DOT__swic__DOT__main_int_vector = 
        (((IData)(vlSelf->main__DOT__swic__DOT____VdfgTmp_h29ee39ef__0) 
          << 6U) | (((IData)(vlSelf->main__DOT__swic__DOT__ctri_int) 
                     << 5U) | (((IData)(vlSelf->main__DOT__swic__DOT__tma_int) 
                                << 4U) | (((IData)(vlSelf->main__DOT__swic__DOT__tmb_int) 
                                           << 3U) | 
                                          (((IData)(vlSelf->main__DOT__swic__DOT__tmc_int) 
                                            << 2U) 
                                           | (((IData)(vlSelf->main__DOT__swic__DOT__jif_int) 
                                               << 1U) 
                                              | (IData)(vlSelf->main__DOT__swic__DOT__dmac_int)))))));
    if ((1U & (~ (IData)(vlSelf->main__DOT__swic__DOT__cmd_reset)))) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__r_busy 
            = vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_busy;
    }
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT____Vcellinp__u_txframe__S_VALID 
        = ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__tx_en) 
           & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__tx_mem_valid));
    if ((((IData)(vlSelf->i_reset) | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__active)) 
         | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid))) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__dat0_busy = 0U;
        vlSelf->__Vdly__main__DOT__u_emmc__DOT__u_sdfrontend__DOT__wait_for_busy = 1U;
    } else if (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__wait_for_busy) 
                & (~ (IData)(vlSelf->i_emmc_dat)))) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__dat0_busy = 1U;
        vlSelf->__Vdly__main__DOT__u_emmc__DOT__u_sdfrontend__DOT__wait_for_busy = 0U;
    } else if ((1U & ((~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__wait_for_busy)) 
                      & (IData)(vlSelf->i_emmc_dat)))) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__dat0_busy = 0U;
    }
    if (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT____Vcellinp__u_sdcmd__i_reset) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid = 0U;
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__active = 0U;
        vlSelf->__Vdly__main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount = 0U;
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_stop_bit = 0U;
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__cfg_dbl = 0U;
    } else {
        if (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__start_packet) {
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid = 1U;
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_stop_bit = 1U;
        } else if (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__clk_stb) 
                    & (0U == (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_counts)))) {
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid 
                = ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__pre_valid) 
                   | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_stop_bit));
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_stop_bit 
                = vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__pre_valid;
        }
        if (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_request) 
             & (~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_busy)))) {
            vlSelf->__Vdly__main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount = 0x30U;
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__active = 1U;
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__cfg_dbl 
                = vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT____Vcellinp__u_sdcmd__i_cfg_dbl;
        } else if (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__clk_stb) 
                    & (0U != (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount)))) {
            if (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__cfg_dbl) {
                vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__active 
                    = (2U < (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount));
                vlSelf->__Vdly__main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount 
                    = (0x3fU & ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount) 
                                - (IData)(2U)));
            } else {
                vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__active 
                    = (1U < (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount));
                vlSelf->__Vdly__main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount 
                    = (0x3fU & ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount) 
                                - (IData)(1U)));
            }
        }
    }
    vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__sample_ck 
        = ((1U & ((~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__rx_en)) 
                  | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid)))
            ? 0U : (3U & ((((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__ck_sreg) 
                            << 2U) | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__next_dedge)) 
                          >> (7U & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__cfg_sample_shift) 
                                    >> 2U)))));
    vlSelf->main__DOT____Vcellinp__sdioscopei____pinNumber3 
        = ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__active) 
           | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid));
    vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT____Vcellinp__u_axisi2c__S_AXI_ARESETN 
        = (1U & (~ ((IData)(vlSelf->i_reset) | (IData)(vlSelf->main__DOT__u_fan__DOT__u_i2ccpu__DOT__GEN_MANUAL__DOT__manual))));
    vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__skd_stb 
        = ((~ (IData)(vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__iskid__i_reset)) 
           & ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__iskid__DOT__LOGIC__DOT__r_valid) 
              | (IData)(vlSelf->main__DOT__wbwide_zip_stb)));
    vlSelf->main__DOT__wbwide_xbar__DOT__ARBITRATE_REQUESTS__BRA__0__KET____DOT__stay_on_channel 
        = (0U != (vlSelf->main__DOT__wbwide_xbar__DOT__request
                  [0U] & vlSelf->main__DOT__wbwide_xbar__DOT__grant
                  [0U]));
    if ((1U & ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
               & (~ (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mempty))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__ARBITRATE_REQUESTS__BRA__0__KET____DOT__stay_on_channel = 1U;
    }
    vlSelf->main__DOT__wbwide_xbar__DOT__ARBITRATE_REQUESTS__BRA__1__KET____DOT__stay_on_channel 
        = (0U != (vlSelf->main__DOT__wbwide_xbar__DOT__request
                  [1U] & vlSelf->main__DOT__wbwide_xbar__DOT__grant
                  [1U]));
    if ((1U & (((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                >> 1U) & (~ ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mempty) 
                             >> 1U))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__ARBITRATE_REQUESTS__BRA__1__KET____DOT__stay_on_channel = 1U;
    }
    vlSelf->main__DOT__wbwide_xbar__DOT__ARBITRATE_REQUESTS__BRA__2__KET____DOT__stay_on_channel 
        = (0U != (vlSelf->main__DOT__wbwide_xbar__DOT__request
                  [2U] & vlSelf->main__DOT__wbwide_xbar__DOT__grant
                  [2U]));
    if ((1U & (((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                >> 2U) & (~ ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mempty) 
                             >> 2U))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__ARBITRATE_REQUESTS__BRA__2__KET____DOT__stay_on_channel = 1U;
    }
    vlSelf->main__DOT__wbwide_xbar__DOT__ARBITRATE_REQUESTS__BRA__3__KET____DOT__stay_on_channel 
        = (0U != (vlSelf->main__DOT__wbwide_xbar__DOT__request
                  [3U] & vlSelf->main__DOT__wbwide_xbar__DOT__grant
                  [3U]));
    if ((IData)((((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                  >> 3U) & (~ ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mempty) 
                               >> 3U))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__ARBITRATE_REQUESTS__BRA__3__KET____DOT__stay_on_channel = 1U;
    }
    vlSelf->main__DOT__wbwide_xbar__DOT__requested[0U] 
        = (6U & vlSelf->main__DOT__wbwide_xbar__DOT__requested
           [0U]);
    main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0 
        = (1U & vlSelf->main__DOT__wbwide_xbar__DOT__requested
           [0U]);
    vlSelf->main__DOT__wbwide_xbar__DOT__requested[1U] 
        = ((6U & vlSelf->main__DOT__wbwide_xbar__DOT__requested
            [1U]) | (IData)(main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0));
    if ((1U & (vlSelf->main__DOT__wbwide_xbar__DOT__request
               [0U] & (vlSelf->main__DOT__wbwide_xbar__DOT__grant
                       [0U] | ((~ (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant)) 
                               | (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mempty)))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__requested[1U] 
            = (1U | vlSelf->main__DOT__wbwide_xbar__DOT__requested
               [1U]);
    }
    main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0 
        = (1U & vlSelf->main__DOT__wbwide_xbar__DOT__requested
           [1U]);
    vlSelf->main__DOT__wbwide_xbar__DOT__requested[2U] 
        = ((6U & vlSelf->main__DOT__wbwide_xbar__DOT__requested
            [2U]) | (IData)(main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0));
    if ((1U & (vlSelf->main__DOT__wbwide_xbar__DOT__request
               [1U] & (vlSelf->main__DOT__wbwide_xbar__DOT__grant
                       [1U] | ((~ ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                                   >> 1U)) | ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mempty) 
                                              >> 1U)))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__requested[2U] 
            = (1U | vlSelf->main__DOT__wbwide_xbar__DOT__requested
               [2U]);
    }
    main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0 
        = (1U & vlSelf->main__DOT__wbwide_xbar__DOT__requested
           [2U]);
    vlSelf->main__DOT__wbwide_xbar__DOT__requested[3U] 
        = ((6U & vlSelf->main__DOT__wbwide_xbar__DOT__requested
            [3U]) | (IData)(main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0));
    if ((1U & (vlSelf->main__DOT__wbwide_xbar__DOT__request
               [2U] & (vlSelf->main__DOT__wbwide_xbar__DOT__grant
                       [2U] | ((~ ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                                   >> 2U)) | ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mempty) 
                                              >> 2U)))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__requested[3U] 
            = (1U | vlSelf->main__DOT__wbwide_xbar__DOT__requested
               [3U]);
    }
    vlSelf->main__DOT__wbwide_xbar__DOT__requested[0U] 
        = (5U & vlSelf->main__DOT__wbwide_xbar__DOT__requested
           [0U]);
    main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0 
        = (1U & (vlSelf->main__DOT__wbwide_xbar__DOT__requested
                 [0U] >> 1U));
    vlSelf->main__DOT__wbwide_xbar__DOT__requested[1U] 
        = ((5U & vlSelf->main__DOT__wbwide_xbar__DOT__requested
            [1U]) | ((IData)(main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0) 
                     << 1U));
    if ((1U & ((vlSelf->main__DOT__wbwide_xbar__DOT__request
                [0U] >> 1U) & ((vlSelf->main__DOT__wbwide_xbar__DOT__grant
                                [0U] >> 1U) | ((~ (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant)) 
                                               | (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mempty)))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__requested[1U] 
            = (2U | vlSelf->main__DOT__wbwide_xbar__DOT__requested
               [1U]);
    }
    main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0 
        = (1U & (vlSelf->main__DOT__wbwide_xbar__DOT__requested
                 [1U] >> 1U));
    vlSelf->main__DOT__wbwide_xbar__DOT__requested[2U] 
        = ((5U & vlSelf->main__DOT__wbwide_xbar__DOT__requested
            [2U]) | ((IData)(main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0) 
                     << 1U));
    if ((1U & ((vlSelf->main__DOT__wbwide_xbar__DOT__request
                [1U] >> 1U) & ((vlSelf->main__DOT__wbwide_xbar__DOT__grant
                                [1U] >> 1U) | ((~ ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                                                   >> 1U)) 
                                               | ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mempty) 
                                                  >> 1U)))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__requested[2U] 
            = (2U | vlSelf->main__DOT__wbwide_xbar__DOT__requested
               [2U]);
    }
    main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0 
        = (1U & (vlSelf->main__DOT__wbwide_xbar__DOT__requested
                 [2U] >> 1U));
    vlSelf->main__DOT__wbwide_xbar__DOT__requested[3U] 
        = ((5U & vlSelf->main__DOT__wbwide_xbar__DOT__requested
            [3U]) | ((IData)(main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0) 
                     << 1U));
    if ((1U & ((vlSelf->main__DOT__wbwide_xbar__DOT__request
                [2U] >> 1U) & ((vlSelf->main__DOT__wbwide_xbar__DOT__grant
                                [2U] >> 1U) | ((~ ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                                                   >> 2U)) 
                                               | ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mempty) 
                                                  >> 2U)))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__requested[3U] 
            = (2U | vlSelf->main__DOT__wbwide_xbar__DOT__requested
               [3U]);
    }
    vlSelf->main__DOT__wbwide_xbar__DOT__requested[0U] 
        = (3U & vlSelf->main__DOT__wbwide_xbar__DOT__requested
           [0U]);
    main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0 
        = (1U & (vlSelf->main__DOT__wbwide_xbar__DOT__requested
                 [0U] >> 2U));
    vlSelf->main__DOT__wbwide_xbar__DOT__requested[1U] 
        = ((3U & vlSelf->main__DOT__wbwide_xbar__DOT__requested
            [1U]) | ((IData)(main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0) 
                     << 2U));
    if ((1U & ((vlSelf->main__DOT__wbwide_xbar__DOT__request
                [0U] >> 2U) & ((vlSelf->main__DOT__wbwide_xbar__DOT__grant
                                [0U] >> 2U) | ((~ (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant)) 
                                               | (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mempty)))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__requested[1U] 
            = (4U | vlSelf->main__DOT__wbwide_xbar__DOT__requested
               [1U]);
    }
    main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0 
        = (1U & (vlSelf->main__DOT__wbwide_xbar__DOT__requested
                 [1U] >> 2U));
    vlSelf->main__DOT__wbwide_xbar__DOT__requested[2U] 
        = ((3U & vlSelf->main__DOT__wbwide_xbar__DOT__requested
            [2U]) | ((IData)(main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0) 
                     << 2U));
    if ((1U & ((vlSelf->main__DOT__wbwide_xbar__DOT__request
                [1U] >> 2U) & ((vlSelf->main__DOT__wbwide_xbar__DOT__grant
                                [1U] >> 2U) | ((~ ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                                                   >> 1U)) 
                                               | ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mempty) 
                                                  >> 1U)))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__requested[2U] 
            = (4U | vlSelf->main__DOT__wbwide_xbar__DOT__requested
               [2U]);
    }
    main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0 
        = (1U & (vlSelf->main__DOT__wbwide_xbar__DOT__requested
                 [2U] >> 2U));
    vlSelf->main__DOT__wbwide_xbar__DOT__requested[3U] 
        = ((3U & vlSelf->main__DOT__wbwide_xbar__DOT__requested
            [3U]) | ((IData)(main__DOT__wbwide_xbar__DOT____Vlvbound_he62f6d27__0) 
                     << 2U));
    if ((1U & ((vlSelf->main__DOT__wbwide_xbar__DOT__request
                [2U] >> 2U) & ((vlSelf->main__DOT__wbwide_xbar__DOT__grant
                                [2U] >> 2U) | ((~ ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mgrant) 
                                                   >> 2U)) 
                                               | ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__mempty) 
                                                  >> 2U)))))) {
        vlSelf->main__DOT__wbwide_xbar__DOT__requested[3U] 
            = (4U | vlSelf->main__DOT__wbwide_xbar__DOT__requested
               [3U]);
    }
    if (vlSelf->main__DOT__swic__DOT__cmd_reset) {
        vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__r_zero_len = 1U;
    } else if (((((IData)(vlSelf->main__DOT__swic__DOT__dmac_stb) 
                  & (IData)(vlSelf->main__DOT__swic__DOT__sys_we)) 
                 & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_request))) 
                & (~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_busy)))) {
        if ((2U & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))) {
            if ((1U & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))) {
                vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__r_zero_len 
                    = (0U == (0xfffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_len));
            }
        }
    }
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_request 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_request;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_busy 
        = vlSelf->__Vdly__main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_busy;
    if (((IData)(vlSelf->i_reset) | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__soft_reset))) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__cmd_busy = 0U;
    } else if (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__new_cmd_request) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__cmd_busy = 1U;
    } else if (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_done) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__cmd_busy = 0U;
    }
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_done 
        = vlSelf->__Vdly__main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_done;
    vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__wait_for_busy 
        = vlSelf->__Vdly__main__DOT__u_emmc__DOT__u_sdfrontend__DOT__wait_for_busy;
    vlSelf->main__DOT____Vcellinp__sdioscopei____pinNumber4 
        = (((IData)(vlSelf->main__DOT__u_sdcard__DOT__rx_en) 
            << 0x1cU) | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__sample_ck) 
                          << 0x1aU) | ((0x2000000U 
                                        & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__sdclk) 
                                           << 0x12U)) 
                                       | ((0x1000000U 
                                           & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__sdclk) 
                                              << 0x15U)) 
                                          | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__active) 
                                              << 0x17U) 
                                             | ((0x600000U 
                                                 & ((IData)(
                                                            (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__tx_sreg 
                                                             >> 0x2eU)) 
                                                    << 0x15U)) 
                                                | (((IData)(
                                                            (3U 
                                                             == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__u_cmd_ddr__DOT__GEN_BIDIRECTIONAL__DOT__r_in))) 
                                                    << 0x14U) 
                                                   | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__r_cmd_strb) 
                                                       << 0x13U) 
                                                      | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__r_cmd_data) 
                                                          << 0x12U) 
                                                         | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid) 
                                                             << 0x11U) 
                                                            | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__r_rx_strb) 
                                                                << 0x10U) 
                                                               | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__r_rx_data) 
                                                                   << 8U) 
                                                                  | (0xffU 
                                                                     & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid)
                                                                         ? 
                                                                        (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_data 
                                                                         >> 0x18U)
                                                                         : (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__GEN_IODDR_IO__DOT__w_out)))))))))))))));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__pre_valid 
        = vlSelf->__Vdly__main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__pre_valid;
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_counts 
        = vlSelf->__Vdly__main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_counts;
    vlSelf->main__DOT__sdioscopei__DOT__dw_trigger 
        = ((IData)(vlSelf->main__DOT__sdioscopei__DOT__dr_primed) 
           & (((~ (IData)(vlSelf->main__DOT__sdioscopei__DOT__br_config)) 
               & (IData)(vlSelf->main__DOT____Vcellinp__sdioscopei____pinNumber3)) 
              | ((IData)(vlSelf->main__DOT__sdioscopei__DOT__br_config) 
                 >> 1U)));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT____Vcellinp__u_sdcmd__i_cfg_dbl 
        = ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cfg_ds) 
           & (0U == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_ckspeed)));
    vlSelf->main__DOT__rcv__DOT__q_uart = vlSelf->i_wbu_uart_rx;
    vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__adcd__i_valid 
        = ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__skd_stb) 
           & (IData)(vlSelf->main__DOT__wbwide_zip_cyc));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__w_control_reg = 0U;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__w_control_reg 
        = ((0x1fffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__w_control_reg) 
           | (((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_busy) 
               << 0x1fU) | ((((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__r_err) 
                              | (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_err)) 
                             << 0x1eU) | ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__int_trigger) 
                                          << 0x1dU))));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__w_control_reg 
        = ((0xe0ffffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__w_control_reg) 
           | ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__int_sel) 
              << 0x18U));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__w_control_reg 
        = ((0xfffff800U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__w_control_reg) 
           | (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_transferlen));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__w_control_reg 
        = ((0xff8fffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__w_control_reg) 
           | ((0x400000U & ((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_inc)) 
                            << 0x16U)) | ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__s2mm_size) 
                                          << 0x14U)));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__w_control_reg 
        = ((0xfff8ffffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__w_control_reg) 
           | ((0x40000U & ((~ (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_inc)) 
                           << 0x12U)) | ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__mm2s_size) 
                                         << 0x10U)));
    vlSelf->main__DOT__swic__DOT__cmd_reset = ((IData)(vlSelf->main__DOT____Vcellinp__swic__i_reset) 
                                               | (((IData)(vlSelf->main__DOT__swic__DOT__INITIAL_RESET_HOLD__DOT__r_reset_hold) 
                                                   | (IData)(vlSelf->main__DOT__swic__DOT__wdt_reset)) 
                                                  | (((IData)(vlSelf->main__DOT__swic__DOT__cpu_break) 
                                                      & (~ (IData)(vlSelf->main__DOT__swic__DOT__GEN_DBG_CATCH__DOT__r_dbg_catch))) 
                                                     | (IData)(vlSelf->main__DOT__swic__DOT__reset_request))));
    if (vlSelf->main__DOT____Vcellinp__swic__i_reset) {
        vlSelf->main__DOT__swic__DOT__GEN_DBG_CATCH__DOT__r_dbg_catch = 1U;
    } else if (((IData)(vlSelf->main__DOT__swic__DOT__dbg_cmd_write) 
                & (IData)(vlSelf->main__DOT__swic__DOT__dbg_sel))) {
        vlSelf->main__DOT__swic__DOT__GEN_DBG_CATCH__DOT__r_dbg_catch 
            = (1U & (vlSelf->main__DOT__swic__DOT__dbg_idata 
                     >> 5U));
    }
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word = 0U;
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word 
        = ((0xf0ffffffU & vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word) 
           | (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__tx_en) 
               << 0x1bU) | (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_tx_request) 
                             << 0x1aU) | (((IData)(vlSelf->main__DOT__u_emmc__DOT__rx_en) 
                                           << 0x19U) 
                                          | ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_rx_request) 
                                             << 0x18U)))));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word 
        = ((0xffc7ffffU & vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word) 
           | (((0U == (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__fif_rdaddr)) 
               << 0x15U) | ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__dat0_busy) 
                            << 0x14U)));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word 
        = ((0xfff83fffU & vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word) 
           | (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_cmd_ecode) 
               << 0x10U) | (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_cmd_err) 
                             << 0xfU) | ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__cmd_busy) 
                                         << 0xeU))));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word 
        = ((0xffffcfffU & vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word) 
           | ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_fifo) 
              << 0xcU));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word 
        = ((0xfffff7ffU & vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word) 
           | ((((((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__tx_en) 
                  | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_tx_request)) 
                 | (IData)(vlSelf->main__DOT__u_emmc__DOT__rx_en)) 
                | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_rx_request)) 
               | ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__cmd_busy) 
                  & (2U == (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_type)))) 
              << 0xbU));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word 
        = ((0xfffff8ffU & vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word) 
           | ((((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__tx_en) 
                | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_tx_request)) 
               << 0xaU) | ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_type) 
                           << 8U)));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word 
        = ((0xffffff80U & vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word) 
           | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_cmd));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__clk_stb 
        = (1U & ((IData)(vlSelf->i_reset) | ((((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_clk) 
                                               & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cfg_clk_shutdown)) 
                                              | (0U 
                                                 == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__w_ckspd))) 
                                             | ((1U 
                                                 == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__w_ckspd)) 
                                                | ((2U 
                                                    == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__w_ckspd))
                                                    ? 
                                                   (((0x200U 
                                                      & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter))
                                                      ? 1U
                                                      : 2U) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_clk))))));
    if (((IData)(vlSelf->i_reset) | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__soft_reset))) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_request = 0U;
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cfg_clk_shutdown = 0U;
    } else {
        if (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__new_cmd_request) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_request = 1U;
        } else if ((1U & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_busy)))) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_request = 0U;
        }
        if (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__wb_phy_stb) 
             & (IData)((vlSelf->main__DOT____Vcellout__wb32_xbar__o_ssel 
                        >> 0x21U)))) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cfg_clk_shutdown 
                = (1U & (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[8U] 
                         >> 0xfU));
        }
    }
    main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT____Vlvbound_he5148a9b__0 
        = ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__adcd__i_valid) 
           & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__prerequest));
    vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__NO_DEFAULT_REQUEST__DOT__r_request 
        = ((6U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__NO_DEFAULT_REQUEST__DOT__r_request)) 
           | (IData)(main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT____Vlvbound_he5148a9b__0));
    main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT____Vlvbound_he5148a9b__0 
        = ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__adcd__i_valid) 
           & ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__prerequest) 
              >> 1U));
    vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__NO_DEFAULT_REQUEST__DOT__r_request 
        = ((5U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__NO_DEFAULT_REQUEST__DOT__r_request)) 
           | ((IData)(main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT____Vlvbound_he5148a9b__0) 
              << 1U));
    main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT____Vlvbound_he5148a9b__0 
        = ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__adcd__i_valid) 
           & ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__prerequest) 
              >> 2U));
    vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__NO_DEFAULT_REQUEST__DOT__r_request 
        = ((3U & (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__NO_DEFAULT_REQUEST__DOT__r_request)) 
           | ((IData)(main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT____Vlvbound_he5148a9b__0) 
              << 2U));
    vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__OPT_NONESEL_REQUEST__DOT__r_none_sel 
        = ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT____Vcellinp__DECODE_REQUEST__BRA__2__KET____DOT__adcd__i_valid) 
           & (0U == (IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__prerequest)));
    vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__OPT_NONESEL_REQUEST__DOT__r_request_NS 
        = vlSelf->main__DOT__wbwide_xbar__DOT__DECODE_REQUEST__BRA__2__KET____DOT__adcd__DOT__OPT_NONESEL_REQUEST__DOT__r_none_sel;
    vlSelf->main__DOT__swic__DOT__wdt_reset = vlSelf->__Vdly__main__DOT__swic__DOT__wdt_reset;
    vlSelf->main__DOT__swic__DOT__cpu_break = ((((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie)) 
                                                 | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__break_en)) 
                                                & ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__new_pc)) 
                                                   & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_PENDING_BREAK__DOT__r_break_pending))) 
                                               | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__ill_err_i) 
                                                  | ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie)) 
                                                     & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_bus_err) 
                                                        | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__div_error) 
                                                           | ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__new_pc)) 
                                                              & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_ALU_ILLEGAL__DOT__r_alu_illegal)))))));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount 
        = vlSelf->__Vdly__main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount;
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_clk = 0U;
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter 
        = vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__counter;
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_stb 
        = (1U & (((0xffU & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__counter)) 
                  - (IData)(1U)) >> 8U));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter 
        = ((0x300U & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter)) 
           | (0xffU & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__counter) 
                       - (IData)(1U))));
    if (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_stb) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT____Vconcswap_1_h50d55398__0 
            = (1U & (((IData)(1U) + (3U & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter) 
                                           >> 8U))) 
                     >> 2U));
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT____Vconcswap_1_h561f6367__0 
            = (3U & ((IData)(1U) + ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter) 
                                    >> 8U)));
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_clk 
            = vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT____Vconcswap_1_h50d55398__0;
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter 
            = ((0xffU & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter)) 
               | ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT____Vconcswap_1_h561f6367__0) 
                  << 8U));
        if ((1U >= (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__ckspd))) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_clk = 1U;
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter 
                = (0x300U & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter));
        } else if ((2U == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__ckspd))) {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_clk 
                = (1U & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__counter) 
                         >> 9U));
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter 
                = (0x300U & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter));
        } else {
            vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter 
                = ((0x300U & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter)) 
                   | (0xffU & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__ckspd) 
                               - (IData)(3U))));
        }
    }
    if (vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_clk) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter 
            = ((1U >= (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_ckspeed))
                ? 0x300U : ((2U == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_ckspeed))
                             ? 0x100U : ((0x300U & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter)) 
                                         | (0xffU & 
                                            ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_ckspeed) 
                                             - (IData)(3U))))));
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__w_clk90 
            = vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cfg_clk90;
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__w_ckspd 
            = vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_ckspeed;
    } else {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__w_clk90 
            = vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__clk90;
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__w_ckspd 
            = vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_clkgen__DOT__ckspd;
    }
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__w_invalidate_result 
        = ((IData)(vlSelf->main__DOT__swic__DOT__cmd_reset) 
           | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__r_clear_icache));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT____Vcellinp__u_sfifo__i_reset 
        = ((IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_abort) 
           | (IData)(vlSelf->main__DOT__swic__DOT__cmd_reset));
    vlSelf->main__DOT__swic__DOT____Vcellinp__u_watchbus____pinNumber2 
        = (1U & ((IData)(vlSelf->main__DOT__swic__DOT__cmd_reset) 
                 | ((~ (IData)(vlSelf->main__DOT__wbwide_zip_cyc)) 
                    | ((IData)(vlSelf->main__DOT__wbwide_zip_stb) 
                       | ((IData)(vlSelf->main__DOT__wbwide_xbar__DOT__DOUBLE_BUFFERRED_STALL__DOT__r_mack) 
                          >> 2U)))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____Vcellinp__doalu__i_reset 
        = ((IData)(vlSelf->main__DOT__swic__DOT__cmd_reset) 
           | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__new_pc));
    vlSelf->main__DOT__swic__DOT__INITIAL_RESET_HOLD__DOT__r_reset_hold 
        = ((IData)(vlSelf->main__DOT____Vcellinp__swic__i_reset) 
           | (1U < (IData)(vlSelf->main__DOT__swic__DOT__INITIAL_RESET_HOLD__DOT__reset_counter)));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__master_ce 
        = (1U & ((~ (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_ha62fb8d9__0) 
                      | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__last_write_to_cc)) 
                     | ((IData)(vlSelf->main__DOT__swic__DOT__cpu_break) 
                        | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__sleep)))) 
                 & ((~ (IData)(vlSelf->main__DOT__swic__DOT__cmd_halt)) 
                    | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_ALU_PHASE__DOT__r_alu_phase))));
    vlSelf->io_emmc_dat_tristate = ((0x80U & ((~ ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid) 
                                                  & ((~ 
                                                      (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_data 
                                                       >> 0x1fU)) 
                                                     | (IData)(vlSelf->main__DOT__u_emmc__DOT__pp_data)))) 
                                              << 7U)) 
                                    | ((0x40U & ((~ 
                                                  ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid) 
                                                   & ((~ 
                                                       (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_data 
                                                        >> 0x1eU)) 
                                                      | (IData)(vlSelf->main__DOT__u_emmc__DOT__pp_data)))) 
                                                 << 6U)) 
                                       | ((0x20U & 
                                           ((~ ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid) 
                                                & ((~ 
                                                    (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_data 
                                                     >> 0x1dU)) 
                                                   | (IData)(vlSelf->main__DOT__u_emmc__DOT__pp_data)))) 
                                            << 5U)) 
                                          | ((0x10U 
                                              & ((~ 
                                                  ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid) 
                                                   & ((~ 
                                                       (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_data 
                                                        >> 0x1cU)) 
                                                      | (IData)(vlSelf->main__DOT__u_emmc__DOT__pp_data)))) 
                                                 << 4U)) 
                                             | ((8U 
                                                 & ((~ 
                                                     ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid) 
                                                      & ((~ 
                                                          (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_data 
                                                           >> 0x1bU)) 
                                                         | (IData)(vlSelf->main__DOT__u_emmc__DOT__pp_data)))) 
                                                    << 3U)) 
                                                | (7U 
                                                   & (~ 
                                                      ((((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid) 
                                                         & ((~ 
                                                             (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_data 
                                                              >> 0x1aU)) 
                                                            | (IData)(vlSelf->main__DOT__u_emmc__DOT__pp_data))) 
                                                        << 2U) 
                                                       | ((((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid) 
                                                            & ((~ 
                                                                (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_data 
                                                                 >> 0x19U)) 
                                                               | (IData)(vlSelf->main__DOT__u_emmc__DOT__pp_data))) 
                                                           << 1U) 
                                                          | ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid) 
                                                             & ((~ 
                                                                 (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_data 
                                                                  >> 0x18U)) 
                                                                | (IData)(vlSelf->main__DOT__u_emmc__DOT__pp_data))))))))))));
    vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__sample_ck 
        = (1U & ((~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid)) 
                 & ((((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__ck_sreg) 
                      << 1U) | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__next_dedge)) 
                    >> (3U & ((IData)(vlSelf->main__DOT__u_emmc__DOT__cfg_sample_shift) 
                              >> 3U)))));
    vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__cmd_sample_ck 
        = (1U & ((~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__active)) 
                 & ((((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__pck_sreg) 
                      << 1U) | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__next_pedge)) 
                    >> (IData)(vlSelf->main__DOT__u_emmc__DOT__cfg_sample_shift))));
    vlSelf->main__DOT____Vcellinp__emmcscopei____pinNumber3 
        = ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__active) 
           | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid));
    vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT____VdfgTmp_h87c0e738__0 
        = ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__active) 
           & ((~ (IData)(vlSelf->o_emmc_cmd)) | (IData)(vlSelf->main__DOT__u_emmc__DOT__pp_cmd)));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_busy 
        = (1U & ((~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__clk_stb)) 
                 | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__r_busy)));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__start_packet 
        = ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__tx_en) 
           & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT____Vcellinp__u_txframe__S_VALID) 
              & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__clk_stb) 
                 & (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid)))));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__w_no_response 
        = ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__active) 
           & ((0U == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__cmd_type)) 
              & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__clk_stb) 
                 & ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount) 
                    == ((IData)(1U) + (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_sdcmd__DOT__cfg_dbl))))));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__pre_ready 
        = ((0U == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__ck_counts)) 
           & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__clk_stb));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____Vcellinp__instruction_decoder__i_reset 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____Vcellinp__doalu__i_reset) 
           | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__r_clear_icache));
    vlSelf->main__DOT__swic__DOT__INITIAL_RESET_HOLD__DOT__reset_counter 
        = vlSelf->__Vdly__main__DOT__swic__DOT__INITIAL_RESET_HOLD__DOT__reset_counter;
    vlSelf->main__DOT__swic__DOT__cpu_pf_stall = ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_valid)) 
                                                  & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__master_ce));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__master_stall 
        = (1U & ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__master_ce)) 
                 | ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_valid)) 
                    | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__ill_err_i) 
                       | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__step) 
                           & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_PENDING_INTERRUPT__DOT__r_user_stepped)) 
                          | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__ibus_err_flag) 
                             | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__DIVERR__DOT__r_idiv_err_flag) 
                                | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pending_interrupt) 
                                    & ((~ (IData)((0U 
                                                   != (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__BUSLOCK__DOT__r_bus_lock)))) 
                                       & (~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_ALU_PHASE__DOT__r_alu_phase)))) 
                                   | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__doalu__DOT__r_busy) 
                                      | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__div_busy) 
                                         | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__r_op_break) 
                                            | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__BUSLOCK__DOT__r_prelock_stall) 
                                               | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_illegal) 
                                                   & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_busy)) 
                                                  | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_valid_div) 
                                                      & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_busy)) 
                                                     | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_ALU_ILLEGAL__DOT__r_alu_illegal) 
                                                        | (IData)(vlSelf->main__DOT__swic__DOT__cpu_break))))))))))))))));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__pre_valid 
        = vlSelf->__Vdly__main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__pre_valid;
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_counts 
        = vlSelf->__Vdly__main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_counts;
    vlSelf->main__DOT__emmcscopei__DOT__dw_trigger 
        = ((IData)(vlSelf->main__DOT__emmcscopei__DOT__dr_primed) 
           & (((~ (IData)(vlSelf->main__DOT__emmcscopei__DOT__br_config)) 
               & (IData)(vlSelf->main__DOT____Vcellinp__emmcscopei____pinNumber3)) 
              | ((IData)(vlSelf->main__DOT__emmcscopei__DOT__br_config) 
                 >> 1U)));
    vlSelf->io_emmc_cmd_tristate = (1U & (~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT____VdfgTmp_h87c0e738__0)));
    vlSelf->main__DOT____Vcellinp__emmcscopei____pinNumber4 
        = (((IData)(vlSelf->o_emmc_clk) << 0x19U) | 
           (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__active) 
             << 0x17U) | (((IData)(vlSelf->o_emmc_cmd) 
                           << 0x16U) | ((((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT____VdfgTmp_h87c0e738__0)
                                           ? (IData)(vlSelf->o_emmc_cmd)
                                           : (IData)(vlSelf->i_emmc_cmd)) 
                                         << 0x14U) 
                                        | (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__r_cmd_strb) 
                                            << 0x13U) 
                                           | (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__r_cmd_data) 
                                               << 0x12U) 
                                              | (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid) 
                                                  << 0x11U) 
                                                 | (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__r_rx_strb) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdfrontend__DOT__GEN_NO_SERDES__DOT__r_rx_data) 
                                                        << 8U) 
                                                       | ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid)
                                                           ? (IData)(vlSelf->o_emmc_dat)
                                                           : (IData)(vlSelf->i_emmc_dat)))))))))));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT____Vcellinp__u_sdcmd__i_cfg_dbl 
        = ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cfg_ds) 
           & (0U == (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_ckspeed)));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__tx_mem_ready 
        = ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__pre_ready) 
           & ((1U == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__pstate)) 
              | (0U == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_txframe__DOT__pstate))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__mem_stalled 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__master_stall) 
           | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_valid_mem) 
              & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_pipe_stalled) 
                 | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_bus_err) 
                    | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__div_error) 
                       | (((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_OP_PIPE__DOT__r_op_pipe)) 
                           & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_busy)) 
                          | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_ce) 
                             & ((0xfU == (0xfU & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id))) 
                                | (0xeU == (0xfU & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id)))))))))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__adf_ce_unconditional 
        = (1U & ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__master_stall)) 
                 & ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_valid_mem)) 
                    & ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_rdbusy)) 
                       & ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_busy)) 
                          | (~ ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_OP_WR__DOT__r_op_wR) 
                                & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__OP_REG_ADVANEC__DOT__r_op_R) 
                                   == (0xeU | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie) 
                                               << 4U))))))))));
    if ((1U & ((~ (IData)(vlSelf->main__DOT__swic__DOT__dbg_stb)) 
               | (~ (IData)(vlSelf->main__DOT__swic__DOT__dbg_stall))))) {
        if (vlSelf->main__DOT__swic__DOT__DELAY_THE_DEBUG_BUS__DOT__wbdelay__DOT__SKIDBUFFER__DOT__r_stb) {
            vlSelf->main__DOT__swic__DOT__dbg_sel = vlSelf->main__DOT__swic__DOT__DELAY_THE_DEBUG_BUS__DOT__wbdelay__DOT__SKIDBUFFER__DOT__r_sel;
            vlSelf->main__DOT__swic__DOT__dbg_idata 
                = vlSelf->main__DOT__swic__DOT__DELAY_THE_DEBUG_BUS__DOT__wbdelay__DOT__SKIDBUFFER__DOT__r_data;
        } else {
            vlSelf->main__DOT__swic__DOT__dbg_sel = 0xfU;
            vlSelf->main__DOT__swic__DOT__dbg_idata 
                = vlSelf->main__DOT____Vcellinp__swic__i_dbg_data;
        }
    }
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__clk_stb 
        = (1U & ((IData)(vlSelf->i_reset) | ((((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_clk) 
                                               & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cfg_clk_shutdown)) 
                                              | (0U 
                                                 == (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__w_ckspd))) 
                                             | ((1U 
                                                 == (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__w_ckspd)) 
                                                | ((2U 
                                                    == (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__w_ckspd))
                                                    ? 
                                                   (((0x200U 
                                                      & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter))
                                                      ? 1U
                                                      : 2U) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_clk))))));
    if (((IData)(vlSelf->i_reset) | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__soft_reset))) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_request = 0U;
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cfg_clk_shutdown = 0U;
    } else {
        if (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__new_cmd_request) {
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_request = 1U;
        } else if ((1U & (~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_busy)))) {
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_request = 0U;
        }
        if (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__wb_phy_stb) 
             & (IData)((vlSelf->main__DOT____Vcellout__wb32_xbar__o_ssel 
                        >> 0x19U)))) {
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cfg_clk_shutdown 
                = (1U & (vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[6U] 
                         >> 0xfU));
        }
    }
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT____Vcellinp__u_control__i_tx_mem_ready 
        = ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__tx_en) 
           & (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__tx_mem_ready));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_phy_ctrl = 0U;
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_phy_ctrl 
        = (0xc0000000U | ((0x3fffffU & vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_phy_ctrl) 
                          | ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__lgblk) 
                             << 0x18U)));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_phy_ctrl 
        = ((0xffc01fffU & vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_phy_ctrl) 
           | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__cfg_sample_shift) 
               << 0x10U) | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cfg_clk_shutdown) 
                             << 0xfU) | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cfg_clk90) 
                                          << 0xeU) 
                                         | ((IData)(vlSelf->main__DOT__u_sdcard__DOT__pp_cmd) 
                                            << 0xdU)))));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_phy_ctrl 
        = ((0xffffe000U & vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_phy_ctrl) 
           | ((((IData)(vlSelf->main__DOT__u_sdcard__DOT__pp_data) 
                << 0xcU) | ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_width) 
                            << 0xaU)) | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cfg_ds) 
                                          << 9U) | 
                                         (((IData)(vlSelf->main__DOT__u_sdcard__DOT__cfg_ddr) 
                                           << 8U) | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__clk_ckspd)))));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__soft_reset 
        = (1U & (((IData)(vlSelf->i_reset) | (~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__GEN_CARD_DETECT__DOT__r_card_present))) 
                 | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__wb_cmd_stb) 
                     & (0xf00000000ULL == (0xf00000000ULL 
                                           & vlSelf->main__DOT____Vcellout__wb32_xbar__o_ssel))) 
                    & (0x52000000U == vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[8U]))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__mem_ce 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__master_ce) 
           & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_valid_mem) 
              & ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__mem_stalled)) 
                 & (~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__new_pc)))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__div_ce 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_valid_div) 
           & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__adf_ce_unconditional) 
              & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__set_cond)));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__alu_ce 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__adf_ce_unconditional) 
           & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_valid_alu));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_clk = 0U;
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter 
        = vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__counter;
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_stb 
        = (1U & (((0xffU & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__counter)) 
                  - (IData)(1U)) >> 8U));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter 
        = ((0x300U & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter)) 
           | (0xffU & ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__counter) 
                       - (IData)(1U))));
    if (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_stb) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT____Vconcswap_1_h50d55398__0 
            = (1U & (((IData)(1U) + (3U & ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter) 
                                           >> 8U))) 
                     >> 2U));
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT____Vconcswap_1_h561f6367__0 
            = (3U & ((IData)(1U) + ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter) 
                                    >> 8U)));
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_clk 
            = vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT____Vconcswap_1_h50d55398__0;
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter 
            = ((0xffU & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter)) 
               | ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT____Vconcswap_1_h561f6367__0) 
                  << 8U));
        if ((1U >= (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__ckspd))) {
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_clk = 1U;
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter 
                = (0x300U & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter));
        } else if ((2U == (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__ckspd))) {
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_clk 
                = (1U & ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__counter) 
                         >> 9U));
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter 
                = (0x300U & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter));
        } else {
            vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter 
                = ((0x300U & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter)) 
                   | (0xffU & ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__ckspd) 
                               - (IData)(3U))));
        }
    }
    if (vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_clk) {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter 
            = ((1U >= (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_ckspeed))
                ? 0x300U : ((2U == (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_ckspeed))
                             ? 0x100U : ((0x300U & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__nxt_counter)) 
                                         | (0xffU & 
                                            ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_ckspeed) 
                                             - (IData)(3U))))));
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__w_clk90 
            = vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cfg_clk90;
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__w_ckspd 
            = vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_ckspeed;
    } else {
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__w_clk90 
            = vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__clk90;
        vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__w_ckspd 
            = vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_clkgen__DOT__ckspd;
    }
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_ce 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__mem_ce) 
           & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__set_cond));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_stall 
        = (((~ ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__adf_ce_unconditional) 
                | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__mem_ce))) 
            & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_valid)) 
           | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__r_valid) 
              & ((IData)(vlSelf->main__DOT__swic__DOT__cmd_halt) 
                 | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_rA) 
                     & (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_h39e03a19__0) 
                         & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_he857573c__0) 
                            & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_A) 
                               >> 6U))) | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_A) 
                                            >> 6U) 
                                           & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_OP_STALL__DOT__r_cc_invalid_for_dcd)))) 
                    | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_rB) 
                        & ((((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_h39e03a19__0) 
                             | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__doalu__DOT__r_busy)) 
                            & (((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_zI)) 
                                & ((((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__OP_REG_ADVANEC__DOT__r_op_R) 
                                     == (0x1fU & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_B))) 
                                    & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_OP_WR__DOT__r_op_wR)) 
                                   | (((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_OPIPE__DOT__r_pipe)) 
                                       & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_rdbusy)) 
                                      | ((((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__doalu__DOT__r_busy) 
                                           | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__div_busy) 
                                              | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_rdbusy))) 
                                          & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__alu_reg) 
                                             == (0x1fU 
                                                 & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_B)))) 
                                         | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_ce) 
                                            & (0xeU 
                                               == (0xeU 
                                                   & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id)))))))) 
                               | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_he857573c__0) 
                                  & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_B) 
                                     >> 6U)))) | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_B) 
                                                   >> 6U) 
                                                  & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_OP_STALL__DOT__r_cc_invalid_for_dcd)))) 
                       | (((~ ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_F) 
                               >> 3U)) | (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_rA) 
                                           & (IData)(
                                                     ((0xeU 
                                                       == 
                                                       (0xeU 
                                                        & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_A))) 
                                                      & ((0x1fU 
                                                          & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_A)) 
                                                         != 
                                                         (0xfU 
                                                          | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie) 
                                                             << 4U)))))) 
                                          | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_rB) 
                                             & (IData)(
                                                       ((0xeU 
                                                         == 
                                                         (0xeU 
                                                          & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_B))) 
                                                        & ((0x1fU 
                                                            & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_B)) 
                                                           != 
                                                           (0xfU 
                                                            | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie) 
                                                               << 4U)))))))) 
                          & (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_valid) 
                              & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_OP_WR__DOT__r_op_wR) 
                                 & (IData)(((0xeU == 
                                             (0xeU 
                                              & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__OP_REG_ADVANEC__DOT__r_op_R))) 
                                            & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__OP_REG_ADVANEC__DOT__r_op_R) 
                                               != (0xfU 
                                                   | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie) 
                                                      << 4U))))))) 
                             | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__GEN_OP_STALL__DOT__r_pending_sreg_write))))))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__doalu__DOT__this_is_a_multiply_op 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__alu_ce) 
           & ((5U == (7U & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__FWD_OPERATION__DOT__r_op_opn) 
                            >> 1U))) | (0xcU == (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__FWD_OPERATION__DOT__r_op_opn))));
    if (((IData)(vlSelf->main__DOT____Vcellinp__swic__i_dbg_stb) 
         & (~ (IData)(vlSelf->main__DOT__swic__DOT__DELAY_THE_DEBUG_BUS__DOT__wbdelay__DOT__SKIDBUFFER__DOT__r_stb)))) {
        vlSelf->main__DOT__swic__DOT__DELAY_THE_DEBUG_BUS__DOT__wbdelay__DOT__SKIDBUFFER__DOT__r_sel = 0xfU;
        vlSelf->main__DOT__swic__DOT__DELAY_THE_DEBUG_BUS__DOT__wbdelay__DOT__SKIDBUFFER__DOT__r_data 
            = vlSelf->main__DOT____Vcellinp__swic__i_dbg_data;
    }
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cmd_busy 
        = (1U & ((~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__clk_stb)) 
                 | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__r_busy)));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__start_packet 
        = ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__tx_en) 
           & ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT____Vcellinp__u_txframe__S_VALID) 
              & ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__clk_stb) 
                 & (~ (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_valid)))));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__w_no_response 
        = ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__active) 
           & ((0U == (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__cmd_type)) 
              & ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__clk_stb) 
                 & ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__srcount) 
                    == ((IData)(1U) + (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_sdcmd__DOT__cfg_dbl))))));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__pre_ready 
        = ((0U == (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__ck_counts)) 
           & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__clk_stb));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT____Vcellinp__u_sdcmd__i_reset 
        = ((IData)(vlSelf->i_reset) | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__soft_reset));
    if ((1U & ((IData)(vlSelf->i_reset) | (~ ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__GEN_CARD_DETECT__DOT__raw_card_present) 
                                              >> 2U))))) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__GEN_CARD_DETECT__DOT__r_card_present = 0U;
    } else if ((0x3ffU == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__GEN_CARD_DETECT__DOT__card_detect_counter))) {
        vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__GEN_CARD_DETECT__DOT__r_card_present = 1U;
    }
    vlSelf->main__DOT__swic__DOT__cpu_op_stall = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__master_ce) 
                                                  & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_stall));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_ce 
        = ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_stall)) 
           & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__r_valid) 
              | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_illegal) 
                 | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_EARLY_BRANCH_LOGIC__DOT__r_early_branch))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_stalled 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__r_valid) 
           & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_stall));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_src = 0U;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_src 
        = ((0xf0000000U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_src) 
           | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_src);
    if (vlSelf->main__DOT__swic__DOT__cpu_lcl_cyc) {
        vlSelf->main__DOT__swic__DOT__sys_we = vlSelf->main__DOT__swic__DOT__cpu_we;
        vlSelf->main__DOT__swic__DOT__sys_addr = (0xffU 
                                                  & vlSelf->main__DOT__swic__DOT__cpu_addr);
        vlSelf->main__DOT__swic__DOT__sys_data = vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_data[0U];
    } else {
        vlSelf->main__DOT__swic__DOT__sys_we = vlSelf->main__DOT__swic__DOT__dbg_we;
        vlSelf->main__DOT__swic__DOT__sys_addr = (0xffU 
                                                  & (0x1fU 
                                                     & (IData)(vlSelf->main__DOT__swic__DOT__dbg_addr)));
        vlSelf->main__DOT__swic__DOT__sys_data = vlSelf->main__DOT__swic__DOT__dbg_idata;
    }
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_src 
        = vlSelf->main__DOT__swic__DOT__sys_data;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_dst = 0U;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_dst 
        = ((0xf0000000U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_dst) 
           | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_dst);
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_dst 
        = vlSelf->main__DOT__swic__DOT__sys_data;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_len = 0U;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_len 
        = ((0xf0000000U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_len) 
           | vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_length);
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_len 
        = vlSelf->main__DOT__swic__DOT__sys_data;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_tlen = 0U;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_tlen 
        = ((0xfffffc00U & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_tlen) 
           | (0x3ffU & (IData)(vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__dma_transferlen)));
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_tlen 
        = vlSelf->main__DOT__swic__DOT__sys_data;
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_tlen 
        = (0x3ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_tlen);
    vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_tlen 
        = ((0xfffffbffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_tlen) 
           | ((0U == (0x3ffU & vlSelf->main__DOT__swic__DOT__DMA__DOT__dma_controller__DOT__u_controller__DOT__next_tlen)) 
              << 0xaU));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__tx_mem_ready 
        = ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__pre_ready) 
           & ((1U == (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__pstate)) 
              | (0U == (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_txframe__DOT__pstate))));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__GEN_CARD_DETECT__DOT__card_detect_counter 
        = vlSelf->__Vdly__main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__GEN_CARD_DETECT__DOT__card_detect_counter;
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__GEN_CARD_DETECT__DOT__raw_card_present 
        = vlSelf->__Vdly__main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__GEN_CARD_DETECT__DOT__raw_card_present;
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__avsrc = 0U;
    if (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_ce) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__avsrc 
            = ((0x20U & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_A))
                ? 5U : ((0x40U & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_A))
                         ? 6U : 7U));
    }
    if (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_ce) {
        if (((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_ce)) 
             & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT____VdfgTmp_h740acd49__0) 
                & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__OP_REG_ADVANEC__DOT__r_op_rA)))) {
            vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__avsrc = 4U;
        } else if (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_ce) 
                    & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id) 
                       == (0x1fU & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_A))))) {
            vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__avsrc = 4U;
        }
    }
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__bvsrc = 0U;
    if (vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__op_ce) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__bvsrc 
            = ((((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_full_B) 
                 >> 5U) & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_rB))
                ? 4U : 5U);
    } else if ((((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__OP_REG_ADVANEC__DOT__r_op_rB) 
                 & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_ce)) 
                & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__OP_REG_ADVANEC__DOT__r_op_Bid) 
                   == (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id)))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__bvsrc = 6U;
    }
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_ce 
        = (1U & ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__r_valid)) 
                 | (~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_stalled))));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_ready 
        = (1U & ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dcd_stalled)) 
                 & (~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_CIS_PHASE__DOT__r_phase))));
    if ((1U & (((((IData)(vlSelf->main__DOT____Vcellinp__swic__i_reset) 
                  | (~ (IData)(vlSelf->main__DOT____Vcellinp__swic__i_dbg_cyc))) 
                 | (IData)(vlSelf->main__DOT__swic__DOT__no_dbg_err)) 
                | (~ (IData)(vlSelf->main__DOT__swic__DOT__dbg_stall))) 
               | (~ (IData)(vlSelf->main__DOT__swic__DOT__dbg_stb))))) {
        vlSelf->main__DOT__swic__DOT__DELAY_THE_DEBUG_BUS__DOT__wbdelay__DOT__SKIDBUFFER__DOT__r_stb = 0U;
    } else if (((IData)(vlSelf->main__DOT____Vcellinp__swic__i_dbg_stb) 
                & (~ (IData)(vlSelf->main__DOT__raw_cpu_dbg_stall)))) {
        vlSelf->main__DOT__swic__DOT__DELAY_THE_DEBUG_BUS__DOT__wbdelay__DOT__SKIDBUFFER__DOT__r_stb = 1U;
    }
    if (vlSelf->cpu_sim_cyc) {
        vlSelf->main__DOT____Vcellinp__swic__i_dbg_data 
            = vlSelf->cpu_sim_data;
        vlSelf->main__DOT____Vcellinp__swic__i_dbg_stb 
            = (1U & (IData)(vlSelf->cpu_sim_stb));
    } else {
        vlSelf->main__DOT____Vcellinp__swic__i_dbg_data 
            = (IData)((vlSelf->main__DOT____Vcellout__wbu_xbar__o_sdata 
                       >> 0x20U));
        vlSelf->main__DOT____Vcellinp__swic__i_dbg_stb 
            = (1U & ((IData)(vlSelf->main__DOT____Vcellout__wbu_xbar__o_sstb) 
                     >> 1U));
    }
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT____Vcellinp__u_control__i_tx_mem_ready 
        = ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__tx_en) 
           & (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__tx_mem_ready));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_phy_ctrl = 0U;
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_phy_ctrl 
        = (0xc0000000U | ((0x3fffffU & vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_phy_ctrl) 
                          | ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__lgblk) 
                             << 0x18U)));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_phy_ctrl 
        = ((0xffc01fffU & vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_phy_ctrl) 
           | (((IData)(vlSelf->main__DOT__u_emmc__DOT__cfg_sample_shift) 
               << 0x10U) | (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cfg_clk_shutdown) 
                             << 0xfU) | (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cfg_clk90) 
                                          << 0xeU) 
                                         | ((IData)(vlSelf->main__DOT__u_emmc__DOT__pp_cmd) 
                                            << 0xdU)))));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_phy_ctrl 
        = ((0xffffe000U & vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__w_phy_ctrl) 
           | ((((IData)(vlSelf->main__DOT__u_emmc__DOT__pp_data) 
                << 0xcU) | ((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__r_width) 
                            << 0xaU)) | (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__cfg_ds) 
                                          << 9U) | 
                                         (((IData)(vlSelf->main__DOT__u_emmc__DOT__cfg_ddr) 
                                           << 8U) | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__clk_ckspd)))));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__soft_reset 
        = ((IData)(vlSelf->i_reset) | (((IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__u_control__DOT__wb_cmd_stb) 
                                        & (0xf000000ULL 
                                           == (0xf000000ULL 
                                               & vlSelf->main__DOT____Vcellout__wb32_xbar__o_ssel))) 
                                       & (0x52000000U 
                                          == vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[6U])));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word = 0U;
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word 
        = ((0xf0ffffffU & vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word) 
           | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__tx_en) 
               << 0x1bU) | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_tx_request) 
                             << 0x1aU) | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__rx_en) 
                                           << 0x19U) 
                                          | ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_rx_request) 
                                             << 0x18U)))));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word 
        = ((0xffc7ffffU & vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word) 
           | (((0U == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__fif_rdaddr)) 
               << 0x15U) | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdfrontend__DOT__dat0_busy) 
                             << 0x14U) | (0x80000U 
                                          & ((~ (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__GEN_CARD_DETECT__DOT__r_card_present)) 
                                             << 0x13U)))));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word 
        = ((0xfff83fffU & vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word) 
           | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__GEN_CARD_DETECT__DOT__r_card_removed) 
               << 0x12U) | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_cmd_ecode) 
                             << 0x10U) | (((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_cmd_err) 
                                           << 0xfU) 
                                          | ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__cmd_busy) 
                                             << 0xeU)))));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word 
        = ((0xffffcfffU & vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word) 
           | ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_fifo) 
              << 0xcU));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word 
        = ((0xfffff7ffU & vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word) 
           | ((((((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__tx_en) 
                  | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_tx_request)) 
                 | (IData)(vlSelf->main__DOT__u_sdcard__DOT__rx_en)) 
                | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_rx_request)) 
               | ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__cmd_busy) 
                  & (2U == (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_type)))) 
              << 0xbU));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word 
        = ((0xfffff8ffU & vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word) 
           | ((((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__tx_en) 
                | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_tx_request)) 
               << 0xaU) | ((IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__cmd_type) 
                           << 8U)));
    vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word 
        = ((0xffffff80U & vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__w_cmd_word) 
           | (IData)(vlSelf->main__DOT__u_sdcard__DOT__u_sdio__DOT__u_control__DOT__r_cmd));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__w_advance 
        = ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_new_pc) 
           | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__PFCACHE__DOT__pf__DOT__r_v) 
              & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_ready)));
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pfpcset = 0U;
    vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pfpcsrc = 0U;
    if (vlSelf->main__DOT__swic__DOT__cmd_reset) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pfpcset = 1U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pfpcsrc = 0U;
    } else if ((((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dbgv) 
                 & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_ce)) 
                & (((1U & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id) 
                           >> 4U)) == (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie)) 
                   & (0xfU == (0xfU & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id)))))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pfpcset = 1U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pfpcsrc = 1U;
    } else if (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__w_switch_to_interrupt) 
                | ((~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie)) 
                   & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__r_clear_icache) 
                      | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dbg_clear_pipe))))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pfpcset = 1U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pfpcsrc = 2U;
    } else if (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__w_release_from_interrupt) 
                | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie) 
                   & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__r_clear_icache) 
                      | (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__dbg_clear_pipe))))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pfpcset = 1U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pfpcsrc = 3U;
    } else if (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_ce) 
                & (((1U & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id) 
                           >> 4U)) == (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__SET_GIE__DOT__r_gie)) 
                   & (0xfU == (0xfU & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__wr_reg_id)))))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pfpcset = 1U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pfpcsrc = 1U;
    } else if (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__instruction_decoder__DOT__GEN_EARLY_BRANCH_LOGIC__DOT__r_early_branch_stb) 
                & (~ (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__new_pc)))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pfpcset = 1U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pfpcsrc = 4U;
    } else if (((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__new_pc) 
                | ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_ready) 
                   & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__pf_valid)))) {
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pfpcset = 1U;
        vlSelf->main__DOT__swic__DOT__thecpu__DOT__core__DOT__pfpcsrc = 5U;
    }
    vlSelf->main__DOT____Vcellinp__swic__i_dbg_cyc 
        = (IData)((((IData)(vlSelf->main__DOT____Vcellout__wbu_xbar__o_scyc) 
                    >> 1U) | (IData)(vlSelf->cpu_sim_cyc)));
    vlSelf->main__DOT__swic__DOT__dbg_stall = ((IData)(vlSelf->main__DOT__swic__DOT__cmd_read) 
                                               | (((IData)(vlSelf->main__DOT__swic__DOT__cmd_write) 
                                                   & ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__w_dbg_stall) 
                                                      & (0x20U 
                                                         == 
                                                         (0x60U 
                                                          & (IData)(vlSelf->main__DOT__swic__DOT__dbg_addr))))) 
                                                  | (((IData)(vlSelf->main__DOT__swic__DOT__dbg_addr) 
                                                      >> 6U) 
                                                     & (IData)(vlSelf->main__DOT__swic__DOT__cpu_lcl_cyc))));
    vlSelf->main__DOT__swic__DOT__dbg_stb = vlSelf->__Vdly__main__DOT__swic__DOT__dbg_stb;
    vlSelf->main__DOT__swic__DOT__sys_stb = ((IData)(vlSelf->main__DOT__swic__DOT__cpu_lcl_cyc)
                                              ? ((IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__PRIORITY_DATA__DOT__pformem__DOT__r_a_owner) 
                                                 & (IData)(vlSelf->main__DOT__swic__DOT__thecpu__DOT__mem_stb_lcl))
                                              : ((IData)(vlSelf->main__DOT__swic__DOT__dbg_stb) 
                                                 & (0x40U 
                                                    == 
                                                    (0x60U 
                                                     & (IData)(vlSelf->main__DOT__swic__DOT__dbg_addr)))));
    vlSelf->main__DOT__swic__DOT__no_dbg_err = 0U;
    vlSelf->main__DOT__raw_cpu_dbg_stall = vlSelf->main__DOT__swic__DOT__DELAY_THE_DEBUG_BUS__DOT__wbdelay__DOT__SKIDBUFFER__DOT__r_stb;
    vlSelf->cpu_sim_stall = (1U & ((~ (IData)(vlSelf->cpu_sim_cyc)) 
                                   | (IData)(vlSelf->main__DOT__swic__DOT__DELAY_THE_DEBUG_BUS__DOT__wbdelay__DOT__SKIDBUFFER__DOT__r_stb)));
    vlSelf->main__DOT__wbu_xbar__DOT__s_stall = (0xcU 
                                                 | ((0xfffffffeU 
                                                     & ((IData)(vlSelf->main__DOT____Vcellout__wbu_xbar__o_sstb) 
                                                        & (((IData)(vlSelf->cpu_sim_cyc) 
                                                            | (IData)(vlSelf->main__DOT__swic__DOT__DELAY_THE_DEBUG_BUS__DOT__wbdelay__DOT__SKIDBUFFER__DOT__r_stb)) 
                                                           << 1U))) 
                                                    | ((IData)(vlSelf->main__DOT____Vcellout__wbu_xbar__o_sstb) 
                                                       & (IData)(vlSelf->main__DOT__wbu_wbu_arbiter_stall))));
    vlSelf->main__DOT__swic__DOT____VdfgTmp_h9a48e2a3__0 
        = ((~ (IData)(vlSelf->main__DOT__swic__DOT__dbg_stall)) 
           & (IData)(vlSelf->main__DOT__swic__DOT__dbg_stb));
    vlSelf->main__DOT__swic__DOT__dbg_cmd_write = ((IData)(vlSelf->main__DOT__swic__DOT__dbg_stb) 
                                                   & ((IData)(vlSelf->main__DOT__swic__DOT__dbg_we) 
                                                      & (0U 
                                                         == 
                                                         (0x60U 
                                                          & (IData)(vlSelf->main__DOT__swic__DOT__dbg_addr)))));
    vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT____Vcellinp__u_sdcmd__i_reset 
        = ((IData)(vlSelf->i_reset) | (IData)(vlSelf->main__DOT__u_emmc__DOT__u_sdio__DOT__soft_reset));
    vlSelf->main__DOT__swic__DOT__dbg_cpu_read = ((IData)(vlSelf->main__DOT__swic__DOT____VdfgTmp_h9a48e2a3__0) 
                                                  & ((~ (IData)(vlSelf->main__DOT__swic__DOT__dbg_we)) 
                                                     & (0x20U 
                                                        == 
                                                        (0x60U 
                                                         & (IData)(vlSelf->main__DOT__swic__DOT__dbg_addr)))));
    vlSelf->main__DOT__swic__DOT__dbg_cpu_write = ((IData)(vlSelf->main__DOT__swic__DOT____VdfgTmp_h9a48e2a3__0) 
                                                   & ((IData)(vlSelf->main__DOT__swic__DOT__dbg_we) 
                                                      & (IData)(
                                                                ((0x20U 
                                                                  == 
                                                                  (0x60U 
                                                                   & (IData)(vlSelf->main__DOT__swic__DOT__dbg_addr))) 
                                                                 & (0xfU 
                                                                    == (IData)(vlSelf->main__DOT__swic__DOT__dbg_sel))))));
    vlSelf->main__DOT__swic__DOT____VdfgTmp_h145b7951__0 
        = ((IData)(vlSelf->main__DOT__swic__DOT__dbg_cmd_write) 
           & (IData)(vlSelf->main__DOT__swic__DOT__dbg_sel));
    vlSelf->main__DOT__swic__DOT__sel_bus_watchdog 
        = ((IData)(vlSelf->main__DOT__swic__DOT__sys_stb) 
           & (2U == (IData)(vlSelf->main__DOT__swic__DOT__sys_addr)));
    vlSelf->main__DOT__swic__DOT__sel_dmac = ((IData)(vlSelf->main__DOT__swic__DOT__sys_stb) 
                                              & (0x10U 
                                                 == 
                                                 (0xf0U 
                                                  & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))));
    vlSelf->main__DOT__swic__DOT__sel_watchdog = ((IData)(vlSelf->main__DOT__swic__DOT__sys_stb) 
                                                  & (1U 
                                                     == (IData)(vlSelf->main__DOT__swic__DOT__sys_addr)));
    vlSelf->main__DOT__swic__DOT__sel_apic = ((IData)(vlSelf->main__DOT__swic__DOT__sys_stb) 
                                              & (3U 
                                                 == (IData)(vlSelf->main__DOT__swic__DOT__sys_addr)));
    vlSelf->main__DOT__swic__DOT__sel_pic = ((IData)(vlSelf->main__DOT__swic__DOT__sys_stb) 
                                             & (0U 
                                                == (IData)(vlSelf->main__DOT__swic__DOT__sys_addr)));
    vlSelf->main__DOT__swic__DOT__sel_timer = ((IData)(vlSelf->main__DOT__swic__DOT__sys_stb) 
                                               & (4U 
                                                  == 
                                                  (0xfcU 
                                                   & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))));
    vlSelf->main__DOT__swic__DOT__actr_ack = ((IData)(vlSelf->main__DOT__swic__DOT__sys_stb) 
                                              & (8U 
                                                 == 
                                                 (0xf8U 
                                                  & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))));
    vlSelf->main__DOT__swic__DOT__reset_request = ((IData)(vlSelf->main__DOT__swic__DOT____VdfgTmp_h145b7951__0) 
                                                   & (vlSelf->main__DOT__swic__DOT__dbg_idata 
                                                      >> 3U));
    vlSelf->main__DOT__swic__DOT__step_request = ((IData)(vlSelf->main__DOT__swic__DOT____VdfgTmp_h145b7951__0) 
                                                  & (vlSelf->main__DOT__swic__DOT__dbg_idata 
                                                     >> 2U));
    vlSelf->main__DOT__swic__DOT__halt_request = ((IData)(vlSelf->main__DOT__swic__DOT____VdfgTmp_h145b7951__0) 
                                                  & vlSelf->main__DOT__swic__DOT__dbg_idata);
    vlSelf->main__DOT__swic__DOT__clear_cache_request 
        = ((IData)(vlSelf->main__DOT__swic__DOT____VdfgTmp_h145b7951__0) 
           & (vlSelf->main__DOT__swic__DOT__dbg_idata 
              >> 4U));
    vlSelf->main__DOT__swic__DOT__dmac_stb = ((IData)(vlSelf->main__DOT__swic__DOT__sys_stb) 
                                              & (IData)(vlSelf->main__DOT__swic__DOT__sel_dmac));
    vlSelf->main__DOT__swic__DOT____Vcellinp__u_watchdog__i_wb_stb 
        = ((IData)(vlSelf->main__DOT__swic__DOT__sys_stb) 
           & (IData)(vlSelf->main__DOT__swic__DOT__sel_watchdog));
    vlSelf->main__DOT__swic__DOT__PIC_WITH_ACCOUNTING__DOT__ALT_PIC__DOT__ctri__DOT__wb_write 
        = (((IData)(vlSelf->main__DOT__swic__DOT__sys_stb) 
            & (IData)(vlSelf->main__DOT__swic__DOT__sel_apic)) 
           & (IData)(vlSelf->main__DOT__swic__DOT__sys_we));
    vlSelf->main__DOT__swic__DOT__MAIN_PIC__DOT__pic__DOT__wb_write 
        = (((IData)(vlSelf->main__DOT__swic__DOT__sys_cyc) 
            & ((IData)(vlSelf->main__DOT__swic__DOT__sys_stb) 
               & (IData)(vlSelf->main__DOT__swic__DOT__sel_pic))) 
           & (IData)(vlSelf->main__DOT__swic__DOT__sys_we));
    main__DOT__swic__DOT____VdfgTmp_hcb06aa5b__0 = 
        ((IData)(vlSelf->main__DOT__swic__DOT__sys_stb) 
         & (IData)(vlSelf->main__DOT__swic__DOT__sel_timer));
    vlSelf->main__DOT__swic__DOT__w_ack_idx = 0U;
    if (vlSelf->main__DOT__swic__DOT__sel_watchdog) {
        vlSelf->main__DOT__swic__DOT__w_ack_idx = (1U 
                                                   | (IData)(vlSelf->main__DOT__swic__DOT__w_ack_idx));
    }
    if (vlSelf->main__DOT__swic__DOT__sel_bus_watchdog) {
        vlSelf->main__DOT__swic__DOT__w_ack_idx = (2U 
                                                   | (IData)(vlSelf->main__DOT__swic__DOT__w_ack_idx));
    }
    if (vlSelf->main__DOT__swic__DOT__sel_apic) {
        vlSelf->main__DOT__swic__DOT__w_ack_idx = (3U 
                                                   | (IData)(vlSelf->main__DOT__swic__DOT__w_ack_idx));
    }
    if (vlSelf->main__DOT__swic__DOT__sel_timer) {
        vlSelf->main__DOT__swic__DOT__w_ack_idx = (4U 
                                                   | (IData)(vlSelf->main__DOT__swic__DOT__w_ack_idx));
    }
    if (vlSelf->main__DOT__swic__DOT__actr_ack) {
        vlSelf->main__DOT__swic__DOT__w_ack_idx = (5U 
                                                   | (IData)(vlSelf->main__DOT__swic__DOT__w_ack_idx));
    }
    if (vlSelf->main__DOT__swic__DOT__sel_dmac) {
        vlSelf->main__DOT__swic__DOT__w_ack_idx = (6U 
                                                   | (IData)(vlSelf->main__DOT__swic__DOT__w_ack_idx));
    }
    if (vlSelf->main__DOT__swic__DOT__sel_pic) {
        vlSelf->main__DOT__swic__DOT__w_ack_idx = 7U;
    }
    main__DOT__swic__DOT____VdfgTmp_hcb574c13__0 = 
        ((IData)(vlSelf->main__DOT__swic__DOT__sys_stb) 
         & (IData)(vlSelf->main__DOT__swic__DOT__actr_ack));
    vlSelf->main__DOT__swic__DOT__u_watchdog__DOT__wb_write 
        = ((IData)(vlSelf->main__DOT__swic__DOT____Vcellinp__u_watchdog__i_wb_stb) 
           & (IData)(vlSelf->main__DOT__swic__DOT__sys_we));
    vlSelf->main__DOT__swic__DOT__PIC_WITH_ACCOUNTING__DOT__ALT_PIC__DOT__ctri__DOT__enable_ints 
        = ((IData)(vlSelf->main__DOT__swic__DOT__PIC_WITH_ACCOUNTING__DOT__ALT_PIC__DOT__ctri__DOT__wb_write) 
           & (vlSelf->main__DOT__swic__DOT__sys_data 
              >> 0xfU));
    vlSelf->main__DOT__swic__DOT__PIC_WITH_ACCOUNTING__DOT__ALT_PIC__DOT__ctri__DOT__disable_ints 
        = ((~ (vlSelf->main__DOT__swic__DOT__sys_data 
               >> 0xfU)) & (IData)(vlSelf->main__DOT__swic__DOT__PIC_WITH_ACCOUNTING__DOT__ALT_PIC__DOT__ctri__DOT__wb_write));
    vlSelf->main__DOT__swic__DOT__MAIN_PIC__DOT__pic__DOT__enable_ints 
        = ((IData)(vlSelf->main__DOT__swic__DOT__MAIN_PIC__DOT__pic__DOT__wb_write) 
           & (vlSelf->main__DOT__swic__DOT__sys_data 
              >> 0xfU));
    vlSelf->main__DOT__swic__DOT__MAIN_PIC__DOT__pic__DOT__disable_ints 
        = ((~ (vlSelf->main__DOT__swic__DOT__sys_data 
               >> 0xfU)) & (IData)(vlSelf->main__DOT__swic__DOT__MAIN_PIC__DOT__pic__DOT__wb_write));
    vlSelf->main__DOT__swic__DOT____Vcellinp__u_jiffies__i_wb_stb 
        = ((IData)(main__DOT__swic__DOT____VdfgTmp_hcb06aa5b__0) 
           & (3U == (3U & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))));
    vlSelf->main__DOT__swic__DOT____Vcellinp__u_timer_a__i_wb_stb 
        = ((IData)(main__DOT__swic__DOT____VdfgTmp_hcb06aa5b__0) 
           & (0U == (3U & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))));
    vlSelf->main__DOT__swic__DOT____Vcellinp__u_timer_b__i_wb_stb 
        = ((IData)(main__DOT__swic__DOT____VdfgTmp_hcb06aa5b__0) 
           & (1U == (3U & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))));
    vlSelf->main__DOT__swic__DOT____Vcellinp__u_timer_c__i_wb_stb 
        = ((IData)(main__DOT__swic__DOT____VdfgTmp_hcb06aa5b__0) 
           & (2U == (3U & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))));
    vlSelf->main__DOT__swic__DOT____Vcellinp__ACCOUNTING_COUNTERS__DOT__mtask_ctr____pinNumber5 
        = ((IData)(main__DOT__swic__DOT____VdfgTmp_hcb574c13__0) 
           & (0U == (7U & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))));
    vlSelf->main__DOT__swic__DOT____Vcellinp__ACCOUNTING_COUNTERS__DOT__mmstall_ctr____pinNumber5 
        = ((IData)(main__DOT__swic__DOT____VdfgTmp_hcb574c13__0) 
           & (1U == (7U & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))));
    vlSelf->main__DOT__swic__DOT____Vcellinp__ACCOUNTING_COUNTERS__DOT__mpstall_ctr____pinNumber5 
        = ((IData)(main__DOT__swic__DOT____VdfgTmp_hcb574c13__0) 
           & (2U == (7U & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))));
    vlSelf->main__DOT__swic__DOT____Vcellinp__ACCOUNTING_COUNTERS__DOT__mins_ctr____pinNumber5 
        = ((IData)(main__DOT__swic__DOT____VdfgTmp_hcb574c13__0) 
           & (3U == (7U & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))));
    vlSelf->main__DOT__swic__DOT____Vcellinp__ACCOUNTING_COUNTERS__DOT__utask_ctr____pinNumber5 
        = ((IData)(main__DOT__swic__DOT____VdfgTmp_hcb574c13__0) 
           & (4U == (7U & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))));
    vlSelf->main__DOT__swic__DOT____Vcellinp__ACCOUNTING_COUNTERS__DOT__umstall_ctr____pinNumber5 
        = ((IData)(main__DOT__swic__DOT____VdfgTmp_hcb574c13__0) 
           & (5U == (7U & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))));
    vlSelf->main__DOT__swic__DOT____Vcellinp__ACCOUNTING_COUNTERS__DOT__upstall_ctr____pinNumber5 
        = ((IData)(main__DOT__swic__DOT____VdfgTmp_hcb574c13__0) 
           & (6U == (7U & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))));
    vlSelf->main__DOT__swic__DOT____Vcellinp__ACCOUNTING_COUNTERS__DOT__uins_ctr____pinNumber5 
        = ((IData)(main__DOT__swic__DOT____VdfgTmp_hcb574c13__0) 
           & (7U == (7U & (IData)(vlSelf->main__DOT__swic__DOT__sys_addr))));
    vlSelf->main__DOT__swic__DOT__u_timer_a__DOT__wb_write 
        = ((IData)(vlSelf->main__DOT__swic__DOT____Vcellinp__u_timer_a__i_wb_stb) 
           & (IData)(vlSelf->main__DOT__swic__DOT__sys_we));
    vlSelf->main__DOT__swic__DOT__u_timer_b__DOT__wb_write 
        = ((IData)(vlSelf->main__DOT__swic__DOT____Vcellinp__u_timer_b__i_wb_stb) 
           & (IData)(vlSelf->main__DOT__swic__DOT__sys_we));
    vlSelf->main__DOT__swic__DOT__u_timer_c__DOT__wb_write 
        = ((IData)(vlSelf->main__DOT__swic__DOT____Vcellinp__u_timer_c__i_wb_stb) 
           & (IData)(vlSelf->main__DOT__swic__DOT__sys_we));
}

VL_INLINE_OPT void Vmain___024root___nba_sequent__TOP__5(Vmain___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmain__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmain___024root___nba_sequent__TOP__5\n"); );
    // Init
    CData/*1:0*/ main__DOT__ddr3_controller_inst__DOT____Vlvbound_h60cbe704__0;
    main__DOT__ddr3_controller_inst__DOT____Vlvbound_h60cbe704__0 = 0;
    IData/*27:0*/ __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout;
    __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout = 0;
    CData/*4:0*/ __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address;
    __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address = 0;
    SData/*15:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_counter;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_counter = 0;
    IData/*27:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__instruction;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__instruction = 0;
    CData/*4:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__instruction_address;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__instruction_address = 0;
    CData/*0:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__reset_done;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__reset_done = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v0 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v0;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v0 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v1 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v2;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v2 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v3;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v3 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v4;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v4 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v5;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v5 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v6;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v6 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v7;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v7 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v8;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v8 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v0 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v0;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v0 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v1 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v2;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v2 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v3;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v3 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v4;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v4 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v5;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v5 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v6;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v6 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v7;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v7 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v8;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v8 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v0 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v0;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v0 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v1 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v2;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v2 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v3;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v3 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v4;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v4 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v5;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v5 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v6;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v6 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v7;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v7 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v8;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v8 = 0;
    SData/*13:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v0 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v0;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v0 = 0;
    SData/*13:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v1 = 0;
    SData/*13:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v2;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v2 = 0;
    SData/*13:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v3;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v3 = 0;
    SData/*13:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v4;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v4 = 0;
    SData/*13:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v5;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v5 = 0;
    SData/*13:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v6;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v6 = 0;
    SData/*13:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v7;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v7 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v8;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v8 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v0 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v0;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v0;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v0 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v1;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v1 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v2;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v2 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v2;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v3;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v3 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v3;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v4;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v4 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v4;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v5;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v5 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v5;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v6;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v6 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v6;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v7;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v7 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v7;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v7 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v8;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v8 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v8;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v8 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v9;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v9 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v9;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v9 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v10;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v10 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v10;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v10 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v11;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v11 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v11;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v11 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v12;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v12 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v12;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v12 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v13;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v13 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v13;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v13 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v14;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v14 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v14;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v14 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v15;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v15 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v15;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v15 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v2;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v16;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v16 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v16;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v16 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v17;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v17 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v17;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v17 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v18;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v18 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v18;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v18 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v19;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v19 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v19;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v19 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v20;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v20 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v20;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v20 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v21;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v21 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v21;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v21 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v22;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v22 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v22;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v22 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v23;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v23 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v23;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v23 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v3;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v24;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v24 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v24;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v24 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v25;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v25 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v25;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v25 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v26;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v26 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v26;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v26 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v27;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v27 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v27;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v27 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v28;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v28 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v28;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v28 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v29;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v29 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v29;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v29 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v30;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v30 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v30;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v30 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v31;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v31 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v31;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v31 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v4;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v32;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v32 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v32;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v32 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v33;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v33 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v33;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v33 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v34;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v34 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v34;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v34 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v35;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v35 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v35;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v35 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v36;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v36 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v36;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v36 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v37;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v37 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v37;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v37 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v38;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v38 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v38;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v38 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v39;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v39 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v39;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v39 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v5;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v40;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v40 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v40;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v40 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v41;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v41 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v41;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v41 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v42;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v42 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v42;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v42 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v43;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v43 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v43;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v43 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v44;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v44 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v44;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v44 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v45;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v45 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v45;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v45 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v46;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v46 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v46;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v46 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v47;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v47 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v47;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v47 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v6;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v48;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v48 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v48;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v48 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v49;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v49 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v49;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v49 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v50;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v50 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v50;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v50 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v51;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v51 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v51;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v51 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v52;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v52 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v52;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v52 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v53;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v53 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v53;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v53 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v54;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v54 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v54;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v54 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v55;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v55 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v55;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v55 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v7;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v56;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v56 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v56;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v56 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v57;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v57 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v57;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v57 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v58;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v58 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v58;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v58 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v59;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v59 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v59;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v59 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v60;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v60 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v60;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v60 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v61;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v61 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v61;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v61 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v62;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v62 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v62;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v62 = 0;
    CData/*5:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v63;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v63 = 0;
    CData/*0:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v63;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v63 = 0;
    QData/*63:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v64;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v64 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v65;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v65 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v0 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v0;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v0 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v1 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v2;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v2 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v3;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v3 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v4;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v4 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v5;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v5 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v6;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v6 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v7;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v7 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v8;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v8 = 0;
    CData/*0:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__stage2_pending;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__stage2_pending = 0;
    CData/*0:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__stage1_pending;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__stage1_pending = 0;
    QData/*63:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v0 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v0;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v0 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v0;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v0 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v0 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v1;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v1 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v1 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v2;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v2 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v2;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v2 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v3;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v3 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v3;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v3 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v4;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v4 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v4;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v4 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v5;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v5 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v5;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v5 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v6;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v6 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v6;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v6 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v7;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v7 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v7;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v7 = 0;
    QData/*63:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v1 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v8;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v8 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v8;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v8 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v9;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v9 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v9;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v9 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v10;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v10 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v10;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v10 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v11;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v11 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v11;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v11 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v12;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v12 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v12;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v12 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v13;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v13 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v13;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v13 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v14;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v14 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v14;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v14 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v15;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v15 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v15;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v15 = 0;
    QData/*63:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v2;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v2 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v16;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v16 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v16;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v16 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v17;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v17 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v17;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v17 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v18;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v18 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v18;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v18 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v19;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v19 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v19;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v19 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v20;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v20 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v20;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v20 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v21;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v21 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v21;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v21 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v22;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v22 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v22;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v22 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v23;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v23 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v23;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v23 = 0;
    QData/*63:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v3;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v3 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v24;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v24 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v24;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v24 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v25;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v25 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v25;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v25 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v26;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v26 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v26;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v26 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v27;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v27 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v27;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v27 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v28;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v28 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v28;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v28 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v29;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v29 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v29;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v29 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v30;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v30 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v30;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v30 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v31;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v31 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v31;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v31 = 0;
    QData/*63:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v4;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v4 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v32;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v32 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v32;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v32 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v33;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v33 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v33;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v33 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v34;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v34 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v34;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v34 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v35;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v35 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v35;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v35 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v36;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v36 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v36;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v36 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v37;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v37 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v37;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v37 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v38;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v38 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v38;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v38 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v39;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v39 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v39;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v39 = 0;
    QData/*63:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v5;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v5 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v40;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v40 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v40;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v40 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v41;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v41 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v41;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v41 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v42;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v42 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v42;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v42 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v43;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v43 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v43;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v43 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v44;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v44 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v44;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v44 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v45;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v45 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v45;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v45 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v46;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v46 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v46;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v46 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v47;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v47 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v47;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v47 = 0;
    QData/*63:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v6;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v6 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v48;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v48 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v48;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v48 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v49;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v49 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v49;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v49 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v50;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v50 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v50;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v50 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v51;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v51 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v51;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v51 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v52;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v52 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v52;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v52 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v53;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v53 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v53;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v53 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v54;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v54 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v54;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v54 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v55;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v55 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v55;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v55 = 0;
    QData/*63:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v7;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v7 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v56;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v56 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v56;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v56 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v57;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v57 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v57;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v57 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v58;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v58 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v58;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v58 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v59;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v59 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v59;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v59 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v60;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v60 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v60;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v60 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v61;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v61 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v61;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v61 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v62;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v62 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v62;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v62 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v63;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v63 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v63;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v63 = 0;
    VlWide<16>/*511:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64;
    VL_ZERO_W(512, __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64);
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__stage2_data__v65;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__stage2_data__v65 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v0 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v0;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v0 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v1 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v1;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v1 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v2;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v2 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v2;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v2 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v3;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v3 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v3;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v3 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v4;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v4 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v4;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v4 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v5;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v5 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v10;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v10 = 0;
    CData/*2:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_val;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_val = 0;
    CData/*1:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_q;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_q = 0;
    CData/*2:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs = 0;
    CData/*3:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dq;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dq = 0;
    SData/*15:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v0 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v0;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v0 = 0;
    CData/*0:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__index_wb_data;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__index_wb_data = 0;
    SData/*15:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v1 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v1;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v1 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v0 = 0;
    CData/*0:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__index_read_pipe;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__index_read_pipe = 0;
    CData/*0:0*/ __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v2;
    __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v2 = 0;
    CData/*3:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v2;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v2 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v2;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v2 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v0;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v0 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v0 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v0;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v0 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v1;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v1 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v1 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v2;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v2 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v2;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v2 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v3;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v3 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v3;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v3 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v4;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v4 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v4;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v4 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v5;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v5 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v5;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v5 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v6;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v6 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v6;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v6 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v7;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v7 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v7;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v7 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v8;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v8 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v8;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v8 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v8;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v8 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v9;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v9 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v9;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v9 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v10;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v10 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v10;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v10 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v11;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v11 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v11;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v11 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v12;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v12 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v12;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v12 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v13;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v13 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v13;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v13 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v14;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v14 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v14;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v14 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v15;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v15 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v15;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v15 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v1 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v1;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v1 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v16;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v16 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v16;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v16 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v16;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v16 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v17;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v17 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v17;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v17 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v18;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v18 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v18;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v18 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v19;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v19 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v19;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v19 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v20;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v20 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v20;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v20 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v21;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v21 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v21;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v21 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v22;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v22 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v22;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v22 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v23;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v23 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v23;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v23 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v2;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v2 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v2;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v2 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v24;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v24 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v24;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v24 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v24;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v24 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v25;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v25 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v25;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v25 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v26;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v26 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v26;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v26 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v27;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v27 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v27;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v27 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v28;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v28 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v28;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v28 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v29;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v29 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v29;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v29 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v30;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v30 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v30;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v30 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v31;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v31 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v31;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v31 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v3;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v3 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v3;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v3 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v32;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v32 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v32;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v32 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v32;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v32 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v33;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v33 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v33;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v33 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v34;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v34 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v34;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v34 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v35;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v35 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v35;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v35 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v36;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v36 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v36;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v36 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v37;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v37 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v37;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v37 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v38;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v38 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v38;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v38 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v39;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v39 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v39;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v39 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v4;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v4 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v4;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v4 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v40;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v40 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v40;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v40 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v40;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v40 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v41;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v41 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v41;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v41 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v42;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v42 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v42;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v42 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v43;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v43 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v43;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v43 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v44;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v44 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v44;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v44 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v45;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v45 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v45;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v45 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v46;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v46 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v46;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v46 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v47;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v47 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v47;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v47 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v5;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v5 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v5;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v5 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v48;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v48 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v48;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v48 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v48;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v48 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v49;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v49 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v49;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v49 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v50;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v50 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v50;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v50 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v51;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v51 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v51;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v51 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v52;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v52 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v52;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v52 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v53;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v53 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v53;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v53 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v54;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v54 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v54;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v54 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v55;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v55 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v55;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v55 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v6;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v6 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v6;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v6 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v56;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v56 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v56;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v56 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v56;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v56 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v57;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v57 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v57;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v57 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v58;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v58 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v58;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v58 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v59;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v59 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v59;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v59 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v60;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v60 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v60;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v60 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v61;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v61 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v61;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v61 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v62;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v62 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v62;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v62 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v63;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v63 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v63;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v63 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v7;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v7 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v7;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v7 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v64;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v64 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v64;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v64 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v64;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v64 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v65;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v65 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v65;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v65 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v66;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v66 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v66;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v66 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v67;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v67 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v67;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v67 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v68;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v68 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v68;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v68 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v69;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v69 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v69;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v69 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v70;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v70 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v70;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v70 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v71;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v71 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v71;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v71 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v8;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v8 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v8;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v8 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v72;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v72 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v72;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v72 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v72;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v72 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v73;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v73 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v73;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v73 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v74;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v74 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v74;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v74 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v75;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v75 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v75;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v75 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v76;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v76 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v76;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v76 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v77;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v77 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v77;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v77 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v78;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v78 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v78;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v78 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v79;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v79 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v79;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v79 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v9;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v9 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v9;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v9 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v80;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v80 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v80;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v80 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v80;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v80 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v81;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v81 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v81;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v81 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v82;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v82 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v82;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v82 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v83;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v83 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v83;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v83 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v84;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v84 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v84;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v84 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v85;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v85 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v85;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v85 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v86;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v86 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v86;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v86 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v87;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v87 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v87;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v87 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v10;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v10 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v10;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v10 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v88;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v88 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v88;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v88 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v88;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v88 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v89;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v89 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v89;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v89 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v90;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v90 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v90;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v90 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v91;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v91 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v91;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v91 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v92;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v92 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v92;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v92 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v93;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v93 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v93;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v93 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v94;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v94 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v94;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v94 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v95;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v95 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v95;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v95 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v11;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v11 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v11;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v11 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v96;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v96 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v96;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v96 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v96;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v96 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v97;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v97 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v97;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v97 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v98;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v98 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v98;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v98 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v99;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v99 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v99;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v99 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v100;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v100 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v100;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v100 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v101;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v101 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v101;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v101 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v102;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v102 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v102;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v102 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v103;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v103 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v103;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v103 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v12;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v12 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v12;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v12 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v104;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v104 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v104;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v104 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v104;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v104 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v105;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v105 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v105;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v105 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v106;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v106 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v106;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v106 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v107;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v107 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v107;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v107 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v108;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v108 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v108;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v108 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v109;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v109 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v109;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v109 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v110;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v110 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v110;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v110 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v111;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v111 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v111;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v111 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v13;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v13 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v13;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v13 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v112;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v112 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v112;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v112 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v112;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v112 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v113;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v113 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v113;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v113 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v114;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v114 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v114;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v114 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v115;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v115 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v115;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v115 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v116;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v116 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v116;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v116 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v117;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v117 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v117;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v117 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v118;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v118 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v118;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v118 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v119;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v119 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v119;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v119 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v14;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v14 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v14;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v14 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v120;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v120 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v120;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v120 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v120;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v120 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v121;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v121 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v121;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v121 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v122;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v122 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v122;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v122 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v123;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v123 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v123;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v123 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v124;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v124 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v124;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v124 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v125;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v125 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v125;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v125 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v126;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v126 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v126;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v126 = 0;
    SData/*8:0*/ __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v127;
    __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v127 = 0;
    CData/*7:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v127;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v127 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v15;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v15 = 0;
    CData/*3:0*/ __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v16;
    __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v16 = 0;
    CData/*1:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v16;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v16 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v17;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v17 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v3;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v3 = 0;
    CData/*0:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__write_calib_stb;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__write_calib_stb = 0;
    CData/*1:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__train_delay;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__train_delay = 0;
    CData/*3:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_before_read_data;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_before_read_data = 0;
    CData/*4:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_before_write_level_feedback;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_before_write_level_feedback = 0;
    CData/*7:0*/ __Vdly__o_ddr3_controller_odelay_data_ld;
    __Vdly__o_ddr3_controller_odelay_data_ld = 0;
    CData/*7:0*/ __Vdly__o_ddr3_controller_odelay_dqs_ld;
    __Vdly__o_ddr3_controller_odelay_dqs_ld = 0;
    CData/*7:0*/ __Vdly__o_ddr3_controller_idelay_data_ld;
    __Vdly__o_ddr3_controller_idelay_data_ld = 0;
    CData/*7:0*/ __Vdly__o_ddr3_controller_idelay_dqs_ld;
    __Vdly__o_ddr3_controller_idelay_dqs_ld = 0;
    CData/*5:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__lane_times_8;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__lane_times_8 = 0;
    CData/*4:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein_prev;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein_prev = 0;
    CData/*2:0*/ __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v0;
    __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v0 = 0;
    CData/*4:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v0 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v0;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v0 = 0;
    CData/*2:0*/ __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein__v0;
    __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein__v0 = 0;
    CData/*4:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein__v0 = 0;
    CData/*2:0*/ __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein__v0;
    __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein__v0 = 0;
    CData/*4:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein__v0 = 0;
    CData/*2:0*/ __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein__v0;
    __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein__v0 = 0;
    CData/*4:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein__v0 = 0;
    CData/*2:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__lane;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__lane = 0;
    CData/*2:0*/ __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v1;
    __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v1 = 0;
    CData/*4:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v1 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v1;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v1 = 0;
    CData/*2:0*/ __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein__v1;
    __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein__v1 = 0;
    CData/*4:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein__v1 = 0;
    CData/*2:0*/ __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein__v1;
    __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein__v1 = 0;
    CData/*4:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein__v1 = 0;
    CData/*2:0*/ __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein__v1;
    __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein__v1 = 0;
    CData/*4:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein__v1;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein__v1 = 0;
    CData/*5:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_target_index;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_target_index = 0;
    CData/*5:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__dq_target_index;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dq_target_index = 0;
    CData/*5:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_target_index_orig;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_target_index_orig = 0;
    CData/*4:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 0;
    CData/*0:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index_repeat;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index_repeat = 0;
    CData/*5:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index_stored;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index_stored = 0;
    CData/*3:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_count_repeat;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_count_repeat = 0;
    QData/*39:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_store;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_store = 0;
    CData/*5:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index = 0;
    CData/*2:0*/ __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v0;
    __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v0 = 0;
    CData/*3:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v0;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v0 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v0;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v0 = 0;
    SData/*15:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_bitslip_arrangement;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_bitslip_arrangement = 0;
    CData/*0:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__prev_write_level_feedback;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__prev_write_level_feedback = 0;
    VlWide<16>/*511:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store;
    VL_ZERO_W(512, __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store);
    CData/*2:0*/ __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__data_start_index__v0;
    __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__data_start_index__v0 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__data_start_index__v0;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__data_start_index__v0 = 0;
    VlWide<4>/*127:0*/ __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern;
    VL_ZERO_W(128, __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern);
    CData/*2:0*/ __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__data_start_index__v1;
    __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__data_start_index__v1 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__data_start_index__v1;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__data_start_index__v1 = 0;
    CData/*2:0*/ __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__data_start_index__v2;
    __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__data_start_index__v2 = 0;
    CData/*6:0*/ __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__data_start_index__v2;
    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__data_start_index__v2 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__data_start_index__v2;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__data_start_index__v2 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v2;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v2 = 0;
    CData/*0:0*/ __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v1;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v1 = 0;
    VlWide<4>/*127:0*/ __Vtemp_h6ea6d067__0;
    VlWide<4>/*127:0*/ __Vtemp_hed0a7d04__0;
    VlWide<4>/*127:0*/ __Vtemp_h6ea6d067__1;
    VlWide<4>/*127:0*/ __Vtemp_h8320a046__0;
    VlWide<4>/*127:0*/ __Vtemp_h6ea6d067__2;
    VlWide<4>/*127:0*/ __Vtemp_h9842db6f__0;
    VlWide<4>/*127:0*/ __Vtemp_h6ea6d067__3;
    VlWide<4>/*127:0*/ __Vtemp_h89bb0ced__0;
    VlWide<4>/*127:0*/ __Vtemp_h6ea6d067__4;
    VlWide<4>/*127:0*/ __Vtemp_h8b401198__0;
    VlWide<4>/*127:0*/ __Vtemp_h6ea6d067__5;
    VlWide<4>/*127:0*/ __Vtemp_h22ceb480__0;
    VlWide<4>/*127:0*/ __Vtemp_h6ea6d067__6;
    VlWide<4>/*127:0*/ __Vtemp_h13e46b59__0;
    VlWide<4>/*127:0*/ __Vtemp_h6ea6d067__7;
    VlWide<4>/*127:0*/ __Vtemp_h35866c4b__0;
    VlWide<4>/*127:0*/ __Vtemp_h6ea6d067__8;
    VlWide<4>/*127:0*/ __Vtemp_h0975367d__0;
    VlWide<4>/*127:0*/ __Vtemp_h63f690ae__0;
    VlWide<4>/*127:0*/ __Vtemp_h3de8942d__0;
    VlWide<4>/*127:0*/ __Vtemp_h63f690ae__1;
    VlWide<4>/*127:0*/ __Vtemp_hd558cea0__0;
    VlWide<4>/*127:0*/ __Vtemp_h63f690ae__2;
    VlWide<4>/*127:0*/ __Vtemp_h8d975d18__0;
    VlWide<4>/*127:0*/ __Vtemp_h63f690ae__3;
    VlWide<4>/*127:0*/ __Vtemp_h99ba3b4b__0;
    VlWide<4>/*127:0*/ __Vtemp_h63f690ae__4;
    VlWide<4>/*127:0*/ __Vtemp_h1cf0ad81__0;
    VlWide<4>/*127:0*/ __Vtemp_h63f690ae__5;
    VlWide<4>/*127:0*/ __Vtemp_hf976ff2d__0;
    VlWide<4>/*127:0*/ __Vtemp_h63f690ae__6;
    VlWide<4>/*127:0*/ __Vtemp_ha5e653c1__0;
    VlWide<4>/*127:0*/ __Vtemp_h63f690ae__7;
    VlWide<4>/*127:0*/ __Vtemp_he1da6c12__0;
    VlWide<4>/*127:0*/ __Vtemp_h63f690ae__8;
    VlWide<4>/*127:0*/ __Vtemp_h0b67dce0__0;
    VlWide<4>/*127:0*/ __Vtemp_h6a893729__0;
    VlWide<4>/*127:0*/ __Vtemp_h81ba268b__0;
    VlWide<4>/*127:0*/ __Vtemp_h6a893729__1;
    VlWide<4>/*127:0*/ __Vtemp_hbe955650__0;
    VlWide<4>/*127:0*/ __Vtemp_h6a893729__2;
    VlWide<4>/*127:0*/ __Vtemp_hd715d68e__0;
    VlWide<4>/*127:0*/ __Vtemp_h6a893729__3;
    VlWide<4>/*127:0*/ __Vtemp_he7ccc2a9__0;
    VlWide<4>/*127:0*/ __Vtemp_h6a893729__4;
    VlWide<4>/*127:0*/ __Vtemp_hd91b7ec4__0;
    VlWide<4>/*127:0*/ __Vtemp_h6a893729__5;
    VlWide<4>/*127:0*/ __Vtemp_h12a1e2c7__0;
    VlWide<4>/*127:0*/ __Vtemp_h6a893729__6;
    VlWide<4>/*127:0*/ __Vtemp_h954d868e__0;
    VlWide<4>/*127:0*/ __Vtemp_h6a893729__7;
    VlWide<4>/*127:0*/ __Vtemp_heada342b__0;
    VlWide<4>/*127:0*/ __Vtemp_h6a893729__8;
    VlWide<4>/*127:0*/ __Vtemp_hdeff39bc__0;
    VlWide<4>/*127:0*/ __Vtemp_hba64b852__0;
    VlWide<4>/*127:0*/ __Vtemp_h7122da19__0;
    VlWide<4>/*127:0*/ __Vtemp_hba64b852__1;
    VlWide<4>/*127:0*/ __Vtemp_h47724555__0;
    VlWide<4>/*127:0*/ __Vtemp_hba64b852__2;
    VlWide<4>/*127:0*/ __Vtemp_h599a9ad2__0;
    VlWide<4>/*127:0*/ __Vtemp_hba64b852__3;
    VlWide<4>/*127:0*/ __Vtemp_hea93f5fb__0;
    VlWide<4>/*127:0*/ __Vtemp_hba64b852__4;
    VlWide<4>/*127:0*/ __Vtemp_h7b54af8a__0;
    VlWide<4>/*127:0*/ __Vtemp_hba64b852__5;
    VlWide<4>/*127:0*/ __Vtemp_h62675ac5__0;
    VlWide<4>/*127:0*/ __Vtemp_hba64b852__6;
    VlWide<4>/*127:0*/ __Vtemp_h6c651d11__0;
    VlWide<4>/*127:0*/ __Vtemp_hba64b852__7;
    VlWide<4>/*127:0*/ __Vtemp_hd800ccf7__0;
    VlWide<4>/*127:0*/ __Vtemp_hba64b852__8;
    VlWide<4>/*127:0*/ __Vtemp_h1017fee7__0;
    VlWide<4>/*127:0*/ __Vtemp_he2e8daa2__0;
    VlWide<4>/*127:0*/ __Vtemp_h08f78865__0;
    VlWide<4>/*127:0*/ __Vtemp_he2e8daa2__1;
    VlWide<4>/*127:0*/ __Vtemp_h391791bc__0;
    VlWide<4>/*127:0*/ __Vtemp_he2e8daa2__2;
    VlWide<4>/*127:0*/ __Vtemp_h6d0d6a0e__0;
    VlWide<4>/*127:0*/ __Vtemp_he2e8daa2__3;
    VlWide<4>/*127:0*/ __Vtemp_h982aa917__0;
    VlWide<4>/*127:0*/ __Vtemp_he2e8daa2__4;
    VlWide<4>/*127:0*/ __Vtemp_h25996835__0;
    VlWide<4>/*127:0*/ __Vtemp_he2e8daa2__5;
    VlWide<4>/*127:0*/ __Vtemp_hcaeb2968__0;
    VlWide<4>/*127:0*/ __Vtemp_he2e8daa2__6;
    VlWide<4>/*127:0*/ __Vtemp_he03d2212__0;
    VlWide<4>/*127:0*/ __Vtemp_he2e8daa2__7;
    VlWide<4>/*127:0*/ __Vtemp_ha903253e__0;
    VlWide<4>/*127:0*/ __Vtemp_he2e8daa2__8;
    VlWide<4>/*127:0*/ __Vtemp_hf7137b89__0;
    VlWide<4>/*127:0*/ __Vtemp_h34e42f15__0;
    VlWide<4>/*127:0*/ __Vtemp_h07f1bed2__0;
    VlWide<4>/*127:0*/ __Vtemp_h34e42f15__1;
    VlWide<4>/*127:0*/ __Vtemp_h70d21314__0;
    VlWide<4>/*127:0*/ __Vtemp_h34e42f15__2;
    VlWide<4>/*127:0*/ __Vtemp_h48fbca01__0;
    VlWide<4>/*127:0*/ __Vtemp_h34e42f15__3;
    VlWide<4>/*127:0*/ __Vtemp_hafd87b31__0;
    VlWide<4>/*127:0*/ __Vtemp_h34e42f15__4;
    VlWide<4>/*127:0*/ __Vtemp_h6a57d92f__0;
    VlWide<4>/*127:0*/ __Vtemp_h34e42f15__5;
    VlWide<4>/*127:0*/ __Vtemp_hfb2b9050__0;
    VlWide<4>/*127:0*/ __Vtemp_h34e42f15__6;
    VlWide<4>/*127:0*/ __Vtemp_hb39b32d8__0;
    VlWide<4>/*127:0*/ __Vtemp_h34e42f15__7;
    VlWide<4>/*127:0*/ __Vtemp_hb7f94261__0;
    VlWide<4>/*127:0*/ __Vtemp_h34e42f15__8;
    VlWide<4>/*127:0*/ __Vtemp_hcb8462bd__0;
    VlWide<4>/*127:0*/ __Vtemp_hb4162778__0;
    VlWide<4>/*127:0*/ __Vtemp_h74f3730a__0;
    VlWide<4>/*127:0*/ __Vtemp_hb4162778__1;
    VlWide<4>/*127:0*/ __Vtemp_hd0420400__0;
    VlWide<4>/*127:0*/ __Vtemp_hb4162778__2;
    VlWide<4>/*127:0*/ __Vtemp_hf73f2575__0;
    VlWide<4>/*127:0*/ __Vtemp_hb4162778__3;
    VlWide<4>/*127:0*/ __Vtemp_hf46f2807__0;
    VlWide<4>/*127:0*/ __Vtemp_hb4162778__4;
    VlWide<4>/*127:0*/ __Vtemp_hb944d609__0;
    VlWide<4>/*127:0*/ __Vtemp_hb4162778__5;
    VlWide<4>/*127:0*/ __Vtemp_h5da5ade5__0;
    VlWide<4>/*127:0*/ __Vtemp_hb4162778__6;
    VlWide<4>/*127:0*/ __Vtemp_hbecfd129__0;
    VlWide<4>/*127:0*/ __Vtemp_hb4162778__7;
    VlWide<4>/*127:0*/ __Vtemp_hc04d56a4__0;
    VlWide<4>/*127:0*/ __Vtemp_hb4162778__8;
    VlWide<4>/*127:0*/ __Vtemp_h1129842a__0;
    VlWide<4>/*127:0*/ __Vtemp_hc7bc04b3__0;
    VlWide<4>/*127:0*/ __Vtemp_h5bc1289b__0;
    VlWide<4>/*127:0*/ __Vtemp_hc7bc04b3__1;
    VlWide<4>/*127:0*/ __Vtemp_h4dd2798f__0;
    VlWide<4>/*127:0*/ __Vtemp_hc7bc04b3__2;
    VlWide<4>/*127:0*/ __Vtemp_ha42e639f__0;
    VlWide<4>/*127:0*/ __Vtemp_hc7bc04b3__3;
    VlWide<4>/*127:0*/ __Vtemp_he9327814__0;
    VlWide<4>/*127:0*/ __Vtemp_hc7bc04b3__4;
    VlWide<4>/*127:0*/ __Vtemp_he257a0ab__0;
    VlWide<4>/*127:0*/ __Vtemp_hc7bc04b3__5;
    VlWide<4>/*127:0*/ __Vtemp_h22ea5162__0;
    VlWide<4>/*127:0*/ __Vtemp_hc7bc04b3__6;
    VlWide<4>/*127:0*/ __Vtemp_h426db359__0;
    VlWide<4>/*127:0*/ __Vtemp_hc7bc04b3__7;
    VlWide<4>/*127:0*/ __Vtemp_ha3929202__0;
    VlWide<4>/*127:0*/ __Vtemp_hc7bc04b3__8;
    VlWide<4>/*127:0*/ __Vtemp_he29f0e19__0;
    // Body
    __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_q 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs_q;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_val 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs_val;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dq 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dq;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v0 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v8 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v0 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v8 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v0 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v8 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v0 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v8 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v0 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v8 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v0 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v1 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v2 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v3 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v4 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v5 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v10 = 0U;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__index_read_pipe 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__index_read_pipe;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__index_wb_data 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v0 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v2 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v1 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v2 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v3 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v4 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v5 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v6 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v7 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v8 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v9 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v10 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v11 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v12 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v13 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v14 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v15 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v17 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v1 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v0 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v8 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v16 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v24 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v32 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v40 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v48 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v56 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v64 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v72 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v80 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v88 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v96 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v104 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v112 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v120 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v3 = 0U;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern[0U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_pattern[0U];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern[1U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_pattern[1U];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern[2U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_pattern[2U];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern[3U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_pattern[3U];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[0U];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[1U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[1U];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[2U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[2U];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[3U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[3U];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[4U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[4U];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[5U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[5U];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[6U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[6U];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[7U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[7U];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[8U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[8U];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[9U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[9U];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xaU] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[0xaU];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xbU] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[0xbU];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xcU] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[0xcU];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xdU] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[0xdU];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xeU] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[0xeU];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xfU] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[0xfU];
    __Vdly__main__DOT__ddr3_controller_inst__DOT__prev_write_level_feedback 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__prev_write_level_feedback;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_bitslip_arrangement 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_bitslip_arrangement;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_store 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_store;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_count_repeat 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_count_repeat;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index_repeat 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index_repeat;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_target_index_orig 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_target_index_orig;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dq_target_index 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__dq_target_index;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_target_index 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_target_index;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein_prev 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein_prev;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__lane_times_8 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__lane_times_8;
    __Vdly__o_ddr3_controller_idelay_dqs_ld = vlSelf->o_ddr3_controller_idelay_dqs_ld;
    __Vdly__o_ddr3_controller_idelay_data_ld = vlSelf->o_ddr3_controller_idelay_data_ld;
    __Vdly__o_ddr3_controller_odelay_dqs_ld = vlSelf->o_ddr3_controller_odelay_dqs_ld;
    __Vdly__o_ddr3_controller_odelay_data_ld = vlSelf->o_ddr3_controller_odelay_data_ld;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_before_write_level_feedback 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_level_feedback;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_before_read_data 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_data;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__train_delay 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__train_delay;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__write_calib_stb 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_stb;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v0 = 0U;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index_stored 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index_stored;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__data_start_index__v0 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__data_start_index__v1 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__data_start_index__v2 = 0U;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__lane 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__lane;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v0 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v1 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v2 = 0U;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v1 = 0U;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__reset_done 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__reset_done;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__instruction_address 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction_address;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_counter 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_counter;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__instruction 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__stage1_pending 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_pending;
    __Vdly__main__DOT__ddr3_controller_inst__DOT__stage2_pending 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_pending;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__stage2_data__v65 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v0 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v65 = 0U;
    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v0 = 0U;
    if ((1U & (~ (IData)(vlSelf->main__DOT____Vcellinp__ddr3_controller_inst__i_rst_n)))) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__index = 8U;
    }
    vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_dq = 0U;
    if (vlSelf->main__DOT____Vcellinp__ddr3_controller_inst__i_rst_n) {
        vlSelf->main__DOT__wb32_ddr3_phy_ack = ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_stb) 
                                                & ((IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_scyc) 
                                                   >> 0xbU));
        if (vlSelf->main__DOT__ddr3_controller_inst__DOT__reset_done) {
            vlSelf->main__DOT__ddr3_controller_inst__DOT__index = 8U;
            if ((0x14U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction_address))) {
                vlSelf->main__DOT__ddr3_controller_inst__DOT__index = 8U;
            }
            vlSelf->main__DOT__ddr3_controller_inst__DOT__index = 1U;
        }
        vlSelf->main__DOT__ddr3_controller_inst__DOT__index = 0x10U;
        if (((~ ((IData)(vlSelf->main__DOT____Vcellout__wbwide_xbar__o_scyc) 
                 >> 2U)) & (0xeU == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate)))) {
            vlSelf->main__DOT__ddr3_controller_inst__DOT__index = 5U;
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v5 = 1U;
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v17 = 1U;
        }
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_val 
            = ((6U & (IData)(__Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_val)) 
               | (1U & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs_d) 
                        | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs_q))));
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_q 
            = ((2U & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs_q) 
                      << 1U)) | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs_d));
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs 
            = ((6U & (IData)(__Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs)) 
               | ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs_d) 
                  | (0U != (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs_q))));
        vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_h133f9401__0 
            = (1U & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs));
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs 
            = ((5U & (IData)(__Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs)) 
               | ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_h133f9401__0) 
                  << 1U));
        vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_hddcbe2f8__0 
            = (1U & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs_val));
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_val 
            = ((5U & (IData)(__Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_val)) 
               | ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_hddcbe2f8__0) 
                  << 1U));
        vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_h133f9401__0 
            = (1U & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs) 
                     >> 1U));
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs 
            = ((3U & (IData)(__Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs)) 
               | ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_h133f9401__0) 
                  << 2U));
        vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_hddcbe2f8__0 
            = (1U & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs_val) 
                     >> 1U));
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_val 
            = ((3U & (IData)(__Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_val)) 
               | ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_hddcbe2f8__0) 
                  << 2U));
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dq 
            = ((8U & (IData)(__Vdly__main__DOT__ddr3_controller_inst__DOT__write_dq)) 
               | ((4U & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dq) 
                         << 1U)) | ((2U & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dq) 
                                           << 1U)) 
                                    | ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dq_d) 
                                       | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dq_q)))));
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dq 
            = ((7U & (IData)(__Vdly__main__DOT__ddr3_controller_inst__DOT__write_dq)) 
               | (8U & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dq) 
                        << 1U)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_ha8bc7f27__1 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_d
            [0U];
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v0 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_ha8bc7f27__1;
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v0 = 1U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_ha8bc7f27__1 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_d
            [1U];
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v1 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_ha8bc7f27__1;
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v1 = 1U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_ha8bc7f27__1 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_d
            [2U];
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v2 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_ha8bc7f27__1;
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v2 = 1U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_ha8bc7f27__1 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_d
            [3U];
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v3 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_ha8bc7f27__1;
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v3 = 1U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_ha8bc7f27__1 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_d
            [4U];
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v4 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT____Vlvbound_ha8bc7f27__1;
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v4 = 1U;
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v0 
            = (0xffffU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                          [0U] >> 1U));
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v0 = 1U;
        if ((1U & vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
             [0U])) {
            __Vdly__main__DOT__ddr3_controller_inst__DOT__index_wb_data 
                = (1U & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data)));
        }
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v1 
            = (0xffffU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                          [1U] >> 1U));
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v1 = 1U;
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v0 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
            [1U];
        if ((1U & vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q
             [1U])) {
            __Vdly__main__DOT__ddr3_controller_inst__DOT__index_read_pipe 
                = (1U & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__index_read_pipe)));
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v2 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v2 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max;
            __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v2 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__index_read_pipe;
        }
        if ((1U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                   [0U] >> ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                            != vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                            [0U])))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v0 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[0U]);
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v0 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v0 = 0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v1 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[2U]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v1 = 0x40U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v2 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[4U]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v2 = 0x80U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v3 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[6U]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v3 = 0xc0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v4 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[8U]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v4 = 0x100U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v5 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[0xaU]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v5 = 0x140U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v6 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[0xcU]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v6 = 0x180U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v7 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[0xeU]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v7 = 0x1c0U;
        }
        if ((1U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                   [1U] >> ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                            != vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                            [0U])))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v8 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[0U]);
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v8 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v8 = 0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v9 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[2U]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v9 = 0x40U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v10 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[4U]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v10 = 0x80U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v11 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[6U]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v11 = 0xc0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v12 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[8U]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v12 = 0x100U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v13 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[0xaU]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v13 = 0x140U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v14 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[0xcU]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v14 = 0x180U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v15 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[0xeU]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v15 = 0x1c0U;
        }
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v1 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
            [2U];
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v1 = 1U;
        if ((1U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                   [0U] >> ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                            != vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                            [1U])))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v16 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0U] 
                            >> 8U));
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v16 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v16 = 8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v17 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[2U] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v17 = 0x48U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v18 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[4U] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v18 = 0x88U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v19 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[6U] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v19 = 0xc8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v20 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[8U] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v20 = 0x108U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v21 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xaU] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v21 = 0x148U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v22 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xcU] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v22 = 0x188U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v23 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xeU] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v23 = 0x1c8U;
        }
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v2 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
            [3U];
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v2 = 1U;
        if ((1U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                   [1U] >> ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                            != vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                            [1U])))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v24 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0U] 
                            >> 8U));
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v24 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v24 = 8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v25 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[2U] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v25 = 0x48U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v26 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[4U] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v26 = 0x88U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v27 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[6U] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v27 = 0xc8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v28 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[8U] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v28 = 0x108U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v29 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xaU] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v29 = 0x148U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v30 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xcU] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v30 = 0x188U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v31 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xeU] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v31 = 0x1c8U;
        }
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v3 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
            [4U];
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v3 = 1U;
        if ((1U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                   [0U] >> ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                            != vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                            [2U])))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v32 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0U] 
                            >> 0x10U));
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v32 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v32 = 0x10U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v33 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[2U] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v33 = 0x50U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v34 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[4U] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v34 = 0x90U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v35 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[6U] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v35 = 0xd0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v36 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[8U] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v36 = 0x110U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v37 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xaU] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v37 = 0x150U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v38 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xcU] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v38 = 0x190U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v39 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xeU] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v39 = 0x1d0U;
        }
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v4 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
            [5U];
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v4 = 1U;
        if ((1U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                   [1U] >> ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                            != vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                            [2U])))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v40 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0U] 
                            >> 0x10U));
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v40 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v40 = 0x10U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v41 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[2U] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v41 = 0x50U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v42 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[4U] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v42 = 0x90U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v43 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[6U] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v43 = 0xd0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v44 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[8U] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v44 = 0x110U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v45 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xaU] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v45 = 0x150U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v46 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xcU] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v46 = 0x190U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v47 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xeU] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v47 = 0x1d0U;
        }
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v5 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
            [6U];
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v5 = 1U;
        if ((1U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                   [0U] >> ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                            != vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                            [3U])))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v48 
                = (vlSelf->i_ddr3_controller_iserdes_data[0U] 
                   >> 0x18U);
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v48 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v48 = 0x18U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v49 
                = (vlSelf->i_ddr3_controller_iserdes_data[2U] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v49 = 0x58U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v50 
                = (vlSelf->i_ddr3_controller_iserdes_data[4U] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v50 = 0x98U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v51 
                = (vlSelf->i_ddr3_controller_iserdes_data[6U] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v51 = 0xd8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v52 
                = (vlSelf->i_ddr3_controller_iserdes_data[8U] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v52 = 0x118U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v53 
                = (vlSelf->i_ddr3_controller_iserdes_data[0xaU] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v53 = 0x158U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v54 
                = (vlSelf->i_ddr3_controller_iserdes_data[0xcU] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v54 = 0x198U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v55 
                = (vlSelf->i_ddr3_controller_iserdes_data[0xeU] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v55 = 0x1d8U;
        }
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v6 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
            [7U];
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v6 = 1U;
        if ((1U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                   [1U] >> ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                            != vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                            [3U])))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v56 
                = (vlSelf->i_ddr3_controller_iserdes_data[0U] 
                   >> 0x18U);
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v56 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v56 = 0x18U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v57 
                = (vlSelf->i_ddr3_controller_iserdes_data[2U] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v57 = 0x58U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v58 
                = (vlSelf->i_ddr3_controller_iserdes_data[4U] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v58 = 0x98U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v59 
                = (vlSelf->i_ddr3_controller_iserdes_data[6U] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v59 = 0xd8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v60 
                = (vlSelf->i_ddr3_controller_iserdes_data[8U] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v60 = 0x118U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v61 
                = (vlSelf->i_ddr3_controller_iserdes_data[0xaU] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v61 = 0x158U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v62 
                = (vlSelf->i_ddr3_controller_iserdes_data[0xcU] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v62 = 0x198U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v63 
                = (vlSelf->i_ddr3_controller_iserdes_data[0xeU] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v63 = 0x1d8U;
        }
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v7 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
            [8U];
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v7 = 1U;
        if ((1U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                   [0U] >> ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                            != vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                            [4U])))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v64 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[1U]);
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v64 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v64 = 0x20U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v65 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[3U]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v65 = 0x60U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v66 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[5U]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v66 = 0xa0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v67 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[7U]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v67 = 0xe0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v68 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[9U]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v68 = 0x120U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v69 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[0xbU]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v69 = 0x160U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v70 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[0xdU]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v70 = 0x1a0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v71 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[0xfU]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v71 = 0x1e0U;
        }
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v8 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
            [9U];
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v8 = 1U;
        if ((1U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                   [1U] >> ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                            != vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                            [4U])))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v72 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[1U]);
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v72 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v72 = 0x20U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v73 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[3U]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v73 = 0x60U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v74 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[5U]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v74 = 0xa0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v75 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[7U]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v75 = 0xe0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v76 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[9U]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v76 = 0x120U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v77 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[0xbU]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v77 = 0x160U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v78 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[0xdU]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v78 = 0x1a0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v79 
                = (0xffU & vlSelf->i_ddr3_controller_iserdes_data[0xfU]);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v79 = 0x1e0U;
        }
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v9 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
            [0xaU];
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v9 = 1U;
        if ((1U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                   [0U] >> ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                            != vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                            [5U])))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v80 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[1U] 
                            >> 8U));
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v80 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v80 = 0x28U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v81 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[3U] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v81 = 0x68U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v82 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[5U] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v82 = 0xa8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v83 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[7U] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v83 = 0xe8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v84 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[9U] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v84 = 0x128U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v85 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xbU] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v85 = 0x168U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v86 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xdU] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v86 = 0x1a8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v87 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xfU] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v87 = 0x1e8U;
        }
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v10 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
            [0xbU];
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v10 = 1U;
        if ((1U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                   [1U] >> ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                            != vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                            [5U])))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v88 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[1U] 
                            >> 8U));
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v88 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v88 = 0x28U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v89 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[3U] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v89 = 0x68U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v90 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[5U] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v90 = 0xa8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v91 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[7U] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v91 = 0xe8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v92 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[9U] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v92 = 0x128U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v93 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xbU] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v93 = 0x168U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v94 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xdU] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v94 = 0x1a8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v95 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xfU] 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v95 = 0x1e8U;
        }
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v11 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
            [0xcU];
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v11 = 1U;
        if ((1U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                   [0U] >> ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                            != vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                            [6U])))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v96 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[1U] 
                            >> 0x10U));
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v96 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v96 = 0x30U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v97 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[3U] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v97 = 0x70U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v98 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[5U] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v98 = 0xb0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v99 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[7U] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v99 = 0xf0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v100 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[9U] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v100 = 0x130U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v101 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xbU] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v101 = 0x170U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v102 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xdU] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v102 = 0x1b0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v103 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xfU] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v103 = 0x1f0U;
        }
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v12 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
            [0xdU];
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v12 = 1U;
        if ((1U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                   [1U] >> ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                            != vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                            [6U])))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v104 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[1U] 
                            >> 0x10U));
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v104 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v104 = 0x30U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v105 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[3U] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v105 = 0x70U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v106 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[5U] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v106 = 0xb0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v107 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[7U] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v107 = 0xf0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v108 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[9U] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v108 = 0x130U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v109 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xbU] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v109 = 0x170U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v110 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xdU] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v110 = 0x1b0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v111 
                = (0xffU & (vlSelf->i_ddr3_controller_iserdes_data[0xfU] 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v111 = 0x1f0U;
        }
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v13 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
            [0xeU];
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v13 = 1U;
        if ((1U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                   [0U] >> ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                            != vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                            [7U])))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v112 
                = (vlSelf->i_ddr3_controller_iserdes_data[1U] 
                   >> 0x18U);
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v112 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v112 = 0x38U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v113 
                = (vlSelf->i_ddr3_controller_iserdes_data[3U] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v113 = 0x78U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v114 
                = (vlSelf->i_ddr3_controller_iserdes_data[5U] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v114 = 0xb8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v115 
                = (vlSelf->i_ddr3_controller_iserdes_data[7U] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v115 = 0xf8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v116 
                = (vlSelf->i_ddr3_controller_iserdes_data[9U] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v116 = 0x138U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v117 
                = (vlSelf->i_ddr3_controller_iserdes_data[0xbU] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v117 = 0x178U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v118 
                = (vlSelf->i_ddr3_controller_iserdes_data[0xdU] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v118 = 0x1b8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v119 
                = (vlSelf->i_ddr3_controller_iserdes_data[0xfU] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v119 = 0x1f8U;
        }
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v14 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
            [0xfU];
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v14 = 1U;
        if ((1U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
                   [1U] >> ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                            != vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                            [7U])))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v120 
                = (vlSelf->i_ddr3_controller_iserdes_data[1U] 
                   >> 0x18U);
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v120 = 1U;
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v120 = 0x38U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v121 
                = (vlSelf->i_ddr3_controller_iserdes_data[3U] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v121 = 0x78U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v122 
                = (vlSelf->i_ddr3_controller_iserdes_data[5U] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v122 = 0xb8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v123 
                = (vlSelf->i_ddr3_controller_iserdes_data[7U] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v123 = 0xf8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v124 
                = (vlSelf->i_ddr3_controller_iserdes_data[9U] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v124 = 0x138U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v125 
                = (vlSelf->i_ddr3_controller_iserdes_data[0xbU] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v125 = 0x178U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v126 
                = (vlSelf->i_ddr3_controller_iserdes_data[0xdU] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v126 = 0x1b8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v127 
                = (vlSelf->i_ddr3_controller_iserdes_data[0xfU] 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v127 = 0x1f8U;
        }
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v15 = 1U;
        __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v16 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q
            [0U];
        __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v16 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max;
        if (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_counter_is_zero) {
            __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_counter 
                = (0xffffU & vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction);
        } else if ((1U & ((vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction 
                           >> 0x1aU) & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__pause_counter))))) {
            __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_counter 
                = (0xffffU & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_counter) 
                              - (IData)(1U)));
        }
        if ((1U & ((1U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_counter)) 
                   | (~ (vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction 
                         >> 0x1aU))))) {
            __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction_address;
            if ((0x10U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))) {
                if ((8U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))) {
                    __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout = 0x1b80000U;
                } else if ((4U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))) {
                    if ((2U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))) {
                        __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout 
                            = ((1U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))
                                ? 0x1b80000U : 0x5b80005U);
                    } else if ((1U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))) {
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__ns_to_cycles__Vstatic__result = 0x30cU;
                        __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout = 0xdb8030cU;
                    } else {
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__ns_to_cycles__Vstatic__result = 0x23U;
                        __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout = 0x5880023U;
                    }
                } else if ((2U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))) {
                    if ((1U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))) {
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__ns_to_cycles__Vstatic__result = 2U;
                        __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout = 0x7900002U;
                    } else {
                        __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout = 0x5b80003U;
                    }
                } else {
                    __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout 
                        = ((1U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))
                            ? 0x1810844U : 0x5b80002U);
                }
            } else if ((8U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))) {
                if ((4U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))) {
                    __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout 
                        = ((2U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))
                            ? ((1U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))
                                ? 0x5b8000aU : 0x18108c4U)
                            : ((1U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))
                                ? 0x1830000U : 0x5b80002U));
                } else if ((2U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))) {
                    __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout 
                        = ((1U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))
                            ? 0x5b80003U : 0x1830004U);
                } else if ((1U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))) {
                    vlSelf->main__DOT__ddr3_controller_inst__DOT__ns_to_cycles__Vstatic__result = 2U;
                    __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout = 0x7900002U;
                } else {
                    __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout = 0x7b00080U;
                }
            } else if ((4U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))) {
                __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout 
                    = ((2U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))
                        ? ((1U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))
                            ? 0x5b80003U : 0x3800720U)
                        : ((1U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))
                            ? 0x1810844U : 0x1830000U));
            } else if ((2U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))) {
                if ((1U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))) {
                    __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout = 0x1820040U;
                } else {
                    vlSelf->main__DOT__ddr3_controller_inst__DOT__ns_to_cycles__Vstatic__result = 0x24U;
                    __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout = 0x5b80024U;
                }
            } else if ((1U & (IData)(__Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__instruction_address))) {
                vlSelf->main__DOT__ddr3_controller_inst__DOT__ns_to_cycles__Vstatic__result = 0xc350U;
                __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout = 0x4b8c350U;
            } else {
                vlSelf->main__DOT__ddr3_controller_inst__DOT__ns_to_cycles__Vstatic__result = 0x4e20U;
                __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout = 0x4384e20U;
            }
            vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_counter_is_zero = 1U;
            __Vdly__main__DOT__ddr3_controller_inst__DOT__instruction 
                = __Vfunc_main__DOT__ddr3_controller_inst__DOT__read_rom_instruction__0__Vfuncout;
            __Vdly__main__DOT__ddr3_controller_inst__DOT__instruction_address 
                = ((0x16U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction_address))
                    ? 0x13U : (0x1fU & ((IData)(1U) 
                                        + (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction_address))));
        } else {
            vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_counter_is_zero = 0U;
        }
        __Vdly__main__DOT__ddr3_controller_inst__DOT__reset_done 
            = (IData)(((vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction 
                        >> 0x1bU) | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__reset_done)));
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_calib_stb = 0U;
        if (vlSelf->main__DOT__ddr3_controller_inst__DOT__reset_done) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v0 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_d
                [0U];
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v0 = 1U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v1 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_d
                [1U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v2 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_d
                [2U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v3 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_d
                [3U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v4 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_d
                [4U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v5 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_d
                [5U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v6 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_d
                [6U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v7 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_d
                [7U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v0 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_d
                [0U];
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v0 = 1U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v1 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_d
                [1U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v2 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_d
                [2U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v3 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_d
                [3U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v4 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_d
                [4U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v5 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_d
                [5U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v6 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_d
                [6U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v7 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_d
                [7U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v0 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_d
                [0U];
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v0 = 1U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v1 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_d
                [1U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v2 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_d
                [2U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v3 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_d
                [3U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v4 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_d
                [4U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v5 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_d
                [5U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v6 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_d
                [6U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v7 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_d
                [7U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v0 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_d
                [0U];
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v0 = 1U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v1 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_d
                [1U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v2 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_d
                [2U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v3 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_d
                [3U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v4 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_d
                [4U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v5 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_d
                [5U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v6 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_d
                [6U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v7 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_d
                [7U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v0 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_d
                [0U];
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v0 = 1U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v1 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_d
                [1U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v2 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_d
                [2U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v3 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_d
                [3U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v4 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_d
                [4U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v5 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_d
                [5U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v6 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_d
                [6U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v7 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_d
                [7U];
            __Vtemp_h6ea6d067__0[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))));
            __Vtemp_h6ea6d067__0[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))) 
                                                >> 0x20U));
            __Vtemp_h6ea6d067__0[2U] = 0U;
            __Vtemp_h6ea6d067__0[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hed0a7d04__0, __Vtemp_h6ea6d067__0, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [0U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v0 
                = (((QData)((IData)(__Vtemp_hed0a7d04__0[3U])) 
                    << 0x20U) | (QData)((IData)(__Vtemp_hed0a7d04__0[2U])));
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v0 = 1U;
            __Vtemp_h6ea6d067__1[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))));
            __Vtemp_h6ea6d067__1[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))) 
                                                >> 0x20U));
            __Vtemp_h6ea6d067__1[2U] = 0U;
            __Vtemp_h6ea6d067__1[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h8320a046__0, __Vtemp_h6ea6d067__1, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [0U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v0 
                = ((__Vtemp_h8320a046__0[1U] | (IData)(
                                                       (vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                                        [0U] 
                                                        >> 0x20U))) 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v0 = 0x1c0U;
            __Vtemp_h6ea6d067__2[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))));
            __Vtemp_h6ea6d067__2[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))) 
                                                >> 0x20U));
            __Vtemp_h6ea6d067__2[2U] = 0U;
            __Vtemp_h6ea6d067__2[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h9842db6f__0, __Vtemp_h6ea6d067__2, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [0U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v1 
                = (0xffU & ((__Vtemp_h9842db6f__0[1U] 
                             | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                        [0U] >> 0x20U))) 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v1 = 0x180U;
            __Vtemp_h6ea6d067__3[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))));
            __Vtemp_h6ea6d067__3[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))) 
                                                >> 0x20U));
            __Vtemp_h6ea6d067__3[2U] = 0U;
            __Vtemp_h6ea6d067__3[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h89bb0ced__0, __Vtemp_h6ea6d067__3, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [0U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v2 
                = (0xffU & ((__Vtemp_h89bb0ced__0[1U] 
                             | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                        [0U] >> 0x20U))) 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v2 = 0x140U;
            __Vtemp_h6ea6d067__4[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))));
            __Vtemp_h6ea6d067__4[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))) 
                                                >> 0x20U));
            __Vtemp_h6ea6d067__4[2U] = 0U;
            __Vtemp_h6ea6d067__4[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h8b401198__0, __Vtemp_h6ea6d067__4, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [0U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v3 
                = (0xffU & (__Vtemp_h8b401198__0[1U] 
                            | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [0U] >> 0x20U))));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v3 = 0x100U;
            __Vtemp_h6ea6d067__5[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))));
            __Vtemp_h6ea6d067__5[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))) 
                                                >> 0x20U));
            __Vtemp_h6ea6d067__5[2U] = 0U;
            __Vtemp_h6ea6d067__5[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h22ceb480__0, __Vtemp_h6ea6d067__5, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [0U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v4 
                = ((__Vtemp_h22ceb480__0[0U] | (IData)(
                                                       vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                                       [0U])) 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v4 = 0xc0U;
            __Vtemp_h6ea6d067__6[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))));
            __Vtemp_h6ea6d067__6[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))) 
                                                >> 0x20U));
            __Vtemp_h6ea6d067__6[2U] = 0U;
            __Vtemp_h6ea6d067__6[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h13e46b59__0, __Vtemp_h6ea6d067__6, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [0U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v5 
                = (0xffU & ((__Vtemp_h13e46b59__0[0U] 
                             | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [0U])) >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v5 = 0x80U;
            __Vtemp_h6ea6d067__7[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))));
            __Vtemp_h6ea6d067__7[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))) 
                                                >> 0x20U));
            __Vtemp_h6ea6d067__7[2U] = 0U;
            __Vtemp_h6ea6d067__7[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h35866c4b__0, __Vtemp_h6ea6d067__7, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [0U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v6 
                = (0xffU & ((__Vtemp_h35866c4b__0[0U] 
                             | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [0U])) >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v6 = 0x40U;
            __Vtemp_h6ea6d067__8[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))));
            __Vtemp_h6ea6d067__8[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U]))))))) 
                                                >> 0x20U));
            __Vtemp_h6ea6d067__8[2U] = 0U;
            __Vtemp_h6ea6d067__8[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h0975367d__0, __Vtemp_h6ea6d067__8, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [0U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v7 
                = (0xffU & (__Vtemp_h0975367d__0[0U] 
                            | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                      [0U])));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v7 = 0U;
            __Vtemp_h63f690ae__0[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 8U)))))))));
            __Vtemp_h63f690ae__0[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h63f690ae__0[2U] = 0U;
            __Vtemp_h63f690ae__0[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h3de8942d__0, __Vtemp_h63f690ae__0, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [1U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v1 
                = (((QData)((IData)(__Vtemp_h3de8942d__0[3U])) 
                    << 0x20U) | (QData)((IData)(__Vtemp_h3de8942d__0[2U])));
            __Vtemp_h63f690ae__1[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 8U)))))))));
            __Vtemp_h63f690ae__1[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h63f690ae__1[2U] = 0U;
            __Vtemp_h63f690ae__1[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hd558cea0__0, __Vtemp_h63f690ae__1, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [1U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v8 
                = ((__Vtemp_hd558cea0__0[1U] | (IData)(
                                                       (vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                                        [1U] 
                                                        >> 0x20U))) 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v8 = 0x1c8U;
            __Vtemp_h63f690ae__2[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 8U)))))))));
            __Vtemp_h63f690ae__2[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h63f690ae__2[2U] = 0U;
            __Vtemp_h63f690ae__2[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h8d975d18__0, __Vtemp_h63f690ae__2, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [1U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v9 
                = (0xffU & ((__Vtemp_h8d975d18__0[1U] 
                             | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                        [1U] >> 0x20U))) 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v9 = 0x188U;
            __Vtemp_h63f690ae__3[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 8U)))))))));
            __Vtemp_h63f690ae__3[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h63f690ae__3[2U] = 0U;
            __Vtemp_h63f690ae__3[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h99ba3b4b__0, __Vtemp_h63f690ae__3, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [1U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v10 
                = (0xffU & ((__Vtemp_h99ba3b4b__0[1U] 
                             | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                        [1U] >> 0x20U))) 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v10 = 0x148U;
            __Vtemp_h63f690ae__4[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 8U)))))))));
            __Vtemp_h63f690ae__4[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h63f690ae__4[2U] = 0U;
            __Vtemp_h63f690ae__4[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h1cf0ad81__0, __Vtemp_h63f690ae__4, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [1U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v11 
                = (0xffU & (__Vtemp_h1cf0ad81__0[1U] 
                            | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [1U] >> 0x20U))));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v11 = 0x108U;
            __Vtemp_h63f690ae__5[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 8U)))))))));
            __Vtemp_h63f690ae__5[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h63f690ae__5[2U] = 0U;
            __Vtemp_h63f690ae__5[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hf976ff2d__0, __Vtemp_h63f690ae__5, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [1U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v12 
                = ((__Vtemp_hf976ff2d__0[0U] | (IData)(
                                                       vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                                       [1U])) 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v12 = 0xc8U;
            __Vtemp_h63f690ae__6[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 8U)))))))));
            __Vtemp_h63f690ae__6[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h63f690ae__6[2U] = 0U;
            __Vtemp_h63f690ae__6[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_ha5e653c1__0, __Vtemp_h63f690ae__6, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [1U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v13 
                = (0xffU & ((__Vtemp_ha5e653c1__0[0U] 
                             | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [1U])) >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v13 = 0x88U;
            __Vtemp_h63f690ae__7[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 8U)))))))));
            __Vtemp_h63f690ae__7[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h63f690ae__7[2U] = 0U;
            __Vtemp_h63f690ae__7[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_he1da6c12__0, __Vtemp_h63f690ae__7, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [1U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v14 
                = (0xffU & ((__Vtemp_he1da6c12__0[0U] 
                             | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [1U])) >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v14 = 0x48U;
            __Vtemp_h63f690ae__8[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 8U)))))))));
            __Vtemp_h63f690ae__8[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h63f690ae__8[2U] = 0U;
            __Vtemp_h63f690ae__8[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h0b67dce0__0, __Vtemp_h63f690ae__8, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [1U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v15 
                = (0xffU & (__Vtemp_h0b67dce0__0[0U] 
                            | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                      [1U])));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v15 = 8U;
            __Vtemp_h6a893729__0[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_h6a893729__0[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_h6a893729__0[2U] = 0U;
            __Vtemp_h6a893729__0[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h81ba268b__0, __Vtemp_h6a893729__0, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [2U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v2 
                = (((QData)((IData)(__Vtemp_h81ba268b__0[3U])) 
                    << 0x20U) | (QData)((IData)(__Vtemp_h81ba268b__0[2U])));
            __Vtemp_h6a893729__1[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_h6a893729__1[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_h6a893729__1[2U] = 0U;
            __Vtemp_h6a893729__1[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hbe955650__0, __Vtemp_h6a893729__1, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [2U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v16 
                = ((__Vtemp_hbe955650__0[1U] | (IData)(
                                                       (vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                                        [2U] 
                                                        >> 0x20U))) 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v16 = 0x1d0U;
            __Vtemp_h6a893729__2[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_h6a893729__2[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_h6a893729__2[2U] = 0U;
            __Vtemp_h6a893729__2[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hd715d68e__0, __Vtemp_h6a893729__2, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [2U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v17 
                = (0xffU & ((__Vtemp_hd715d68e__0[1U] 
                             | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                        [2U] >> 0x20U))) 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v17 = 0x190U;
            __Vtemp_h6a893729__3[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_h6a893729__3[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_h6a893729__3[2U] = 0U;
            __Vtemp_h6a893729__3[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_he7ccc2a9__0, __Vtemp_h6a893729__3, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [2U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v18 
                = (0xffU & ((__Vtemp_he7ccc2a9__0[1U] 
                             | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                        [2U] >> 0x20U))) 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v18 = 0x150U;
            __Vtemp_h6a893729__4[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_h6a893729__4[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_h6a893729__4[2U] = 0U;
            __Vtemp_h6a893729__4[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hd91b7ec4__0, __Vtemp_h6a893729__4, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [2U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v19 
                = (0xffU & (__Vtemp_hd91b7ec4__0[1U] 
                            | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [2U] >> 0x20U))));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v19 = 0x110U;
            __Vtemp_h6a893729__5[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_h6a893729__5[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_h6a893729__5[2U] = 0U;
            __Vtemp_h6a893729__5[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h12a1e2c7__0, __Vtemp_h6a893729__5, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [2U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v20 
                = ((__Vtemp_h12a1e2c7__0[0U] | (IData)(
                                                       vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                                       [2U])) 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v20 = 0xd0U;
            __Vtemp_h6a893729__6[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_h6a893729__6[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_h6a893729__6[2U] = 0U;
            __Vtemp_h6a893729__6[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h954d868e__0, __Vtemp_h6a893729__6, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [2U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v21 
                = (0xffU & ((__Vtemp_h954d868e__0[0U] 
                             | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [2U])) >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v21 = 0x90U;
            __Vtemp_h6a893729__7[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_h6a893729__7[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_h6a893729__7[2U] = 0U;
            __Vtemp_h6a893729__7[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_heada342b__0, __Vtemp_h6a893729__7, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [2U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v22 
                = (0xffU & ((__Vtemp_heada342b__0[0U] 
                             | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [2U])) >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v22 = 0x50U;
            __Vtemp_h6a893729__8[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_h6a893729__8[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_h6a893729__8[2U] = 0U;
            __Vtemp_h6a893729__8[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hdeff39bc__0, __Vtemp_h6a893729__8, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [2U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v23 
                = (0xffU & (__Vtemp_hdeff39bc__0[0U] 
                            | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                      [2U])));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v23 = 0x10U;
            __Vtemp_hba64b852__0[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hba64b852__0[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hba64b852__0[2U] = 0U;
            __Vtemp_hba64b852__0[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h7122da19__0, __Vtemp_hba64b852__0, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [3U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v3 
                = (((QData)((IData)(__Vtemp_h7122da19__0[3U])) 
                    << 0x20U) | (QData)((IData)(__Vtemp_h7122da19__0[2U])));
            __Vtemp_hba64b852__1[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hba64b852__1[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hba64b852__1[2U] = 0U;
            __Vtemp_hba64b852__1[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h47724555__0, __Vtemp_hba64b852__1, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [3U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v24 
                = ((__Vtemp_h47724555__0[1U] | (IData)(
                                                       (vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                                        [3U] 
                                                        >> 0x20U))) 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v24 = 0x1d8U;
            __Vtemp_hba64b852__2[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hba64b852__2[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hba64b852__2[2U] = 0U;
            __Vtemp_hba64b852__2[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h599a9ad2__0, __Vtemp_hba64b852__2, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [3U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v25 
                = (0xffU & ((__Vtemp_h599a9ad2__0[1U] 
                             | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                        [3U] >> 0x20U))) 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v25 = 0x198U;
            __Vtemp_hba64b852__3[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hba64b852__3[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hba64b852__3[2U] = 0U;
            __Vtemp_hba64b852__3[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hea93f5fb__0, __Vtemp_hba64b852__3, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [3U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v26 
                = (0xffU & ((__Vtemp_hea93f5fb__0[1U] 
                             | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                        [3U] >> 0x20U))) 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v26 = 0x158U;
            __Vtemp_hba64b852__4[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hba64b852__4[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hba64b852__4[2U] = 0U;
            __Vtemp_hba64b852__4[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h7b54af8a__0, __Vtemp_hba64b852__4, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [3U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v27 
                = (0xffU & (__Vtemp_h7b54af8a__0[1U] 
                            | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [3U] >> 0x20U))));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v27 = 0x118U;
            __Vtemp_hba64b852__5[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hba64b852__5[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hba64b852__5[2U] = 0U;
            __Vtemp_hba64b852__5[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h62675ac5__0, __Vtemp_hba64b852__5, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [3U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v28 
                = ((__Vtemp_h62675ac5__0[0U] | (IData)(
                                                       vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                                       [3U])) 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v28 = 0xd8U;
            __Vtemp_hba64b852__6[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hba64b852__6[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hba64b852__6[2U] = 0U;
            __Vtemp_hba64b852__6[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h6c651d11__0, __Vtemp_hba64b852__6, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [3U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v29 
                = (0xffU & ((__Vtemp_h6c651d11__0[0U] 
                             | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [3U])) >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v29 = 0x98U;
            __Vtemp_hba64b852__7[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hba64b852__7[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hba64b852__7[2U] = 0U;
            __Vtemp_hba64b852__7[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hd800ccf7__0, __Vtemp_hba64b852__7, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [3U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v30 
                = (0xffU & ((__Vtemp_hd800ccf7__0[0U] 
                             | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [3U])) >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v30 = 0x58U;
            __Vtemp_hba64b852__8[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hba64b852__8[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hba64b852__8[2U] = 0U;
            __Vtemp_hba64b852__8[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h1017fee7__0, __Vtemp_hba64b852__8, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [3U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v31 
                = (0xffU & (__Vtemp_h1017fee7__0[0U] 
                            | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                      [3U])));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v31 = 0x18U;
            __Vtemp_he2e8daa2__0[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))));
            __Vtemp_he2e8daa2__0[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))) 
                                                >> 0x20U));
            __Vtemp_he2e8daa2__0[2U] = 0U;
            __Vtemp_he2e8daa2__0[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h08f78865__0, __Vtemp_he2e8daa2__0, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [4U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v4 
                = (((QData)((IData)(__Vtemp_h08f78865__0[3U])) 
                    << 0x20U) | (QData)((IData)(__Vtemp_h08f78865__0[2U])));
            __Vtemp_he2e8daa2__1[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))));
            __Vtemp_he2e8daa2__1[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))) 
                                                >> 0x20U));
            __Vtemp_he2e8daa2__1[2U] = 0U;
            __Vtemp_he2e8daa2__1[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h391791bc__0, __Vtemp_he2e8daa2__1, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [4U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v32 
                = ((__Vtemp_h391791bc__0[1U] | (IData)(
                                                       (vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                                        [4U] 
                                                        >> 0x20U))) 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v32 = 0x1e0U;
            __Vtemp_he2e8daa2__2[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))));
            __Vtemp_he2e8daa2__2[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))) 
                                                >> 0x20U));
            __Vtemp_he2e8daa2__2[2U] = 0U;
            __Vtemp_he2e8daa2__2[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h6d0d6a0e__0, __Vtemp_he2e8daa2__2, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [4U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v33 
                = (0xffU & ((__Vtemp_h6d0d6a0e__0[1U] 
                             | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                        [4U] >> 0x20U))) 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v33 = 0x1a0U;
            __Vtemp_he2e8daa2__3[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))));
            __Vtemp_he2e8daa2__3[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))) 
                                                >> 0x20U));
            __Vtemp_he2e8daa2__3[2U] = 0U;
            __Vtemp_he2e8daa2__3[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h982aa917__0, __Vtemp_he2e8daa2__3, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [4U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v34 
                = (0xffU & ((__Vtemp_h982aa917__0[1U] 
                             | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                        [4U] >> 0x20U))) 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v34 = 0x160U;
            __Vtemp_he2e8daa2__4[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))));
            __Vtemp_he2e8daa2__4[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))) 
                                                >> 0x20U));
            __Vtemp_he2e8daa2__4[2U] = 0U;
            __Vtemp_he2e8daa2__4[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h25996835__0, __Vtemp_he2e8daa2__4, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [4U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v35 
                = (0xffU & (__Vtemp_h25996835__0[1U] 
                            | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [4U] >> 0x20U))));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v35 = 0x120U;
            __Vtemp_he2e8daa2__5[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))));
            __Vtemp_he2e8daa2__5[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))) 
                                                >> 0x20U));
            __Vtemp_he2e8daa2__5[2U] = 0U;
            __Vtemp_he2e8daa2__5[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hcaeb2968__0, __Vtemp_he2e8daa2__5, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [4U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v36 
                = ((__Vtemp_hcaeb2968__0[0U] | (IData)(
                                                       vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                                       [4U])) 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v36 = 0xe0U;
            __Vtemp_he2e8daa2__6[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))));
            __Vtemp_he2e8daa2__6[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))) 
                                                >> 0x20U));
            __Vtemp_he2e8daa2__6[2U] = 0U;
            __Vtemp_he2e8daa2__6[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_he03d2212__0, __Vtemp_he2e8daa2__6, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [4U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v37 
                = (0xffU & ((__Vtemp_he03d2212__0[0U] 
                             | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [4U])) >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v37 = 0xa0U;
            __Vtemp_he2e8daa2__7[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))));
            __Vtemp_he2e8daa2__7[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))) 
                                                >> 0x20U));
            __Vtemp_he2e8daa2__7[2U] = 0U;
            __Vtemp_he2e8daa2__7[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_ha903253e__0, __Vtemp_he2e8daa2__7, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [4U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v38 
                = (0xffU & ((__Vtemp_ha903253e__0[0U] 
                             | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [4U])) >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v38 = 0x60U;
            __Vtemp_he2e8daa2__8[0U] = (IData)((((QData)((IData)(
                                                                 ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                   << 0x18U) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 0x10U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            << 8U)) 
                                                                        | (0xffU 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))));
            __Vtemp_he2e8daa2__8[1U] = (IData)(((((QData)((IData)(
                                                                  ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                    << 0x18U) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 0x10U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             << 8U)) 
                                                                         | (0xffU 
                                                                            & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U])))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U]))))))) 
                                                >> 0x20U));
            __Vtemp_he2e8daa2__8[2U] = 0U;
            __Vtemp_he2e8daa2__8[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hf7137b89__0, __Vtemp_he2e8daa2__8, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [4U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v39 
                = (0xffU & (__Vtemp_hf7137b89__0[0U] 
                            | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                      [4U])));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v39 = 0x20U;
            __Vtemp_h34e42f15__0[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 8U)))))))));
            __Vtemp_h34e42f15__0[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h34e42f15__0[2U] = 0U;
            __Vtemp_h34e42f15__0[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h07f1bed2__0, __Vtemp_h34e42f15__0, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [5U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v5 
                = (((QData)((IData)(__Vtemp_h07f1bed2__0[3U])) 
                    << 0x20U) | (QData)((IData)(__Vtemp_h07f1bed2__0[2U])));
            __Vtemp_h34e42f15__1[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 8U)))))))));
            __Vtemp_h34e42f15__1[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h34e42f15__1[2U] = 0U;
            __Vtemp_h34e42f15__1[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h70d21314__0, __Vtemp_h34e42f15__1, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [5U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v40 
                = ((__Vtemp_h70d21314__0[1U] | (IData)(
                                                       (vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                                        [5U] 
                                                        >> 0x20U))) 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v40 = 0x1e8U;
            __Vtemp_h34e42f15__2[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 8U)))))))));
            __Vtemp_h34e42f15__2[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h34e42f15__2[2U] = 0U;
            __Vtemp_h34e42f15__2[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h48fbca01__0, __Vtemp_h34e42f15__2, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [5U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v41 
                = (0xffU & ((__Vtemp_h48fbca01__0[1U] 
                             | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                        [5U] >> 0x20U))) 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v41 = 0x1a8U;
            __Vtemp_h34e42f15__3[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 8U)))))))));
            __Vtemp_h34e42f15__3[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h34e42f15__3[2U] = 0U;
            __Vtemp_h34e42f15__3[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hafd87b31__0, __Vtemp_h34e42f15__3, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [5U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v42 
                = (0xffU & ((__Vtemp_hafd87b31__0[1U] 
                             | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                        [5U] >> 0x20U))) 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v42 = 0x168U;
            __Vtemp_h34e42f15__4[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 8U)))))))));
            __Vtemp_h34e42f15__4[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h34e42f15__4[2U] = 0U;
            __Vtemp_h34e42f15__4[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h6a57d92f__0, __Vtemp_h34e42f15__4, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [5U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v43 
                = (0xffU & (__Vtemp_h6a57d92f__0[1U] 
                            | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [5U] >> 0x20U))));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v43 = 0x128U;
            __Vtemp_h34e42f15__5[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 8U)))))))));
            __Vtemp_h34e42f15__5[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h34e42f15__5[2U] = 0U;
            __Vtemp_h34e42f15__5[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hfb2b9050__0, __Vtemp_h34e42f15__5, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [5U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v44 
                = ((__Vtemp_hfb2b9050__0[0U] | (IData)(
                                                       vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                                       [5U])) 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v44 = 0xe8U;
            __Vtemp_h34e42f15__6[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 8U)))))))));
            __Vtemp_h34e42f15__6[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h34e42f15__6[2U] = 0U;
            __Vtemp_h34e42f15__6[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hb39b32d8__0, __Vtemp_h34e42f15__6, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [5U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v45 
                = (0xffU & ((__Vtemp_hb39b32d8__0[0U] 
                             | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [5U])) >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v45 = 0xa8U;
            __Vtemp_h34e42f15__7[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 8U)))))))));
            __Vtemp_h34e42f15__7[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h34e42f15__7[2U] = 0U;
            __Vtemp_h34e42f15__7[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hb7f94261__0, __Vtemp_h34e42f15__7, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [5U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v46 
                = (0xffU & ((__Vtemp_hb7f94261__0[0U] 
                             | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [5U])) >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v46 = 0x68U;
            __Vtemp_h34e42f15__8[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 0x10U)) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         << 8U)) 
                                                                     | ((0xff00U 
                                                                         & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 8U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 8U)))))))));
            __Vtemp_h34e42f15__8[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 0x10U)) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          << 8U)) 
                                                                      | ((0xff00U 
                                                                          & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU]) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 8U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 0x10U)) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           << 8U)) 
                                                                       | ((0xff00U 
                                                                           & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U]) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 8U)))))))) 
                                                >> 0x20U));
            __Vtemp_h34e42f15__8[2U] = 0U;
            __Vtemp_h34e42f15__8[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hcb8462bd__0, __Vtemp_h34e42f15__8, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [5U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v47 
                = (0xffU & (__Vtemp_hcb8462bd__0[0U] 
                            | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                      [5U])));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v47 = 0x28U;
            __Vtemp_hb4162778__0[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_hb4162778__0[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_hb4162778__0[2U] = 0U;
            __Vtemp_hb4162778__0[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h74f3730a__0, __Vtemp_hb4162778__0, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [6U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v6 
                = (((QData)((IData)(__Vtemp_h74f3730a__0[3U])) 
                    << 0x20U) | (QData)((IData)(__Vtemp_h74f3730a__0[2U])));
            __Vtemp_hb4162778__1[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_hb4162778__1[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_hb4162778__1[2U] = 0U;
            __Vtemp_hb4162778__1[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hd0420400__0, __Vtemp_hb4162778__1, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [6U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v48 
                = ((__Vtemp_hd0420400__0[1U] | (IData)(
                                                       (vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                                        [6U] 
                                                        >> 0x20U))) 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v48 = 0x1f0U;
            __Vtemp_hb4162778__2[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_hb4162778__2[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_hb4162778__2[2U] = 0U;
            __Vtemp_hb4162778__2[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hf73f2575__0, __Vtemp_hb4162778__2, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [6U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v49 
                = (0xffU & ((__Vtemp_hf73f2575__0[1U] 
                             | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                        [6U] >> 0x20U))) 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v49 = 0x1b0U;
            __Vtemp_hb4162778__3[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_hb4162778__3[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_hb4162778__3[2U] = 0U;
            __Vtemp_hb4162778__3[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hf46f2807__0, __Vtemp_hb4162778__3, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [6U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v50 
                = (0xffU & ((__Vtemp_hf46f2807__0[1U] 
                             | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                        [6U] >> 0x20U))) 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v50 = 0x170U;
            __Vtemp_hb4162778__4[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_hb4162778__4[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_hb4162778__4[2U] = 0U;
            __Vtemp_hb4162778__4[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hb944d609__0, __Vtemp_hb4162778__4, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [6U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v51 
                = (0xffU & (__Vtemp_hb944d609__0[1U] 
                            | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [6U] >> 0x20U))));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v51 = 0x130U;
            __Vtemp_hb4162778__5[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_hb4162778__5[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_hb4162778__5[2U] = 0U;
            __Vtemp_hb4162778__5[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h5da5ade5__0, __Vtemp_hb4162778__5, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [6U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v52 
                = ((__Vtemp_h5da5ade5__0[0U] | (IData)(
                                                       vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                                       [6U])) 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v52 = 0xf0U;
            __Vtemp_hb4162778__6[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_hb4162778__6[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_hb4162778__6[2U] = 0U;
            __Vtemp_hb4162778__6[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hbecfd129__0, __Vtemp_hb4162778__6, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [6U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v53 
                = (0xffU & ((__Vtemp_hbecfd129__0[0U] 
                             | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [6U])) >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v53 = 0xb0U;
            __Vtemp_hb4162778__7[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_hb4162778__7[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_hb4162778__7[2U] = 0U;
            __Vtemp_hb4162778__7[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_hc04d56a4__0, __Vtemp_hb4162778__7, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [6U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v54 
                = (0xffU & ((__Vtemp_hc04d56a4__0[0U] 
                             | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [6U])) >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v54 = 0x70U;
            __Vtemp_hb4162778__8[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                      << 8U)) 
                                                                  | ((0xff0000U 
                                                                      & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 8U)) 
                                                                        | (0xffU 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                              >> 0x10U))))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                               >> 0x10U)))))))));
            __Vtemp_hb4162778__8[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                                                                       << 8U)) 
                                                                   | ((0xff0000U 
                                                                       & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU]) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 8U)) 
                                                                         | (0xffU 
                                                                            & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                               >> 0x10U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                                                                        << 8U)) 
                                                                    | ((0xff0000U 
                                                                        & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U]) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 8U)) 
                                                                          | (0xffU 
                                                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                                >> 0x10U)))))))) 
                                                >> 0x20U));
            __Vtemp_hb4162778__8[2U] = 0U;
            __Vtemp_hb4162778__8[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h1129842a__0, __Vtemp_hb4162778__8, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [6U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v55 
                = (0xffU & (__Vtemp_h1129842a__0[0U] 
                            | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                      [6U])));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v55 = 0x30U;
            __Vtemp_hc7bc04b3__0[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hc7bc04b3__0[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hc7bc04b3__0[2U] = 0U;
            __Vtemp_hc7bc04b3__0[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h5bc1289b__0, __Vtemp_hc7bc04b3__0, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [7U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v7 
                = (((QData)((IData)(__Vtemp_h5bc1289b__0[3U])) 
                    << 0x20U) | (QData)((IData)(__Vtemp_h5bc1289b__0[2U])));
            __Vtemp_hc7bc04b3__1[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hc7bc04b3__1[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hc7bc04b3__1[2U] = 0U;
            __Vtemp_hc7bc04b3__1[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h4dd2798f__0, __Vtemp_hc7bc04b3__1, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [7U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v56 
                = ((__Vtemp_h4dd2798f__0[1U] | (IData)(
                                                       (vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                                        [7U] 
                                                        >> 0x20U))) 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v56 = 0x1f8U;
            __Vtemp_hc7bc04b3__2[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hc7bc04b3__2[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hc7bc04b3__2[2U] = 0U;
            __Vtemp_hc7bc04b3__2[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_ha42e639f__0, __Vtemp_hc7bc04b3__2, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [7U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v57 
                = (0xffU & ((__Vtemp_ha42e639f__0[1U] 
                             | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                        [7U] >> 0x20U))) 
                            >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v57 = 0x1b8U;
            __Vtemp_hc7bc04b3__3[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hc7bc04b3__3[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hc7bc04b3__3[2U] = 0U;
            __Vtemp_hc7bc04b3__3[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_he9327814__0, __Vtemp_hc7bc04b3__3, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [7U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v58 
                = (0xffU & ((__Vtemp_he9327814__0[1U] 
                             | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                        [7U] >> 0x20U))) 
                            >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v58 = 0x178U;
            __Vtemp_hc7bc04b3__4[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hc7bc04b3__4[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hc7bc04b3__4[2U] = 0U;
            __Vtemp_hc7bc04b3__4[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_he257a0ab__0, __Vtemp_hc7bc04b3__4, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [7U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v59 
                = (0xffU & (__Vtemp_he257a0ab__0[1U] 
                            | (IData)((vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [7U] >> 0x20U))));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v59 = 0x138U;
            __Vtemp_hc7bc04b3__5[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hc7bc04b3__5[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hc7bc04b3__5[2U] = 0U;
            __Vtemp_hc7bc04b3__5[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h22ea5162__0, __Vtemp_hc7bc04b3__5, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [7U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v60 
                = ((__Vtemp_h22ea5162__0[0U] | (IData)(
                                                       vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                                       [7U])) 
                   >> 0x18U);
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v60 = 0xf8U;
            __Vtemp_hc7bc04b3__6[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hc7bc04b3__6[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hc7bc04b3__6[2U] = 0U;
            __Vtemp_hc7bc04b3__6[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_h426db359__0, __Vtemp_hc7bc04b3__6, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [7U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v61 
                = (0xffU & ((__Vtemp_h426db359__0[0U] 
                             | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [7U])) >> 0x10U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v61 = 0xb8U;
            __Vtemp_hc7bc04b3__7[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hc7bc04b3__7[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hc7bc04b3__7[2U] = 0U;
            __Vtemp_hc7bc04b3__7[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_ha3929202__0, __Vtemp_hc7bc04b3__7, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [7U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v62 
                = (0xffU & ((__Vtemp_ha3929202__0[0U] 
                             | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                       [7U])) >> 8U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v62 = 0x78U;
            __Vtemp_hc7bc04b3__8[0U] = (IData)((((QData)((IData)(
                                                                 ((0xff000000U 
                                                                   & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                  | ((0xff0000U 
                                                                      & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                         >> 8U)) 
                                                                     | ((0xff00U 
                                                                         & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                            >> 0x10U)) 
                                                                        | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                           >> 0x18U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                            >> 0x18U))))))));
            __Vtemp_hc7bc04b3__8[1U] = (IData)(((((QData)((IData)(
                                                                  ((0xff000000U 
                                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU]) 
                                                                   | ((0xff0000U 
                                                                       & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                                                                          >> 8U)) 
                                                                      | ((0xff00U 
                                                                          & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                                                                             >> 0x10U)) 
                                                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                                                                            >> 0x18U)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xff000000U 
                                                                     & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U]) 
                                                                    | ((0xff0000U 
                                                                        & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                                                                           >> 8U)) 
                                                                       | ((0xff00U 
                                                                           & (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                                                                              >> 0x10U)) 
                                                                          | (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                                                                             >> 0x18U))))))) 
                                                >> 0x20U));
            __Vtemp_hc7bc04b3__8[2U] = 0U;
            __Vtemp_hc7bc04b3__8[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp_he29f0e19__0, __Vtemp_hc7bc04b3__8, 
                          vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                          [7U]);
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v63 
                = (0xffU & (__Vtemp_he29f0e19__0[0U] 
                            | (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data
                                      [7U])));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v63 = 0x38U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[0U] 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                [0U][0U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[1U] 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                [0U][1U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[2U] 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                [0U][2U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[3U] 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                [0U][3U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[4U] 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                [0U][4U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[5U] 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                [0U][5U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[6U] 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                [0U][6U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[7U] 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                [0U][7U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[8U] 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                [0U][8U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[9U] 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                [0U][9U];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[0xaU] 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                [0U][0xaU];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[0xbU] 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                [0U][0xbU];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[0xcU] 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                [0U][0xcU];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[0xdU] 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                [0U][0xdU];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[0xeU] 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                [0U][0xeU];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[0xfU] 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                [0U][0xfU];
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v0 
                = (0xffU & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [0U] 
                                                 >> 3U)))
                               ? (((0x80U & ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x38U)) 
                                             << 7U)) 
                                   | ((0x40U & ((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                         >> 0x30U)) 
                                                << 6U)) 
                                      | ((0x20U & ((IData)(
                                                           (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                            >> 0x28U)) 
                                                   << 5U)) 
                                         | ((0x10U 
                                             & ((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                         >> 0x20U)) 
                                                << 4U)) 
                                            | ((8U 
                                                & ((IData)(
                                                           (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                            >> 0x18U)) 
                                                   << 3U)) 
                                               | ((4U 
                                                   & ((IData)(
                                                              (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                               >> 0x10U)) 
                                                      << 2U)) 
                                                  | ((2U 
                                                      & ((IData)(
                                                                 (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                  >> 8U)) 
                                                         << 1U)) 
                                                     | (1U 
                                                        & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned))))))))) 
                                  << (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                               [0U] 
                                               >> 3U)))
                               : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                             [0U]) >> 8U));
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v0 = 1U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v0 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [0U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x38U)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x30U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x28U)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x20U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x18U)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x10U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 8U)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [0U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [0U]) >> 7U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v0 = 0x38U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v1 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [0U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x38U)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x30U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x28U)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x20U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x18U)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x10U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 8U)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [0U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [0U]) >> 6U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v1 = 0x30U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v2 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [0U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x38U)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x30U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x28U)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x20U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x18U)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x10U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 8U)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [0U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [0U]) >> 5U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v2 = 0x28U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v3 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [0U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x38U)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x30U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x28U)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x20U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x18U)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x10U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 8U)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [0U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [0U]) >> 4U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v3 = 0x20U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v4 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [0U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x38U)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x30U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x28U)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x20U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x18U)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x10U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 8U)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [0U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [0U]) >> 3U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v4 = 0x18U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v5 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [0U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x38U)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x30U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x28U)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x20U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x18U)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x10U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 8U)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [0U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [0U]) >> 2U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v5 = 0x10U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v6 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [0U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x38U)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x30U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x28U)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x20U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x18U)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x10U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 8U)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [0U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [0U]) >> 1U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v6 = 8U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v7 
                = (1U & (((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                             [0U] >> 3U)))
                           ? (0xffffU & (((0x80U & 
                                           ((IData)(
                                                    (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                     >> 0x38U)) 
                                            << 7U)) 
                                          | ((0x40U 
                                              & ((IData)(
                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                          >> 0x30U)) 
                                                 << 6U)) 
                                             | ((0x20U 
                                                 & ((IData)(
                                                            (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                             >> 0x28U)) 
                                                    << 5U)) 
                                                | ((0x10U 
                                                    & ((IData)(
                                                               (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                >> 0x20U)) 
                                                       << 4U)) 
                                                   | ((8U 
                                                       & ((IData)(
                                                                  (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                   >> 0x18U)) 
                                                          << 3U)) 
                                                      | ((4U 
                                                          & ((IData)(
                                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                      >> 0x10U)) 
                                                             << 2U)) 
                                                         | ((2U 
                                                             & ((IData)(
                                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                         >> 8U)) 
                                                                << 1U)) 
                                                            | (1U 
                                                               & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned))))))))) 
                                         << (0x7fU 
                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                [0U] 
                                                >> 3U))))
                           : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                         [0U]));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v7 = 0U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v1 
                = (0xffU & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [1U] 
                                                 >> 3U)))
                               ? (((0x80U & ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x39U)) 
                                             << 7U)) 
                                   | ((0x40U & ((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                         >> 0x31U)) 
                                                << 6U)) 
                                      | ((0x20U & ((IData)(
                                                           (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                            >> 0x29U)) 
                                                   << 5U)) 
                                         | ((0x10U 
                                             & ((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                         >> 0x21U)) 
                                                << 4U)) 
                                            | ((8U 
                                                & ((IData)(
                                                           (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                            >> 0x19U)) 
                                                   << 3U)) 
                                               | ((4U 
                                                   & ((IData)(
                                                              (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                               >> 0x11U)) 
                                                      << 2U)) 
                                                  | ((2U 
                                                      & ((IData)(
                                                                 (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                  >> 9U)) 
                                                         << 1U)) 
                                                     | (1U 
                                                        & (IData)(
                                                                  (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                   >> 1U)))))))))) 
                                  << (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                               [1U] 
                                               >> 3U)))
                               : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                             [1U]) >> 8U));
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v8 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [1U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x39U)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x31U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x29U)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x21U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x19U)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x11U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 9U)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 1U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [1U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [1U]) >> 7U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v8 = 0x39U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v9 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [1U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x39U)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x31U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x29U)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x21U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x19U)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x11U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 9U)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 1U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [1U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [1U]) >> 6U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v9 = 0x31U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v10 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [1U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x39U)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x31U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x29U)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x21U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x19U)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x11U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 9U)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 1U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [1U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [1U]) >> 5U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v10 = 0x29U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v11 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [1U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x39U)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x31U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x29U)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x21U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x19U)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x11U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 9U)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 1U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [1U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [1U]) >> 4U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v11 = 0x21U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v12 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [1U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x39U)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x31U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x29U)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x21U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x19U)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x11U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 9U)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 1U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [1U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [1U]) >> 3U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v12 = 0x19U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v13 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [1U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x39U)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x31U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x29U)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x21U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x19U)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x11U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 9U)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 1U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [1U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [1U]) >> 2U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v13 = 0x11U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v14 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [1U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x39U)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x31U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x29U)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x21U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x19U)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x11U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 9U)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 1U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [1U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [1U]) >> 1U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v14 = 9U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v15 
                = (1U & (((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                             [1U] >> 3U)))
                           ? (0xffffU & (((0x80U & 
                                           ((IData)(
                                                    (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                     >> 0x39U)) 
                                            << 7U)) 
                                          | ((0x40U 
                                              & ((IData)(
                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                          >> 0x31U)) 
                                                 << 6U)) 
                                             | ((0x20U 
                                                 & ((IData)(
                                                            (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                             >> 0x29U)) 
                                                    << 5U)) 
                                                | ((0x10U 
                                                    & ((IData)(
                                                               (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                >> 0x21U)) 
                                                       << 4U)) 
                                                   | ((8U 
                                                       & ((IData)(
                                                                  (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                   >> 0x19U)) 
                                                          << 3U)) 
                                                      | ((4U 
                                                          & ((IData)(
                                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                      >> 0x11U)) 
                                                             << 2U)) 
                                                         | ((2U 
                                                             & ((IData)(
                                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                         >> 9U)) 
                                                                << 1U)) 
                                                            | (1U 
                                                               & (IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 1U)))))))))) 
                                         << (0x7fU 
                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                [1U] 
                                                >> 3U))))
                           : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                         [1U]));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v15 = 1U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v2 
                = (0xffU & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [2U] 
                                                 >> 3U)))
                               ? (((0x80U & ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3aU)) 
                                             << 7U)) 
                                   | ((0x40U & ((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                         >> 0x32U)) 
                                                << 6U)) 
                                      | ((0x20U & ((IData)(
                                                           (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                            >> 0x2aU)) 
                                                   << 5U)) 
                                         | ((0x10U 
                                             & ((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                         >> 0x22U)) 
                                                << 4U)) 
                                            | ((8U 
                                                & ((IData)(
                                                           (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                            >> 0x1aU)) 
                                                   << 3U)) 
                                               | ((4U 
                                                   & ((IData)(
                                                              (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                               >> 0x12U)) 
                                                      << 2U)) 
                                                  | ((2U 
                                                      & ((IData)(
                                                                 (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                  >> 0xaU)) 
                                                         << 1U)) 
                                                     | (1U 
                                                        & (IData)(
                                                                  (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                   >> 2U)))))))))) 
                                  << (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                               [2U] 
                                               >> 3U)))
                               : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                             [2U]) >> 8U));
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v16 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [2U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3aU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x32U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2aU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x22U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1aU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x12U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xaU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 2U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [2U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [2U]) >> 7U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v16 = 0x3aU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v17 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [2U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3aU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x32U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2aU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x22U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1aU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x12U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xaU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 2U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [2U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [2U]) >> 6U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v17 = 0x32U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v18 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [2U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3aU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x32U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2aU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x22U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1aU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x12U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xaU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 2U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [2U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [2U]) >> 5U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v18 = 0x2aU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v19 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [2U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3aU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x32U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2aU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x22U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1aU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x12U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xaU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 2U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [2U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [2U]) >> 4U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v19 = 0x22U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v20 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [2U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3aU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x32U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2aU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x22U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1aU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x12U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xaU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 2U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [2U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [2U]) >> 3U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v20 = 0x1aU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v21 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [2U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3aU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x32U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2aU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x22U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1aU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x12U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xaU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 2U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [2U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [2U]) >> 2U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v21 = 0x12U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v22 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [2U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3aU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x32U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2aU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x22U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1aU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x12U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xaU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 2U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [2U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [2U]) >> 1U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v22 = 0xaU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v23 
                = (1U & (((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                             [2U] >> 3U)))
                           ? (0xffffU & (((0x80U & 
                                           ((IData)(
                                                    (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                     >> 0x3aU)) 
                                            << 7U)) 
                                          | ((0x40U 
                                              & ((IData)(
                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                          >> 0x32U)) 
                                                 << 6U)) 
                                             | ((0x20U 
                                                 & ((IData)(
                                                            (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                             >> 0x2aU)) 
                                                    << 5U)) 
                                                | ((0x10U 
                                                    & ((IData)(
                                                               (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                >> 0x22U)) 
                                                       << 4U)) 
                                                   | ((8U 
                                                       & ((IData)(
                                                                  (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                   >> 0x1aU)) 
                                                          << 3U)) 
                                                      | ((4U 
                                                          & ((IData)(
                                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                      >> 0x12U)) 
                                                             << 2U)) 
                                                         | ((2U 
                                                             & ((IData)(
                                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                         >> 0xaU)) 
                                                                << 1U)) 
                                                            | (1U 
                                                               & (IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 2U)))))))))) 
                                         << (0x7fU 
                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                [2U] 
                                                >> 3U))))
                           : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                         [2U]));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v23 = 2U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v3 
                = (0xffU & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [3U] 
                                                 >> 3U)))
                               ? (((0x80U & ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3bU)) 
                                             << 7U)) 
                                   | ((0x40U & ((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                         >> 0x33U)) 
                                                << 6U)) 
                                      | ((0x20U & ((IData)(
                                                           (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                            >> 0x2bU)) 
                                                   << 5U)) 
                                         | ((0x10U 
                                             & ((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                         >> 0x23U)) 
                                                << 4U)) 
                                            | ((8U 
                                                & ((IData)(
                                                           (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                            >> 0x1bU)) 
                                                   << 3U)) 
                                               | ((4U 
                                                   & ((IData)(
                                                              (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                               >> 0x13U)) 
                                                      << 2U)) 
                                                  | ((2U 
                                                      & ((IData)(
                                                                 (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                  >> 0xbU)) 
                                                         << 1U)) 
                                                     | (1U 
                                                        & (IData)(
                                                                  (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                   >> 3U)))))))))) 
                                  << (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                               [3U] 
                                               >> 3U)))
                               : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                             [3U]) >> 8U));
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v24 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [3U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3bU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x33U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2bU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x23U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1bU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x13U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xbU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 3U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [3U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [3U]) >> 7U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v24 = 0x3bU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v25 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [3U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3bU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x33U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2bU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x23U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1bU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x13U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xbU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 3U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [3U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [3U]) >> 6U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v25 = 0x33U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v26 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [3U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3bU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x33U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2bU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x23U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1bU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x13U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xbU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 3U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [3U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [3U]) >> 5U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v26 = 0x2bU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v27 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [3U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3bU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x33U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2bU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x23U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1bU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x13U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xbU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 3U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [3U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [3U]) >> 4U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v27 = 0x23U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v28 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [3U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3bU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x33U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2bU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x23U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1bU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x13U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xbU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 3U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [3U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [3U]) >> 3U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v28 = 0x1bU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v29 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [3U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3bU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x33U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2bU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x23U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1bU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x13U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xbU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 3U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [3U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [3U]) >> 2U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v29 = 0x13U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v30 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [3U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3bU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x33U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2bU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x23U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1bU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x13U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xbU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 3U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [3U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [3U]) >> 1U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v30 = 0xbU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v31 
                = (1U & (((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                             [3U] >> 3U)))
                           ? (0xffffU & (((0x80U & 
                                           ((IData)(
                                                    (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                     >> 0x3bU)) 
                                            << 7U)) 
                                          | ((0x40U 
                                              & ((IData)(
                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                          >> 0x33U)) 
                                                 << 6U)) 
                                             | ((0x20U 
                                                 & ((IData)(
                                                            (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                             >> 0x2bU)) 
                                                    << 5U)) 
                                                | ((0x10U 
                                                    & ((IData)(
                                                               (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                >> 0x23U)) 
                                                       << 4U)) 
                                                   | ((8U 
                                                       & ((IData)(
                                                                  (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                   >> 0x1bU)) 
                                                          << 3U)) 
                                                      | ((4U 
                                                          & ((IData)(
                                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                      >> 0x13U)) 
                                                             << 2U)) 
                                                         | ((2U 
                                                             & ((IData)(
                                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                         >> 0xbU)) 
                                                                << 1U)) 
                                                            | (1U 
                                                               & (IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 3U)))))))))) 
                                         << (0x7fU 
                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                [3U] 
                                                >> 3U))))
                           : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                         [3U]));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v31 = 3U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v4 
                = (0xffU & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [4U] 
                                                 >> 3U)))
                               ? (((0x80U & ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3cU)) 
                                             << 7U)) 
                                   | ((0x40U & ((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                         >> 0x34U)) 
                                                << 6U)) 
                                      | ((0x20U & ((IData)(
                                                           (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                            >> 0x2cU)) 
                                                   << 5U)) 
                                         | ((0x10U 
                                             & ((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                         >> 0x24U)) 
                                                << 4U)) 
                                            | ((8U 
                                                & ((IData)(
                                                           (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                            >> 0x1cU)) 
                                                   << 3U)) 
                                               | ((4U 
                                                   & ((IData)(
                                                              (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                               >> 0x14U)) 
                                                      << 2U)) 
                                                  | ((2U 
                                                      & ((IData)(
                                                                 (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                  >> 0xcU)) 
                                                         << 1U)) 
                                                     | (1U 
                                                        & (IData)(
                                                                  (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                   >> 4U)))))))))) 
                                  << (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                               [4U] 
                                               >> 3U)))
                               : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                             [4U]) >> 8U));
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v32 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [4U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3cU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x34U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2cU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x24U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1cU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x14U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xcU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 4U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [4U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [4U]) >> 7U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v32 = 0x3cU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v33 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [4U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3cU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x34U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2cU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x24U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1cU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x14U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xcU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 4U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [4U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [4U]) >> 6U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v33 = 0x34U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v34 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [4U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3cU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x34U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2cU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x24U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1cU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x14U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xcU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 4U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [4U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [4U]) >> 5U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v34 = 0x2cU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v35 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [4U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3cU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x34U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2cU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x24U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1cU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x14U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xcU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 4U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [4U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [4U]) >> 4U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v35 = 0x24U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v36 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [4U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3cU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x34U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2cU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x24U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1cU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x14U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xcU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 4U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [4U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [4U]) >> 3U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v36 = 0x1cU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v37 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [4U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3cU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x34U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2cU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x24U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1cU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x14U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xcU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 4U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [4U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [4U]) >> 2U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v37 = 0x14U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v38 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [4U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3cU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x34U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2cU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x24U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1cU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x14U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xcU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 4U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [4U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [4U]) >> 1U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v38 = 0xcU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v39 
                = (1U & (((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                             [4U] >> 3U)))
                           ? (0xffffU & (((0x80U & 
                                           ((IData)(
                                                    (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                     >> 0x3cU)) 
                                            << 7U)) 
                                          | ((0x40U 
                                              & ((IData)(
                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                          >> 0x34U)) 
                                                 << 6U)) 
                                             | ((0x20U 
                                                 & ((IData)(
                                                            (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                             >> 0x2cU)) 
                                                    << 5U)) 
                                                | ((0x10U 
                                                    & ((IData)(
                                                               (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                >> 0x24U)) 
                                                       << 4U)) 
                                                   | ((8U 
                                                       & ((IData)(
                                                                  (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                   >> 0x1cU)) 
                                                          << 3U)) 
                                                      | ((4U 
                                                          & ((IData)(
                                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                      >> 0x14U)) 
                                                             << 2U)) 
                                                         | ((2U 
                                                             & ((IData)(
                                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                         >> 0xcU)) 
                                                                << 1U)) 
                                                            | (1U 
                                                               & (IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 4U)))))))))) 
                                         << (0x7fU 
                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                [4U] 
                                                >> 3U))))
                           : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                         [4U]));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v39 = 4U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v5 
                = (0xffU & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [5U] 
                                                 >> 3U)))
                               ? (((0x80U & ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3dU)) 
                                             << 7U)) 
                                   | ((0x40U & ((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                         >> 0x35U)) 
                                                << 6U)) 
                                      | ((0x20U & ((IData)(
                                                           (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                            >> 0x2dU)) 
                                                   << 5U)) 
                                         | ((0x10U 
                                             & ((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                         >> 0x25U)) 
                                                << 4U)) 
                                            | ((8U 
                                                & ((IData)(
                                                           (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                            >> 0x1dU)) 
                                                   << 3U)) 
                                               | ((4U 
                                                   & ((IData)(
                                                              (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                               >> 0x15U)) 
                                                      << 2U)) 
                                                  | ((2U 
                                                      & ((IData)(
                                                                 (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                  >> 0xdU)) 
                                                         << 1U)) 
                                                     | (1U 
                                                        & (IData)(
                                                                  (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                   >> 5U)))))))))) 
                                  << (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                               [5U] 
                                               >> 3U)))
                               : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                             [5U]) >> 8U));
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v40 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [5U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3dU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x35U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2dU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x25U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1dU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x15U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xdU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 5U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [5U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [5U]) >> 7U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v40 = 0x3dU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v41 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [5U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3dU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x35U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2dU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x25U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1dU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x15U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xdU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 5U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [5U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [5U]) >> 6U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v41 = 0x35U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v42 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [5U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3dU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x35U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2dU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x25U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1dU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x15U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xdU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 5U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [5U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [5U]) >> 5U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v42 = 0x2dU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v43 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [5U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3dU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x35U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2dU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x25U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1dU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x15U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xdU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 5U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [5U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [5U]) >> 4U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v43 = 0x25U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v44 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [5U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3dU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x35U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2dU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x25U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1dU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x15U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xdU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 5U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [5U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [5U]) >> 3U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v44 = 0x1dU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v45 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [5U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3dU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x35U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2dU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x25U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1dU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x15U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xdU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 5U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [5U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [5U]) >> 2U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v45 = 0x15U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v46 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [5U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3dU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x35U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2dU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x25U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1dU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x15U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xdU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 5U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [5U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [5U]) >> 1U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v46 = 0xdU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v47 
                = (1U & (((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                             [5U] >> 3U)))
                           ? (0xffffU & (((0x80U & 
                                           ((IData)(
                                                    (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                     >> 0x3dU)) 
                                            << 7U)) 
                                          | ((0x40U 
                                              & ((IData)(
                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                          >> 0x35U)) 
                                                 << 6U)) 
                                             | ((0x20U 
                                                 & ((IData)(
                                                            (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                             >> 0x2dU)) 
                                                    << 5U)) 
                                                | ((0x10U 
                                                    & ((IData)(
                                                               (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                >> 0x25U)) 
                                                       << 4U)) 
                                                   | ((8U 
                                                       & ((IData)(
                                                                  (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                   >> 0x1dU)) 
                                                          << 3U)) 
                                                      | ((4U 
                                                          & ((IData)(
                                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                      >> 0x15U)) 
                                                             << 2U)) 
                                                         | ((2U 
                                                             & ((IData)(
                                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                         >> 0xdU)) 
                                                                << 1U)) 
                                                            | (1U 
                                                               & (IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 5U)))))))))) 
                                         << (0x7fU 
                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                [5U] 
                                                >> 3U))))
                           : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                         [5U]));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v47 = 5U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v6 
                = (0xffU & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [6U] 
                                                 >> 3U)))
                               ? (((0x80U & ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3eU)) 
                                             << 7U)) 
                                   | ((0x40U & ((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                         >> 0x36U)) 
                                                << 6U)) 
                                      | ((0x20U & ((IData)(
                                                           (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                            >> 0x2eU)) 
                                                   << 5U)) 
                                         | ((0x10U 
                                             & ((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                         >> 0x26U)) 
                                                << 4U)) 
                                            | ((8U 
                                                & ((IData)(
                                                           (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                            >> 0x1eU)) 
                                                   << 3U)) 
                                               | ((4U 
                                                   & ((IData)(
                                                              (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                               >> 0x16U)) 
                                                      << 2U)) 
                                                  | ((2U 
                                                      & ((IData)(
                                                                 (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                  >> 0xeU)) 
                                                         << 1U)) 
                                                     | (1U 
                                                        & (IData)(
                                                                  (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                   >> 6U)))))))))) 
                                  << (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                               [6U] 
                                               >> 3U)))
                               : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                             [6U]) >> 8U));
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v48 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [6U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3eU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x36U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2eU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x26U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1eU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x16U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xeU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 6U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [6U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [6U]) >> 7U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v48 = 0x3eU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v49 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [6U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3eU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x36U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2eU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x26U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1eU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x16U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xeU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 6U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [6U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [6U]) >> 6U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v49 = 0x36U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v50 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [6U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3eU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x36U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2eU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x26U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1eU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x16U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xeU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 6U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [6U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [6U]) >> 5U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v50 = 0x2eU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v51 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [6U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3eU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x36U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2eU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x26U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1eU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x16U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xeU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 6U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [6U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [6U]) >> 4U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v51 = 0x26U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v52 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [6U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3eU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x36U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2eU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x26U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1eU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x16U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xeU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 6U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [6U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [6U]) >> 3U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v52 = 0x1eU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v53 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [6U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3eU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x36U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2eU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x26U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1eU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x16U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xeU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 6U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [6U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [6U]) >> 2U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v53 = 0x16U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v54 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [6U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3eU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x36U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2eU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x26U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1eU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x16U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xeU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 6U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [6U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [6U]) >> 1U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v54 = 0xeU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v55 
                = (1U & (((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                             [6U] >> 3U)))
                           ? (0xffffU & (((0x80U & 
                                           ((IData)(
                                                    (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                     >> 0x3eU)) 
                                            << 7U)) 
                                          | ((0x40U 
                                              & ((IData)(
                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                          >> 0x36U)) 
                                                 << 6U)) 
                                             | ((0x20U 
                                                 & ((IData)(
                                                            (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                             >> 0x2eU)) 
                                                    << 5U)) 
                                                | ((0x10U 
                                                    & ((IData)(
                                                               (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                >> 0x26U)) 
                                                       << 4U)) 
                                                   | ((8U 
                                                       & ((IData)(
                                                                  (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                   >> 0x1eU)) 
                                                          << 3U)) 
                                                      | ((4U 
                                                          & ((IData)(
                                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                      >> 0x16U)) 
                                                             << 2U)) 
                                                         | ((2U 
                                                             & ((IData)(
                                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                         >> 0xeU)) 
                                                                << 1U)) 
                                                            | (1U 
                                                               & (IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 6U)))))))))) 
                                         << (0x7fU 
                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                [6U] 
                                                >> 3U))))
                           : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                         [6U]));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v55 = 6U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v7 
                = (0xffU & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [7U] 
                                                 >> 3U)))
                               ? (((0x80U & ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3fU)) 
                                             << 7U)) 
                                   | ((0x40U & ((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                         >> 0x37U)) 
                                                << 6U)) 
                                      | ((0x20U & ((IData)(
                                                           (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                            >> 0x2fU)) 
                                                   << 5U)) 
                                         | ((0x10U 
                                             & ((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                         >> 0x27U)) 
                                                << 4U)) 
                                            | ((8U 
                                                & ((IData)(
                                                           (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                            >> 0x1fU)) 
                                                   << 3U)) 
                                               | ((4U 
                                                   & ((IData)(
                                                              (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                               >> 0x17U)) 
                                                      << 2U)) 
                                                  | ((2U 
                                                      & ((IData)(
                                                                 (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                  >> 0xfU)) 
                                                         << 1U)) 
                                                     | (1U 
                                                        & (IData)(
                                                                  (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                   >> 7U)))))))))) 
                                  << (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                               [7U] 
                                               >> 3U)))
                               : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                             [7U]) >> 8U));
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v56 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [7U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3fU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x37U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2fU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x27U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1fU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x17U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xfU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 7U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [7U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [7U]) >> 7U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v56 = 0x3fU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v57 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [7U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3fU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x37U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2fU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x27U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1fU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x17U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xfU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 7U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [7U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [7U]) >> 6U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v57 = 0x37U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v58 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [7U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3fU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x37U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2fU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x27U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1fU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x17U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xfU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 7U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [7U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [7U]) >> 5U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v58 = 0x2fU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v59 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [7U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3fU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x37U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2fU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x27U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1fU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x17U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xfU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 7U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [7U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [7U]) >> 4U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v59 = 0x27U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v60 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [7U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3fU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x37U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2fU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x27U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1fU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x17U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xfU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 7U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [7U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [7U]) >> 3U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v60 = 0x1fU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v61 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [7U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3fU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x37U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2fU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x27U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1fU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x17U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xfU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 7U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [7U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [7U]) >> 2U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v61 = 0x17U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v62 
                = (1U & ((((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                              [7U] 
                                              >> 3U)))
                            ? (0xffffU & (((0x80U & 
                                            ((IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                      >> 0x3fU)) 
                                             << 7U)) 
                                           | ((0x40U 
                                               & ((IData)(
                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                           >> 0x37U)) 
                                                  << 6U)) 
                                              | ((0x20U 
                                                  & ((IData)(
                                                             (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                              >> 0x2fU)) 
                                                     << 5U)) 
                                                 | ((0x10U 
                                                     & ((IData)(
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                 >> 0x27U)) 
                                                        << 4U)) 
                                                    | ((8U 
                                                        & ((IData)(
                                                                   (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                    >> 0x1fU)) 
                                                           << 3U)) 
                                                       | ((4U 
                                                           & ((IData)(
                                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                       >> 0x17U)) 
                                                              << 2U)) 
                                                          | ((2U 
                                                              & ((IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 0xfU)) 
                                                                 << 1U)) 
                                                             | (1U 
                                                                & (IData)(
                                                                          (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                           >> 7U)))))))))) 
                                          << (0x7fU 
                                              & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                 [7U] 
                                                 >> 3U))))
                            : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                          [7U]) >> 1U));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v62 = 0xfU;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v63 
                = (1U & (((0xfU >= (0x7fU & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                             [7U] >> 3U)))
                           ? (0xffffU & (((0x80U & 
                                           ((IData)(
                                                    (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                     >> 0x3fU)) 
                                            << 7U)) 
                                          | ((0x40U 
                                              & ((IData)(
                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                          >> 0x37U)) 
                                                 << 6U)) 
                                             | ((0x20U 
                                                 & ((IData)(
                                                            (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                             >> 0x2fU)) 
                                                    << 5U)) 
                                                | ((0x10U 
                                                    & ((IData)(
                                                               (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                >> 0x27U)) 
                                                       << 4U)) 
                                                   | ((8U 
                                                       & ((IData)(
                                                                  (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                   >> 0x1fU)) 
                                                          << 3U)) 
                                                      | ((4U 
                                                          & ((IData)(
                                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                      >> 0x17U)) 
                                                             << 2U)) 
                                                         | ((2U 
                                                             & ((IData)(
                                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                         >> 0xfU)) 
                                                                << 1U)) 
                                                            | (1U 
                                                               & (IData)(
                                                                         (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                                                                          >> 7U)))))))))) 
                                         << (0x7fU 
                                             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                [7U] 
                                                >> 3U))))
                           : 0U) | vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm
                         [7U]));
            __Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v63 = 7U;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v64 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U];
            vlSelf->main__DOT__ddr3_controller_inst__DOT__cmd_odt_q 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__cmd_odt;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_status_q 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_status_d;
            if ((0x14U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction_address))) {
                vlSelf->main__DOT__ddr3_controller_inst__DOT__cmd_odt_q = 0U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_status_q = 0U;
            }
            if (((~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_stall_q)) 
                 & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_update))) {
                __Vdly__main__DOT__ddr3_controller_inst__DOT__stage2_pending 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_pending;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_aux 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_aux;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_we 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_we;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned 
                    = (~ vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_dm);
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_col 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_col;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_bank 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_bank;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_row 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_row;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[1U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[2U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[3U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[4U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[5U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[6U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[7U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[8U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[9U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xaU];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xbU];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xcU];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xdU];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xeU];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xfU];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__stage1_pending = 0U;
            }
            if ((IData)((((IData)(vlSelf->main__DOT____Vcellout__wbwide_xbar__o_scyc) 
                          >> 2U) & (~ (IData)(vlSelf->main__DOT__wbwide_ddr3_controller_stall))))) {
                __Vdly__main__DOT__ddr3_controller_inst__DOT__stage1_pending 
                    = (1U & ((IData)(vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sstb) 
                             >> 2U));
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_aux = 0U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_we 
                    = (1U & ((IData)(vlSelf->main__DOT____Vcellout__wbwide_xbar__o_swe) 
                             >> 2U));
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_dm 
                    = (((QData)((IData)(vlSelf->main__DOT____Vcellout__wbwide_xbar__o_ssel[5U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->main__DOT____Vcellout__wbwide_xbar__o_ssel[4U])));
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_col 
                    = (0x3c0U & (vlSelf->main__DOT____Vcellout__wbwide_xbar__o_saddr[1U] 
                                 >> 6U));
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_bank 
                    = (7U & (vlSelf->main__DOT____Vcellout__wbwide_xbar__o_saddr[1U] 
                             >> 0x10U));
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_row 
                    = (0x3fffU & ((vlSelf->main__DOT____Vcellout__wbwide_xbar__o_saddr[2U] 
                                   << 0xdU) | (vlSelf->main__DOT____Vcellout__wbwide_xbar__o_saddr[1U] 
                                               >> 0x13U)));
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_next_row 
                    = (0x3fffU & (((IData)(5U) + ((
                                                   vlSelf->main__DOT____Vcellout__wbwide_xbar__o_saddr[2U] 
                                                   << 0x14U) 
                                                  | (vlSelf->main__DOT____Vcellout__wbwide_xbar__o_saddr[1U] 
                                                     >> 0xcU))) 
                                  >> 7U));
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_next_bank 
                    = (7U & (((IData)(5U) + ((vlSelf->main__DOT____Vcellout__wbwide_xbar__o_saddr[2U] 
                                              << 0x14U) 
                                             | (vlSelf->main__DOT____Vcellout__wbwide_xbar__o_saddr[1U] 
                                                >> 0xcU))) 
                             >> 4U));
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0U] 
                    = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sdata[0x20U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[1U] 
                    = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sdata[0x21U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[2U] 
                    = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sdata[0x22U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[3U] 
                    = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sdata[0x23U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[4U] 
                    = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sdata[0x24U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[5U] 
                    = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sdata[0x25U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[6U] 
                    = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sdata[0x26U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[7U] 
                    = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sdata[0x27U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[8U] 
                    = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sdata[0x28U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[9U] 
                    = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sdata[0x29U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xaU] 
                    = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sdata[0x2aU];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xbU] 
                    = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sdata[0x2bU];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xcU] 
                    = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sdata[0x2cU];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xdU] 
                    = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sdata[0x2dU];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xeU] 
                    = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sdata[0x2eU];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xfU] 
                    = vlSelf->main__DOT____Vcellout__wbwide_xbar__o_sdata[0x2fU];
            } else if ((0xeU != (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) {
                __Vdly__main__DOT__ddr3_controller_inst__DOT__stage1_pending 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_stb;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_we 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_we;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_dm = 0ULL;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_aux 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_aux;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_col 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_col;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_bank = 0U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_row = 0U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_next_row = 0U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_next_bank = 0U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[1U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[1U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[2U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[2U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[3U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[3U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[4U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[4U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[5U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[5U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[6U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[6U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[7U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[7U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[8U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[8U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[9U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[9U];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xaU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xaU];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xbU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xbU];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xcU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xcU];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xdU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xdU];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xeU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xeU];
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xfU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xfU];
            }
            if (((~ ((IData)(vlSelf->main__DOT____Vcellout__wbwide_xbar__o_scyc) 
                     >> 2U)) & (0xeU == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate)))) {
                __Vdly__main__DOT__ddr3_controller_inst__DOT__stage2_pending = 0U;
                __Vdly__main__DOT__ddr3_controller_inst__DOT__stage1_pending = 0U;
            }
        }
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_aux = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_we = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_col = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[4U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[5U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[6U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[7U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[8U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[9U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xaU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xbU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xcU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xdU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xeU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xfU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_dqs = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__train_delay 
            = ((0U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__train_delay))
                ? 0U : (3U & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__train_delay) 
                              - (IData)(1U))));
        __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_before_read_data 
            = ((0U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_data))
                ? 0U : (0xfU & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_data) 
                                - (IData)(1U))));
        __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_before_write_level_feedback 
            = ((0U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_level_feedback))
                ? 0U : (0x1fU & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_level_feedback) 
                                 - (IData)(1U))));
        vlSelf->o_ddr3_controller_bitslip = 0U;
        __Vdly__o_ddr3_controller_odelay_data_ld = 0U;
        __Vdly__o_ddr3_controller_odelay_dqs_ld = 0U;
        __Vdly__o_ddr3_controller_idelay_data_ld = 0U;
        __Vdly__o_ddr3_controller_idelay_dqs_ld = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__lane_times_8 
            = (0x3fU & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                        << 3U));
        __Vdly__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein_prev 
            = vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein
            [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane];
        if (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_update) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v0 
                = ((1U & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_odelay_data_ld) 
                          >> (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_write_lane)))
                    ? (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_odelay_data_cntvaluein)
                    : vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein
                   [vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_write_lane]);
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v0 = 1U;
            __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v0 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_write_lane;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein__v0 
                = ((1U & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_odelay_dqs_ld) 
                          >> (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_write_lane)))
                    ? (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_odelay_dqs_cntvaluein)
                    : vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein
                   [vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_write_lane]);
            __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein__v0 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_write_lane;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein__v0 
                = ((1U & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_idelay_data_ld) 
                          >> (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_write_lane)))
                    ? (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_idelay_data_cntvaluein)
                    : vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein
                   [vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_write_lane]);
            __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein__v0 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_write_lane;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein__v0 
                = ((1U & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_idelay_dqs_ld) 
                          >> (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_write_lane)))
                    ? (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_idelay_dqs_cntvaluein)
                    : vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein
                   [vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_write_lane]);
            __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein__v0 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_write_lane;
            __Vdly__o_ddr3_controller_odelay_data_ld 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_odelay_data_ld;
            __Vdly__o_ddr3_controller_odelay_dqs_ld 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_odelay_dqs_ld;
            __Vdly__o_ddr3_controller_idelay_data_ld 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_idelay_data_ld;
            __Vdly__o_ddr3_controller_idelay_dqs_ld 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_idelay_dqs_ld;
            __Vdly__main__DOT__ddr3_controller_inst__DOT__lane 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_write_lane;
        } else if ((0xeU != (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) {
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v1 
                = (0x1fU & ((1U & ((IData)(vlSelf->o_ddr3_controller_odelay_data_ld) 
                                   >> (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane)))
                             ? ((IData)(1U) + vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein
                                [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane])
                             : vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein
                            [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane]));
            __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v1 = 1U;
            __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v1 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__lane;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein__v1 
                = (0x1fU & ((1U & ((IData)(vlSelf->o_ddr3_controller_odelay_dqs_ld) 
                                   >> (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane)))
                             ? ((IData)(1U) + vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein
                                [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane])
                             : vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein
                            [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane]));
            __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein__v1 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__lane;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein__v1 
                = (0x1fU & ((1U & ((IData)(vlSelf->o_ddr3_controller_idelay_data_ld) 
                                   >> (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane)))
                             ? ((IData)(1U) + vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein
                                [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane])
                             : vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein
                            [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane]));
            __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein__v1 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__lane;
            __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein__v1 
                = (0x1fU & ((1U & ((IData)(vlSelf->o_ddr3_controller_idelay_dqs_ld) 
                                   >> (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane)))
                             ? ((IData)(1U) + vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein
                                [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane])
                             : vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein
                            [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane]));
            __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein__v1 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__lane;
        }
        if (vlSelf->main__DOT__ddr3_controller_inst__DOT__initial_dqs) {
            __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_target_index 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_target_index_value;
            __Vdly__main__DOT__ddr3_controller_inst__DOT__dq_target_index 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_target_index_value;
            __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_target_index_orig 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_target_index_value;
        }
        if ((0U == vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein
             [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane])) {
            __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_target_index 
                = (0x3fU & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_target_index_orig) 
                            - (IData)(2U)));
        }
        if (((0U == vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein
              [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane]) 
             & (0x1fU == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein_prev)))) {
            __Vdly__main__DOT__ddr3_controller_inst__DOT__dq_target_index 
                = (0x3fU & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_target_index_orig) 
                            - (IData)(2U)));
        }
        if (((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_stb) 
             & ((IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_scyc) 
                >> 0xbU))) {
            if (((((((((0U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr)) 
                       | (1U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) 
                      | (2U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) 
                     | (3U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) 
                    | (4U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) 
                   | (5U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) 
                  | (6U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) 
                 | (7U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr)))) {
                if ((0U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                    if ((1U & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we)))) {
                        vlSelf->main__DOT__wb32_ddr3_phy_idata 
                            = vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein
                            [(7U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr 
                                    >> 4U))];
                    }
                } else if ((1U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                    if ((1U & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we)))) {
                        vlSelf->main__DOT__wb32_ddr3_phy_idata 
                            = vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein
                            [(7U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr 
                                    >> 4U))];
                    }
                } else if ((2U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                    if ((1U & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we)))) {
                        vlSelf->main__DOT__wb32_ddr3_phy_idata 
                            = vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein
                            [(7U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr 
                                    >> 4U))];
                    }
                } else if ((3U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                    if ((1U & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we)))) {
                        vlSelf->main__DOT__wb32_ddr3_phy_idata 
                            = vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein
                            [(7U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr 
                                    >> 4U))];
                    }
                } else if ((4U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                    if ((1U & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we)))) {
                        vlSelf->main__DOT__wb32_ddr3_phy_idata 
                            = ((0xffff8000U & vlSelf->main__DOT__wb32_ddr3_phy_idata) 
                               | (((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                                   << 0xbU) | (((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction_address) 
                                                << 6U) 
                                               | (((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->i_ddr3_controller_idelayctrl_rdy)))));
                    }
                } else if ((5U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                    if ((1U & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we)))) {
                        vlSelf->main__DOT__wb32_ddr3_phy_idata 
                            = ((vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                                [7U] << 0x1cU) | ((
                                                   vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                                                   [6U] 
                                                   << 0x18U) 
                                                  | ((vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                                                      [5U] 
                                                      << 0x14U) 
                                                     | ((vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                                                         [4U] 
                                                         << 0x10U) 
                                                        | ((vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                                                            [3U] 
                                                            << 0xcU) 
                                                           | ((vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                                                               [2U] 
                                                               << 8U) 
                                                              | ((vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                                                                  [1U] 
                                                                  << 4U) 
                                                                 | vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                                                                 [0U])))))));
                    }
                } else if ((6U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                    if ((1U & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we)))) {
                        vlSelf->main__DOT__wb32_ddr3_phy_idata 
                            = (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_store);
                    }
                } else if ((1U & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we)))) {
                    vlSelf->main__DOT__wb32_ddr3_phy_idata 
                        = (IData)(vlSelf->i_ddr3_controller_iserdes_bitslip_reference);
                }
            } else if ((8U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                if ((1U & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we)))) {
                    vlSelf->main__DOT__wb32_ddr3_phy_idata 
                        = vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[0U];
                }
            } else if ((9U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                if ((1U & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we)))) {
                    vlSelf->main__DOT__wb32_ddr3_phy_idata 
                        = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_pattern[0U];
                }
            } else if ((1U & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we)))) {
                vlSelf->main__DOT__wb32_ddr3_phy_idata = 0xaaaaaaaaU;
            }
        }
        if (((((((((0U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate)) 
                   | (1U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) 
                  | (2U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) 
                 | (3U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) 
                | (4U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) 
               | (5U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) 
              | (6U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) 
             | (7U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate)))) {
            if ((0U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) {
                if (((IData)(vlSelf->i_ddr3_controller_idelayctrl_rdy) 
                     & (0xdU == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction_address)))) {
                    __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 1U;
                    __Vdly__main__DOT__ddr3_controller_inst__DOT__lane = 0U;
                    __Vdly__o_ddr3_controller_odelay_data_ld = 0xffU;
                    __Vdly__o_ddr3_controller_odelay_dqs_ld = 0xffU;
                    __Vdly__o_ddr3_controller_idelay_data_ld = 0xffU;
                    __Vdly__o_ddr3_controller_idelay_dqs_ld = 0xffU;
                    vlSelf->main__DOT__ddr3_controller_inst__DOT__pause_counter = 1U;
                } else if ((0xdU == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction_address))) {
                    vlSelf->main__DOT__ddr3_controller_inst__DOT__pause_counter = 1U;
                }
            } else if ((1U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) {
                if ((0U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__train_delay))) {
                    if ((0x78U == (0xffU & (IData)(
                                                   (vlSelf->i_ddr3_controller_iserdes_bitslip_reference 
                                                    >> 
                                                    (0x3fU 
                                                     & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                        << 3U))))))) {
                        __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 2U;
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__initial_dqs = 1U;
                        __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index_repeat = 0U;
                        __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index_stored = 0U;
                    } else {
                        vlSelf->o_ddr3_controller_bitslip 
                            = ((IData)(vlSelf->o_ddr3_controller_bitslip) 
                               | (0xffU & ((IData)(1U) 
                                           << (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane))));
                        __Vdly__main__DOT__ddr3_controller_inst__DOT__train_delay = 3U;
                    }
                }
            } else if ((2U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) {
                __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_before_read_data = 4U;
                __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 3U;
                __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_count_repeat = 0U;
            } else if ((3U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) {
                if ((0U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_data))) {
                    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_count_repeat 
                        = (0xfU & ((IData)(1U) + (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_count_repeat)));
                    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_store 
                        = (((QData)((IData)((0xffU 
                                             & (IData)(
                                                       (vlSelf->i_ddr3_controller_iserdes_dqs 
                                                        >> 
                                                        (0x3fU 
                                                         & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                            << 3U))))))) 
                            << 0x20U) | (QData)((IData)(
                                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_store 
                                                         >> 8U))));
                    if ((4U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_count_repeat))) {
                        __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 4U;
                        __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index_stored 
                            = vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index;
                        __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index = 0U;
                    }
                }
            } else if ((4U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) {
                if ((0x154U == ((0x27U >= (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index))
                                 ? (0x3ffU & (IData)(
                                                     (vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_store 
                                                      >> (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index))))
                                 : 0U))) {
                    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index_repeat 
                        = (((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index) 
                            == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index_stored))
                            ? (1U & ((IData)(1U) + (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index_repeat)))
                            : 0U);
                    if (vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index_repeat) {
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__initial_dqs = 0U;
                        __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index_repeat = 0U;
                        __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 5U;
                    } else {
                        __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 2U;
                    }
                } else {
                    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index 
                        = (0x3fU & ((IData)(1U) + (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index)));
                }
            } else if ((5U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) {
                if (((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index_stored) 
                     == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_target_index))) {
                    __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v0 
                        = (0xfU & ((7U & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dq_target_index) 
                                          >> 3U)) + 
                                   (5U <= (7U & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dq_target_index)))));
                    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v0 = 1U;
                    __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v0 
                        = vlSelf->main__DOT__ddr3_controller_inst__DOT__lane;
                    __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 6U;
                    __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_bitslip_arrangement 
                        = (0xffffU & (0x3c3cU >> (7U 
                                                  & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dq_target_index))));
                } else {
                    __Vdly__o_ddr3_controller_idelay_data_ld 
                        = ((IData)(__Vdly__o_ddr3_controller_idelay_data_ld) 
                           | (0xffU & ((IData)(1U) 
                                       << (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane))));
                    __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 2U;
                    __Vdly__o_ddr3_controller_idelay_dqs_ld 
                        = ((IData)(__Vdly__o_ddr3_controller_idelay_dqs_ld) 
                           | (0xffU & ((IData)(1U) 
                                       << (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane))));
                }
            } else if ((6U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) {
                if ((0U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__train_delay))) {
                    if (((0xffU & (IData)((vlSelf->i_ddr3_controller_iserdes_bitslip_reference 
                                           >> (0x3fU 
                                               & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                  << 3U))))) 
                         == (0xffU & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_bitslip_arrangement)))) {
                        if ((7U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane))) {
                            vlSelf->main__DOT__ddr3_controller_inst__DOT__pause_counter = 0U;
                            __Vdly__main__DOT__ddr3_controller_inst__DOT__lane = 0U;
                            __Vdly__main__DOT__ddr3_controller_inst__DOT__prev_write_level_feedback = 1U;
                            __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 7U;
                        } else {
                            __Vdly__main__DOT__ddr3_controller_inst__DOT__lane 
                                = (7U & ((IData)(1U) 
                                         + (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane)));
                            __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 1U;
                        }
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max 
                            = (((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max) 
                                > vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                                [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane])
                                ? (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max)
                                : vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe
                               [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane]);
                    } else {
                        vlSelf->o_ddr3_controller_bitslip 
                            = ((IData)(vlSelf->o_ddr3_controller_bitslip) 
                               | (0xffU & ((IData)(1U) 
                                           << (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane))));
                        __Vdly__main__DOT__ddr3_controller_inst__DOT__train_delay = 3U;
                    }
                }
            } else if ((0x11U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction_address))) {
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_dqs = 1U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_odt = 1U;
                __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_before_write_level_feedback = 0xdU;
                __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 8U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__pause_counter = 1U;
            }
        } else if ((8U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) {
            if ((0U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_level_feedback))) {
                __Vdly__main__DOT__ddr3_controller_inst__DOT__prev_write_level_feedback 
                    = (1U & (vlSelf->i_ddr3_controller_iserdes_data[
                             ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane_times_8) 
                              >> 5U)] >> (0x1fU & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane_times_8))));
                if ((1U == (((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__prev_write_level_feedback) 
                             << 1U) | (1U & (vlSelf->i_ddr3_controller_iserdes_data[
                                             ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane_times_8) 
                                              >> 5U)] 
                                             >> (0x1fU 
                                                 & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane_times_8))))))) {
                    if ((7U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane))) {
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_odt = 0U;
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__pause_counter = 0U;
                        __Vdly__main__DOT__ddr3_controller_inst__DOT__lane = 0U;
                        __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 9U;
                    } else {
                        __Vdly__main__DOT__ddr3_controller_inst__DOT__lane 
                            = (7U & ((IData)(1U) + (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane)));
                        __Vdly__main__DOT__ddr3_controller_inst__DOT__prev_write_level_feedback = 1U;
                        __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 7U;
                    }
                } else {
                    __Vdly__o_ddr3_controller_odelay_data_ld 
                        = ((IData)(__Vdly__o_ddr3_controller_odelay_data_ld) 
                           | (0xffU & ((IData)(1U) 
                                       << (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane))));
                    __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 7U;
                    __Vdly__o_ddr3_controller_odelay_dqs_ld 
                        = ((IData)(__Vdly__o_ddr3_controller_odelay_dqs_ld) 
                           | (0xffU & ((IData)(1U) 
                                       << (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane))));
                }
            }
        } else if ((9U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) {
            if (((0x16U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction_address)) 
                 & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_stall_q)))) {
                __Vdly__main__DOT__ddr3_controller_inst__DOT__write_calib_stb = 1U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_aux = 1U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_we = 1U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_col = 0U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0U] = 0xc1c1c1c1U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[1U] = 0xc1c1c1c1U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[2U] = 0x51515151U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[3U] = 0x51515151U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[4U] = 0xadadadadU;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[5U] = 0xadadadadU;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[6U] = 0xd0d0d0d0U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[7U] = 0xd0d0d0d0U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[8U] = 0x8c8c8c8cU;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[9U] = 0x8c8c8c8cU;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xaU] = 0x29292929U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xbU] = 0x29292929U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xcU] = 0x77777777U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xdU] = 0x77777777U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xeU] = 0x91919191U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xfU] = 0x91919191U;
                __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 0xaU;
            }
        } else if ((0xaU == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) {
            __Vdly__main__DOT__ddr3_controller_inst__DOT__write_calib_stb = 1U;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_aux = 1U;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_we = 1U;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_col = 8U;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0U] = 0x3d3d3d3dU;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[1U] = 0x3d3d3d3dU;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[2U] = 0x2c2c2c2cU;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[3U] = 0x2c2c2c2cU;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[4U] = 0xf1f1f1f1U;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[5U] = 0xf1f1f1f1U;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[6U] = 0x75757575U;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[7U] = 0x75757575U;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[8U] = 0xd2d2d2d2U;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[9U] = 0xd2d2d2d2U;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xaU] = 0xcfcfcfcfU;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xbU] = 0xcfcfcfcfU;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xcU] = 0xdbdbdbdbU;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xdU] = 0xdbdbdbdbU;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xeU] = 0x80808080U;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xfU] = 0x80808080U;
            __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 0xbU;
        } else if ((0xbU == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) {
            if ((1U & ((~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_stall_q)) 
                       & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_stb))))) {
                __Vdly__main__DOT__ddr3_controller_inst__DOT__write_calib_stb = 1U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_aux = 0U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_we = 0U;
                __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 0xcU;
            }
        } else if ((0xcU == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) {
            if ((1U == vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q
                 [0U])) {
                __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][0U];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[1U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][1U];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[2U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][2U];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[3U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][3U];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[4U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][4U];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[5U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][5U];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[6U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][6U];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[7U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][7U];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[8U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][8U];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[9U] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][9U];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xaU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][0xaU];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xbU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][0xbU];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xcU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][0xcU];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xdU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][0xdU];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xeU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][0xeU];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xfU] 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][0xfU];
                __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 0xdU;
                __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__data_start_index__v0 = 1U;
                __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__data_start_index__v0 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__lane;
                __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern[0U] = 0xd0ad51c1U;
                __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern[1U] = 0x9177298cU;
                __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern[2U] = 0x75f12c3dU;
                __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern[3U] = 0x80dbcfd2U;
            }
        } else if ((0xdU == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) {
            if (((((QData)((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_pattern[
                                   (((IData)(0x3fU) 
                                     + vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                     [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane]) 
                                    >> 5U)])) << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane]))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane])))) 
                  | (((0U == (0x1fU & vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                              [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane]))
                       ? 0ULL : ((QData)((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_pattern[
                                                 (((IData)(0x1fU) 
                                                   + 
                                                   vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                                   [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane]) 
                                                  >> 5U)])) 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                        [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane])))) 
                     | ((QData)((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_pattern[
                                        (vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                         [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane] 
                                         >> 5U)])) 
                        >> (0x1fU & vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                            [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane])))) 
                 == (((QData)((IData)((((((0U == (0x1fU 
                                                  & ((IData)(0x1c0U) 
                                                     + 
                                                     ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                      << 3U))))
                                           ? 0U : (
                                                   vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[
                                                   (((IData)(7U) 
                                                     + 
                                                     (0x1ffU 
                                                      & ((IData)(0x1c0U) 
                                                         + 
                                                         ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                          << 3U)))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x1c0U) 
                                                        + 
                                                        ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                         << 3U)))))) 
                                         | (vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[
                                            (0xfU & 
                                             (((IData)(0x1c0U) 
                                               + ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                  << 3U)) 
                                              >> 5U))] 
                                            >> (0x1fU 
                                                & ((IData)(0x1c0U) 
                                                   + 
                                                   ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                    << 3U))))) 
                                        << 0x18U) | 
                                       ((0xff0000U 
                                         & ((((0U == 
                                               (0x1fU 
                                                & ((IData)(0x180U) 
                                                   + 
                                                   ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                    << 3U))))
                                               ? 0U
                                               : (vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[
                                                  (((IData)(7U) 
                                                    + 
                                                    (0x1ffU 
                                                     & ((IData)(0x180U) 
                                                        + 
                                                        ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                         << 3U)))) 
                                                   >> 5U)] 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x180U) 
                                                       + 
                                                       ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                        << 3U)))))) 
                                             | (vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[
                                                (0xfU 
                                                 & (((IData)(0x180U) 
                                                     + 
                                                     ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                      << 3U)) 
                                                    >> 5U))] 
                                                >> 
                                                (0x1fU 
                                                 & ((IData)(0x180U) 
                                                    + 
                                                    ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                     << 3U))))) 
                                            << 0x10U)) 
                                        | ((0xff00U 
                                            & ((((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x140U) 
                                                      + 
                                                      ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                       << 3U))))
                                                  ? 0U
                                                  : 
                                                 (vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[
                                                  (((IData)(7U) 
                                                    + 
                                                    (0x1ffU 
                                                     & ((IData)(0x140U) 
                                                        + 
                                                        ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                         << 3U)))) 
                                                   >> 5U)] 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x140U) 
                                                       + 
                                                       ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                        << 3U)))))) 
                                                | (vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[
                                                   (0xfU 
                                                    & (((IData)(0x140U) 
                                                        + 
                                                        ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                         << 3U)) 
                                                       >> 5U))] 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x140U) 
                                                       + 
                                                       ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                        << 3U))))) 
                                               << 8U)) 
                                           | (0xffU 
                                              & (((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x100U) 
                                                       + 
                                                       ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                        << 3U))))
                                                   ? 0U
                                                   : 
                                                  (vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[
                                                   (((IData)(7U) 
                                                     + 
                                                     (0x1ffU 
                                                      & ((IData)(0x100U) 
                                                         + 
                                                         ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                          << 3U)))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x100U) 
                                                        + 
                                                        ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                         << 3U)))))) 
                                                 | (vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[
                                                    (0xfU 
                                                     & (((IData)(0x100U) 
                                                         + 
                                                         ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                          << 3U)) 
                                                        >> 5U))] 
                                                    >> 
                                                    (0x1fU 
                                                     & ((IData)(0x100U) 
                                                        + 
                                                        ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                         << 3U))))))))))) 
                      << 0x20U) | (QData)((IData)((
                                                   ((((0U 
                                                       == 
                                                       (0x1fU 
                                                        & ((IData)(0xc0U) 
                                                           + 
                                                           ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                            << 3U))))
                                                       ? 0U
                                                       : 
                                                      (vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[
                                                       (((IData)(7U) 
                                                         + 
                                                         (0x1ffU 
                                                          & ((IData)(0xc0U) 
                                                             + 
                                                             ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                              << 3U)))) 
                                                        >> 5U)] 
                                                       << 
                                                       ((IData)(0x20U) 
                                                        - 
                                                        (0x1fU 
                                                         & ((IData)(0xc0U) 
                                                            + 
                                                            ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                             << 3U)))))) 
                                                     | (vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[
                                                        (0xfU 
                                                         & (((IData)(0xc0U) 
                                                             + 
                                                             ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                              << 3U)) 
                                                            >> 5U))] 
                                                        >> 
                                                        (0x1fU 
                                                         & ((IData)(0xc0U) 
                                                            + 
                                                            ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                             << 3U))))) 
                                                    << 0x18U) 
                                                   | ((0xff0000U 
                                                       & ((((0U 
                                                             == 
                                                             (0x1fU 
                                                              & ((IData)(0x80U) 
                                                                 + 
                                                                 ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                                  << 3U))))
                                                             ? 0U
                                                             : 
                                                            (vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[
                                                             (((IData)(7U) 
                                                               + 
                                                               (0x1ffU 
                                                                & ((IData)(0x80U) 
                                                                   + 
                                                                   ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                                    << 3U)))) 
                                                              >> 5U)] 
                                                             << 
                                                             ((IData)(0x20U) 
                                                              - 
                                                              (0x1fU 
                                                               & ((IData)(0x80U) 
                                                                  + 
                                                                  ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                                   << 3U)))))) 
                                                           | (vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[
                                                              (0xfU 
                                                               & (((IData)(0x80U) 
                                                                   + 
                                                                   ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                                    << 3U)) 
                                                                  >> 5U))] 
                                                              >> 
                                                              (0x1fU 
                                                               & ((IData)(0x80U) 
                                                                  + 
                                                                  ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                                   << 3U))))) 
                                                          << 0x10U)) 
                                                      | ((0xff00U 
                                                          & ((((0U 
                                                                == 
                                                                (0x1fU 
                                                                 & ((IData)(0x40U) 
                                                                    + 
                                                                    ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                                     << 3U))))
                                                                ? 0U
                                                                : 
                                                               (vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[
                                                                (((IData)(7U) 
                                                                  + 
                                                                  (0x1ffU 
                                                                   & ((IData)(0x40U) 
                                                                      + 
                                                                      ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                                       << 3U)))) 
                                                                 >> 5U)] 
                                                                << 
                                                                ((IData)(0x20U) 
                                                                 - 
                                                                 (0x1fU 
                                                                  & ((IData)(0x40U) 
                                                                     + 
                                                                     ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                                      << 3U)))))) 
                                                              | (vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[
                                                                 (0xfU 
                                                                  & (((IData)(0x40U) 
                                                                      + 
                                                                      ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                                       << 3U)) 
                                                                     >> 5U))] 
                                                                 >> 
                                                                 (0x1fU 
                                                                  & ((IData)(0x40U) 
                                                                     + 
                                                                     ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                                      << 3U))))) 
                                                             << 8U)) 
                                                         | (0xffU 
                                                            & (((0U 
                                                                 == 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                                     << 3U)))
                                                                 ? 0U
                                                                 : 
                                                                (vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[
                                                                 (((IData)(7U) 
                                                                   + 
                                                                   (0x1ffU 
                                                                    & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                                       << 3U))) 
                                                                  >> 5U)] 
                                                                 << 
                                                                 ((IData)(0x20U) 
                                                                  - 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                                      << 3U))))) 
                                                               | (vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[
                                                                  (0xfU 
                                                                   & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                                      >> 2U))] 
                                                                  >> 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane) 
                                                                      << 3U))))))))))))) {
                if ((7U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane))) {
                    __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 0xeU;
                } else {
                    __Vdly__main__DOT__ddr3_controller_inst__DOT__lane 
                        = (7U & ((IData)(1U) + (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane)));
                    __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__data_start_index__v1 = 1U;
                    __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__data_start_index__v1 
                        = (7U & ((IData)(1U) + (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__lane)));
                }
            } else {
                __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__data_start_index__v2 
                    = (0x7fU & ((IData)(8U) + vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index
                                [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane]));
                __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__data_start_index__v2 = 1U;
                __Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__data_start_index__v2 
                    = vlSelf->main__DOT__ddr3_controller_inst__DOT__lane;
            }
        } else if ((0xeU == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate))) {
            __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 0xeU;
            if ((0x13U == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction_address))) {
                vlSelf->main__DOT__ddr3_controller_inst__DOT__pause_counter = 1U;
                if ((((~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_pending)) 
                      & (~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_pending))) 
                     & (IData)(vlSelf->main__DOT__wbwide_ddr3_controller_stall))) {
                    vlSelf->main__DOT__ddr3_controller_inst__DOT__pause_counter = 0U;
                }
            }
        }
        if (vlSelf->main__DOT__ddr3_controller_inst__DOT__reset_done) {
            vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_stall_q 
                = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_stall_d;
            vlSelf->main__DOT__wbwide_ddr3_controller_stall 
                = ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_stall_d) 
                   | (0xeU != (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate)));
            if ((1U & (~ (vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction 
                          >> 0x1bU)))) {
                vlSelf->main__DOT__wbwide_ddr3_controller_stall = 1U;
            }
        }
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_write_lane = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_update = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_odelay_data_ld = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_odelay_dqs_ld = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_idelay_data_ld = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_idelay_dqs_ld = 0U;
        if (((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_stb) 
             & ((IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_scyc) 
                >> 0xbU))) {
            vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_write_lane 
                = (7U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_data 
                         >> 5U));
            if (((((((((0U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr)) 
                       | (1U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) 
                      | (2U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) 
                     | (3U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) 
                    | (4U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) 
                   | (5U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) 
                  | (6U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) 
                 | (7U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr)))) {
                if ((0U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                    if (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we) {
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_update 
                            = (1U & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_sel));
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_odelay_data_ld 
                            = (0xffU & ((IData)(1U) 
                                        << (7U & (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_data 
                                                  >> 5U))));
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_odelay_data_cntvaluein 
                            = (0x1fU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_data);
                    }
                } else if ((1U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                    if (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we) {
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_update 
                            = (1U & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_sel));
                    }
                } else if ((2U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                    if (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we) {
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_update 
                            = (1U & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_sel));
                    }
                } else if ((3U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                    if (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we) {
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_update 
                            = (1U & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_sel));
                    }
                }
                if ((0U != (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                    if ((1U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                        if (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we) {
                            vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_odelay_dqs_ld 
                                = (0xffU & ((IData)(1U) 
                                            << (7U 
                                                & (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_data 
                                                   >> 5U))));
                            vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_odelay_dqs_cntvaluein 
                                = (0x1fU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_data);
                        }
                    }
                    if ((1U != (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                        if ((2U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                            if (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we) {
                                vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_idelay_data_ld 
                                    = (0xffU & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_data 
                                                    >> 5U))));
                                vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_idelay_data_cntvaluein 
                                    = (0x1fU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_data);
                            }
                        }
                        if ((2U != (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                            if ((3U == (0xfU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr))) {
                                if (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we) {
                                    vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_idelay_dqs_ld 
                                        = (0xffU & 
                                           ((IData)(1U) 
                                            << (7U 
                                                & (vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_data 
                                                   >> 5U))));
                                    vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_idelay_dqs_cntvaluein 
                                        = (0x1fU & vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_data);
                                }
                            }
                        }
                    }
                }
            }
        }
        if ((IData)((((IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_scyc) 
                      >> 0xbU) & (~ (IData)(vlSelf->main__DOT__wb32_ddr3_phy_stall))))) {
            vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_sel 
                = (0xfU & (IData)((vlSelf->main__DOT____Vcellout__wb32_xbar__o_ssel 
                                   >> 0x2cU)));
            vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr 
                = (0x7fU & (vlSelf->main__DOT____Vcellout__wb32_xbar__o_saddr[2U] 
                            >> 0x18U));
            vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_data 
                = vlSelf->main__DOT____Vcellout__wb32_xbar__o_sdata[0xbU];
            vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we 
                = (1U & ((IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_swe) 
                         >> 0xbU));
            vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_stb 
                = (1U & ((IData)(vlSelf->main__DOT____Vcellout__wb32_xbar__o_sstb) 
                         >> 0xbU));
        } else if ((1U & (~ (IData)(vlSelf->main__DOT__wb32_ddr3_phy_stall)))) {
            vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_sel = 0U;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr = 0U;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_data = 0U;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we = 0U;
            vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_stb = 0U;
        }
    } else {
        vlSelf->main__DOT__wb32_ddr3_phy_ack = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__index = 2U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__index = 0x10U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_val = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_q = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dq = 0U;
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v8 = 1U;
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v8 = 1U;
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v8 = 1U;
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v8 = 1U;
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v8 = 1U;
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v10 = 1U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__index_read_pipe = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__index_wb_data = 0U;
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v3 = 1U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__instruction_address = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__instruction = 0x4380005U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_counter = 5U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_counter_is_zero = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__reset_done = 0U;
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__stage2_data__v65 = 1U;
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v65 = 1U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__cmd_odt_q = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_status_q = 0U;
        vlSelf->main__DOT__wb32_ddr3_phy_idata = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__stage1_pending = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_aux = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_we = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_dm = 0ULL;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_col = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_bank = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_row = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_next_bank = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_next_row = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[4U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[5U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[6U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[7U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[8U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[9U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xaU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xbU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xcU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xdU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xeU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_data[0xfU] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__stage2_pending = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_aux = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_we = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_col = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_bank = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_row = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[4U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[5U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[6U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[7U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[8U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[9U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xaU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xbU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xcU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xdU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xeU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data_unaligned[0xfU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm_unaligned = 0ULL;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_store = 0ULL;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_target_index = 0U;
        __Vdly__o_ddr3_controller_odelay_data_ld = 0U;
        __Vdly__o_ddr3_controller_odelay_dqs_ld = 0U;
        __Vdly__o_ddr3_controller_idelay_data_ld = 0U;
        __Vdly__o_ddr3_controller_idelay_dqs_ld = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__prev_write_level_feedback = 1U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_calib_stb = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__dq_target_index = 0U;
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v2 = 1U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__train_delay = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_count_repeat = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_target_index_orig = 0U;
        vlSelf->o_ddr3_controller_bitslip = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__lane_times_8 = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein_prev = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__initial_dqs = 1U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__lane = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_bitslip_arrangement = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_dqs = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_odt = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_aux = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_we = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_col = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[4U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[5U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[6U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[7U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[8U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[9U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xaU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xbU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xcU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xdU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xeU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_data[0xfU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__pause_counter = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0U] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[1U] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[2U] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[3U] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[4U] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[5U] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[6U] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[7U] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[8U] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[9U] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xaU] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xbU] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xcU] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xdU] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xeU] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xfU] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern[0U] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern[1U] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern[2U] = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe_max = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index_stored = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index_repeat = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_before_write_level_feedback = 0U;
        __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_before_read_data = 0U;
        __Vdlyvset__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v1 = 1U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_stall_q = 1U;
        vlSelf->main__DOT__wbwide_ddr3_controller_stall = 1U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_write_lane = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_update = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_odelay_data_ld = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_odelay_data_cntvaluein = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_odelay_dqs_ld = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_odelay_dqs_cntvaluein = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_idelay_data_ld = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_idelay_data_cntvaluein = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_idelay_dqs_ld = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_phy_idelay_dqs_cntvaluein = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_sel = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_addr = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_data = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_we = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__wb2_stb = 0U;
    }
    vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs_q 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_q;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs_val 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs_val;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dqs;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dq 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__write_dq;
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v0) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q[0U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v0;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q[1U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v1;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q[2U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v2;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q[3U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v3;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q[4U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v4;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q[5U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v5;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q[6U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v6;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q[7U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v7;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q__v8) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q[4U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q[5U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q[6U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_activate_counter_q[7U] = 0U;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v0) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q[0U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v0;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q[1U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v1;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q[2U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v2;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q[3U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v3;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q[4U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v4;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q[5U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v5;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q[6U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v6;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q[7U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v7;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q__v8) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q[4U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q[5U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q[6U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_precharge_counter_q[7U] = 0U;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v0) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q[0U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v0;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q[1U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v1;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q[2U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v2;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q[3U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v3;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q[4U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v4;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q[5U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v5;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q[6U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v6;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q[7U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v7;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q__v8) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q[4U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q[5U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q[6U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q[7U] = 0U;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v0) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q[0U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v0;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q[1U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v1;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q[2U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v2;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q[3U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v3;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q[4U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v4;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q[5U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v5;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q[6U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v6;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q[7U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v7;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__bank_active_row_q__v8) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q[4U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q[5U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q[6U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q[7U] = 0U;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v0) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q[0U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v0;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q[1U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v1;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q[2U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v2;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q[3U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v3;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q[4U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v4;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q[5U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v5;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q[6U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v6;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q[7U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v7;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q__v8) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q[4U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q[5U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q[6U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q[7U] = 0U;
    }
    vlSelf->main__DOT__ddr3_controller_inst__DOT__index_read_pipe 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__index_read_pipe;
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v0) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q[0U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v0;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v1) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q[1U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v1;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v2) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q[2U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v2;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v3) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q[3U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v3;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v4) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q[4U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v4;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v5) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q[4U] = 0U;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q__v10) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q[4U] = 0U;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v0) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe[0U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v0;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v1) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe[1U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v1;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v0;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v2) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe[__Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v2] 
            = (vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe
               [__Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v2] 
               | (0xffffU & ((IData)(1U) << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v2))));
    }
    vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_counter 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_counter;
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v0) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data[0U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v0;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data[1U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v1;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data[2U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v2;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data[3U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v3;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data[4U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v4;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data[5U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v5;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data[6U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v6;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data[7U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_data__v7;
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v0), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v0);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v1), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v1);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v2), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v2);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v3), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v3);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v4), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v4);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v5), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v5);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v6), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v6);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v7), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v7);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v8), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v8);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v9), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v9);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v10), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v10);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v11), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v11);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v12), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v12);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v13), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v13);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v14), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v14);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v15), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v15);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v16), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v16);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v17), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v17);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v18), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v18);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v19), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v19);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v20), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v20);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v21), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v21);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v22), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v22);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v23), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v23);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v24), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v24);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v25), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v25);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v26), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v26);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v27), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v27);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v28), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v28);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v29), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v29);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v30), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v30);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v31), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v31);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v32), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v32);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v33), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v33);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v34), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v34);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v35), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v35);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v36), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v36);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v37), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v37);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v38), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v38);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v39), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v39);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v40), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v40);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v41), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v41);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v42), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v42);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v43), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v43);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v44), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v44);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v45), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v45);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v46), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v46);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v47), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v47);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v48), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v48);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v49), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v49);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v50), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v50);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v51), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v51);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v52), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v52);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v53), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v53);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v54), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v54);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v55), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v55);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v56), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v56);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v57), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v57);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v58), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v58);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v59), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v59);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v60), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v60);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v61), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v61);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v62), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v62);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_data__v63), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v63);
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][0U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[0U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][1U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[1U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][2U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[2U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][3U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[3U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][4U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[4U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][5U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[5U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][6U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[6U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][7U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[7U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][8U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[8U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][9U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[9U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][0xaU] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[0xaU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][0xbU] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[0xbU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][0xcU] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[0xcU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][0xdU] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[0xdU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][0xeU] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[0xeU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][0xfU] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_data__v64[0xfU];
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__stage2_data__v65) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data[0U] = 0ULL;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data[1U] = 0ULL;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data[2U] = 0ULL;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data[3U] = 0ULL;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data[4U] = 0ULL;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data[5U] = 0ULL;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data[6U] = 0ULL;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_data[7U] = 0ULL;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[0U][0U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[0U][1U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[0U][2U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[0U][3U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[0U][4U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[0U][5U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[0U][6U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[0U][7U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[0U][8U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[0U][9U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[0U][0xaU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[0U][0xbU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[0U][0xcU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[0U][0xdU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[0U][0xeU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[0U][0xfU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xfU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][0U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][1U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][2U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][3U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][4U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][5U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][6U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][7U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][8U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][9U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][0xaU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][0xbU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][0xcU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][0xdU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][0xeU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data[1U][0xfU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v0) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm[0U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v0;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm[1U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v1;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm[2U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v2;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm[3U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v3;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm[4U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v4;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm[5U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v5;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm[6U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v6;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm[7U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__unaligned_dm__v7;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v0))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v0)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v0)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v1))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v1)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v1)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v2))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v2)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v2)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v3))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v3)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v3)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v4))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v4)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v4)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v5))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v5)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v5)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v6))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v6)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v6)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v7))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v7)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v7)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v8))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v8)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v8)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v9))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v9)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v9)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v10))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v10)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v10)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v11))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v11)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v11)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v12))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v12)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v12)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v13))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v13)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v13)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v14))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v14)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v14)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v15))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v15)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v15)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v16))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v16)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v16)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v17))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v17)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v17)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v18))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v18)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v18)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v19))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v19)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v19)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v20))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v20)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v20)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v21))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v21)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v21)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v22))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v22)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v22)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v23))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v23)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v23)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v24))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v24)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v24)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v25))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v25)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v25)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v26))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v26)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v26)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v27))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v27)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v27)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v28))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v28)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v28)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v29))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v29)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v29)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v30))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v30)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v30)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v31))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v31)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v31)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v32))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v32)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v32)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v33))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v33)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v33)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v34))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v34)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v34)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v35))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v35)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v35)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v36))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v36)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v36)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v37))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v37)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v37)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v38))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v38)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v38)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v39))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v39)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v39)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v40))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v40)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v40)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v41))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v41)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v41)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v42))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v42)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v42)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v43))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v43)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v43)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v44))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v44)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v44)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v45))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v45)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v45)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v46))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v46)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v46)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v47))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v47)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v47)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v48))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v48)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v48)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v49))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v49)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v49)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v50))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v50)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v50)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v51))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v51)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v51)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v52))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v52)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v52)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v53))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v53)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v53)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v54))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v54)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v54)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v55))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v55)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v55)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v56))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v56)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v56)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v57))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v57)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v57)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v58))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v58)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v58)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v59))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v59)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v59)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v60))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v60)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v60)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v61))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v61)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v61)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v62))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v62)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v62)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] 
            = (((~ (1ULL << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v63))) 
                & vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
                [0U]) | ((QData)((IData)(__Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v63)) 
                         << (IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v63)));
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[1U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v64;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__stage2_dm__v65) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm[4U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm[5U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm[6U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__unaligned_dm[7U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[0U] = 0ULL;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm[1U] = 0ULL;
    }
    vlSelf->o_ddr3_controller_toggle_dqs = (1U & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs_val));
    vlSelf->o_ddr3_controller_dqs_tri_control = (1U 
                                                 & (~ 
                                                    ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs) 
                                                     >> 2U)));
    vlSelf->o_ddr3_controller_dq_tri_control = (1U 
                                                & (~ 
                                                   ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dq) 
                                                    >> 3U)));
    vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dq_q 
        = ((IData)(vlSelf->main__DOT____Vcellinp__ddr3_controller_inst__i_rst_n) 
           & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dq_d));
    vlSelf->o_ddr3_controller_data[0U] = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
        [1U][0U];
    vlSelf->o_ddr3_controller_data[1U] = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
        [1U][1U];
    vlSelf->o_ddr3_controller_data[2U] = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
        [1U][2U];
    vlSelf->o_ddr3_controller_data[3U] = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
        [1U][3U];
    vlSelf->o_ddr3_controller_data[4U] = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
        [1U][4U];
    vlSelf->o_ddr3_controller_data[5U] = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
        [1U][5U];
    vlSelf->o_ddr3_controller_data[6U] = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
        [1U][6U];
    vlSelf->o_ddr3_controller_data[7U] = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
        [1U][7U];
    vlSelf->o_ddr3_controller_data[8U] = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
        [1U][8U];
    vlSelf->o_ddr3_controller_data[9U] = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
        [1U][9U];
    vlSelf->o_ddr3_controller_data[0xaU] = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
        [1U][0xaU];
    vlSelf->o_ddr3_controller_data[0xbU] = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
        [1U][0xbU];
    vlSelf->o_ddr3_controller_data[0xcU] = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
        [1U][0xcU];
    vlSelf->o_ddr3_controller_data[0xdU] = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
        [1U][0xdU];
    vlSelf->o_ddr3_controller_data[0xeU] = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
        [1U][0xeU];
    vlSelf->o_ddr3_controller_data[0xfU] = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_data
        [1U][0xfU];
    vlSelf->o_ddr3_controller_dm = vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_dm
        [1U];
    vlSelf->main__DOT__wb32_xbar__DOT__s_data[0xbU] 
        = vlSelf->main__DOT__wb32_ddr3_phy_idata;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__train_delay 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__train_delay;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_data 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_before_read_data;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_level_feedback 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__delay_before_write_level_feedback;
    vlSelf->o_ddr3_controller_odelay_data_ld = __Vdly__o_ddr3_controller_odelay_data_ld;
    vlSelf->o_ddr3_controller_odelay_dqs_ld = __Vdly__o_ddr3_controller_odelay_dqs_ld;
    vlSelf->o_ddr3_controller_idelay_data_ld = __Vdly__o_ddr3_controller_idelay_data_ld;
    vlSelf->o_ddr3_controller_idelay_dqs_ld = __Vdly__o_ddr3_controller_idelay_dqs_ld;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__lane_times_8 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__lane_times_8;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein_prev 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein_prev;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_target_index 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_target_index;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__dq_target_index 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__dq_target_index;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_target_index_orig 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_target_index_orig;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index_repeat 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index_repeat;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_count_repeat 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_count_repeat;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_store 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_store;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_bitslip_arrangement 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_bitslip_arrangement;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__prev_write_level_feedback 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__prev_write_level_feedback;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_stb 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__write_calib_stb;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__write_pattern[0U] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern[0U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__write_pattern[1U] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern[1U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__write_pattern[2U] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern[2U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__write_pattern[3U] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__write_pattern[3U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[0U] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[1U] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[1U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[2U] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[2U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[3U] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[3U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[4U] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[4U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[5U] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[5U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[6U] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[6U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[7U] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[7U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[8U] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[8U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[9U] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[9U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[0xaU] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xaU];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[0xbU] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xbU];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[0xcU] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xcU];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[0xdU] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xdU];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[0xeU] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xeU];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__read_data_store[0xfU] 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__read_data_store[0xfU];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index_stored 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__dqs_start_index_stored;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction_address 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__instruction_address;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__index_wb_data;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__lane 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__lane;
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v1) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[1U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v1;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v2) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[2U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v2;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v3) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[3U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v3;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v4) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[4U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v4;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v5) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[5U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v5;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v6) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[6U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v6;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v7) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[7U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v7;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v8) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[8U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v8;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v9) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[9U] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v9;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v10) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xaU] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v10;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v11) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xbU] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v11;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v12) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xcU] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v12;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v13) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xdU] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v13;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v14) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xeU] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v14;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v15) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xfU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[__Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v16] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v16;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q__v17) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[4U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[5U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[6U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[7U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[8U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[9U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xaU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xbU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xcU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xdU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xeU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xfU] = 0U;
    }
    vlSelf->main__DOT__ddr3_controller_inst__DOT__stage1_pending 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__stage1_pending;
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v0) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe[__Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v0] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v0;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__data_start_index__v0) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index[__Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__data_start_index__v0] = 0U;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__data_start_index__v1) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index[__Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__data_start_index__v1] = 0U;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__data_start_index__v2) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index[__Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__data_start_index__v2] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__data_start_index__v2;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v0) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein[__Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein__v0] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein__v0;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein[__Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein__v0] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein__v0;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein[__Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein__v0] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein__v0;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein[__Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v0] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v0;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v1) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein[__Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein__v1] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein__v1;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein[__Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein__v1] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein__v1;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein[__Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein__v1] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein__v1;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein[__Vdlyvdim0__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v1] 
            = __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v1;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein__v2) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein[0U] = 8U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein[0U] = 8U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein[0U] = 0U;
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__added_read_pipe__v1) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe[4U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe[5U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe[6U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__added_read_pipe[7U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index[4U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index[5U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index[6U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__data_start_index[7U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein[1U] = 8U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein[2U] = 8U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein[3U] = 8U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein[4U] = 8U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein[5U] = 8U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein[6U] = 8U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein[7U] = 8U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein[4U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein[5U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein[6U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein[7U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein[1U] = 8U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein[2U] = 8U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein[3U] = 8U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein[4U] = 8U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein[5U] = 8U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein[6U] = 8U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein[7U] = 8U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein[4U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein[5U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein[6U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein[7U] = 0U;
    }
    vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_pending 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__stage2_pending;
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v0) {
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v0), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v0);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v1), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v1);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v2), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v2);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v3), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v3);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v4), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v4);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v5), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v5);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v6), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v6);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v7), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v7);
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v8) {
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v8), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v8);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v9), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v9);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v10), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v10);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v11), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v11);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v12), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v12);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v13), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v13);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v14), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v14);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v15), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v15);
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v16) {
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v16), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v16);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v17), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v17);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v18), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v18);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v19), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v19);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v20), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v20);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v21), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v21);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v22), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v22);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v23), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v23);
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v24) {
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v24), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v24);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v25), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v25);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v26), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v26);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v27), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v27);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v28), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v28);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v29), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v29);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v30), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v30);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v31), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v31);
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v32) {
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v32), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v32);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v33), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v33);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v34), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v34);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v35), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v35);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v36), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v36);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v37), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v37);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v38), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v38);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v39), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v39);
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v40) {
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v40), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v40);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v41), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v41);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v42), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v42);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v43), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v43);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v44), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v44);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v45), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v45);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v46), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v46);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v47), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v47);
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v48) {
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v48), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v48);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v49), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v49);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v50), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v50);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v51), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v51);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v52), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v52);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v53), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v53);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v54), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v54);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v55), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v55);
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v56) {
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v56), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v56);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v57), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v57);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v58), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v58);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v59), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v59);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v60), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v60);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v61), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v61);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v62), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v62);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v63), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v63);
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v64) {
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v64), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v64);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v65), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v65);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v66), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v66);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v67), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v67);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v68), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v68);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v69), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v69);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v70), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v70);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v71), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v71);
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v72) {
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v72), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v72);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v73), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v73);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v74), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v74);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v75), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v75);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v76), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v76);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v77), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v77);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v78), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v78);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v79), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v79);
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v80) {
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v80), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v80);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v81), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v81);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v82), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v82);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v83), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v83);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v84), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v84);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v85), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v85);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v86), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v86);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v87), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v87);
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v88) {
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v88), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v88);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v89), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v89);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v90), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v90);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v91), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v91);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v92), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v92);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v93), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v93);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v94), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v94);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v95), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v95);
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v96) {
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v96), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v96);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v97), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v97);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v98), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v98);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v99), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v99);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v100), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v100);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v101), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v101);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v102), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v102);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v103), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v103);
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v104) {
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v104), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v104);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v105), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v105);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v106), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v106);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v107), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v107);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v108), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v108);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v109), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v109);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v110), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v110);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v111), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v111);
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v112) {
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v112), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v112);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v113), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v113);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v114), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v114);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v115), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v115);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v116), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v116);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v117), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v117);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v118), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v118);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v119), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [0U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v119);
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v120) {
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v120), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v120);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v121), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v121);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v122), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v122);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v123), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v123);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v124), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v124);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v125), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v125);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v126), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v126);
        VL_ASSIGNSEL_WI(512,8,(IData)(__Vdlyvlsb__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v127), 
                        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
                        [1U], __Vdlyvval__main__DOT__ddr3_controller_inst__DOT__o_wb_data_q__v127);
    }
    if (__Vdlyvset__main__DOT__ddr3_controller_inst__DOT__delay_read_pipe__v3) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_read_pipe[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[1U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[2U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[3U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[4U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[5U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[6U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[7U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[8U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[9U] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xaU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xbU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xcU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xdU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xeU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_ack_read_q[0xfU] = 0U;
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[0U][0U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[0U][1U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[0U][2U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[0U][3U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[0U][4U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[0U][5U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[0U][6U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[0U][7U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[0U][8U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[0U][9U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[0U][0xaU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[0U][0xbU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[0U][0xcU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[0U][0xdU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[0U][0xeU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[0U][0xfU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xfU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[1U][0U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[1U][1U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[1U][2U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[1U][3U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[1U][4U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[1U][5U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[1U][6U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[1U][7U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[1U][8U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[1U][9U] 
            = Vmain__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[1U][0xaU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[1U][0xbU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[1U][0xcU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[1U][0xdU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[1U][0xeU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q[1U][0xfU] 
            = Vmain__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_target_index_value 
        = (0x3fU & ((1U & (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index_stored))
                     ? ((IData)(2U) + (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index_stored))
                     : ((IData)(1U) + (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__dqs_start_index_stored))));
    vlSelf->o_ddr3_controller_idelay_dqs_cntvaluein 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_dqs_cntvaluein
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane];
    vlSelf->o_ddr3_controller_idelay_data_cntvaluein 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__idelay_data_cntvaluein
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane];
    vlSelf->o_ddr3_controller_odelay_dqs_cntvaluein 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_dqs_cntvaluein
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane];
    vlSelf->o_ddr3_controller_odelay_data_cntvaluein 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__odelay_data_cntvaluein
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__lane];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dq_d 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_dq;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs_d 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__write_calib_dqs;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_update = 1U;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__index = 5U;
    main__DOT__ddr3_controller_inst__DOT____Vlvbound_h60cbe704__0 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q
        [1U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_d[0U] 
        = main__DOT__ddr3_controller_inst__DOT____Vlvbound_h60cbe704__0;
    main__DOT__ddr3_controller_inst__DOT____Vlvbound_h60cbe704__0 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q
        [2U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_d[1U] 
        = main__DOT__ddr3_controller_inst__DOT____Vlvbound_h60cbe704__0;
    main__DOT__ddr3_controller_inst__DOT____Vlvbound_h60cbe704__0 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q
        [3U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_d[2U] 
        = main__DOT__ddr3_controller_inst__DOT____Vlvbound_h60cbe704__0;
    main__DOT__ddr3_controller_inst__DOT____Vlvbound_h60cbe704__0 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_q
        [4U];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_d[3U] 
        = main__DOT__ddr3_controller_inst__DOT____Vlvbound_h60cbe704__0;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_d[4U] = 0U;
    if (vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_pending) {
        vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_update = 0U;
        if ((((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_status_q) 
              >> (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_bank)) 
             & (vlSelf->main__DOT__ddr3_controller_inst__DOT__bank_active_row_q
                [vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_bank] 
                == (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_row)))) {
            if (((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_we) 
                 & (0U == vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_write_counter_q
                    [vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_bank]))) {
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dq_d = 1U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__write_dqs_d = 1U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_update = 1U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__index = 8U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_d[4U] 
                    = (1U | ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_aux) 
                             << 1U));
            } else if (((~ (IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_we)) 
                        & (0U == vlSelf->main__DOT__ddr3_controller_inst__DOT__delay_before_read_counter_q
                           [vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_bank]))) {
                vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_update = 1U;
                vlSelf->main__DOT__ddr3_controller_inst__DOT__shift_reg_read_pipe_d[4U] 
                    = (1U | ((IData)(vlSelf->main__DOT__ddr3_controller_inst__DOT__stage2_aux) 
                             << 1U));
            }
        }
    }
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[2U][0U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][0U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[2U][1U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][1U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[2U][2U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][2U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[2U][3U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][3U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[2U][4U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][4U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[2U][5U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][5U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[2U][6U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][6U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[2U][7U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][7U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[2U][8U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][8U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[2U][9U] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][9U];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[2U][0xaU] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][0xaU];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[2U][0xbU] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][0xbU];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[2U][0xcU] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][0xcU];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[2U][0xdU] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][0xdU];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[2U][0xeU] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][0xeU];
    vlSelf->main__DOT__wbwide_xbar__DOT__s_data[2U][0xfU] 
        = vlSelf->main__DOT__ddr3_controller_inst__DOT__o_wb_data_q
        [vlSelf->main__DOT__ddr3_controller_inst__DOT__index_wb_data][0xfU];
    vlSelf->main__DOT__ddr3_controller_inst__DOT__reset_done 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__reset_done;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__instruction 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__instruction;
    vlSelf->main__DOT__ddr3_controller_inst__DOT__state_calibrate 
        = __Vdly__main__DOT__ddr3_controller_inst__DOT__state_calibrate;
    vlSelf->main__DOT__wb32_ddr3_phy_stall = (1U & 
                                              (~ (IData)(vlSelf->main__DOT____Vcellinp__ddr3_controller_inst__i_rst_n)));
}
