$date
	Mon Jul  7 22:36:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module io_ctrl_tb $end
$var wire 1 ! clk $end
$var wire 1 " ena $end
$var wire 1 # rst $end
$var wire 1 $ ui_in0 $end
$var wire 1 % ui_in1 $end
$var wire 1 & output_pulse $end
$var wire 1 ' load_pulse $end
$var wire 2 ( addr [1:0] $end
$var reg 8 ) current_test_id [7:0] $end
$scope module dut $end
$var wire 2 * addr [1:0] $end
$var wire 1 ! clk $end
$var wire 1 " ena $end
$var wire 1 ' load_pulse $end
$var wire 1 & output_pulse $end
$var wire 1 # rst $end
$var wire 1 $ ui_in0 $end
$var wire 1 % ui_in1 $end
$var reg 2 + counter [1:0] $end
$var reg 1 , prev_in0 $end
$var reg 1 - prev_in1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
b0 +
b0 *
b1 )
b0 (
0'
0&
0%
0$
1#
1"
1!
$end
#5000
0#
0!
#10000
1!
#10001
0"
1#
b10 )
#15001
0!
0#
#20001
1'
1$
1"
1!
#25001
0!
#30001
0'
b1 (
b1 *
b1 +
1,
1!
#35001
0!
#40001
0$
1!
#45001
0!
#50001
1'
1$
0,
1!
#55001
0!
#60001
0'
b10 (
b10 *
b10 +
1,
1!
#65001
0!
#70001
0$
1!
#75001
0!
#80001
1'
1$
0,
1!
#85001
0!
#90001
0'
b11 (
b11 *
b11 +
1,
1!
#95001
0!
#100001
0$
1!
#105001
0!
#110001
1'
1$
0,
1!
#115001
0!
#120001
0'
b0 (
b0 *
b0 +
1,
1!
#125001
0!
#130001
0$
1!
#135001
0!
#140001
1'
1$
0,
1!
#145001
0!
#150001
0'
b1 (
b1 *
b1 +
1,
1!
#155001
0!
#160001
0$
1!
#165001
0!
#170001
0,
1!
#170002
b0 (
b0 *
b0 +
0"
1#
b11 )
#175002
0!
0#
#180002
1&
1%
1"
1!
#185002
0!
#190002
0&
1-
1!
#195002
0!
#200002
1!
#200003
0-
0%
0"
1#
b100 )
#205003
0!
0#
#210003
1&
1'
1%
1$
1!
#215003
0!
#220003
1!
#225003
0!
#230003
1!
#230004
0&
0'
0%
0$
1#
b101 )
#235004
0!
0#
#240004
1&
1'
1%
1$
1"
1!
#245004
0!
#250004
0&
0'
b1 (
b1 *
b1 +
1-
1,
1!
#255004
0!
#260004
1!
#260005
