# 6502sv
My attempts at implementing a 6502 using SystemVerilog
