Property                                  Type    Read-only  Value
CONFIG.AXILite_Interface                  string  false      false
CONFIG.Auto_Negotiation                   string  false      true
CONFIG.CLK104_OUT_PORT.INSERT_VIP         string  false      0
CONFIG.CLK104_PORT.INSERT_VIP             string  false      0
CONFIG.CLK125M_PORT.INSERT_VIP            string  false      0
CONFIG.CLK125_OUT_PORT.INSERT_VIP         string  false      0
CONFIG.CLK208_OUT_PORT.INSERT_VIP         string  false      0
CONFIG.CLK208_PORT.INSERT_VIP             string  false      0
CONFIG.CLK312_OUT_PORT.INSERT_VIP         string  false      0
CONFIG.CLK312_PORT.INSERT_VIP             string  false      0
CONFIG.CLK625_OUT_PORT.INSERT_VIP         string  false      0
CONFIG.CLK625_PORT.INSERT_VIP             string  false      0
CONFIG.ClockSelection                     string  false      Sync
CONFIG.Component_Name                     string  false      gig_ethernet_pcs_pma_0
CONFIG.DIFFCLK_BOARD_INTERFACE            string  false      Custom
CONFIG.DRPCLK_PORT.INSERT_VIP             string  false      0
CONFIG.DRP_CLK_PORT.INSERT_VIP            string  false      0
CONFIG.DrpClkRate                         string  false      50.0
CONFIG.EMAC_IF_TEMAC                      string  false      TEMAC
CONFIG.ETHERNET_BOARD_INTERFACE           string  false      Custom
CONFIG.EXAMPLE_SIMULATION                 string  false      0
CONFIG.EnableAsyncSGMII                   string  false      false
CONFIG.Enable_1588                        string  false      false
CONFIG.Enable_1588_1step                  string  false      false
CONFIG.Ext_Management_Interface           string  false      false
CONFIG.GT0_PLL0RESET_OUT_PORT.INSERT_VIP  string  false      0
CONFIG.GTREFCLK_BUFG_OUT_PORT.INSERT_VIP  string  false      0
CONFIG.GTREFCLK_BUFG_PORT.INSERT_VIP      string  false      0
CONFIG.GTREFCLK_OUT_PORT.INSERT_VIP       string  false      0
CONFIG.GTREFCLK_PORT.INSERT_VIP           string  false      0
CONFIG.GTX_CLK_PORT.INSERT_VIP            string  false      0
CONFIG.GT_Location                        string  false      X0Y0
CONFIG.GT_Type                            string  false      GTH
CONFIG.GTinEx                             string  false      false
CONFIG.INDEPENDENT_CLK_PORT.INSERT_VIP    string  false      0
CONFIG.INDEPENDENT_CLOCK_PORT.INSERT_VIP  string  false      0
CONFIG.InstantiateBitslice0               string  false      false
CONFIG.LvdsRefClk                         string  false      125
CONFIG.MDIO_BOARD_INTERFACE               string  false      Custom
CONFIG.Management_Interface               string  false      false
CONFIG.MaxDataRate                        string  false      1G
CONFIG.NumOfLanes                         string  false      1
CONFIG.PMA_RESET_OUT_PORT.INSERT_VIP      string  false      0
CONFIG.PMA_RESET_PORT.INSERT_VIP          string  false      0
CONFIG.PMA_RX_CLK0_PORT.INSERT_VIP        string  false      0
CONFIG.PMA_TX_CLK_PORT.INSERT_VIP         string  false      0
CONFIG.Physical_Interface                 string  false      Transceiver
CONFIG.REFCLK_PORT.INSERT_VIP             string  false      0
CONFIG.RESET_PORT.INSERT_VIP              string  false      0
CONFIG.RST_125_OUT_PORT.INSERT_VIP        string  false      0
CONFIG.RXOUTCLK_PORT.INSERT_VIP           string  false      0
CONFIG.RXUSERCLK2_OUT_PORT.INSERT_VIP     string  false      0
CONFIG.RXUSERCLK2_PORT.INSERT_VIP         string  false      0
CONFIG.RXUSERCLK_OUT_PORT.INSERT_VIP      string  false      0
CONFIG.RXUSERCLK_PORT.INSERT_VIP          string  false      0
CONFIG.RefClkRate                         string  false      125
CONFIG.RefClkSrc                          string  false      clk0
CONFIG.RxGmiiClkSrc                       string  false      TXOUTCLK
CONFIG.RxLane0_Placement                  string  false      DIFF_PAIR_0
CONFIG.RxLane1_Placement                  string  false      DIFF_PAIR_1
CONFIG.RxNibbleBitslice0Used              string  false      false
CONFIG.SGMII_Mode                         string  false      10_100_1000
CONFIG.SGMII_PHY_Mode                     string  false      false
CONFIG.S_AXI.INSERT_VIP                   string  false      0
CONFIG.S_AXI_ACLK.INSERT_VIP              string  false      0
CONFIG.S_AXI_RESETN.INSERT_VIP            string  false      0
CONFIG.Standard                           string  false      BOTH
CONFIG.SupportLevel                       string  false      Include_Shared_Logic_in_Example_Design
CONFIG.TXOUTCLK_PORT.INSERT_VIP           string  false      0
CONFIG.Timer_Format                       string  false      Time_of_day
CONFIG.TransceiverControl                 string  false      false
CONFIG.TxLane0_Placement                  string  false      DIFF_PAIR_0
CONFIG.TxLane1_Placement                  string  false      DIFF_PAIR_1
CONFIG.Tx_In_Upper_Nibble                 string  false      1
CONFIG.USERCLK2_OUT_PORT.INSERT_VIP       string  false      0
CONFIG.USERCLK2_PORT.INSERT_VIP           string  false      0
CONFIG.USERCLK_OUT_PORT.INSERT_VIP        string  false      0
CONFIG.USERCLK_PORT.INSERT_VIP            string  false      0
CONFIG.USE_BOARD_FLOW                     string  false      false
IPDEF                                     string  true       xilinx.com:ip:gig_ethernet_pcs_pma:16.1
