|ALU
inputOne[0] => ShiftRight0.IN8
inputOne[0] => Add1.IN16
inputOne[0] => output~16.IN0
inputOne[0] => ShiftLeft0.IN8
inputOne[0] => Add0.IN8
inputOne[0] => output~8.IN0
inputOne[0] => output~0.IN0
inputOne[1] => ShiftRight0.IN7
inputOne[1] => Add1.IN15
inputOne[1] => output~17.IN0
inputOne[1] => ShiftLeft0.IN7
inputOne[1] => Add0.IN7
inputOne[1] => output~9.IN0
inputOne[1] => output~1.IN0
inputOne[2] => ShiftRight0.IN6
inputOne[2] => Add1.IN14
inputOne[2] => output~18.IN0
inputOne[2] => ShiftLeft0.IN6
inputOne[2] => Add0.IN6
inputOne[2] => output~10.IN0
inputOne[2] => output~2.IN0
inputOne[3] => ShiftRight0.IN5
inputOne[3] => Add1.IN13
inputOne[3] => output~19.IN0
inputOne[3] => ShiftLeft0.IN5
inputOne[3] => Add0.IN5
inputOne[3] => output~11.IN0
inputOne[3] => output~3.IN0
inputOne[4] => ShiftRight0.IN4
inputOne[4] => Add1.IN12
inputOne[4] => output~20.IN0
inputOne[4] => ShiftLeft0.IN4
inputOne[4] => Add0.IN4
inputOne[4] => output~12.IN0
inputOne[4] => output~4.IN0
inputOne[5] => ShiftRight0.IN3
inputOne[5] => Add1.IN11
inputOne[5] => output~21.IN0
inputOne[5] => ShiftLeft0.IN3
inputOne[5] => Add0.IN3
inputOne[5] => output~13.IN0
inputOne[5] => output~5.IN0
inputOne[6] => ShiftRight0.IN2
inputOne[6] => Add1.IN10
inputOne[6] => output~22.IN0
inputOne[6] => ShiftLeft0.IN2
inputOne[6] => Add0.IN2
inputOne[6] => output~14.IN0
inputOne[6] => output~6.IN0
inputOne[7] => ShiftRight0.IN1
inputOne[7] => Add1.IN9
inputOne[7] => output~23.IN0
inputOne[7] => ShiftLeft0.IN1
inputOne[7] => Add0.IN1
inputOne[7] => output~15.IN0
inputOne[7] => output~7.IN0
inputTwo[0] => ShiftRight0.IN16
inputTwo[0] => output~16.IN1
inputTwo[0] => ShiftLeft0.IN16
inputTwo[0] => Add0.IN16
inputTwo[0] => output~8.IN1
inputTwo[0] => output~0.IN1
inputTwo[0] => Add1.IN8
inputTwo[1] => ShiftRight0.IN15
inputTwo[1] => output~17.IN1
inputTwo[1] => ShiftLeft0.IN15
inputTwo[1] => Add0.IN15
inputTwo[1] => output~9.IN1
inputTwo[1] => output~1.IN1
inputTwo[1] => Add1.IN7
inputTwo[2] => ShiftRight0.IN14
inputTwo[2] => output~18.IN1
inputTwo[2] => ShiftLeft0.IN14
inputTwo[2] => Add0.IN14
inputTwo[2] => output~10.IN1
inputTwo[2] => output~2.IN1
inputTwo[2] => Add1.IN6
inputTwo[3] => ShiftRight0.IN13
inputTwo[3] => output~19.IN1
inputTwo[3] => ShiftLeft0.IN13
inputTwo[3] => Add0.IN13
inputTwo[3] => output~11.IN1
inputTwo[3] => output~3.IN1
inputTwo[3] => Add1.IN5
inputTwo[4] => ShiftRight0.IN12
inputTwo[4] => output~20.IN1
inputTwo[4] => ShiftLeft0.IN12
inputTwo[4] => Add0.IN12
inputTwo[4] => output~12.IN1
inputTwo[4] => output~4.IN1
inputTwo[4] => Add1.IN4
inputTwo[5] => ShiftRight0.IN11
inputTwo[5] => output~21.IN1
inputTwo[5] => ShiftLeft0.IN11
inputTwo[5] => Add0.IN11
inputTwo[5] => output~13.IN1
inputTwo[5] => output~5.IN1
inputTwo[5] => Add1.IN3
inputTwo[6] => ShiftRight0.IN10
inputTwo[6] => output~22.IN1
inputTwo[6] => ShiftLeft0.IN10
inputTwo[6] => Add0.IN10
inputTwo[6] => output~14.IN1
inputTwo[6] => output~6.IN1
inputTwo[6] => Add1.IN2
inputTwo[7] => ShiftRight0.IN9
inputTwo[7] => output~23.IN1
inputTwo[7] => ShiftLeft0.IN9
inputTwo[7] => Add0.IN9
inputTwo[7] => output~15.IN1
inputTwo[7] => output~7.IN1
inputTwo[7] => Add1.IN1
aluCode[0] => Equal0.IN0
aluCode[0] => Equal1.IN2
aluCode[0] => Equal2.IN0
aluCode[0] => Equal3.IN1
aluCode[0] => Equal4.IN0
aluCode[0] => Equal5.IN1
aluCode[0] => Equal6.IN0
aluCode[0] => Equal8.IN0
aluCode[1] => Equal0.IN1
aluCode[1] => Equal1.IN0
aluCode[1] => Equal2.IN2
aluCode[1] => Equal3.IN2
aluCode[1] => Equal4.IN1
aluCode[1] => Equal5.IN0
aluCode[1] => Equal6.IN1
aluCode[1] => Equal8.IN1
aluCode[2] => Equal0.IN2
aluCode[2] => Equal1.IN1
aluCode[2] => Equal2.IN1
aluCode[2] => Equal3.IN0
aluCode[2] => Equal4.IN2
aluCode[2] => Equal5.IN2
aluCode[2] => Equal6.IN2
aluCode[2] => Equal8.IN2
clk_in => output[7]~reg0.CLK
clk_in => output[6]~reg0.CLK
clk_in => output[5]~reg0.CLK
clk_in => output[4]~reg0.CLK
clk_in => output[3]~reg0.CLK
clk_in => output[2]~reg0.CLK
clk_in => output[1]~reg0.CLK
clk_in => output[0]~reg0.CLK
clk_in => overflow~reg0.CLK
clk_in => zero~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~reg0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE


