{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1474904513602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474904513617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 12:41:53 2016 " "Processing started: Mon Sep 26 12:41:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474904513617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904513617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Demostracao_Altera -c Demostracao_Altera " "Command: quartus_map --read_settings_files=on --write_settings_files=off Demostracao_Altera -c Demostracao_Altera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904513617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1474904521430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1474904521446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/demo_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_qsys/synthesis/demo_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_qsys-rtl " "Found design unit 1: demo_qsys-rtl" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904545945 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys " "Found entity 1: demo_qsys" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904545945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904545945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/demo_qsys_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_qsys/synthesis/demo_qsys_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_qsys_rst_controller-rtl " "Found design unit 1: demo_qsys_rst_controller-rtl" {  } { { "demo_qsys/synthesis/demo_qsys_rst_controller.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904545992 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_rst_controller " "Found entity 1: demo_qsys_rst_controller" {  } { { "demo_qsys/synthesis/demo_qsys_rst_controller.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904545992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904545992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/demo_qsys_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_qsys/synthesis/demo_qsys_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_qsys_rst_controller_001-rtl " "Found design unit 1: demo_qsys_rst_controller_001-rtl" {  } { { "demo_qsys/synthesis/demo_qsys_rst_controller_001.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904546071 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_rst_controller_001 " "Found entity 1: demo_qsys_rst_controller_001" {  } { { "demo_qsys/synthesis/demo_qsys_rst_controller_001.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904546071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904546071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "demo_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904546133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904546133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "demo_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904546399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904546399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_irq_mapper " "Found entity 1: demo_qsys_irq_mapper" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_irq_mapper.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904546476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904546476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_2 " "Found entity 1: demo_qsys_mm_interconnect_2" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904546571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904546571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904546758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904546758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904546884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904546884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904546961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904546961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_2_rsp_mux " "Found entity 1: demo_qsys_mm_interconnect_2_rsp_mux" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_mux.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904547039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547117 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904547117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_2_rsp_demux " "Found entity 1: demo_qsys_mm_interconnect_2_rsp_demux" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_demux.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904547195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_2_cmd_mux " "Found entity 1: demo_qsys_mm_interconnect_2_cmd_mux" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_cmd_mux.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904547273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_2_cmd_demux " "Found entity 1: demo_qsys_mm_interconnect_2_cmd_demux" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_cmd_demux.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904547336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904547367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547446 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904547446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904547523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904547571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel demo_qsys_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at demo_qsys_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474904547633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel demo_qsys_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at demo_qsys_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474904547633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_2_router_001_default_decode " "Found entity 1: demo_qsys_mm_interconnect_2_router_001_default_decode" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547633 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo_qsys_mm_interconnect_2_router_001 " "Found entity 2: demo_qsys_mm_interconnect_2_router_001" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904547633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel demo_qsys_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at demo_qsys_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474904547695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel demo_qsys_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at demo_qsys_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474904547695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_2_router_default_decode " "Found entity 1: demo_qsys_mm_interconnect_2_router_default_decode" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547711 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo_qsys_mm_interconnect_2_router " "Found entity 2: demo_qsys_mm_interconnect_2_router" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904547711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904547836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904547914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904547992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904547992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_1 " "Found entity 1: demo_qsys_mm_interconnect_1" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904548166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904548166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: demo_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904548399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904548399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904548462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904548462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_1_rsp_mux " "Found entity 1: demo_qsys_mm_interconnect_1_rsp_mux" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904548507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904548507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_1_rsp_demux " "Found entity 1: demo_qsys_mm_interconnect_1_rsp_demux" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904548554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904548554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_1_cmd_mux " "Found entity 1: demo_qsys_mm_interconnect_1_cmd_mux" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904548602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904548602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_1_cmd_demux " "Found entity 1: demo_qsys_mm_interconnect_1_cmd_demux" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904548633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904548633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904548711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904548711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904548773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904548773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904548836 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904548836 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904548836 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904548836 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904548836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904548836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474904548898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904548930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904548930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "demo_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904548976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904548976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "demo_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474904549008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "demo_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904549039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904549039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "demo_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904549086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904549086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904549148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904549148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel demo_qsys_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at demo_qsys_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474904549195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel demo_qsys_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at demo_qsys_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474904549195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_1_router_002_default_decode " "Found entity 1: demo_qsys_mm_interconnect_1_router_002_default_decode" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904549195 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo_qsys_mm_interconnect_1_router_002 " "Found entity 2: demo_qsys_mm_interconnect_1_router_002" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904549195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904549195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel demo_qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at demo_qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474904549258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel demo_qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at demo_qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474904549258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_1_router_default_decode " "Found entity 1: demo_qsys_mm_interconnect_1_router_default_decode" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904549274 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo_qsys_mm_interconnect_1_router " "Found entity 2: demo_qsys_mm_interconnect_1_router" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904549274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904549274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904549352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904549352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904549398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904549398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904549461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904549461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_0 " "Found entity 1: demo_qsys_mm_interconnect_0" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904549523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904549523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: demo_qsys_mm_interconnect_0_rsp_mux" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904549601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904549601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: demo_qsys_mm_interconnect_0_rsp_demux" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904549664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904549664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: demo_qsys_mm_interconnect_0_cmd_mux" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904549727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904549727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: demo_qsys_mm_interconnect_0_cmd_demux" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904549774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904549774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel demo_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at demo_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474904549976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel demo_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at demo_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474904549992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: demo_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550008 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo_qsys_mm_interconnect_0_router_002 " "Found entity 2: demo_qsys_mm_interconnect_0_router_002" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904550008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel demo_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at demo_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474904550055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel demo_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at demo_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474904550070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: demo_qsys_mm_interconnect_0_router_default_decode" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550070 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo_qsys_mm_interconnect_0_router " "Found entity 2: demo_qsys_mm_interconnect_0_router" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904550070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_system_console.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_system_console.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_system_console " "Found entity 1: demo_qsys_system_console" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_system_console.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904550133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_system_console_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_system_console_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_system_console_p2b_adapter " "Found entity 1: demo_qsys_system_console_p2b_adapter" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_system_console_p2b_adapter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904550227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_system_console_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_system_console_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_system_console_b2p_adapter " "Found entity 1: demo_qsys_system_console_b2p_adapter" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_system_console_b2p_adapter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904550367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550492 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550492 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550492 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550492 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550492 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550492 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904550492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904550539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904550617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_system_console_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_system_console_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_system_console_timing_adt " "Found entity 1: demo_qsys_system_console_timing_adt" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_system_console_timing_adt.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904550664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904550742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550820 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550820 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904550820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904550898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904550992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904550992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904551054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904551054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "demo_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904551101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904551101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904551164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904551164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904551289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904551289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_ram " "Found entity 1: demo_qsys_ram" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_ram.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904551367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904551367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_led_output.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_led_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_led_output " "Found entity 1: demo_qsys_led_output" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_led_output.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_led_output.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904551414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904551414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_hps_0 " "Found entity 1: demo_qsys_hps_0" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_hps_0.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904551492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904551492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_hps_0_hps_io " "Found entity 1: demo_qsys_hps_0_hps_io" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904551555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904551555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "demo_qsys/synthesis/submodules/hps_sdram.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904551649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904551649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "demo_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904551727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904551727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "demo_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904551789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904551789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904551914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904551914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "demo_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904551961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904551961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "demo_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904552023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904552023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904552086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904552086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904552180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904552180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904552273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904552273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904552367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904552367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904552445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904552445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904552508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904552508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904552648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904552648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904552695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904552695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904552742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904552742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904552820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904552820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904552961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904552961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904553039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904553039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904553180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904553180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_hps_0_hps_io_border " "Found entity 1: demo_qsys_hps_0_hps_io_border" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io_border.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904553429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904553429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_qsys/synthesis/submodules/demo_qsys_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_qsys_hps_0_fpga_interfaces " "Found entity 1: demo_qsys_hps_0_fpga_interfaces" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_hps_0_fpga_interfaces.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904553492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904553492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904553492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_qsys " "Elaborating entity \"demo_qsys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1474904555086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_hps_0 demo_qsys_hps_0:hps_0 " "Elaborating entity \"demo_qsys_hps_0\" for hierarchy \"demo_qsys_hps_0:hps_0\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "hps_0" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904555430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_hps_0_fpga_interfaces demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"demo_qsys_hps_0_fpga_interfaces\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_hps_0.v" "fpga_interfaces" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904555601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_hps_0_hps_io demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io " "Elaborating entity \"demo_qsys_hps_0_hps_io\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_hps_0.v" "hps_io" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904555821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_hps_0_hps_io_border demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border " "Elaborating entity \"demo_qsys_hps_0_hps_io_border\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io.v" "border" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904555977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io_border.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904556117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram.v" "pll" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904556367 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474904556367 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1474904556367 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram.v" "p0" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904556477 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904556477 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904556680 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1474904556696 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1474904556696 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1474904556711 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1474904556711 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904556961 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474904556961 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474904556961 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904557039 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..176\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..176\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1474904557055 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[143..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[143..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1474904557055 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1474904557055 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1474904557055 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1474904557055 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904557180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904558195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904558304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904558476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904558633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904558867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904558898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904558914 ""}  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474904558914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904559070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904559070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904559070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904559180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904559383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904559508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram.v" "seq" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904560321 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "demo_qsys/synthesis/submodules/hps_sdram.v" "seq" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1474904560321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram.v" "c0" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904560414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1474904560508 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1474904560508 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1474904560508 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1474904560508 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1474904560508 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1474904560508 "|demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram.v" "oct" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904561383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"demo_qsys_hps_0:hps_0\|demo_qsys_hps_0_hps_io:hps_io\|demo_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "demo_qsys/synthesis/submodules/hps_sdram.v" "dll" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904561507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_led_output demo_qsys_led_output:led_output " "Elaborating entity \"demo_qsys_led_output\" for hierarchy \"demo_qsys_led_output:led_output\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "led_output" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904561570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_ram demo_qsys_ram:ram " "Elaborating entity \"demo_qsys_ram\" for hierarchy \"demo_qsys_ram:ram\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "ram" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904561696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram demo_qsys_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"demo_qsys_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_ram.v" "the_altsyncram" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904561977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "demo_qsys_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"demo_qsys_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_ram.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904562039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "demo_qsys_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"demo_qsys_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904562054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file demo_qsys_ram.hex " "Parameter \"init_file\" = \"demo_qsys_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904562054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904562054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904562054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904562054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904562054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904562054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904562054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904562054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904562054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904562054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904562054 ""}  } { { "demo_qsys/synthesis/submodules/demo_qsys_ram.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474904562054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a8i1 " "Found entity 1: altsyncram_a8i1" {  } { { "db/altsyncram_a8i1.tdf" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/altsyncram_a8i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904562211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904562211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a8i1 demo_qsys_ram:ram\|altsyncram:the_altsyncram\|altsyncram_a8i1:auto_generated " "Elaborating entity \"altsyncram_a8i1\" for hierarchy \"demo_qsys_ram:ram\|altsyncram:the_altsyncram\|altsyncram_a8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904562227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_system_console demo_qsys_system_console:system_console " "Elaborating entity \"demo_qsys_system_console\" for hierarchy \"demo_qsys_system_console:system_console\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "system_console" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904562914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_system_console.v" "jtag_phy_embedded_in_jtag_master" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904562992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904563086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904563336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904563383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904563383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904563383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904563383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904563383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904563383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904563383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904563383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904563383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904563383 ""}  } { { "demo_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474904563383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904563398 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "demo_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904563461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904563821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904564180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904564367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904564477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904564508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904564508 ""}  } { { "demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474904564508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904564554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904564758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904564820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904564820 ""}  } { { "demo_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474904564820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904564867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904565008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904565180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904565336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904565461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904565633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904565727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904565898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_system_console_timing_adt demo_qsys_system_console:system_console\|demo_qsys_system_console_timing_adt:timing_adt " "Elaborating entity \"demo_qsys_system_console_timing_adt\" for hierarchy \"demo_qsys_system_console:system_console\|demo_qsys_system_console_timing_adt:timing_adt\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_system_console.v" "timing_adt" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904566070 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready demo_qsys_system_console_timing_adt.sv(82) " "Verilog HDL or VHDL warning at demo_qsys_system_console_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_system_console_timing_adt.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474904566086 "|demo_qsys|demo_qsys_system_console:system_console|demo_qsys_system_console_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo demo_qsys_system_console:system_console\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_sc_fifo:fifo\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_system_console.v" "fifo" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904566258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets demo_qsys_system_console:system_console\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_system_console.v" "b2p" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904566430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes demo_qsys_system_console:system_console\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_system_console.v" "p2b" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904566554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master demo_qsys_system_console:system_console\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_packets_to_master:transacto\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_system_console.v" "transacto" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904566680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master demo_qsys_system_console:system_console\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"demo_qsys_system_console:system_console\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904566836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_system_console_b2p_adapter demo_qsys_system_console:system_console\|demo_qsys_system_console_b2p_adapter:b2p_adapter " "Elaborating entity \"demo_qsys_system_console_b2p_adapter\" for hierarchy \"demo_qsys_system_console:system_console\|demo_qsys_system_console_b2p_adapter:b2p_adapter\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_system_console.v" "b2p_adapter" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904567102 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel demo_qsys_system_console_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at demo_qsys_system_console_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_system_console_b2p_adapter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474904567102 "|demo_qsys|demo_qsys_system_console:system_console|demo_qsys_system_console_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 demo_qsys_system_console_b2p_adapter.sv(90) " "Verilog HDL assignment warning at demo_qsys_system_console_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_system_console_b2p_adapter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1474904567102 "|demo_qsys|demo_qsys_system_console:system_console|demo_qsys_system_console_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_system_console_p2b_adapter demo_qsys_system_console:system_console\|demo_qsys_system_console_p2b_adapter:p2b_adapter " "Elaborating entity \"demo_qsys_system_console_p2b_adapter\" for hierarchy \"demo_qsys_system_console:system_console\|demo_qsys_system_console_p2b_adapter:p2b_adapter\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_system_console.v" "p2b_adapter" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904567257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller demo_qsys_system_console:system_console\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"demo_qsys_system_console:system_console\|altera_reset_controller:rst_controller\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_system_console.v" "rst_controller" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904567336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer demo_qsys_system_console:system_console\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"demo_qsys_system_console:system_console\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "demo_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904567461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer demo_qsys_system_console:system_console\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"demo_qsys_system_console:system_console\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "demo_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904567555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_0 demo_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"demo_qsys_mm_interconnect_0\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "mm_interconnect_0" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904567680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" "ram_s1_translator" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904568008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904568086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904568274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" "ram_s1_agent" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904568430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904568586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" "ram_s1_agent_rsp_fifo" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904568742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" "ram_s1_agent_rdata_fifo" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904568898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_0_router demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_router:router " "Elaborating entity \"demo_qsys_mm_interconnect_0_router\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_router:router\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" "router" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904569008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_0_router_default_decode demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_router:router\|demo_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"demo_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_router:router\|demo_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904569164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_0_router_002 demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"demo_qsys_mm_interconnect_0_router_002\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" "router_002" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904569414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_0_router_002_default_decode demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_router_002:router_002\|demo_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"demo_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_router_002:router_002\|demo_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904569570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" "ram_s1_burst_adapter" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904569664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904569758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904569977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904570070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904570164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904570320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904570414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_0_cmd_demux demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"demo_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" "cmd_demux" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904570867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_0_cmd_mux demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"demo_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" "cmd_mux" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904570961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904571054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904571164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_0_rsp_demux demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"demo_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" "rsp_demux" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904571304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_0_rsp_mux demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"demo_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" "rsp_mux" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904571430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ram_s1_rsp_width_adapter\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" "ram_s1_rsp_width_adapter" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904571617 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474904571633 "|demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474904571633 "|demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474904571633 "|demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ram_s1_cmd_width_adapter\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" "ram_s1_cmd_width_adapter" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904571945 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1474904571977 "|demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1474904571977 "|demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904572211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_0_avalon_st_adapter demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"demo_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904572367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"demo_qsys_mm_interconnect_0:mm_interconnect_0\|demo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904572493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_1 demo_qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"demo_qsys_mm_interconnect_1\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "mm_interconnect_1" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904572695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_output_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_output_s1_translator\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" "led_output_s1_translator" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904572945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904573023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904573149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:led_output_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:led_output_s1_agent\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" "led_output_s1_agent" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904573305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:led_output_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:led_output_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904573414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" "led_output_s1_agent_rsp_fifo" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904573554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_1_router demo_qsys_mm_interconnect_1:mm_interconnect_1\|demo_qsys_mm_interconnect_1_router:router " "Elaborating entity \"demo_qsys_mm_interconnect_1_router\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|demo_qsys_mm_interconnect_1_router:router\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" "router" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904573805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_1_router_default_decode demo_qsys_mm_interconnect_1:mm_interconnect_1\|demo_qsys_mm_interconnect_1_router:router\|demo_qsys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"demo_qsys_mm_interconnect_1_router_default_decode\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|demo_qsys_mm_interconnect_1_router:router\|demo_qsys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904573977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_1_router_002 demo_qsys_mm_interconnect_1:mm_interconnect_1\|demo_qsys_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"demo_qsys_mm_interconnect_1_router_002\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|demo_qsys_mm_interconnect_1_router_002:router_002\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" "router_002" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904574148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_1_router_002_default_decode demo_qsys_mm_interconnect_1:mm_interconnect_1\|demo_qsys_mm_interconnect_1_router_002:router_002\|demo_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"demo_qsys_mm_interconnect_1_router_002_default_decode\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|demo_qsys_mm_interconnect_1_router_002:router_002\|demo_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904574304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_output_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_output_s1_burst_adapter\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" "led_output_s1_burst_adapter" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904574414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_output_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_output_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904574539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_output_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_output_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904574773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_output_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_output_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904574882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_output_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_output_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904574992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_output_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_output_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904575165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_output_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_output_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904575289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_1_cmd_demux demo_qsys_mm_interconnect_1:mm_interconnect_1\|demo_qsys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"demo_qsys_mm_interconnect_1_cmd_demux\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|demo_qsys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" "cmd_demux" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904575789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_1_cmd_mux demo_qsys_mm_interconnect_1:mm_interconnect_1\|demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"demo_qsys_mm_interconnect_1_cmd_mux\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" "cmd_mux" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904575883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_1_rsp_demux demo_qsys_mm_interconnect_1:mm_interconnect_1\|demo_qsys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"demo_qsys_mm_interconnect_1_rsp_demux\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|demo_qsys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" "rsp_demux" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904576023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_1_rsp_mux demo_qsys_mm_interconnect_1:mm_interconnect_1\|demo_qsys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"demo_qsys_mm_interconnect_1_rsp_mux\" for hierarchy \"demo_qsys_mm_interconnect_1:mm_interconnect_1\|demo_qsys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" "rsp_mux" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904576117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_2 demo_qsys_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"demo_qsys_mm_interconnect_2\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "mm_interconnect_2" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 1117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904576429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:system_console_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:system_console_master_translator\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" "system_console_master_translator" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904576758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:system_console_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:system_console_master_agent\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" "system_console_master_agent" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904576836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" "hps_0_f2h_axi_slave_agent" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904576945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904577179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904577274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904577367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_2_router demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_router:router " "Elaborating entity \"demo_qsys_mm_interconnect_2_router\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_router:router\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" "router" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904577789 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address demo_qsys_mm_interconnect_2_router.sv(154) " "Verilog HDL or VHDL warning at demo_qsys_mm_interconnect_2_router.sv(154): object \"address\" assigned a value but never read" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474904577821 "|demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_2_router_default_decode demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_router:router\|demo_qsys_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"demo_qsys_mm_interconnect_2_router_default_decode\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_router:router\|demo_qsys_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv" "the_default_decode" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904577882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_2_router_001 demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"demo_qsys_mm_interconnect_2_router_001\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_router_001:router_001\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" "router_001" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904577961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_2_router_001_default_decode demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_router_001:router_001\|demo_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"demo_qsys_mm_interconnect_2_router_001_default_decode\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_router_001:router_001\|demo_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904578101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:system_console_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:system_console_master_limiter\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" "system_console_master_limiter" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904578273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_2_cmd_demux demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"demo_qsys_mm_interconnect_2_cmd_demux\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" "cmd_demux" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904578414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_2_cmd_mux demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"demo_qsys_mm_interconnect_2_cmd_mux\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" "cmd_mux" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904578523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_2_rsp_demux demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"demo_qsys_mm_interconnect_2_rsp_demux\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" "rsp_demux" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904578680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_mm_interconnect_2_rsp_mux demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"demo_qsys_mm_interconnect_2_rsp_mux\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" "rsp_mux" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904578851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|demo_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_mux.sv" "arb" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904578976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" "hps_0_f2h_axi_slave_wr_cmd_width_adapter" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904579180 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474904579227 "|demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474904579242 "|demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474904579242 "|demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904579492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"demo_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" "hps_0_f2h_axi_slave_wr_rsp_width_adapter" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904579664 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1474904579696 "|demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1474904579696 "|demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_irq_mapper demo_qsys_irq_mapper:irq_mapper " "Elaborating entity \"demo_qsys_irq_mapper\" for hierarchy \"demo_qsys_irq_mapper:irq_mapper\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "irq_mapper" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904579836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_rst_controller demo_qsys_rst_controller:rst_controller " "Elaborating entity \"demo_qsys_rst_controller\" for hierarchy \"demo_qsys_rst_controller:rst_controller\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "rst_controller" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904579961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller demo_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"demo_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "demo_qsys/synthesis/demo_qsys_rst_controller.vhd" "rst_controller" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904580055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_qsys_rst_controller_001 demo_qsys_rst_controller_001:rst_controller_001 " "Elaborating entity \"demo_qsys_rst_controller_001\" for hierarchy \"demo_qsys_rst_controller_001:rst_controller_001\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "rst_controller_001" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904580336 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req demo_qsys_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at demo_qsys_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_qsys/synthesis/demo_qsys_rst_controller_001.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1474904580336 "|demo_qsys|demo_qsys_rst_controller_001:rst_controller_001"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1474904584946 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.09.26.12:43:15 Progress: Loading sld514e3c10/alt_sld_fab_wrapper_hw.tcl " "2016.09.26.12:43:15 Progress: Loading sld514e3c10/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904595711 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904600946 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904601195 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904603133 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904603414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904603696 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904604008 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904604023 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904604055 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1474904604898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld514e3c10/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld514e3c10/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld514e3c10/alt_sld_fab.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904605665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904605665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904605867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904605867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904605914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904605914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904606149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904606149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904606476 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904606476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904606476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904606664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904606664 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "demo_qsys_system_console:system_console\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"demo_qsys_system_console:system_console\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474904615008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474904615008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474904615008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474904615008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474904615008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474904615008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474904615008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474904615008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474904615008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474904615008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474904615008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474904615008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474904615008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474904615008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474904615008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1474904615008 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1474904615008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "demo_qsys_system_console:system_console\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"demo_qsys_system_console:system_console\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904615117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "demo_qsys_system_console:system_console\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"demo_qsys_system_console:system_console\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904615117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904615117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904615117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904615117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904615117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904615117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904615117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904615117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904615117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904615117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904615117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904615117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904615117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904615117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474904615117 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474904615117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474904615274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904615274 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "36 " "36 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1474904617352 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_emac1_inst_MDIO~synth " "Node \"hps_io_hps_io_emac1_inst_MDIO~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO0~synth " "Node \"hps_io_hps_io_qspi_inst_IO0~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO1~synth " "Node \"hps_io_hps_io_qspi_inst_IO1~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO2~synth " "Node \"hps_io_hps_io_qspi_inst_IO2~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO3~synth " "Node \"hps_io_hps_io_qspi_inst_IO3~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_CMD~synth " "Node \"hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D0~synth " "Node \"hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D1~synth " "Node \"hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D2~synth " "Node \"hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D3~synth " "Node \"hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D0~synth " "Node \"hps_io_hps_io_usb1_inst_D0~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D1~synth " "Node \"hps_io_hps_io_usb1_inst_D1~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D2~synth " "Node \"hps_io_hps_io_usb1_inst_D2~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D3~synth " "Node \"hps_io_hps_io_usb1_inst_D3~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D4~synth " "Node \"hps_io_hps_io_usb1_inst_D4~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D5~synth " "Node \"hps_io_hps_io_usb1_inst_D5~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D6~synth " "Node \"hps_io_hps_io_usb1_inst_D6~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D7~synth " "Node \"hps_io_hps_io_usb1_inst_D7~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SDA~synth " "Node \"hps_io_hps_io_i2c0_inst_SDA~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SCL~synth " "Node \"hps_io_hps_io_i2c0_inst_SCL~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[32\]~synth " "Node \"memory_mem_dq\[32\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[33\]~synth " "Node \"memory_mem_dq\[33\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[34\]~synth " "Node \"memory_mem_dq\[34\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[35\]~synth " "Node \"memory_mem_dq\[35\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[36\]~synth " "Node \"memory_mem_dq\[36\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[37\]~synth " "Node \"memory_mem_dq\[37\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[38\]~synth " "Node \"memory_mem_dq\[38\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[39\]~synth " "Node \"memory_mem_dq\[39\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[4\]~synth " "Node \"memory_mem_dqs\[4\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[4\]~synth " "Node \"memory_mem_dqs_n\[4\]~synth\"" {  } { { "demo_qsys/synthesis/demo_qsys.vhd" "" { Text "F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1474904621898 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1474904621898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904622696 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "482 " "482 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1474904625867 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "demo_qsys_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"demo_qsys_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904626884 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/UFOP/Pesquisa/Projetos/HPS/Demo/output_files/Demostracao_Altera.map.smsg " "Generated suppressed messages file F:/UFOP/Pesquisa/Projetos/HPS/Demo/output_files/Demostracao_Altera.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904634258 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "20 0 0 0 0 " "Adding 20 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1474904891962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474904891962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4050 " "Implemented 4050 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1474904893367 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1474904893367 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1474904893367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3084 " "Implemented 3084 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1474904893367 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1474904893367 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1474904893367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1474904893367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1229 " "Peak virtual memory: 1229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474904894070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 12:48:14 2016 " "Processing ended: Mon Sep 26 12:48:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474904894070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:21 " "Elapsed time: 00:06:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474904894070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:07 " "Total CPU time (on all processors): 00:06:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474904894070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1474904894070 ""}
