INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/sources_1/imports/design/rtl/cache/l1_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/neuron/imports/neuron/neuron_fma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_fma
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/neuron/imports/neuron/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/benes/imports/intrc/crossbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/benes/imports/intrc/benes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/routing_engine/imports/intrc/routing_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module routing_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/sources_1/new/arb_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/sources_1/imports/design/rtl/neuron/layer_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/sources_1/imports/design/rtl/layer/layer_controller_dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_controller_dut
