0.7
2020.2
Nov 18 2020
09:47:47
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise2/exercise_2/exercise_2.sim/sim_1/synth/timing/xsim/tb_sig_var_time_synth.v,1677491111,verilog,,,,glbl;sig_var,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise2/exercise_2/exercise_2.srcs/sim_1/new/tb_sig_var.vhd,1677490819,vhdl,,,,tb_sig_var,,,,,,,,
