#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec  5 23:04:08 2025
# Process ID: 2786732
# Current directory: /home/users/alanpma/Desktop/TPU/tinytinyTPU
# Command line: vivado
# Log file: /home/users/alanpma/Desktop/TPU/tinytinyTPU/vivado.log
# Journal file: /home/users/alanpma/Desktop/TPU/tinytinyTPU/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2019.2/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 6617.285 ; gain = 158.738 ; free physical = 125066 ; free virtual = 181036
update_compile_order -fileset sources_1
close [ open /home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.srcs/sources_1/new/weight_fifo.v w ]
add_files /home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.srcs/sources_1/new/weight_fifo.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.srcs/sim_1/new/weight_fifo_tb.v w ]
add_files -fileset sim_1 /home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.srcs/sim_1/new/weight_fifo_tb.v
update_compile_order -fileset sim_1
set_property top weight_fifo_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'weight_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj weight_fifo_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.srcs/sources_1/new/weight_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.srcs/sim_1/new/weight_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_fifo_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.sim/sim_1/behav/xsim'
xelab -wto 4543fd3c92a64e3580def2dfa30e86a2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot weight_fifo_tb_behav xil_defaultlib.weight_fifo_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /cad/xilinx/vivado/2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 4543fd3c92a64e3580def2dfa30e86a2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot weight_fifo_tb_behav xil_defaultlib.weight_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weight_fifo
Compiling module xil_defaultlib.weight_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot weight_fifo_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.sim/sim_1/behav/xsim/xsim.dir/weight_fifo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  5 23:06:49 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "weight_fifo_tb_behav -key {Behavioral:sim_1:Functional:weight_fifo_tb} -tclbatch {weight_fifo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source weight_fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
--- Filling FIFO ---
--- Emptying FIFO ---
PASS: Got 10
PASS: Got 20
PASS: Got 30
$finish called at time : 90 ns : File "/home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.srcs/sim_1/new/weight_fifo_tb.v" Line 76
INFO: [USF-XSim-96] XSim completed. Design snapshot 'weight_fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 7222.398 ; gain = 449.949 ; free physical = 124866 ; free virtual = 180844
close [ open /home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.srcs/sources_1/new/dual_weight_fifo.v w ]
add_files /home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.srcs/sources_1/new/dual_weight_fifo.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.srcs/sim_1/new/dual_weight_fifo_tb.v w ]
add_files -fileset sim_1 /home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.srcs/sim_1/new/dual_weight_fifo_tb.v
update_compile_order -fileset sim_1
set_property top dual_weight_fifo_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dual_weight_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj dual_weight_fifo_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.srcs/sources_1/new/dual_weight_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_weight_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.srcs/sim_1/new/dual_weight_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_weight_fifo_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.sim/sim_1/behav/xsim'
xelab -wto 4543fd3c92a64e3580def2dfa30e86a2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dual_weight_fifo_tb_behav xil_defaultlib.dual_weight_fifo_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /cad/xilinx/vivado/2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 4543fd3c92a64e3580def2dfa30e86a2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dual_weight_fifo_tb_behav xil_defaultlib.dual_weight_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_weight_fifo
Compiling module xil_defaultlib.dual_weight_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dual_weight_fifo_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.sim/sim_1/behav/xsim/xsim.dir/dual_weight_fifo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  5 23:16:48 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dual_weight_fifo_tb_behav -key {Behavioral:sim_1:Functional:dual_weight_fifo_tb} -tclbatch {dual_weight_fifo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source dual_weight_fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
--- Loading FIFOs Interleaved ---
--- Popping to MMU ---
Pop 1: Left=  3 (Exp 3), Right=  4 (Exp 4)
Pop 2: Left=  1 (Exp 1), Right=  2 (Exp 2)
$finish called at time : 80 ns : File "/home/users/alanpma/Desktop/TPU/tinytinyTPU/tinytinyTPU.srcs/sim_1/new/dual_weight_fifo_tb.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dual_weight_fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 7360.258 ; gain = 137.859 ; free physical = 124736 ; free virtual = 180785
