C:\Program Files\diamond\3.10_x64\synpbase\bin64\c_vhdl.exe  -osyn  "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\synwork\generic02_generic02_hdl_.srs"  -top  topgeneric01  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\dm"  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work "C:\Program Files\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\multg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\nandg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\norg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\notg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\org01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\xnorg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\addg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\and00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\andg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\div00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\ha00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\nxor00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\or00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\osc00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\packageadder00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\packagediv00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\packagefa00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\packagemult4bit00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\subg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\topadder00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\topdiv00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\topfa00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\topha00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\topmult4bit00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\ucg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\xor00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\xorg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\ShiftL00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\ShiftR00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\rotL00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\rotR00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\packagegeneric01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\topgeneric01.vhdl"  -log  "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\syntax.log"  -fileorder  "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\syntmp\hdlorder.tcl"  -jobname  "hdl_info_gen" 
relcom:..\..\..\..\..\..\..\..\..\..\Program Files\diamond\3.10_x64\synpbase\bin64\c_vhdl.exe -osyn "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\synwork\generic02_generic02_hdl_.srs" -top topgeneric01 -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\dm" -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work "C:\Program Files\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\multg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\nandg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\norg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\notg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\org01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\xnorg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\addg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\and00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\andg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\div00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\ha00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\nxor00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\or00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\osc00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\packageadder00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\packagediv00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\packagefa00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\packagemult4bit00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\subg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\topadder00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\topdiv00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\topfa00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\topha00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\topmult4bit00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\ucg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\xor00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\xorg01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\ShiftL00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\ShiftR00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\rotL00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\rotR00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\packagegeneric01.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\source\topgeneric01.vhdl" -log "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\syntax.log" -fileorder "C:\Users\Valery Garibay\Documents\6_semestre\arqui\LLUU01\ALLUU01\ALU01\generic02\syntmp\hdlorder.tcl" -jobname "hdl_info_gen"
rc:0 success:1 runtime:1
file:..\synwork\generic02_generic02_hdl_.srs|io:o|time:0|size:0|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\Program Files\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd|io:i|time:1493331104|size:73964|exec:0|csum:CFF92E93E4FE354031DBB4E0E47DD4A6
file:..\source\multg01.vhdl|io:i|time:1529444928|size:985|exec:0|csum:C57FCFBFFC079F80A80AF03E439C24C3
file:..\source\nandg01.vhdl|io:i|time:1476923720|size:990|exec:0|csum:CF8C9B0E405C4B6E406124CD0C8C2AB9
file:..\source\norg01.vhdl|io:i|time:1476923768|size:982|exec:0|csum:8A3F0760299DB4E31B3FCA89334D6342
file:..\source\notg01.vhdl|io:i|time:1476923748|size:908|exec:0|csum:D3345F77D9B68FBFD93113D078F71D29
file:..\source\org01.vhdl|io:i|time:1476923694|size:971|exec:0|csum:089B5E24E30139DFD1E3CDCFFD29F47E
file:..\source\xnorg01.vhdl|io:i|time:1476923804|size:990|exec:0|csum:24B46CE74E04A76C520B6EAFC726065E
file:..\source\addg01.vhdl|io:i|time:1476924746|size:1074|exec:0|csum:5BA2A86BD62EA8C6F91274BBE49C324F
file:..\source\and00.vhdl|io:i|time:1473127942|size:343|exec:0|csum:9A19277634A101F4345CFBE643AF3910
file:..\source\andg01.vhdl|io:i|time:1476832426|size:1022|exec:0|csum:0216381C9D9D90BE8DA79A02667261A0
file:..\source\div00.vhdl|io:i|time:1476821044|size:1944|exec:0|csum:12202A0BCCF7C51187A205242A459B62
file:..\source\ha00.vhdl|io:i|time:1473127942|size:428|exec:0|csum:D684F9BB318C192BEEA803482A64BB86
file:..\source\nxor00.vhdl|io:i|time:1473127942|size:358|exec:0|csum:38149C1B791DCA8025BA0EBAA5E437D6
file:..\source\or00.vhdl|io:i|time:1473127942|size:338|exec:0|csum:793EC043C51ADCBA1ED6566963EC16EB
file:..\source\osc00.vhdl|io:i|time:1476821076|size:596|exec:0|csum:AC3B511C8E9658743918F01978C73F85
file:..\source\packageadder00.vhdl|io:i|time:1473127942|size:504|exec:0|csum:F96F107728D0DA15F7BFD8611D856502
file:..\source\packagediv00.vhdl|io:i|time:1476821108|size:418|exec:0|csum:173AEADA2D2E360D10B42C8EACB7E237
file:..\source\packagefa00.vhdl|io:i|time:1473127942|size:465|exec:0|csum:7EE4E573E4E335E24F7EBE488C1FD31C
file:..\source\packagemult4bit00.vhdl|io:i|time:1476852450|size:363|exec:0|csum:F65BBF817D2E1537BC925FF5E25839BD
file:..\source\subg01.vhdl|io:i|time:1476832470|size:1121|exec:0|csum:C5400F62EB0552A7261FADCA2CF42410
file:..\source\topadder00.vhdl|io:i|time:1473172478|size:2568|exec:0|csum:8FCD4EEAE494A4EA17177976A1BE8648
file:..\source\topdiv00.vhdl|io:i|time:1476821148|size:539|exec:0|csum:BBC27FE4C0A30A4021D9894B8EAC24D7
file:..\source\topfa00.vhdl|io:i|time:1473127942|size:651|exec:0|csum:96D2F991057FF4839E9B712FBD7CC78D
file:..\source\topha00.vhdl|io:i|time:1473127942|size:479|exec:0|csum:BD6B53674571D333F718395F985206A2
file:..\source\topmult4bit00.vhdl|io:i|time:1529446602|size:14419|exec:0|csum:F4636F5EB400050A4A5AB1CC42344D5B
file:..\source\ucg01.vhdl|io:i|time:1476928552|size:784|exec:0|csum:3CE3587E0A8BA3B0AB32C14860839A58
file:..\source\xor00.vhdl|io:i|time:1473127942|size:343|exec:0|csum:17AF1C672984D1854C10DBB75B5DF84C
file:..\source\xorg01.vhdl|io:i|time:1476850172|size:1005|exec:0|csum:D848CCF0F3F379038EE443D6E257E626
file:..\..\ShiftL00.vhdl|io:i|time:1477264306|size:1092|exec:0|csum:77C253FBD4F9A0638020763BDC2F79EA
file:..\..\ShiftR00.vhdl|io:i|time:1477264306|size:1097|exec:0|csum:5E812E9394BBE9F6D9A36E282FDA47D7
file:..\..\rotL00.vhdl|io:i|time:1477264306|size:1081|exec:0|csum:C7FD2BF5F4C6FEDB418CFB4020A28373
file:..\..\rotR00.vhdl|io:i|time:1477266706|size:1078|exec:0|csum:3412E575CE306DFBE9A91145F3BD175E
file:..\source\packagegeneric01.vhdl|io:i|time:1529446602|size:5385|exec:0|csum:BE93CE4064E57218BFD116A6AB55CCE2
file:..\source\topgeneric01.vhdl|io:i|time:1556640979|size:5302|exec:0|csum:9786A9403B735846AE6750E510CFB324
file:..\syntax.log|io:o|time:1556640995|size:1058|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\Program Files\diamond\3.10_x64\synpbase\bin64\c_vhdl.exe|io:i|time:1501913710|size:5913600|exec:1|csum:93E5DE52AE488E4DC33E43C149B8DA6C
