
*** Running vivado
    with args -log cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19992 
WARNING: [Synth 8-2301] loop variable declaration is not allowed in this mode of verilog [E:/code/vivado/CPU/CPU.srcs/sources_1/new/data_ram.v:32]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 690.664 ; gain = 241.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/code/vivado/CPU/CPU.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [E:/code/vivado/CPU/CPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/code/vivado/CPU/CPU.srcs/sources_1/new/pc.v:37]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [E:/code/vivado/CPU/CPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'ins_ram' [E:/code/vivado/CPU/CPU.srcs/sources_1/new/ins_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ins_ram' (2#1) [E:/code/vivado/CPU/CPU.srcs/sources_1/new/ins_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'acc' [E:/code/vivado/CPU/CPU.srcs/sources_1/new/acc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'acc' (3#1) [E:/code/vivado/CPU/CPU.srcs/sources_1/new/acc.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/code/vivado/CPU/CPU.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/code/vivado/CPU/CPU.srcs/sources_1/new/alu.v:29]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [E:/code/vivado/CPU/CPU.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [E:/code/vivado/CPU/CPU.srcs/sources_1/new/data_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (5#1) [E:/code/vivado/CPU/CPU.srcs/sources_1/new/data_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu' [E:/code/vivado/CPU/CPU.srcs/sources_1/new/cu.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/code/vivado/CPU/CPU.srcs/sources_1/new/cu.v:42]
WARNING: [Synth 8-567] referenced signal 'is_ban' should be on the sensitivity list [E:/code/vivado/CPU/CPU.srcs/sources_1/new/cu.v:41]
INFO: [Synth 8-6155] done synthesizing module 'cu' (6#1) [E:/code/vivado/CPU/CPU.srcs/sources_1/new/cu.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'type_pc' does not match port width (2) of module 'cu' [E:/code/vivado/CPU/CPU.srcs/sources_1/new/cpu.v:47]
WARNING: [Synth 8-3848] Net no in module/entity cpu does not have driver. [E:/code/vivado/CPU/CPU.srcs/sources_1/new/cpu.v:25]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (7#1) [E:/code/vivado/CPU/CPU.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-3331] design cpu has unconnected port no
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 739.000 ; gain = 289.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 739.000 ; gain = 289.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 739.000 ; gain = 289.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/code/vivado/CPU/CPU.srcs/sources_1/new/pc.v:37]
INFO: [Synth 8-5544] ROM "ins_ram" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/code/vivado/CPU/CPU.srcs/sources_1/new/alu.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [E:/code/vivado/CPU/CPU.srcs/sources_1/new/alu.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'stop_reg' [E:/code/vivado/CPU/CPU.srcs/sources_1/new/cu.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'change_pc_reg' [E:/code/vivado/CPU/CPU.srcs/sources_1/new/cu.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'type_pc_reg' [E:/code/vivado/CPU/CPU.srcs/sources_1/new/cu.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'acc_we_reg' [E:/code/vivado/CPU/CPU.srcs/sources_1/new/cu.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'ram_add_reg' [E:/code/vivado/CPU/CPU.srcs/sources_1/new/cu.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'ram_we_reg' [E:/code/vivado/CPU/CPU.srcs/sources_1/new/cu.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'op_reg' [E:/code/vivado/CPU/CPU.srcs/sources_1/new/cu.v:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 739.000 ; gain = 289.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	  14 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
Module ins_ram 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input     16 Bit        Muxes := 1     
Module acc 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	  11 Input     16 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module cu 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design cpu has unconnected port no
WARNING: [Synth 8-3332] Sequential element (alu/data_out_reg[15]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/data_out_reg[14]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/data_out_reg[13]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/data_out_reg[12]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/data_out_reg[11]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/data_out_reg[10]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/data_out_reg[9]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/data_out_reg[8]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/data_out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/data_out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/data_out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/data_out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/data_out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/data_out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/data_out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/data_out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/stop_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/change_pc_reg[11]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/change_pc_reg[10]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/change_pc_reg[9]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/change_pc_reg[8]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/change_pc_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/change_pc_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/change_pc_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/change_pc_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/change_pc_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/change_pc_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/change_pc_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/change_pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/type_pc_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/type_pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/acc_we_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/ram_add_reg[11]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/ram_add_reg[10]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/ram_add_reg[9]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/ram_add_reg[8]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/ram_add_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/ram_add_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/ram_add_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/ram_add_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/ram_add_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/ram_add_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/ram_add_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/ram_add_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/ram_we_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/op_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/op_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/op_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (cu/op_reg[0]) is unused and will be removed from module cpu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 908.781 ; gain = 459.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 908.781 ; gain = 459.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 908.781 ; gain = 459.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 908.781 ; gain = 459.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 908.781 ; gain = 459.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 908.781 ; gain = 459.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 908.781 ; gain = 459.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 908.781 ; gain = 459.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 908.781 ; gain = 459.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 908.781 ; gain = 459.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 908.781 ; gain = 459.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 908.781 ; gain = 459.176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1012.574 ; gain = 587.793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.574 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/code/vivado/CPU/CPU.runs/synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 20 12:20:48 2020...
