#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55c1181c2980 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x55c1181775a0 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x55c118201f10_0 .var "Clk", 0 0;
v0x55c118201fb0_0 .var "Reset", 0 0;
v0x55c1182020c0_0 .var "Start", 0 0;
v0x55c118202160_0 .var/i "counter", 31 0;
v0x55c118202200_0 .var/i "flush", 31 0;
v0x55c118202330_0 .var/i "i", 31 0;
v0x55c118202410_0 .var/i "outfile", 31 0;
v0x55c1182024f0_0 .var/i "stall", 31 0;
S_0x55c1181b9760 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x55c1181c2980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x55c1181fe680_0 .net "ALUCtrl", 3 0, v0x55c1181bfa80_0;  1 drivers
v0x55c1181fe790_0 .net "ALU_Res", 31 0, v0x55c1181c5b20_0;  1 drivers
v0x55c1181fe8a0_0 .net "Ctrl_ALUOp", 1 0, v0x55c1181f07a0_0;  1 drivers
v0x55c1181fe990_0 .net "Ctrl_ALUSrc", 0 0, v0x55c1181f08a0_0;  1 drivers
v0x55c1181fea80_0 .net "Ctrl_Branch", 0 0, v0x55c1181f0960_0;  1 drivers
v0x55c1181febc0_0 .net "Ctrl_MemRead", 0 0, v0x55c1181f0a60_0;  1 drivers
v0x55c1181fecb0_0 .net "Ctrl_MemWrite", 0 0, v0x55c1181f0b00_0;  1 drivers
v0x55c1181feda0_0 .net "Ctrl_MemtoReg", 0 0, v0x55c1181f0bf0_0;  1 drivers
v0x55c1181fee90_0 .net "Ctrl_RegWrite", 0 0, v0x55c1181f0e50_0;  1 drivers
v0x55c1181fef30_0 .net "EXMEM_ALU_Res", 31 0, v0x55c1181f8370_0;  1 drivers
v0x55c1181feff0_0 .net "EXMEM_MemRead", 0 0, v0x55c1181f84e0_0;  1 drivers
v0x55c1181ff0e0_0 .net "EXMEM_MemWrite", 0 0, v0x55c1181f8830_0;  1 drivers
v0x55c1181ff1d0_0 .net "EXMEM_MemWrite_Data", 31 0, v0x55c1181f86f0_0;  1 drivers
v0x55c1181ff2e0_0 .net "EXMEM_MemtoReg", 0 0, v0x55c1181f8a00_0;  1 drivers
v0x55c1181ff3d0_0 .net "EXMEM_RDaddr", 4 0, v0x55c1181f8b90_0;  1 drivers
v0x55c1181ff490_0 .net "EXMEM_RegWrite", 0 0, v0x55c1181f8d00_0;  1 drivers
v0x55c1181ff530_0 .net "Equal_Res", 0 0, L_0x55c118212930;  1 drivers
v0x55c1181ff730_0 .net "Flush", 0 0, L_0x55c1181c1990;  1 drivers
v0x55c1181ff7d0_0 .net "ForwardA_MUX_Res", 31 0, L_0x55c118215190;  1 drivers
v0x55c1181ff8e0_0 .net "ForwardB_MUX_Res", 31 0, v0x55c1181f33f0_0;  1 drivers
v0x55c1181ff9a0_0 .net "Forward_A", 1 0, L_0x55c1182150b0;  1 drivers
v0x55c1181ffab0_0 .net "Forward_B", 1 0, L_0x55c118215120;  1 drivers
v0x55c1181ffbc0_0 .net "IDEX_ALUOp", 1 0, v0x55c1181f9700_0;  1 drivers
v0x55c1181ffcd0_0 .net "IDEX_ALUSrc", 0 0, v0x55c1181f98d0_0;  1 drivers
v0x55c1181ffdc0_0 .net "IDEX_MemRead", 0 0, v0x55c1181f9a90_0;  1 drivers
v0x55c1181ffe60_0 .net "IDEX_MemWrite", 0 0, v0x55c1181f9c20_0;  1 drivers
v0x55c1181fff50_0 .net "IDEX_MemtoReg", 0 0, v0x55c1181f9dc0_0;  1 drivers
v0x55c118200040_0 .net "IDEX_RDaddr", 4 0, v0x55c1181f9f30_0;  1 drivers
v0x55c1182000e0_0 .net "IDEX_RS1Addr", 4 0, v0x55c1181fa070_0;  1 drivers
v0x55c1182001d0_0 .net "IDEX_RS1Data", 31 0, v0x55c1181fa1e0_0;  1 drivers
v0x55c1182002c0_0 .net "IDEX_RS2Addr", 4 0, v0x55c1181fa350_0;  1 drivers
v0x55c1182003b0_0 .net "IDEX_RS2Data", 31 0, v0x55c1181fa4f0_0;  1 drivers
v0x55c1182004a0_0 .net "IDEX_RegWrite", 0 0, v0x55c1181fa690_0;  1 drivers
v0x55c118200590_0 .net "IDEX_SignExtend_Res", 31 0, v0x55c1181fa800_0;  1 drivers
v0x55c118200680_0 .net "IDEX_funct", 9 0, v0x55c1181faa10_0;  1 drivers
v0x55c118200770_0 .net "IFID_PC", 31 0, v0x55c1181fb6d0_0;  1 drivers
v0x55c118200860_0 .net "IFID_instr", 31 0, v0x55c1181fb590_0;  1 drivers
v0x55c118200950_0 .net "MEMWB_ALU_Res", 31 0, v0x55c1181fbc60_0;  1 drivers
v0x55c118200a40_0 .net "MEMWB_MemRead_Data", 31 0, v0x55c1181fbe50_0;  1 drivers
v0x55c118200b30_0 .net "MEMWB_MemtoReg", 0 0, v0x55c1181fbfc0_0;  1 drivers
v0x55c118200c20_0 .net "MEMWB_RDaddr", 4 0, v0x55c1181fc180_0;  1 drivers
v0x55c118200cc0_0 .net "MEMWB_RegWrite", 0 0, v0x55c1181fc350_0;  1 drivers
v0x55c118200d60_0 .net "MUX_ALUSrc_Res", 31 0, L_0x55c1182133c0;  1 drivers
v0x55c118200e50_0 .net "MUX_MemtoReg_Res", 31 0, L_0x55c118213760;  1 drivers
v0x55c118200ef0_0 .net "MUX_PC_Res", 31 0, L_0x55c118213a80;  1 drivers
v0x55c118200fb0_0 .net "MemRead_Res", 31 0, L_0x55c118213050;  1 drivers
v0x55c1182010c0_0 .net "NoOp", 0 0, v0x55c1181f4a70_0;  1 drivers
v0x55c1182011b0_0 .net "PCWrite", 0 0, v0x55c1181f4b60_0;  1 drivers
v0x55c1182012a0_0 .net "PC_branch", 31 0, L_0x55c1182126d0;  1 drivers
v0x55c1182013b0_0 .net "PC_four", 31 0, L_0x55c1182025d0;  1 drivers
v0x55c1182014c0_0 .net "PC_now", 31 0, v0x55c1181f7ba0_0;  1 drivers
v0x55c118201610_0 .net "RS1Data", 31 0, L_0x55c1182141f0;  1 drivers
v0x55c1182016d0_0 .net "RS2Data", 31 0, L_0x55c118214700;  1 drivers
v0x55c118201790_0 .net "ShiftLeft_Res", 31 0, L_0x55c118213dc0;  1 drivers
v0x55c118201850_0 .net "SignExtend_Res", 31 0, v0x55c1181fe530_0;  1 drivers
v0x55c118201910_0 .net "Stall", 0 0, v0x55c1181f4ee0_0;  1 drivers
v0x55c118201a00_0 .net *"_ivl_11", 2 0, L_0x55c118214ba0;  1 drivers
v0x55c118201ae0_0 .net *"_ivl_9", 6 0, L_0x55c118214b00;  1 drivers
v0x55c118201bc0_0 .net "clk_i", 0 0, v0x55c118201f10_0;  1 drivers
v0x55c118201c60_0 .net "instr", 31 0, L_0x55c118172fc0;  1 drivers
v0x55c118201d70_0 .net "rst_i", 0 0, v0x55c118201fb0_0;  1 drivers
v0x55c118201e10_0 .net "start_i", 0 0, v0x55c1182020c0_0;  1 drivers
L_0x55c118214890 .part v0x55c1181fb590_0, 15, 5;
L_0x55c118214930 .part v0x55c1181fb590_0, 20, 5;
L_0x55c118214a60 .part v0x55c1181fb590_0, 0, 7;
L_0x55c118214b00 .part v0x55c1181fb590_0, 25, 7;
L_0x55c118214ba0 .part v0x55c1181fb590_0, 12, 3;
L_0x55c118214c40 .concat [ 3 7 0 0], L_0x55c118214ba0, L_0x55c118214b00;
L_0x55c118214d70 .part v0x55c1181fb590_0, 7, 5;
L_0x55c118214f20 .part v0x55c1181fb590_0, 15, 5;
L_0x55c118215010 .part v0x55c1181fb590_0, 20, 5;
L_0x55c118215270 .part v0x55c1181fb590_0, 15, 5;
L_0x55c118215370 .part v0x55c1181fb590_0, 20, 5;
S_0x55c1181b8070 .scope module, "ALU" "ALU" 3 166, 4 13 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /NODIR 0 "";
v0x55c118182660_0 .net "ALUCtrl_i", 3 0, v0x55c1181bfa80_0;  alias, 1 drivers
v0x55c1181debc0_0 .net "data1_i", 31 0, L_0x55c118215190;  alias, 1 drivers
v0x55c1181ba2c0_0 .net "data2_i", 31 0, L_0x55c1182133c0;  alias, 1 drivers
v0x55c1181c5b20_0 .var "data_o", 31 0;
E_0x55c118120f50 .event edge, v0x55c118182660_0, v0x55c1181debc0_0, v0x55c1181ba2c0_0;
S_0x55c1181ef140 .scope module, "ALU_Control" "ALU_Control" 3 173, 5 17 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v0x55c1181bfa80_0 .var "ALUCtrl_o", 3 0;
v0x55c1181c1ab0_0 .net "ALUOp_i", 1 0, v0x55c1181f9700_0;  alias, 1 drivers
v0x55c1181c4970_0 .net "funct_i", 9 0, v0x55c1181faa10_0;  alias, 1 drivers
E_0x55c1181065a0 .event edge, v0x55c1181c1ab0_0, v0x55c1181c4970_0;
S_0x55c1181ef480 .scope module, "Add_Branch" "Adder" 3 94, 6 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x55c1181ef6b0_0 .net "data1_in", 31 0, L_0x55c118213dc0;  alias, 1 drivers
v0x55c1181ef790_0 .net "data2_in", 31 0, v0x55c1181fb6d0_0;  alias, 1 drivers
v0x55c1181ef870_0 .net "data_o", 31 0, L_0x55c1182126d0;  alias, 1 drivers
L_0x55c1182126d0 .arith/sum 32, L_0x55c118213dc0, v0x55c1181fb6d0_0;
S_0x55c1181ef9b0 .scope module, "Add_PC" "Adder" 3 88, 6 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x55c1181efbe0_0 .net "data1_in", 31 0, v0x55c1181f7ba0_0;  alias, 1 drivers
L_0x7fa84103b018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c1181efce0_0 .net "data2_in", 31 0, L_0x7fa84103b018;  1 drivers
v0x55c1181efdc0_0 .net "data_o", 31 0, L_0x55c1182025d0;  alias, 1 drivers
L_0x55c1182025d0 .arith/sum 32, v0x55c1181f7ba0_0, L_0x7fa84103b018;
S_0x55c1181eff30 .scope module, "And" "AND" 3 100, 7 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_in";
    .port_info 1 /INPUT 1 "data2_in";
    .port_info 2 /OUTPUT 1 "data_o";
L_0x55c1181c1990 .functor AND 1, v0x55c1181f0960_0, L_0x55c118212930, C4<1>, C4<1>;
v0x55c1181f01b0_0 .net "data1_in", 0 0, v0x55c1181f0960_0;  alias, 1 drivers
v0x55c1181f0290_0 .net "data2_in", 0 0, L_0x55c118212930;  alias, 1 drivers
v0x55c1181f0350_0 .net "data_o", 0 0, L_0x55c1181c1990;  alias, 1 drivers
S_0x55c1181f0470 .scope module, "Control" "Control" 3 190, 8 11 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x55c1181f07a0_0 .var "ALUOp_o", 1 0;
v0x55c1181f08a0_0 .var "ALUSrc_o", 0 0;
v0x55c1181f0960_0 .var "Branch_o", 0 0;
v0x55c1181f0a60_0 .var "MemRead_o", 0 0;
v0x55c1181f0b00_0 .var "MemWrite_o", 0 0;
v0x55c1181f0bf0_0 .var "MemtoReg_o", 0 0;
v0x55c1181f0cb0_0 .net "NoOp_i", 0 0, v0x55c1181f4a70_0;  alias, 1 drivers
v0x55c1181f0d70_0 .net "Op_i", 6 0, L_0x55c118214a60;  1 drivers
v0x55c1181f0e50_0 .var "RegWrite_o", 0 0;
E_0x55c1181de6a0 .event edge, v0x55c1181f0cb0_0, v0x55c1181f0d70_0;
S_0x55c1181f1030 .scope module, "Data_Memory" "Data_Memory" 3 126, 9 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x55c1181f12a0_0 .net "MemRead_i", 0 0, v0x55c1181f84e0_0;  alias, 1 drivers
v0x55c1181f1380_0 .net "MemWrite_i", 0 0, v0x55c1181f8830_0;  alias, 1 drivers
v0x55c1181f1440_0 .net *"_ivl_0", 31 0, L_0x55c118212d30;  1 drivers
v0x55c1181f1500_0 .net *"_ivl_2", 31 0, L_0x55c118212ec0;  1 drivers
v0x55c1181f15e0_0 .net *"_ivl_4", 29 0, L_0x55c118212dd0;  1 drivers
L_0x7fa84103b138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c1181f1710_0 .net *"_ivl_6", 1 0, L_0x7fa84103b138;  1 drivers
L_0x7fa84103b180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c1181f17f0_0 .net/2u *"_ivl_8", 31 0, L_0x7fa84103b180;  1 drivers
v0x55c1181f18d0_0 .net "addr_i", 31 0, v0x55c1181f8370_0;  alias, 1 drivers
v0x55c1181f19b0_0 .net "clk_i", 0 0, v0x55c118201f10_0;  alias, 1 drivers
v0x55c1181f1a70_0 .net "data_i", 31 0, v0x55c1181f86f0_0;  alias, 1 drivers
v0x55c1181f1b50_0 .net "data_o", 31 0, L_0x55c118213050;  alias, 1 drivers
v0x55c1181f1c30 .array "memory", 1023 0, 31 0;
E_0x55c1181de6e0 .event posedge, v0x55c1181f19b0_0;
L_0x55c118212d30 .array/port v0x55c1181f1c30, L_0x55c118212ec0;
L_0x55c118212dd0 .part v0x55c1181f8370_0, 2, 30;
L_0x55c118212ec0 .concat [ 30 2 0 0], L_0x55c118212dd0, L_0x7fa84103b138;
L_0x55c118213050 .functor MUXZ 32, L_0x7fa84103b180, L_0x55c118212d30, v0x55c1181f84e0_0, C4<>;
S_0x55c1181f1db0 .scope module, "Equal" "Equal" 3 106, 10 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 1 "data_o";
v0x55c1181f1fb0_0 .net *"_ivl_0", 0 0, L_0x55c118212770;  1 drivers
L_0x7fa84103b060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c1181f2090_0 .net/2u *"_ivl_2", 0 0, L_0x7fa84103b060;  1 drivers
L_0x7fa84103b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1181f2170_0 .net/2u *"_ivl_4", 0 0, L_0x7fa84103b0a8;  1 drivers
v0x55c1181f2230_0 .net "data1_in", 31 0, L_0x55c1182141f0;  alias, 1 drivers
v0x55c1181f2310_0 .net "data2_in", 31 0, L_0x55c118214700;  alias, 1 drivers
v0x55c1181f2440_0 .net "data_o", 0 0, L_0x55c118212930;  alias, 1 drivers
L_0x55c118212770 .cmp/eq 32, L_0x55c1182141f0, L_0x55c118214700;
L_0x55c118212930 .functor MUXZ 1, L_0x7fa84103b0a8, L_0x7fa84103b060, L_0x55c118212770, C4<>;
S_0x55c1181f2540 .scope module, "ForwardA_MUX" "MUX32_4i" 3 307, 11 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_in";
    .port_info 1 /INPUT 32 "EXRS_Data_in";
    .port_info 2 /INPUT 32 "MEM_ALU_Res_in";
    .port_info 3 /INPUT 32 "WB_WriteData_in";
    .port_info 4 /OUTPUT 32 "MUX_Res_o";
L_0x55c118215190 .functor BUFZ 32, v0x55c1181f2af0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c1181f2810_0 .net "EXRS_Data_in", 31 0, v0x55c1181fa1e0_0;  alias, 1 drivers
v0x55c1181f2910_0 .net "Forward_in", 1 0, L_0x55c1182150b0;  alias, 1 drivers
v0x55c1181f29f0_0 .net "MEM_ALU_Res_in", 31 0, v0x55c1181f8370_0;  alias, 1 drivers
v0x55c1181f2af0_0 .var "MUX_Res", 31 0;
v0x55c1181f2bb0_0 .net "MUX_Res_o", 31 0, L_0x55c118215190;  alias, 1 drivers
v0x55c1181f2c70_0 .net "WB_WriteData_in", 31 0, L_0x55c118213760;  alias, 1 drivers
E_0x55c1181dd5c0 .event edge, v0x55c1181f2910_0, v0x55c1181f2810_0, v0x55c1181f2c70_0, v0x55c1181f18d0_0;
S_0x55c1181f2e00 .scope module, "ForwardB_MUX" "MUX32_4i" 3 315, 11 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_in";
    .port_info 1 /INPUT 32 "EXRS_Data_in";
    .port_info 2 /INPUT 32 "MEM_ALU_Res_in";
    .port_info 3 /INPUT 32 "WB_WriteData_in";
    .port_info 4 /OUTPUT 32 "MUX_Res_o";
v0x55c1181f30f0_0 .net "EXRS_Data_in", 31 0, v0x55c1181fa4f0_0;  alias, 1 drivers
v0x55c1181f31f0_0 .net "Forward_in", 1 0, L_0x55c118215120;  alias, 1 drivers
v0x55c1181f32d0_0 .net "MEM_ALU_Res_in", 31 0, v0x55c1181f8370_0;  alias, 1 drivers
v0x55c1181f33f0_0 .var "MUX_Res", 31 0;
v0x55c1181f34d0_0 .net "MUX_Res_o", 31 0, v0x55c1181f33f0_0;  alias, 1 drivers
v0x55c1181f3600_0 .net "WB_WriteData_in", 31 0, L_0x55c118213760;  alias, 1 drivers
E_0x55c1181f3060 .event edge, v0x55c1181f31f0_0, v0x55c1181f30f0_0, v0x55c1181f2c70_0, v0x55c1181f18d0_0;
S_0x55c1181f3740 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 296, 12 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_RS1_i";
    .port_info 1 /INPUT 5 "EX_RS2_i";
    .port_info 2 /INPUT 1 "MEM_RegWrite_i";
    .port_info 3 /INPUT 5 "MEM_Rd_i";
    .port_info 4 /INPUT 1 "WB_RegWrite_i";
    .port_info 5 /INPUT 5 "WB_Rd_i";
    .port_info 6 /OUTPUT 2 "Forward_A_o";
    .port_info 7 /OUTPUT 2 "Forward_B_o";
L_0x55c1182150b0 .functor BUFZ 2, v0x55c1181f3da0_0, C4<00>, C4<00>, C4<00>;
L_0x55c118215120 .functor BUFZ 2, v0x55c1181f3f70_0, C4<00>, C4<00>, C4<00>;
v0x55c1181f3af0_0 .net "EX_RS1_i", 4 0, v0x55c1181fa070_0;  alias, 1 drivers
v0x55c1181f3bf0_0 .net "EX_RS2_i", 4 0, v0x55c1181fa350_0;  alias, 1 drivers
v0x55c1181f3cd0_0 .net "Forward_A_o", 1 0, L_0x55c1182150b0;  alias, 1 drivers
v0x55c1181f3da0_0 .var "Forward_A_res", 1 0;
v0x55c1181f3e60_0 .net "Forward_B_o", 1 0, L_0x55c118215120;  alias, 1 drivers
v0x55c1181f3f70_0 .var "Forward_B_res", 1 0;
v0x55c1181f4030_0 .net "MEM_Rd_i", 4 0, v0x55c1181f8b90_0;  alias, 1 drivers
v0x55c1181f4110_0 .net "MEM_RegWrite_i", 0 0, v0x55c1181f8d00_0;  alias, 1 drivers
v0x55c1181f41d0_0 .net "WB_Rd_i", 4 0, v0x55c1181fc180_0;  alias, 1 drivers
v0x55c1181f4340_0 .net "WB_RegWrite_i", 0 0, v0x55c1181fc350_0;  alias, 1 drivers
v0x55c1181f4400_0 .var "flag_A", 0 0;
v0x55c1181f44c0_0 .var "flag_B", 0 0;
E_0x55c1181f3a40/0 .event edge, v0x55c1181f4110_0, v0x55c1181f4030_0, v0x55c1181f3af0_0, v0x55c1181f3bf0_0;
E_0x55c1181f3a40/1 .event edge, v0x55c1181f4340_0, v0x55c1181f41d0_0, v0x55c1181f4400_0, v0x55c1181f44c0_0;
E_0x55c1181f3a40 .event/or E_0x55c1181f3a40/0, E_0x55c1181f3a40/1;
S_0x55c1181f4680 .scope module, "Hazard_Detection" "Hazard_Detection" 3 323, 13 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RS1addr_i";
    .port_info 1 /INPUT 5 "RS2addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v0x55c1181f4990_0 .net "MemRead_i", 0 0, v0x55c1181f9a90_0;  alias, 1 drivers
v0x55c1181f4a70_0 .var "NoOp_o", 0 0;
v0x55c1181f4b60_0 .var "PCWrite_o", 0 0;
v0x55c1181f4c30_0 .net "RDaddr_i", 4 0, v0x55c1181f9f30_0;  alias, 1 drivers
v0x55c1181f4cd0_0 .net "RS1addr_i", 4 0, L_0x55c118215270;  1 drivers
v0x55c1181f4e00_0 .net "RS2addr_i", 4 0, L_0x55c118215370;  1 drivers
v0x55c1181f4ee0_0 .var "Stall_o", 0 0;
E_0x55c1181f4900 .event edge, v0x55c1181f4990_0, v0x55c1181f4c30_0, v0x55c1181f4cd0_0, v0x55c1181f4e00_0;
S_0x55c1181f50c0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 121, 14 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x55c118172fc0 .functor BUFZ 32, L_0x55c118212a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c1181f52c0_0 .net *"_ivl_0", 31 0, L_0x55c118212a60;  1 drivers
v0x55c1181f53c0_0 .net *"_ivl_2", 31 0, L_0x55c118212ba0;  1 drivers
v0x55c1181f54a0_0 .net *"_ivl_4", 29 0, L_0x55c118212b00;  1 drivers
L_0x7fa84103b0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c1181f5560_0 .net *"_ivl_6", 1 0, L_0x7fa84103b0f0;  1 drivers
v0x55c1181f5640_0 .net "addr_i", 31 0, v0x55c1181f7ba0_0;  alias, 1 drivers
v0x55c1181f5750_0 .net "instr_o", 31 0, L_0x55c118172fc0;  alias, 1 drivers
v0x55c1181f5810 .array "memory", 255 0, 31 0;
L_0x55c118212a60 .array/port v0x55c1181f5810, L_0x55c118212ba0;
L_0x55c118212b00 .part v0x55c1181f7ba0_0, 2, 30;
L_0x55c118212ba0 .concat [ 30 2 0 0], L_0x55c118212b00, L_0x7fa84103b0f0;
S_0x55c1181f5930 .scope module, "MUX_ALUSrc" "MUX32" 3 135, 15 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x55c1181f5b40_0 .net *"_ivl_0", 31 0, L_0x55c118213190;  1 drivers
L_0x7fa84103b1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c1181f5c20_0 .net *"_ivl_3", 30 0, L_0x7fa84103b1c8;  1 drivers
L_0x7fa84103b210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c1181f5d00_0 .net/2u *"_ivl_4", 31 0, L_0x7fa84103b210;  1 drivers
v0x55c1181f5df0_0 .net *"_ivl_6", 0 0, L_0x55c118213280;  1 drivers
v0x55c1181f5eb0_0 .net "data1_i", 31 0, v0x55c1181f33f0_0;  alias, 1 drivers
v0x55c1181f5fc0_0 .net "data2_i", 31 0, v0x55c1181fa800_0;  alias, 1 drivers
v0x55c1181f6080_0 .net "data_o", 31 0, L_0x55c1182133c0;  alias, 1 drivers
v0x55c1181f6170_0 .net "select_i", 0 0, v0x55c1181f98d0_0;  alias, 1 drivers
L_0x55c118213190 .concat [ 1 31 0 0], v0x55c1181f98d0_0, L_0x7fa84103b1c8;
L_0x55c118213280 .cmp/eq 32, L_0x55c118213190, L_0x7fa84103b210;
L_0x55c1182133c0 .functor MUXZ 32, v0x55c1181fa800_0, v0x55c1181f33f0_0, L_0x55c118213280, C4<>;
S_0x55c1181f62c0 .scope module, "MUX_MemtoReg" "MUX32" 3 142, 15 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x55c1181f64a0_0 .net *"_ivl_0", 31 0, L_0x55c118213540;  1 drivers
L_0x7fa84103b258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c1181f65a0_0 .net *"_ivl_3", 30 0, L_0x7fa84103b258;  1 drivers
L_0x7fa84103b2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c1181f6680_0 .net/2u *"_ivl_4", 31 0, L_0x7fa84103b2a0;  1 drivers
v0x55c1181f6770_0 .net *"_ivl_6", 0 0, L_0x55c118213670;  1 drivers
v0x55c1181f6830_0 .net "data1_i", 31 0, v0x55c1181fbc60_0;  alias, 1 drivers
v0x55c1181f6960_0 .net "data2_i", 31 0, v0x55c1181fbe50_0;  alias, 1 drivers
v0x55c1181f6a40_0 .net "data_o", 31 0, L_0x55c118213760;  alias, 1 drivers
v0x55c1181f6b50_0 .net "select_i", 0 0, v0x55c1181fbfc0_0;  alias, 1 drivers
L_0x55c118213540 .concat [ 1 31 0 0], v0x55c1181fbfc0_0, L_0x7fa84103b258;
L_0x55c118213670 .cmp/eq 32, L_0x55c118213540, L_0x7fa84103b2a0;
L_0x55c118213760 .functor MUXZ 32, v0x55c1181fbe50_0, v0x55c1181fbc60_0, L_0x55c118213670, C4<>;
S_0x55c1181f6c90 .scope module, "MUX_PC" "MUX32" 3 149, 15 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x55c1181f6e70_0 .net *"_ivl_0", 31 0, L_0x55c118213850;  1 drivers
L_0x7fa84103b2e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c1181f6f70_0 .net *"_ivl_3", 30 0, L_0x7fa84103b2e8;  1 drivers
L_0x7fa84103b330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c1181f7050_0 .net/2u *"_ivl_4", 31 0, L_0x7fa84103b330;  1 drivers
v0x55c1181f7110_0 .net *"_ivl_6", 0 0, L_0x55c118213940;  1 drivers
v0x55c1181f71d0_0 .net "data1_i", 31 0, L_0x55c1182025d0;  alias, 1 drivers
v0x55c1181f72e0_0 .net "data2_i", 31 0, L_0x55c1182126d0;  alias, 1 drivers
v0x55c1181f73b0_0 .net "data_o", 31 0, L_0x55c118213a80;  alias, 1 drivers
v0x55c1181f7470_0 .net "select_i", 0 0, L_0x55c1181c1990;  alias, 1 drivers
L_0x55c118213850 .concat [ 1 31 0 0], L_0x55c1181c1990, L_0x7fa84103b2e8;
L_0x55c118213940 .cmp/eq 32, L_0x55c118213850, L_0x7fa84103b330;
L_0x55c118213a80 .functor MUXZ 32, L_0x55c1182126d0, L_0x55c1182025d0, L_0x55c118213940, C4<>;
S_0x55c1181f75d0 .scope module, "PC" "PC" 3 112, 16 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x55c1181f7910_0 .net "PCWrite_i", 0 0, v0x55c1181f4b60_0;  alias, 1 drivers
v0x55c1181f79d0_0 .net "clk_i", 0 0, v0x55c118201f10_0;  alias, 1 drivers
v0x55c1181f7aa0_0 .net "pc_i", 31 0, L_0x55c118213a80;  alias, 1 drivers
v0x55c1181f7ba0_0 .var "pc_o", 31 0;
v0x55c1181f7c90_0 .net "rst_i", 0 0, v0x55c118201fb0_0;  alias, 1 drivers
v0x55c1181f7d80_0 .net "start_i", 0 0, v0x55c1182020c0_0;  alias, 1 drivers
E_0x55c1181f7890 .event posedge, v0x55c1181f7c90_0, v0x55c1181f19b0_0;
S_0x55c1181f7f20 .scope module, "Register_EXMEM" "Register_EXMEM" 3 253, 17 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "ALU_Res_i";
    .port_info 3 /OUTPUT 32 "ALU_Res_o";
    .port_info 4 /INPUT 32 "MemWrite_Data_i";
    .port_info 5 /OUTPUT 32 "MemWrite_Data_o";
    .port_info 6 /INPUT 5 "RDaddr_i";
    .port_info 7 /OUTPUT 5 "RDaddr_o";
    .port_info 8 /INPUT 1 "RegWrite_i";
    .port_info 9 /INPUT 1 "MemtoReg_i";
    .port_info 10 /INPUT 1 "MemRead_i";
    .port_info 11 /INPUT 1 "MemWrite_i";
    .port_info 12 /OUTPUT 1 "RegWrite_o";
    .port_info 13 /OUTPUT 1 "MemtoReg_o";
    .port_info 14 /OUTPUT 1 "MemRead_o";
    .port_info 15 /OUTPUT 1 "MemWrite_o";
v0x55c1181f8290_0 .net "ALU_Res_i", 31 0, v0x55c1181c5b20_0;  alias, 1 drivers
v0x55c1181f8370_0 .var "ALU_Res_o", 31 0;
v0x55c1181f8410_0 .net "MemRead_i", 0 0, v0x55c1181f9a90_0;  alias, 1 drivers
v0x55c1181f84e0_0 .var "MemRead_o", 0 0;
v0x55c1181f85b0_0 .net "MemWrite_Data_i", 31 0, v0x55c1181f33f0_0;  alias, 1 drivers
v0x55c1181f86f0_0 .var "MemWrite_Data_o", 31 0;
v0x55c1181f8790_0 .net "MemWrite_i", 0 0, v0x55c1181f9c20_0;  alias, 1 drivers
v0x55c1181f8830_0 .var "MemWrite_o", 0 0;
v0x55c1181f88d0_0 .net "MemtoReg_i", 0 0, v0x55c1181f9dc0_0;  alias, 1 drivers
v0x55c1181f8a00_0 .var "MemtoReg_o", 0 0;
v0x55c1181f8aa0_0 .net "RDaddr_i", 4 0, v0x55c1181f9f30_0;  alias, 1 drivers
v0x55c1181f8b90_0 .var "RDaddr_o", 4 0;
v0x55c1181f8c60_0 .net "RegWrite_i", 0 0, v0x55c1181fa690_0;  alias, 1 drivers
v0x55c1181f8d00_0 .var "RegWrite_o", 0 0;
v0x55c1181f8dd0_0 .net "clk_i", 0 0, v0x55c118201f10_0;  alias, 1 drivers
v0x55c1181f8e70_0 .net "start_i", 0 0, v0x55c1182020c0_0;  alias, 1 drivers
S_0x55c1181f9160 .scope module, "Register_IDEX" "Register_IDEX" 3 215, 18 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "RS1Data_i";
    .port_info 3 /INPUT 32 "RS2Data_i";
    .port_info 4 /OUTPUT 32 "RS1Data_o";
    .port_info 5 /OUTPUT 32 "RS2Data_o";
    .port_info 6 /INPUT 32 "SignExtend_Res_i";
    .port_info 7 /OUTPUT 32 "SignExtend_Res_o";
    .port_info 8 /INPUT 10 "funct_i";
    .port_info 9 /OUTPUT 10 "funct_o";
    .port_info 10 /INPUT 5 "RDaddr_i";
    .port_info 11 /OUTPUT 5 "RDaddr_o";
    .port_info 12 /INPUT 5 "RS1Addr_i";
    .port_info 13 /INPUT 5 "RS2Addr_i";
    .port_info 14 /OUTPUT 5 "RS1Addr_o";
    .port_info 15 /OUTPUT 5 "RS2Addr_o";
    .port_info 16 /INPUT 1 "RegWrite_i";
    .port_info 17 /INPUT 1 "MemtoReg_i";
    .port_info 18 /INPUT 1 "MemRead_i";
    .port_info 19 /INPUT 1 "MemWrite_i";
    .port_info 20 /INPUT 2 "ALUOp_i";
    .port_info 21 /INPUT 1 "ALUSrc_i";
    .port_info 22 /OUTPUT 1 "RegWrite_o";
    .port_info 23 /OUTPUT 1 "MemtoReg_o";
    .port_info 24 /OUTPUT 1 "MemRead_o";
    .port_info 25 /OUTPUT 1 "MemWrite_o";
    .port_info 26 /OUTPUT 2 "ALUOp_o";
    .port_info 27 /OUTPUT 1 "ALUSrc_o";
v0x55c1181f95f0_0 .net "ALUOp_i", 1 0, v0x55c1181f07a0_0;  alias, 1 drivers
v0x55c1181f9700_0 .var "ALUOp_o", 1 0;
v0x55c1181f97d0_0 .net "ALUSrc_i", 0 0, v0x55c1181f08a0_0;  alias, 1 drivers
v0x55c1181f98d0_0 .var "ALUSrc_o", 0 0;
v0x55c1181f99a0_0 .net "MemRead_i", 0 0, v0x55c1181f0a60_0;  alias, 1 drivers
v0x55c1181f9a90_0 .var "MemRead_o", 0 0;
v0x55c1181f9b80_0 .net "MemWrite_i", 0 0, v0x55c1181f0b00_0;  alias, 1 drivers
v0x55c1181f9c20_0 .var "MemWrite_o", 0 0;
v0x55c1181f9cf0_0 .net "MemtoReg_i", 0 0, v0x55c1181f0bf0_0;  alias, 1 drivers
v0x55c1181f9dc0_0 .var "MemtoReg_o", 0 0;
v0x55c1181f9e90_0 .net "RDaddr_i", 4 0, L_0x55c118214d70;  1 drivers
v0x55c1181f9f30_0 .var "RDaddr_o", 4 0;
v0x55c1181f9fd0_0 .net "RS1Addr_i", 4 0, L_0x55c118214f20;  1 drivers
v0x55c1181fa070_0 .var "RS1Addr_o", 4 0;
v0x55c1181fa110_0 .net "RS1Data_i", 31 0, L_0x55c1182141f0;  alias, 1 drivers
v0x55c1181fa1e0_0 .var "RS1Data_o", 31 0;
v0x55c1181fa2b0_0 .net "RS2Addr_i", 4 0, L_0x55c118215010;  1 drivers
v0x55c1181fa350_0 .var "RS2Addr_o", 4 0;
v0x55c1181fa420_0 .net "RS2Data_i", 31 0, L_0x55c118214700;  alias, 1 drivers
v0x55c1181fa4f0_0 .var "RS2Data_o", 31 0;
v0x55c1181fa5c0_0 .net "RegWrite_i", 0 0, v0x55c1181f0e50_0;  alias, 1 drivers
v0x55c1181fa690_0 .var "RegWrite_o", 0 0;
v0x55c1181fa760_0 .net "SignExtend_Res_i", 31 0, v0x55c1181fe530_0;  alias, 1 drivers
v0x55c1181fa800_0 .var "SignExtend_Res_o", 31 0;
v0x55c1181fa8d0_0 .net "clk_i", 0 0, v0x55c118201f10_0;  alias, 1 drivers
v0x55c1181fa970_0 .net "funct_i", 9 0, L_0x55c118214c40;  1 drivers
v0x55c1181faa10_0 .var "funct_o", 9 0;
v0x55c1181fab00_0 .net "start_i", 0 0, v0x55c1182020c0_0;  alias, 1 drivers
S_0x55c1181faf50 .scope module, "Register_IFID" "Register_IFID" 3 202, 19 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "instr_o";
    .port_info 5 /OUTPUT 32 "pc_o";
    .port_info 6 /INPUT 1 "Stall_i";
    .port_info 7 /INPUT 1 "Flush_i";
v0x55c1181fb250_0 .net "Flush_i", 0 0, L_0x55c1181c1990;  alias, 1 drivers
v0x55c1181fb360_0 .net "Stall_i", 0 0, v0x55c1181f4ee0_0;  alias, 1 drivers
v0x55c1181fb420_0 .net "clk_i", 0 0, v0x55c118201f10_0;  alias, 1 drivers
v0x55c1181fb4c0_0 .net "instr_i", 31 0, L_0x55c118172fc0;  alias, 1 drivers
v0x55c1181fb590_0 .var "instr_o", 31 0;
v0x55c1181fb630_0 .net "pc_i", 31 0, v0x55c1181f7ba0_0;  alias, 1 drivers
v0x55c1181fb6d0_0 .var "pc_o", 31 0;
v0x55c1181fb790_0 .net "start_i", 0 0, v0x55c1182020c0_0;  alias, 1 drivers
S_0x55c1181fb960 .scope module, "Register_MEMWB" "Register_MEMWB" 3 277, 20 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "MemAddr_i";
    .port_info 3 /INPUT 32 "MemRead_Data_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /OUTPUT 32 "MemAddr_o";
    .port_info 6 /OUTPUT 32 "MemRead_Data_o";
    .port_info 7 /OUTPUT 5 "RDaddr_o";
    .port_info 8 /INPUT 1 "RegWrite_i";
    .port_info 9 /INPUT 1 "MemtoReg_i";
    .port_info 10 /OUTPUT 1 "RegWrite_o";
    .port_info 11 /OUTPUT 1 "MemtoReg_o";
v0x55c1181fbaf0_0 .net "MemAddr_i", 31 0, v0x55c1181f8370_0;  alias, 1 drivers
v0x55c1181fbc60_0 .var "MemAddr_o", 31 0;
v0x55c1181fbd50_0 .net "MemRead_Data_i", 31 0, L_0x55c118213050;  alias, 1 drivers
v0x55c1181fbe50_0 .var "MemRead_Data_o", 31 0;
v0x55c1181fbf20_0 .net "MemtoReg_i", 0 0, v0x55c1181f8a00_0;  alias, 1 drivers
v0x55c1181fbfc0_0 .var "MemtoReg_o", 0 0;
v0x55c1181fc090_0 .net "RDaddr_i", 4 0, v0x55c1181f8b90_0;  alias, 1 drivers
v0x55c1181fc180_0 .var "RDaddr_o", 4 0;
v0x55c1181fc220_0 .net "RegWrite_i", 0 0, v0x55c1181f8d00_0;  alias, 1 drivers
v0x55c1181fc350_0 .var "RegWrite_o", 0 0;
v0x55c1181fc3f0_0 .net "clk_i", 0 0, v0x55c118201f10_0;  alias, 1 drivers
v0x55c1181fc490_0 .net "start_i", 0 0, v0x55c1182020c0_0;  alias, 1 drivers
S_0x55c1181fc6c0 .scope module, "Registers" "Registers" 3 179, 21 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x55c1181d4b90 .functor AND 1, L_0x55c118213ef0, v0x55c1181fc350_0, C4<1>, C4<1>;
L_0x55c1182143d0 .functor AND 1, L_0x55c118214330, v0x55c1181fc350_0, C4<1>, C4<1>;
v0x55c1181fc970_0 .net "RDaddr_i", 4 0, v0x55c1181fc180_0;  alias, 1 drivers
v0x55c1181fcaa0_0 .net "RDdata_i", 31 0, L_0x55c118213760;  alias, 1 drivers
v0x55c1181fcb60_0 .net "RS1addr_i", 4 0, L_0x55c118214890;  1 drivers
v0x55c1181fcc20_0 .net "RS1data_o", 31 0, L_0x55c1182141f0;  alias, 1 drivers
v0x55c1181fcd30_0 .net "RS2addr_i", 4 0, L_0x55c118214930;  1 drivers
v0x55c1181fce60_0 .net "RS2data_o", 31 0, L_0x55c118214700;  alias, 1 drivers
v0x55c1181fcf70_0 .net "RegWrite_i", 0 0, v0x55c1181fc350_0;  alias, 1 drivers
v0x55c1181fd060_0 .net *"_ivl_0", 0 0, L_0x55c118213ef0;  1 drivers
v0x55c1181fd120_0 .net *"_ivl_12", 0 0, L_0x55c118214330;  1 drivers
v0x55c1181fd270_0 .net *"_ivl_15", 0 0, L_0x55c1182143d0;  1 drivers
v0x55c1181fd330_0 .net *"_ivl_16", 31 0, L_0x55c118214490;  1 drivers
v0x55c1181fd410_0 .net *"_ivl_18", 6 0, L_0x55c118214570;  1 drivers
L_0x7fa84103b408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c1181fd4f0_0 .net *"_ivl_21", 1 0, L_0x7fa84103b408;  1 drivers
v0x55c1181fd5d0_0 .net *"_ivl_3", 0 0, L_0x55c1181d4b90;  1 drivers
v0x55c1181fd690_0 .net *"_ivl_4", 31 0, L_0x55c1182140b0;  1 drivers
v0x55c1181fd770_0 .net *"_ivl_6", 6 0, L_0x55c118214150;  1 drivers
L_0x7fa84103b3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c1181fd850_0 .net *"_ivl_9", 1 0, L_0x7fa84103b3c0;  1 drivers
v0x55c1181fda40_0 .net "clk_i", 0 0, v0x55c118201f10_0;  alias, 1 drivers
v0x55c1181fdae0 .array/s "register", 31 0, 31 0;
L_0x55c118213ef0 .cmp/eq 5, L_0x55c118214890, v0x55c1181fc180_0;
L_0x55c1182140b0 .array/port v0x55c1181fdae0, L_0x55c118214150;
L_0x55c118214150 .concat [ 5 2 0 0], L_0x55c118214890, L_0x7fa84103b3c0;
L_0x55c1182141f0 .functor MUXZ 32, L_0x55c1182140b0, L_0x55c118213760, L_0x55c1181d4b90, C4<>;
L_0x55c118214330 .cmp/eq 5, L_0x55c118214930, v0x55c1181fc180_0;
L_0x55c118214490 .array/port v0x55c1181fdae0, L_0x55c118214570;
L_0x55c118214570 .concat [ 5 2 0 0], L_0x55c118214930, L_0x7fa84103b408;
L_0x55c118214700 .functor MUXZ 32, L_0x55c118214490, L_0x55c118213760, L_0x55c1182143d0, C4<>;
S_0x55c1181fdca0 .scope module, "ShiftLeft" "Shift_Left" 3 161, 22 1 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x55c1181fde50_0 .net *"_ivl_2", 30 0, L_0x55c118213c90;  1 drivers
L_0x7fa84103b378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1181fdf50_0 .net *"_ivl_4", 0 0, L_0x7fa84103b378;  1 drivers
v0x55c1181fe030_0 .net "data_i", 31 0, v0x55c1181fe530_0;  alias, 1 drivers
v0x55c1181fe0d0_0 .net "data_o", 31 0, L_0x55c118213dc0;  alias, 1 drivers
L_0x55c118213c90 .part v0x55c1181fe530_0, 0, 31;
L_0x55c118213dc0 .concat [ 1 31 0 0], L_0x7fa84103b378, L_0x55c118213c90;
S_0x55c1181fe1b0 .scope module, "Sign_Extend" "Sign_Extend" 3 156, 23 7 0, S_0x55c1181b9760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x55c1181fe450_0 .net "data_i", 31 0, v0x55c1181fb590_0;  alias, 1 drivers
v0x55c1181fe530_0 .var "data_o", 31 0;
E_0x55c1181fe3d0 .event edge, v0x55c1181fb590_0;
    .scope S_0x55c1181f75d0;
T_0 ;
    %wait E_0x55c1181f7890;
    %load/vec4 v0x55c1181f7c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1181f7ba0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c1181f7910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55c1181f7d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55c1181f7aa0_0;
    %assign/vec4 v0x55c1181f7ba0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55c1181f7ba0_0;
    %assign/vec4 v0x55c1181f7ba0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c1181f1030;
T_1 ;
    %wait E_0x55c1181de6e0;
    %load/vec4 v0x55c1181f1380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55c1181f1a70_0;
    %load/vec4 v0x55c1181f18d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c1181f1c30, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c1181fe1b0;
T_2 ;
    %wait E_0x55c1181fe3d0;
    %load/vec4 v0x55c1181fe450_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1181fe530_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1181fe530_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x55c1181fe450_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55c1181fe450_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c1181fe530_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x55c1181fe450_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55c1181fe450_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c1181fe530_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x55c1181fe450_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c1181fe530_0, 4, 20;
    %load/vec4 v0x55c1181fe450_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c1181fe530_0, 4, 7;
    %load/vec4 v0x55c1181fe450_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c1181fe530_0, 4, 5;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x55c1181fe450_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c1181fe530_0, 4, 21;
    %load/vec4 v0x55c1181fe450_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c1181fe530_0, 4, 1;
    %load/vec4 v0x55c1181fe450_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c1181fe530_0, 4, 6;
    %load/vec4 v0x55c1181fe450_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c1181fe530_0, 4, 4;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c1181b8070;
T_3 ;
    %wait E_0x55c118120f50;
    %load/vec4 v0x55c118182660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1181c5b20_0, 0;
    %jmp T_3.12;
T_3.0 ;
    %load/vec4 v0x55c1181debc0_0;
    %load/vec4 v0x55c1181ba2c0_0;
    %and;
    %assign/vec4 v0x55c1181c5b20_0, 0;
    %jmp T_3.12;
T_3.1 ;
    %load/vec4 v0x55c1181debc0_0;
    %load/vec4 v0x55c1181ba2c0_0;
    %xor;
    %assign/vec4 v0x55c1181c5b20_0, 0;
    %jmp T_3.12;
T_3.2 ;
    %load/vec4 v0x55c1181debc0_0;
    %ix/getv 4, v0x55c1181ba2c0_0;
    %shiftl 4;
    %assign/vec4 v0x55c1181c5b20_0, 0;
    %jmp T_3.12;
T_3.3 ;
    %load/vec4 v0x55c1181debc0_0;
    %load/vec4 v0x55c1181ba2c0_0;
    %add;
    %assign/vec4 v0x55c1181c5b20_0, 0;
    %jmp T_3.12;
T_3.4 ;
    %load/vec4 v0x55c1181debc0_0;
    %load/vec4 v0x55c1181ba2c0_0;
    %sub;
    %assign/vec4 v0x55c1181c5b20_0, 0;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0x55c1181debc0_0;
    %load/vec4 v0x55c1181ba2c0_0;
    %mul;
    %assign/vec4 v0x55c1181c5b20_0, 0;
    %jmp T_3.12;
T_3.6 ;
    %load/vec4 v0x55c1181debc0_0;
    %load/vec4 v0x55c1181ba2c0_0;
    %add;
    %assign/vec4 v0x55c1181c5b20_0, 0;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0x55c1181debc0_0;
    %load/vec4 v0x55c1181ba2c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x55c1181c5b20_0, 0;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0x55c1181debc0_0;
    %load/vec4 v0x55c1181ba2c0_0;
    %add;
    %assign/vec4 v0x55c1181c5b20_0, 0;
    %jmp T_3.12;
T_3.9 ;
    %load/vec4 v0x55c1181debc0_0;
    %load/vec4 v0x55c1181ba2c0_0;
    %add;
    %assign/vec4 v0x55c1181c5b20_0, 0;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1181c5b20_0, 0;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55c1181ef140;
T_4 ;
    %wait E_0x55c1181065a0;
    %load/vec4 v0x55c1181c1ab0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55c1181c4970_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55c1181bfa80_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c1181bfa80_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55c1181bfa80_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55c1181bfa80_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55c1181bfa80_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55c1181bfa80_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55c1181bfa80_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55c1181c4970_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c1181bfa80_0, 0;
    %jmp T_4.17;
T_4.13 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c1181bfa80_0, 0;
    %jmp T_4.17;
T_4.14 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55c1181bfa80_0, 0;
    %jmp T_4.17;
T_4.15 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55c1181bfa80_0, 0;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55c1181bfa80_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55c1181bfa80_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c1181fc6c0;
T_5 ;
    %wait E_0x55c1181de6e0;
    %load/vec4 v0x55c1181fcf70_0;
    %load/vec4 v0x55c1181fc970_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55c1181fcaa0_0;
    %load/vec4 v0x55c1181fc970_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c1181fdae0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c1181f0470;
T_6 ;
    %wait E_0x55c1181de6a0;
    %load/vec4 v0x55c1181f0cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0b00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c1181f07a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f08a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0960_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55c1181f0d70_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0b00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55c1181f07a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f08a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0960_0, 0, 1;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1181f0e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0b00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c1181f07a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f08a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0960_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1181f0e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0b00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c1181f07a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1181f08a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0960_0, 0, 1;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1181f0e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1181f0bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1181f0a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0b00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c1181f07a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1181f08a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0960_0, 0, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1181f0b00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c1181f07a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1181f08a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0960_0, 0, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f0b00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55c1181f07a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f08a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1181f0960_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55c1181faf50;
T_7 ;
    %wait E_0x55c1181de6e0;
    %load/vec4 v0x55c1181fb790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1181fb590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1181fb6d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c1181fb250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1181fb590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1181fb6d0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55c1181fb360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55c1181fb590_0;
    %assign/vec4 v0x55c1181fb590_0, 0;
    %load/vec4 v0x55c1181fb6d0_0;
    %assign/vec4 v0x55c1181fb6d0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55c1181fb4c0_0;
    %assign/vec4 v0x55c1181fb590_0, 0;
    %load/vec4 v0x55c1181fb630_0;
    %assign/vec4 v0x55c1181fb6d0_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55c1181f9160;
T_8 ;
    %wait E_0x55c1181de6e0;
    %load/vec4 v0x55c1181fab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55c1181fa110_0;
    %assign/vec4 v0x55c1181fa1e0_0, 0;
    %load/vec4 v0x55c1181fa420_0;
    %assign/vec4 v0x55c1181fa4f0_0, 0;
    %load/vec4 v0x55c1181fa760_0;
    %assign/vec4 v0x55c1181fa800_0, 0;
    %load/vec4 v0x55c1181fa970_0;
    %assign/vec4 v0x55c1181faa10_0, 0;
    %load/vec4 v0x55c1181f9e90_0;
    %assign/vec4 v0x55c1181f9f30_0, 0;
    %load/vec4 v0x55c1181f9fd0_0;
    %assign/vec4 v0x55c1181fa070_0, 0;
    %load/vec4 v0x55c1181fa2b0_0;
    %assign/vec4 v0x55c1181fa350_0, 0;
    %load/vec4 v0x55c1181fa5c0_0;
    %assign/vec4 v0x55c1181fa690_0, 0;
    %load/vec4 v0x55c1181f9cf0_0;
    %assign/vec4 v0x55c1181f9dc0_0, 0;
    %load/vec4 v0x55c1181f99a0_0;
    %assign/vec4 v0x55c1181f9a90_0, 0;
    %load/vec4 v0x55c1181f9b80_0;
    %assign/vec4 v0x55c1181f9c20_0, 0;
    %load/vec4 v0x55c1181f95f0_0;
    %assign/vec4 v0x55c1181f9700_0, 0;
    %load/vec4 v0x55c1181f97d0_0;
    %assign/vec4 v0x55c1181f98d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c1181fa1e0_0;
    %assign/vec4 v0x55c1181fa1e0_0, 0;
    %load/vec4 v0x55c1181fa4f0_0;
    %assign/vec4 v0x55c1181fa4f0_0, 0;
    %load/vec4 v0x55c1181fa800_0;
    %assign/vec4 v0x55c1181fa800_0, 0;
    %load/vec4 v0x55c1181faa10_0;
    %assign/vec4 v0x55c1181faa10_0, 0;
    %load/vec4 v0x55c1181f9f30_0;
    %assign/vec4 v0x55c1181f9f30_0, 0;
    %load/vec4 v0x55c1181fa070_0;
    %assign/vec4 v0x55c1181fa070_0, 0;
    %load/vec4 v0x55c1181fa350_0;
    %assign/vec4 v0x55c1181fa350_0, 0;
    %load/vec4 v0x55c1181fa690_0;
    %assign/vec4 v0x55c1181fa690_0, 0;
    %load/vec4 v0x55c1181f9dc0_0;
    %assign/vec4 v0x55c1181f9dc0_0, 0;
    %load/vec4 v0x55c1181f9a90_0;
    %assign/vec4 v0x55c1181f9a90_0, 0;
    %load/vec4 v0x55c1181f9c20_0;
    %assign/vec4 v0x55c1181f9c20_0, 0;
    %load/vec4 v0x55c1181f9700_0;
    %assign/vec4 v0x55c1181f9700_0, 0;
    %load/vec4 v0x55c1181f98d0_0;
    %assign/vec4 v0x55c1181f98d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c1181f7f20;
T_9 ;
    %wait E_0x55c1181de6e0;
    %load/vec4 v0x55c1181f8e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55c1181f8290_0;
    %assign/vec4 v0x55c1181f8370_0, 0;
    %load/vec4 v0x55c1181f85b0_0;
    %assign/vec4 v0x55c1181f86f0_0, 0;
    %load/vec4 v0x55c1181f8aa0_0;
    %assign/vec4 v0x55c1181f8b90_0, 0;
    %load/vec4 v0x55c1181f8c60_0;
    %assign/vec4 v0x55c1181f8d00_0, 0;
    %load/vec4 v0x55c1181f88d0_0;
    %assign/vec4 v0x55c1181f8a00_0, 0;
    %load/vec4 v0x55c1181f8410_0;
    %assign/vec4 v0x55c1181f84e0_0, 0;
    %load/vec4 v0x55c1181f8790_0;
    %assign/vec4 v0x55c1181f8830_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55c1181f8370_0;
    %assign/vec4 v0x55c1181f8370_0, 0;
    %load/vec4 v0x55c1181f86f0_0;
    %assign/vec4 v0x55c1181f86f0_0, 0;
    %load/vec4 v0x55c1181f8b90_0;
    %assign/vec4 v0x55c1181f8b90_0, 0;
    %load/vec4 v0x55c1181f8d00_0;
    %assign/vec4 v0x55c1181f8d00_0, 0;
    %load/vec4 v0x55c1181f8a00_0;
    %assign/vec4 v0x55c1181f8a00_0, 0;
    %load/vec4 v0x55c1181f84e0_0;
    %assign/vec4 v0x55c1181f84e0_0, 0;
    %load/vec4 v0x55c1181f8830_0;
    %assign/vec4 v0x55c1181f8830_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55c1181fb960;
T_10 ;
    %wait E_0x55c1181de6e0;
    %load/vec4 v0x55c1181fc490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55c1181fbaf0_0;
    %assign/vec4 v0x55c1181fbc60_0, 0;
    %load/vec4 v0x55c1181fbd50_0;
    %assign/vec4 v0x55c1181fbe50_0, 0;
    %load/vec4 v0x55c1181fc090_0;
    %assign/vec4 v0x55c1181fc180_0, 0;
    %load/vec4 v0x55c1181fc220_0;
    %assign/vec4 v0x55c1181fc350_0, 0;
    %load/vec4 v0x55c1181fbf20_0;
    %assign/vec4 v0x55c1181fbfc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55c1181fbc60_0;
    %assign/vec4 v0x55c1181fbc60_0, 0;
    %load/vec4 v0x55c1181fbe50_0;
    %assign/vec4 v0x55c1181fbe50_0, 0;
    %load/vec4 v0x55c1181fc180_0;
    %assign/vec4 v0x55c1181fc180_0, 0;
    %load/vec4 v0x55c1181fc350_0;
    %assign/vec4 v0x55c1181fc350_0, 0;
    %load/vec4 v0x55c1181fbfc0_0;
    %assign/vec4 v0x55c1181fbfc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c1181f3740;
T_11 ;
    %wait E_0x55c1181f3a40;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c1181f3da0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c1181f3f70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f4400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f44c0_0, 0, 1;
    %load/vec4 v0x55c1181f4110_0;
    %load/vec4 v0x55c1181f4030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c1181f3af0_0;
    %load/vec4 v0x55c1181f4030_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c1181f3da0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1181f4400_0, 0, 1;
T_11.0 ;
    %load/vec4 v0x55c1181f4110_0;
    %load/vec4 v0x55c1181f4030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c1181f3bf0_0;
    %load/vec4 v0x55c1181f4030_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c1181f3f70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1181f44c0_0, 0, 1;
T_11.2 ;
    %load/vec4 v0x55c1181f4340_0;
    %load/vec4 v0x55c1181f41d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c1181f4400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c1181f3af0_0;
    %load/vec4 v0x55c1181f41d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c1181f3da0_0, 0, 2;
T_11.4 ;
    %load/vec4 v0x55c1181f4340_0;
    %load/vec4 v0x55c1181f41d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c1181f44c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c1181f3bf0_0;
    %load/vec4 v0x55c1181f41d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c1181f3f70_0, 0, 2;
T_11.6 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55c1181f2540;
T_12 ;
    %wait E_0x55c1181dd5c0;
    %load/vec4 v0x55c1181f2910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %load/vec4 v0x55c1181f2810_0;
    %store/vec4 v0x55c1181f2af0_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x55c1181f2810_0;
    %store/vec4 v0x55c1181f2af0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x55c1181f2c70_0;
    %store/vec4 v0x55c1181f2af0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x55c1181f29f0_0;
    %store/vec4 v0x55c1181f2af0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55c1181f2e00;
T_13 ;
    %wait E_0x55c1181f3060;
    %load/vec4 v0x55c1181f31f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %load/vec4 v0x55c1181f30f0_0;
    %store/vec4 v0x55c1181f33f0_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x55c1181f30f0_0;
    %store/vec4 v0x55c1181f33f0_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x55c1181f3600_0;
    %store/vec4 v0x55c1181f33f0_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x55c1181f32d0_0;
    %store/vec4 v0x55c1181f33f0_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55c1181f4680;
T_14 ;
    %wait E_0x55c1181f4900;
    %load/vec4 v0x55c1181f4990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55c1181f4c30_0;
    %load/vec4 v0x55c1181f4cd0_0;
    %cmp/e;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1181f4b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c1181f4ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c1181f4a70_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55c1181f4c30_0;
    %load/vec4 v0x55c1181f4e00_0;
    %cmp/e;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1181f4b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c1181f4ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c1181f4a70_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c1181f4b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1181f4ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1181f4a70_0, 0;
T_14.5 ;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c1181f4b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1181f4ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1181f4a70_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55c1181c2980;
T_15 ;
    %delay 25, 0;
    %load/vec4 v0x55c118201f10_0;
    %inv;
    %store/vec4 v0x55c118201f10_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55c1181c2980;
T_16 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c118202160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1182024f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c118202200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c118202330_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x55c118202330_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55c118202330_0;
    %store/vec4a v0x55c1181f5810, 4, 0;
    %load/vec4 v0x55c118202330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c118202330_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c118202330_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x55c118202330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55c118202330_0;
    %store/vec4a v0x55c1181f1c30, 4, 0;
    %load/vec4 v0x55c118202330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c118202330_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1181f1c30, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1181f1c30, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1181f1c30, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1181f1c30, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1181f1c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c118202330_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x55c118202330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55c118202330_0;
    %store/vec4a v0x55c1181fdae0, 4, 0;
    %load/vec4 v0x55c118202330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c118202330_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1181fdae0, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1181fdae0, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1181fdae0, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1181fdae0, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1181fdae0, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1181fdae0, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1181fdae0, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1181fdae0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1181fb590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1181fa1e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1181fa4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1181fa800_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55c1181faa10_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c1181f9f30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181fa690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f9dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f9a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f9c20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c1181f9700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f98d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1181f8370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1181f86f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c1181f8b90_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f8d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f8a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f84e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181f8830_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1181fbc60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1181fbe50_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c1181fc180_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181fc350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1181fbfc0_0, 0, 1;
    %vpi_call 2 85 "$readmemb", "instruction_4.txt", v0x55c1181f5810 {0 0 0};
    %vpi_func 2 89 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x55c118202410_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c118201f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c118201fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1182020c0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c118201fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1182020c0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x55c1181c2980;
T_17 ;
    %wait E_0x55c1181de6e0;
    %load/vec4 v0x55c118202160_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 104 "$finish" {0 0 0};
T_17.0 ;
    %load/vec4 v0x55c1181f4ee0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c1181f0960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55c1182024f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c1182024f0_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x55c1181ff730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x55c118202200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c118202200_0, 0, 32;
T_17.4 ;
    %vpi_call 2 112 "$fdisplay", v0x55c118202410_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x55c118202160_0, v0x55c1182020c0_0, v0x55c1182024f0_0, v0x55c118202200_0, v0x55c1181f7ba0_0 {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x55c118202410_0, "Registers" {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x55c118202410_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x55c1181fdae0, 0>, &A<v0x55c1181fdae0, 8>, &A<v0x55c1181fdae0, 16>, &A<v0x55c1181fdae0, 24> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x55c118202410_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x55c1181fdae0, 1>, &A<v0x55c1181fdae0, 9>, &A<v0x55c1181fdae0, 17>, &A<v0x55c1181fdae0, 25> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x55c118202410_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x55c1181fdae0, 2>, &A<v0x55c1181fdae0, 10>, &A<v0x55c1181fdae0, 18>, &A<v0x55c1181fdae0, 26> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0x55c118202410_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x55c1181fdae0, 3>, &A<v0x55c1181fdae0, 11>, &A<v0x55c1181fdae0, 19>, &A<v0x55c1181fdae0, 27> {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0x55c118202410_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x55c1181fdae0, 4>, &A<v0x55c1181fdae0, 12>, &A<v0x55c1181fdae0, 20>, &A<v0x55c1181fdae0, 28> {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x55c118202410_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x55c1181fdae0, 5>, &A<v0x55c1181fdae0, 13>, &A<v0x55c1181fdae0, 21>, &A<v0x55c1181fdae0, 29> {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x55c118202410_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x55c1181fdae0, 6>, &A<v0x55c1181fdae0, 14>, &A<v0x55c1181fdae0, 22>, &A<v0x55c1181fdae0, 30> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x55c118202410_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x55c1181fdae0, 7>, &A<v0x55c1181fdae0, 15>, &A<v0x55c1181fdae0, 23>, &A<v0x55c1181fdae0, 31> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x55c118202410_0, "Data Memory: 0x00 = %10d", &A<v0x55c1181f1c30, 0> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x55c118202410_0, "Data Memory: 0x04 = %10d", &A<v0x55c1181f1c30, 1> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x55c118202410_0, "Data Memory: 0x08 = %10d", &A<v0x55c1181f1c30, 2> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x55c118202410_0, "Data Memory: 0x0C = %10d", &A<v0x55c1181f1c30, 3> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x55c118202410_0, "Data Memory: 0x10 = %10d", &A<v0x55c1181f1c30, 4> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v0x55c118202410_0, "Data Memory: 0x14 = %10d", &A<v0x55c1181f1c30, 5> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v0x55c118202410_0, "Data Memory: 0x18 = %10d", &A<v0x55c1181f1c30, 6> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v0x55c118202410_0, "Data Memory: 0x1C = %10d", &A<v0x55c1181f1c30, 7> {0 0 0};
    %vpi_call 2 137 "$fdisplay", v0x55c118202410_0, "\012" {0 0 0};
    %load/vec4 v0x55c118202160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c118202160_0, 0, 32;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "AND.v";
    "Control.v";
    "Data_Memory.v";
    "Equal.v";
    "MUX32_4i.v";
    "Forwarding_Unit.v";
    "Hazard_Detection.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "PC.v";
    "Register_EXMEM.v";
    "Register_IDEX.v";
    "Register_IFID.v";
    "Register_MEMWB.v";
    "Registers.v";
    "Shift_Left.v";
    "Sign_Extend.v";
