# Reading pref.tcl
# do carryselect_adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/quartus\ projects/carryselect_adder {D:/quartus projects/carryselect_adder/carryselect_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:56 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus projects/carryselect_adder" D:/quartus projects/carryselect_adder/carryselect_adder.v 
# -- Compiling module carryselect_adder
# -- Compiling module mux
# -- Compiling module ripplecarry_ad
# -- Compiling module full_adder
# 
# Top level modules:
# 	carryselect_adder
# End time: 19:50:56 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/quartus\ projects/carryselect_adder {D:/quartus projects/carryselect_adder/carryselect_adder_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:56 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus projects/carryselect_adder" D:/quartus projects/carryselect_adder/carryselect_adder_tb.v 
# -- Compiling module carryselect_adder_tb
# 
# Top level modules:
# 	carryselect_adder_tb
# End time: 19:50:56 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  carryselect_adder_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" carryselect_adder_tb 
# Start time: 19:50:56 on Oct 11,2024
# Loading work.carryselect_adder_tb
# Loading work.carryselect_adder
# Loading work.ripplecarry_ad
# Loading work.full_adder
# Loading work.mux
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/quartus projects/carryselect_adder/carryselect_adder_tb.v(18)
#    Time: 20 ps  Iteration: 0  Instance: /carryselect_adder_tb
# Break in Module carryselect_adder_tb at D:/quartus projects/carryselect_adder/carryselect_adder_tb.v line 18
# End time: 19:53:52 on Oct 11,2024, Elapsed time: 0:02:56
# Errors: 0, Warnings: 0
