library ieee;
use ieee.std_logic_1164.all;

entity counter is port
(
	clk  : in bit; 
	o_S  : out std_logic_vector (1 downto 0)

);
end counter;

architecture arch_counter of counter is
begin
  counter_process : process(clk)
     variable q_var : std_logic_vector (1 downto 0);
	  begin
	    if(clk'event and clk='1') then
		   if(q_var = "11")
			  q_var <= "00")
			else  q_var := q_var + 1;
			end if;
		 end if;
	  o_S <= q_var;
  end process;
end arch_counter;