NDFramePage.OnPageTitleLoaded("File:mvau_stream/mvau_stream.sv","mvau_stream.sv");NDSummary.OnSummaryLoaded("File:mvau_stream/mvau_stream.sv",[["SystemVerilog","SystemVerilog"]],[["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Parameters","Parameter"],["Signals","Signal"],["Testbench","Testbench"]],[[194,0,1,"Testbench","Testbench"],[195,0,4,"<span class=\"Qualifier\">MVAU Streaming Block (mvau_stream.</span>&#8203;sv)","MVAU_Streaming_Block"],[196,0,1,"Parameters","Parameters"],[197,0,2,"SF","SF"],[198,0,2,"NF","NF"],[199,0,2,"SF_T","SF_T"],[200,0,1,"Signals","Signals"],[201,0,3,"in_v_reg","in_v_reg"],[202,0,3,"in_act_reg","in_act_reg"],[203,0,3,"in_wgt_reg","in_wgt_reg"],[204,0,3,"ib_ren","ib_ren"],[205,0,3,"sf_clr","sf_clr"],[206,0,3,"sf_cnt","sf_cnt"],[207,0,3,"out_pe","out_pe"],[208,0,3,"out_pe_v","out_pe_v"],[209,0,3,"do_mvau_stream","do_mvau_stream"],[210,0,1,"Sequential Always Blocks","Sequential_Always_Blocks"],[211,0,0,"INP_REG","INP_REG"],[212,0,0,"WGT_REG","WGT_REG"],[213,0,0,"OUT_PE_REG","OUT_PE_REG"],[214,0,0,"OUT_V_REG","OUT_V_REG"]]);