{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718125141382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718125141382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 23:59:00 2024 " "Processing started: Tue Jun 11 23:59:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718125141382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718125141382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off image_processing -c image_processing " "Command: quartus_map --read_settings_files=on --write_settings_files=off image_processing -c image_processing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718125141382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1718125141696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718125141727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718125141727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processing.v 1 1 " "Found 1 design units, including 1 entities, in source file image_processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_processing " "Found entity 1: image_processing" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718125141727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718125141727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbimageloader.v 1 1 " "Found 1 design units, including 1 entities, in source file rgbimageloader.v" { { "Info" "ISGN_ENTITY_NAME" "1 RgbImageLoader " "Found entity 1: RgbImageLoader" {  } { { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718125141727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718125141727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "VgaController.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/VgaController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718125141727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718125141727 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "H_SYNC_PULSE image_processing.v(32) " "Verilog HDL error at image_processing.v(32): object \"H_SYNC_PULSE\" is not declared" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 32 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1718125141727 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "H_BACK_PORCH image_processing.v(33) " "Verilog HDL error at image_processing.v(33): object \"H_BACK_PORCH\" is not declared" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 33 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1718125141727 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "H_PIXELS image_processing.v(34) " "Verilog HDL error at image_processing.v(34): object \"H_PIXELS\" is not declared" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1718125141727 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "H_FRONT_PORCH image_processing.v(35) " "Verilog HDL error at image_processing.v(35): object \"H_FRONT_PORCH\" is not declared" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1718125141727 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "H_SYNC_POLARITY image_processing.v(36) " "Verilog HDL error at image_processing.v(36): object \"H_SYNC_POLARITY\" is not declared" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1718125141727 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "V_SYNC_PULSE image_processing.v(37) " "Verilog HDL error at image_processing.v(37): object \"V_SYNC_PULSE\" is not declared" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1718125141727 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "V_BACK_PORCH image_processing.v(38) " "Verilog HDL error at image_processing.v(38): object \"V_BACK_PORCH\" is not declared" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1718125141727 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "V_PIXELS image_processing.v(39) " "Verilog HDL error at image_processing.v(39): object \"V_PIXELS\" is not declared" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1718125141727 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "V_FRONT_PORCH image_processing.v(40) " "Verilog HDL error at image_processing.v(40): object \"V_FRONT_PORCH\" is not declared" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 40 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1718125141727 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "V_SYNC_POLARITY image_processing.v(41) " "Verilog HDL error at image_processing.v(41): object \"V_SYNC_POLARITY\" is not declared" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1718125141727 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718125141791 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 11 23:59:01 2024 " "Processing ended: Tue Jun 11 23:59:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718125141791 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718125141791 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718125141791 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718125141791 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 0 s " "Quartus II Full Compilation was unsuccessful. 12 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718125142339 ""}
