
lab3_ex.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ce0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002dec  08002dec  00012dec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e10  08002e10  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  08002e10  08002e10  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e10  08002e10  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e10  08002e10  00012e10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e14  08002e14  00012e14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08002e18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  2000006c  08002e84  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000012c  08002e84  0002012c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008ec6  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a04  00000000  00000000  00028f5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab8  00000000  00000000  0002a960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b8  00000000  00000000  0002b418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016891  00000000  00000000  0002bdd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bd2d  00000000  00000000  00042661  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008240b  00000000  00000000  0004e38e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d0799  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a38  00000000  00000000  000d07ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000006c 	.word	0x2000006c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002dd4 	.word	0x08002dd4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000070 	.word	0x20000070
 8000148:	08002dd4 	.word	0x08002dd4

0800014c <isButton1Pressed>:
int longPressed_flag2 = 0;
int timeOutForKeyPressed0 = 200;
int timeOutForKeyPressed1 = 200;
int timeOutForKeyPressed2 = 200;

int isButton1Pressed() {
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	if( pressed_flag0 == 1 ) {
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <isButton1Pressed+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d104      	bne.n	8000162 <isButton1Pressed+0x16>
		pressed_flag0 = 0;
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <isButton1Pressed+0x20>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
		return 1;
 800015e:	2301      	movs	r3, #1
 8000160:	e000      	b.n	8000164 <isButton1Pressed+0x18>
	}
	return 0;
 8000162:	2300      	movs	r3, #0
}
 8000164:	4618      	mov	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	20000088 	.word	0x20000088

08000170 <isButton2Pressed>:

int isButton2Pressed() {
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	if( pressed_flag1 == 1 ) {
 8000174:	4b06      	ldr	r3, [pc, #24]	; (8000190 <isButton2Pressed+0x20>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b01      	cmp	r3, #1
 800017a:	d104      	bne.n	8000186 <isButton2Pressed+0x16>
		pressed_flag1 = 0;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <isButton2Pressed+0x20>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
		return 1;
 8000182:	2301      	movs	r3, #1
 8000184:	e000      	b.n	8000188 <isButton2Pressed+0x18>
	}
	return 0;
 8000186:	2300      	movs	r3, #0
}
 8000188:	4618      	mov	r0, r3
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	2000008c 	.word	0x2000008c

08000194 <isButton3Pressed>:

int isButton3Pressed() {
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
	if( pressed_flag2 == 1 ) {
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <isButton3Pressed+0x20>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	2b01      	cmp	r3, #1
 800019e:	d104      	bne.n	80001aa <isButton3Pressed+0x16>
		pressed_flag2 = 0;
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <isButton3Pressed+0x20>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
		return 1;
 80001a6:	2301      	movs	r3, #1
 80001a8:	e000      	b.n	80001ac <isButton3Pressed+0x18>
	}
	return 0;
 80001aa:	2300      	movs	r3, #0
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	20000090 	.word	0x20000090

080001b8 <getKeyInput1>:
int keyReg0[3] = { NORMAL_STATE, NORMAL_STATE, NORMAL_STATE };
int keyReg1[3] = { NORMAL_STATE, NORMAL_STATE, NORMAL_STATE };
int keyReg2[3] = { NORMAL_STATE, NORMAL_STATE, NORMAL_STATE };
int keyReg3[3] = { NORMAL_STATE, NORMAL_STATE, NORMAL_STATE };

void getKeyInput1() {
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
	keyReg2[0] = keyReg1[0];
 80001bc:	4b18      	ldr	r3, [pc, #96]	; (8000220 <getKeyInput1+0x68>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	4a18      	ldr	r2, [pc, #96]	; (8000224 <getKeyInput1+0x6c>)
 80001c2:	6013      	str	r3, [r2, #0]
	keyReg1[0] = keyReg0[0];
 80001c4:	4b18      	ldr	r3, [pc, #96]	; (8000228 <getKeyInput1+0x70>)
 80001c6:	681b      	ldr	r3, [r3, #0]
 80001c8:	4a15      	ldr	r2, [pc, #84]	; (8000220 <getKeyInput1+0x68>)
 80001ca:	6013      	str	r3, [r2, #0]
	keyReg0[0] = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 80001cc:	2180      	movs	r1, #128	; 0x80
 80001ce:	4817      	ldr	r0, [pc, #92]	; (800022c <getKeyInput1+0x74>)
 80001d0:	f001 fdc6 	bl	8001d60 <HAL_GPIO_ReadPin>
 80001d4:	4603      	mov	r3, r0
 80001d6:	461a      	mov	r2, r3
 80001d8:	4b13      	ldr	r3, [pc, #76]	; (8000228 <getKeyInput1+0x70>)
 80001da:	601a      	str	r2, [r3, #0]

	if( ( keyReg1[0] == keyReg0[0] ) && ( keyReg1[0] == keyReg2[0] ) ) {
 80001dc:	4b10      	ldr	r3, [pc, #64]	; (8000220 <getKeyInput1+0x68>)
 80001de:	681a      	ldr	r2, [r3, #0]
 80001e0:	4b11      	ldr	r3, [pc, #68]	; (8000228 <getKeyInput1+0x70>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	429a      	cmp	r2, r3
 80001e6:	d119      	bne.n	800021c <getKeyInput1+0x64>
 80001e8:	4b0d      	ldr	r3, [pc, #52]	; (8000220 <getKeyInput1+0x68>)
 80001ea:	681a      	ldr	r2, [r3, #0]
 80001ec:	4b0d      	ldr	r3, [pc, #52]	; (8000224 <getKeyInput1+0x6c>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	429a      	cmp	r2, r3
 80001f2:	d113      	bne.n	800021c <getKeyInput1+0x64>
		if( keyReg2[0] != keyReg3[0] ) {
 80001f4:	4b0b      	ldr	r3, [pc, #44]	; (8000224 <getKeyInput1+0x6c>)
 80001f6:	681a      	ldr	r2, [r3, #0]
 80001f8:	4b0d      	ldr	r3, [pc, #52]	; (8000230 <getKeyInput1+0x78>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	429a      	cmp	r2, r3
 80001fe:	d00d      	beq.n	800021c <getKeyInput1+0x64>
			keyReg3[0] = keyReg2[0];
 8000200:	4b08      	ldr	r3, [pc, #32]	; (8000224 <getKeyInput1+0x6c>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	4a0a      	ldr	r2, [pc, #40]	; (8000230 <getKeyInput1+0x78>)
 8000206:	6013      	str	r3, [r2, #0]
			if( keyReg3[0] == PRESSED_STATE ) {
 8000208:	4b09      	ldr	r3, [pc, #36]	; (8000230 <getKeyInput1+0x78>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	2b00      	cmp	r3, #0
 800020e:	d105      	bne.n	800021c <getKeyInput1+0x64>
				timeOutForKeyPressed0 = 200;
 8000210:	4b08      	ldr	r3, [pc, #32]	; (8000234 <getKeyInput1+0x7c>)
 8000212:	22c8      	movs	r2, #200	; 0xc8
 8000214:	601a      	str	r2, [r3, #0]
				pressed_flag0 = 1;
 8000216:	4b08      	ldr	r3, [pc, #32]	; (8000238 <getKeyInput1+0x80>)
 8000218:	2201      	movs	r2, #1
 800021a:	601a      	str	r2, [r3, #0]
//					longPressed_flag0 = 1;
//				}
//			}
		}
	}
}
 800021c:	bf00      	nop
 800021e:	bd80      	pop	{r7, pc}
 8000220:	20000018 	.word	0x20000018
 8000224:	20000024 	.word	0x20000024
 8000228:	2000000c 	.word	0x2000000c
 800022c:	40010800 	.word	0x40010800
 8000230:	20000030 	.word	0x20000030
 8000234:	20000000 	.word	0x20000000
 8000238:	20000088 	.word	0x20000088

0800023c <getKeyInput2>:

void getKeyInput2() {
 800023c:	b580      	push	{r7, lr}
 800023e:	af00      	add	r7, sp, #0
	keyReg2[1] = keyReg1[1];
 8000240:	4b19      	ldr	r3, [pc, #100]	; (80002a8 <getKeyInput2+0x6c>)
 8000242:	685b      	ldr	r3, [r3, #4]
 8000244:	4a19      	ldr	r2, [pc, #100]	; (80002ac <getKeyInput2+0x70>)
 8000246:	6053      	str	r3, [r2, #4]
	keyReg1[1] = keyReg0[1];
 8000248:	4b19      	ldr	r3, [pc, #100]	; (80002b0 <getKeyInput2+0x74>)
 800024a:	685b      	ldr	r3, [r3, #4]
 800024c:	4a16      	ldr	r2, [pc, #88]	; (80002a8 <getKeyInput2+0x6c>)
 800024e:	6053      	str	r3, [r2, #4]
	keyReg0[1] = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 8000250:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000254:	4817      	ldr	r0, [pc, #92]	; (80002b4 <getKeyInput2+0x78>)
 8000256:	f001 fd83 	bl	8001d60 <HAL_GPIO_ReadPin>
 800025a:	4603      	mov	r3, r0
 800025c:	461a      	mov	r2, r3
 800025e:	4b14      	ldr	r3, [pc, #80]	; (80002b0 <getKeyInput2+0x74>)
 8000260:	605a      	str	r2, [r3, #4]

	if( ( keyReg1[1] == keyReg0[1] ) && ( keyReg1[1] == keyReg2[1] ) ) {
 8000262:	4b11      	ldr	r3, [pc, #68]	; (80002a8 <getKeyInput2+0x6c>)
 8000264:	685a      	ldr	r2, [r3, #4]
 8000266:	4b12      	ldr	r3, [pc, #72]	; (80002b0 <getKeyInput2+0x74>)
 8000268:	685b      	ldr	r3, [r3, #4]
 800026a:	429a      	cmp	r2, r3
 800026c:	d119      	bne.n	80002a2 <getKeyInput2+0x66>
 800026e:	4b0e      	ldr	r3, [pc, #56]	; (80002a8 <getKeyInput2+0x6c>)
 8000270:	685a      	ldr	r2, [r3, #4]
 8000272:	4b0e      	ldr	r3, [pc, #56]	; (80002ac <getKeyInput2+0x70>)
 8000274:	685b      	ldr	r3, [r3, #4]
 8000276:	429a      	cmp	r2, r3
 8000278:	d113      	bne.n	80002a2 <getKeyInput2+0x66>
		if( keyReg2[1] != keyReg3[1] ) {
 800027a:	4b0c      	ldr	r3, [pc, #48]	; (80002ac <getKeyInput2+0x70>)
 800027c:	685a      	ldr	r2, [r3, #4]
 800027e:	4b0e      	ldr	r3, [pc, #56]	; (80002b8 <getKeyInput2+0x7c>)
 8000280:	685b      	ldr	r3, [r3, #4]
 8000282:	429a      	cmp	r2, r3
 8000284:	d00d      	beq.n	80002a2 <getKeyInput2+0x66>
			keyReg3[1] = keyReg2[1];
 8000286:	4b09      	ldr	r3, [pc, #36]	; (80002ac <getKeyInput2+0x70>)
 8000288:	685b      	ldr	r3, [r3, #4]
 800028a:	4a0b      	ldr	r2, [pc, #44]	; (80002b8 <getKeyInput2+0x7c>)
 800028c:	6053      	str	r3, [r2, #4]
			if( keyReg3[1] == PRESSED_STATE ) {
 800028e:	4b0a      	ldr	r3, [pc, #40]	; (80002b8 <getKeyInput2+0x7c>)
 8000290:	685b      	ldr	r3, [r3, #4]
 8000292:	2b00      	cmp	r3, #0
 8000294:	d105      	bne.n	80002a2 <getKeyInput2+0x66>
				timeOutForKeyPressed1 = 200;
 8000296:	4b09      	ldr	r3, [pc, #36]	; (80002bc <getKeyInput2+0x80>)
 8000298:	22c8      	movs	r2, #200	; 0xc8
 800029a:	601a      	str	r2, [r3, #0]
				pressed_flag1 = 1;
 800029c:	4b08      	ldr	r3, [pc, #32]	; (80002c0 <getKeyInput2+0x84>)
 800029e:	2201      	movs	r2, #1
 80002a0:	601a      	str	r2, [r3, #0]
//					longPressed_flag1 = 1;
//				}
//			}
		}
	}
}
 80002a2:	bf00      	nop
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	20000018 	.word	0x20000018
 80002ac:	20000024 	.word	0x20000024
 80002b0:	2000000c 	.word	0x2000000c
 80002b4:	40010800 	.word	0x40010800
 80002b8:	20000030 	.word	0x20000030
 80002bc:	20000004 	.word	0x20000004
 80002c0:	2000008c 	.word	0x2000008c

080002c4 <getKeyInput3>:

void getKeyInput3() {
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
	keyReg2[2] = keyReg1[2];
 80002c8:	4b19      	ldr	r3, [pc, #100]	; (8000330 <getKeyInput3+0x6c>)
 80002ca:	689b      	ldr	r3, [r3, #8]
 80002cc:	4a19      	ldr	r2, [pc, #100]	; (8000334 <getKeyInput3+0x70>)
 80002ce:	6093      	str	r3, [r2, #8]
	keyReg1[2] = keyReg0[2];
 80002d0:	4b19      	ldr	r3, [pc, #100]	; (8000338 <getKeyInput3+0x74>)
 80002d2:	689b      	ldr	r3, [r3, #8]
 80002d4:	4a16      	ldr	r2, [pc, #88]	; (8000330 <getKeyInput3+0x6c>)
 80002d6:	6093      	str	r3, [r2, #8]
	keyReg0[2] = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
 80002d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002dc:	4817      	ldr	r0, [pc, #92]	; (800033c <getKeyInput3+0x78>)
 80002de:	f001 fd3f 	bl	8001d60 <HAL_GPIO_ReadPin>
 80002e2:	4603      	mov	r3, r0
 80002e4:	461a      	mov	r2, r3
 80002e6:	4b14      	ldr	r3, [pc, #80]	; (8000338 <getKeyInput3+0x74>)
 80002e8:	609a      	str	r2, [r3, #8]

	if( ( keyReg1[2] == keyReg0[2] ) && ( keyReg1[2] == keyReg2[2] ) ) {
 80002ea:	4b11      	ldr	r3, [pc, #68]	; (8000330 <getKeyInput3+0x6c>)
 80002ec:	689a      	ldr	r2, [r3, #8]
 80002ee:	4b12      	ldr	r3, [pc, #72]	; (8000338 <getKeyInput3+0x74>)
 80002f0:	689b      	ldr	r3, [r3, #8]
 80002f2:	429a      	cmp	r2, r3
 80002f4:	d119      	bne.n	800032a <getKeyInput3+0x66>
 80002f6:	4b0e      	ldr	r3, [pc, #56]	; (8000330 <getKeyInput3+0x6c>)
 80002f8:	689a      	ldr	r2, [r3, #8]
 80002fa:	4b0e      	ldr	r3, [pc, #56]	; (8000334 <getKeyInput3+0x70>)
 80002fc:	689b      	ldr	r3, [r3, #8]
 80002fe:	429a      	cmp	r2, r3
 8000300:	d113      	bne.n	800032a <getKeyInput3+0x66>
		if( keyReg2[2] != keyReg3[2] ) {
 8000302:	4b0c      	ldr	r3, [pc, #48]	; (8000334 <getKeyInput3+0x70>)
 8000304:	689a      	ldr	r2, [r3, #8]
 8000306:	4b0e      	ldr	r3, [pc, #56]	; (8000340 <getKeyInput3+0x7c>)
 8000308:	689b      	ldr	r3, [r3, #8]
 800030a:	429a      	cmp	r2, r3
 800030c:	d00d      	beq.n	800032a <getKeyInput3+0x66>
			keyReg3[2] = keyReg2[2];
 800030e:	4b09      	ldr	r3, [pc, #36]	; (8000334 <getKeyInput3+0x70>)
 8000310:	689b      	ldr	r3, [r3, #8]
 8000312:	4a0b      	ldr	r2, [pc, #44]	; (8000340 <getKeyInput3+0x7c>)
 8000314:	6093      	str	r3, [r2, #8]
			if( keyReg3[2] == PRESSED_STATE ) {
 8000316:	4b0a      	ldr	r3, [pc, #40]	; (8000340 <getKeyInput3+0x7c>)
 8000318:	689b      	ldr	r3, [r3, #8]
 800031a:	2b00      	cmp	r3, #0
 800031c:	d105      	bne.n	800032a <getKeyInput3+0x66>
				timeOutForKeyPressed2 = 200;
 800031e:	4b09      	ldr	r3, [pc, #36]	; (8000344 <getKeyInput3+0x80>)
 8000320:	22c8      	movs	r2, #200	; 0xc8
 8000322:	601a      	str	r2, [r3, #0]
				pressed_flag2 = 1;
 8000324:	4b08      	ldr	r3, [pc, #32]	; (8000348 <getKeyInput3+0x84>)
 8000326:	2201      	movs	r2, #1
 8000328:	601a      	str	r2, [r3, #0]
//					longPressed_flag2 = 1;
//				}
//			}
		}
	}
}
 800032a:	bf00      	nop
 800032c:	bd80      	pop	{r7, pc}
 800032e:	bf00      	nop
 8000330:	20000018 	.word	0x20000018
 8000334:	20000024 	.word	0x20000024
 8000338:	2000000c 	.word	0x2000000c
 800033c:	40010800 	.word	0x40010800
 8000340:	20000030 	.word	0x20000030
 8000344:	20000008 	.word	0x20000008
 8000348:	20000090 	.word	0x20000090

0800034c <led7seg_0>:
#include "main.h"
#include "code7seg.h"
#include "softwareTimer.h"
#include "global.h"

void led7seg_0(){
 800034c:	b580      	push	{r7, lr}
 800034e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000350:	2200      	movs	r2, #0
 8000352:	2101      	movs	r1, #1
 8000354:	4811      	ldr	r0, [pc, #68]	; (800039c <led7seg_0+0x50>)
 8000356:	f001 fd1a 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 800035a:	2200      	movs	r2, #0
 800035c:	2102      	movs	r1, #2
 800035e:	480f      	ldr	r0, [pc, #60]	; (800039c <led7seg_0+0x50>)
 8000360:	f001 fd15 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000364:	2200      	movs	r2, #0
 8000366:	2104      	movs	r1, #4
 8000368:	480c      	ldr	r0, [pc, #48]	; (800039c <led7seg_0+0x50>)
 800036a:	f001 fd10 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 800036e:	2200      	movs	r2, #0
 8000370:	2108      	movs	r1, #8
 8000372:	480a      	ldr	r0, [pc, #40]	; (800039c <led7seg_0+0x50>)
 8000374:	f001 fd0b 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000378:	2200      	movs	r2, #0
 800037a:	2110      	movs	r1, #16
 800037c:	4807      	ldr	r0, [pc, #28]	; (800039c <led7seg_0+0x50>)
 800037e:	f001 fd06 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000382:	2200      	movs	r2, #0
 8000384:	2120      	movs	r1, #32
 8000386:	4805      	ldr	r0, [pc, #20]	; (800039c <led7seg_0+0x50>)
 8000388:	f001 fd01 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 800038c:	2201      	movs	r2, #1
 800038e:	2140      	movs	r1, #64	; 0x40
 8000390:	4802      	ldr	r0, [pc, #8]	; (800039c <led7seg_0+0x50>)
 8000392:	f001 fcfc 	bl	8001d8e <HAL_GPIO_WritePin>
}
 8000396:	bf00      	nop
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	40010c00 	.word	0x40010c00

080003a0 <led7seg_1>:
void led7seg_1(){
 80003a0:	b580      	push	{r7, lr}
 80003a2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_SET);
 80003a4:	2201      	movs	r2, #1
 80003a6:	2101      	movs	r1, #1
 80003a8:	4811      	ldr	r0, [pc, #68]	; (80003f0 <led7seg_1+0x50>)
 80003aa:	f001 fcf0 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 80003ae:	2200      	movs	r2, #0
 80003b0:	2102      	movs	r1, #2
 80003b2:	480f      	ldr	r0, [pc, #60]	; (80003f0 <led7seg_1+0x50>)
 80003b4:	f001 fceb 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 80003b8:	2200      	movs	r2, #0
 80003ba:	2104      	movs	r1, #4
 80003bc:	480c      	ldr	r0, [pc, #48]	; (80003f0 <led7seg_1+0x50>)
 80003be:	f001 fce6 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 80003c2:	2201      	movs	r2, #1
 80003c4:	2108      	movs	r1, #8
 80003c6:	480a      	ldr	r0, [pc, #40]	; (80003f0 <led7seg_1+0x50>)
 80003c8:	f001 fce1 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 80003cc:	2201      	movs	r2, #1
 80003ce:	2110      	movs	r1, #16
 80003d0:	4807      	ldr	r0, [pc, #28]	; (80003f0 <led7seg_1+0x50>)
 80003d2:	f001 fcdc 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 80003d6:	2201      	movs	r2, #1
 80003d8:	2120      	movs	r1, #32
 80003da:	4805      	ldr	r0, [pc, #20]	; (80003f0 <led7seg_1+0x50>)
 80003dc:	f001 fcd7 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 80003e0:	2201      	movs	r2, #1
 80003e2:	2140      	movs	r1, #64	; 0x40
 80003e4:	4802      	ldr	r0, [pc, #8]	; (80003f0 <led7seg_1+0x50>)
 80003e6:	f001 fcd2 	bl	8001d8e <HAL_GPIO_WritePin>
}
 80003ea:	bf00      	nop
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	40010c00 	.word	0x40010c00

080003f4 <led7seg_2>:
void led7seg_2(){
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 80003f8:	2200      	movs	r2, #0
 80003fa:	2101      	movs	r1, #1
 80003fc:	4811      	ldr	r0, [pc, #68]	; (8000444 <led7seg_2+0x50>)
 80003fe:	f001 fcc6 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000402:	2200      	movs	r2, #0
 8000404:	2102      	movs	r1, #2
 8000406:	480f      	ldr	r0, [pc, #60]	; (8000444 <led7seg_2+0x50>)
 8000408:	f001 fcc1 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_SET);
 800040c:	2201      	movs	r2, #1
 800040e:	2104      	movs	r1, #4
 8000410:	480c      	ldr	r0, [pc, #48]	; (8000444 <led7seg_2+0x50>)
 8000412:	f001 fcbc 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000416:	2200      	movs	r2, #0
 8000418:	2108      	movs	r1, #8
 800041a:	480a      	ldr	r0, [pc, #40]	; (8000444 <led7seg_2+0x50>)
 800041c:	f001 fcb7 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000420:	2200      	movs	r2, #0
 8000422:	2110      	movs	r1, #16
 8000424:	4807      	ldr	r0, [pc, #28]	; (8000444 <led7seg_2+0x50>)
 8000426:	f001 fcb2 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 800042a:	2201      	movs	r2, #1
 800042c:	2120      	movs	r1, #32
 800042e:	4805      	ldr	r0, [pc, #20]	; (8000444 <led7seg_2+0x50>)
 8000430:	f001 fcad 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000434:	2200      	movs	r2, #0
 8000436:	2140      	movs	r1, #64	; 0x40
 8000438:	4802      	ldr	r0, [pc, #8]	; (8000444 <led7seg_2+0x50>)
 800043a:	f001 fca8 	bl	8001d8e <HAL_GPIO_WritePin>
}
 800043e:	bf00      	nop
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	40010c00 	.word	0x40010c00

08000448 <led7seg_3>:
void led7seg_3(){
 8000448:	b580      	push	{r7, lr}
 800044a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 800044c:	2200      	movs	r2, #0
 800044e:	2101      	movs	r1, #1
 8000450:	4811      	ldr	r0, [pc, #68]	; (8000498 <led7seg_3+0x50>)
 8000452:	f001 fc9c 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000456:	2200      	movs	r2, #0
 8000458:	2102      	movs	r1, #2
 800045a:	480f      	ldr	r0, [pc, #60]	; (8000498 <led7seg_3+0x50>)
 800045c:	f001 fc97 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000460:	2200      	movs	r2, #0
 8000462:	2104      	movs	r1, #4
 8000464:	480c      	ldr	r0, [pc, #48]	; (8000498 <led7seg_3+0x50>)
 8000466:	f001 fc92 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 800046a:	2200      	movs	r2, #0
 800046c:	2108      	movs	r1, #8
 800046e:	480a      	ldr	r0, [pc, #40]	; (8000498 <led7seg_3+0x50>)
 8000470:	f001 fc8d 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000474:	2201      	movs	r2, #1
 8000476:	2110      	movs	r1, #16
 8000478:	4807      	ldr	r0, [pc, #28]	; (8000498 <led7seg_3+0x50>)
 800047a:	f001 fc88 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 800047e:	2201      	movs	r2, #1
 8000480:	2120      	movs	r1, #32
 8000482:	4805      	ldr	r0, [pc, #20]	; (8000498 <led7seg_3+0x50>)
 8000484:	f001 fc83 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000488:	2200      	movs	r2, #0
 800048a:	2140      	movs	r1, #64	; 0x40
 800048c:	4802      	ldr	r0, [pc, #8]	; (8000498 <led7seg_3+0x50>)
 800048e:	f001 fc7e 	bl	8001d8e <HAL_GPIO_WritePin>
}
 8000492:	bf00      	nop
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	40010c00 	.word	0x40010c00

0800049c <led7seg_4>:
void led7seg_4(){
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_SET);
 80004a0:	2201      	movs	r2, #1
 80004a2:	2101      	movs	r1, #1
 80004a4:	4811      	ldr	r0, [pc, #68]	; (80004ec <led7seg_4+0x50>)
 80004a6:	f001 fc72 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 80004aa:	2200      	movs	r2, #0
 80004ac:	2102      	movs	r1, #2
 80004ae:	480f      	ldr	r0, [pc, #60]	; (80004ec <led7seg_4+0x50>)
 80004b0:	f001 fc6d 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 80004b4:	2200      	movs	r2, #0
 80004b6:	2104      	movs	r1, #4
 80004b8:	480c      	ldr	r0, [pc, #48]	; (80004ec <led7seg_4+0x50>)
 80004ba:	f001 fc68 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 80004be:	2201      	movs	r2, #1
 80004c0:	2108      	movs	r1, #8
 80004c2:	480a      	ldr	r0, [pc, #40]	; (80004ec <led7seg_4+0x50>)
 80004c4:	f001 fc63 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 80004c8:	2201      	movs	r2, #1
 80004ca:	2110      	movs	r1, #16
 80004cc:	4807      	ldr	r0, [pc, #28]	; (80004ec <led7seg_4+0x50>)
 80004ce:	f001 fc5e 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 80004d2:	2200      	movs	r2, #0
 80004d4:	2120      	movs	r1, #32
 80004d6:	4805      	ldr	r0, [pc, #20]	; (80004ec <led7seg_4+0x50>)
 80004d8:	f001 fc59 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 80004dc:	2200      	movs	r2, #0
 80004de:	2140      	movs	r1, #64	; 0x40
 80004e0:	4802      	ldr	r0, [pc, #8]	; (80004ec <led7seg_4+0x50>)
 80004e2:	f001 fc54 	bl	8001d8e <HAL_GPIO_WritePin>
}
 80004e6:	bf00      	nop
 80004e8:	bd80      	pop	{r7, pc}
 80004ea:	bf00      	nop
 80004ec:	40010c00 	.word	0x40010c00

080004f0 <led7seg_5>:
void led7seg_5(){
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2101      	movs	r1, #1
 80004f8:	4811      	ldr	r0, [pc, #68]	; (8000540 <led7seg_5+0x50>)
 80004fa:	f001 fc48 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_SET);
 80004fe:	2201      	movs	r2, #1
 8000500:	2102      	movs	r1, #2
 8000502:	480f      	ldr	r0, [pc, #60]	; (8000540 <led7seg_5+0x50>)
 8000504:	f001 fc43 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000508:	2200      	movs	r2, #0
 800050a:	2104      	movs	r1, #4
 800050c:	480c      	ldr	r0, [pc, #48]	; (8000540 <led7seg_5+0x50>)
 800050e:	f001 fc3e 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000512:	2200      	movs	r2, #0
 8000514:	2108      	movs	r1, #8
 8000516:	480a      	ldr	r0, [pc, #40]	; (8000540 <led7seg_5+0x50>)
 8000518:	f001 fc39 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 800051c:	2201      	movs	r2, #1
 800051e:	2110      	movs	r1, #16
 8000520:	4807      	ldr	r0, [pc, #28]	; (8000540 <led7seg_5+0x50>)
 8000522:	f001 fc34 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000526:	2200      	movs	r2, #0
 8000528:	2120      	movs	r1, #32
 800052a:	4805      	ldr	r0, [pc, #20]	; (8000540 <led7seg_5+0x50>)
 800052c:	f001 fc2f 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000530:	2200      	movs	r2, #0
 8000532:	2140      	movs	r1, #64	; 0x40
 8000534:	4802      	ldr	r0, [pc, #8]	; (8000540 <led7seg_5+0x50>)
 8000536:	f001 fc2a 	bl	8001d8e <HAL_GPIO_WritePin>
}
 800053a:	bf00      	nop
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	40010c00 	.word	0x40010c00

08000544 <led7seg_6>:
void led7seg_6(){
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000548:	2200      	movs	r2, #0
 800054a:	2101      	movs	r1, #1
 800054c:	4811      	ldr	r0, [pc, #68]	; (8000594 <led7seg_6+0x50>)
 800054e:	f001 fc1e 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_SET);
 8000552:	2201      	movs	r2, #1
 8000554:	2102      	movs	r1, #2
 8000556:	480f      	ldr	r0, [pc, #60]	; (8000594 <led7seg_6+0x50>)
 8000558:	f001 fc19 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 800055c:	2200      	movs	r2, #0
 800055e:	2104      	movs	r1, #4
 8000560:	480c      	ldr	r0, [pc, #48]	; (8000594 <led7seg_6+0x50>)
 8000562:	f001 fc14 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000566:	2200      	movs	r2, #0
 8000568:	2108      	movs	r1, #8
 800056a:	480a      	ldr	r0, [pc, #40]	; (8000594 <led7seg_6+0x50>)
 800056c:	f001 fc0f 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	2110      	movs	r1, #16
 8000574:	4807      	ldr	r0, [pc, #28]	; (8000594 <led7seg_6+0x50>)
 8000576:	f001 fc0a 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 800057a:	2200      	movs	r2, #0
 800057c:	2120      	movs	r1, #32
 800057e:	4805      	ldr	r0, [pc, #20]	; (8000594 <led7seg_6+0x50>)
 8000580:	f001 fc05 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000584:	2200      	movs	r2, #0
 8000586:	2140      	movs	r1, #64	; 0x40
 8000588:	4802      	ldr	r0, [pc, #8]	; (8000594 <led7seg_6+0x50>)
 800058a:	f001 fc00 	bl	8001d8e <HAL_GPIO_WritePin>
}
 800058e:	bf00      	nop
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	40010c00 	.word	0x40010c00

08000598 <led7seg_7>:
void led7seg_7(){
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 800059c:	2200      	movs	r2, #0
 800059e:	2101      	movs	r1, #1
 80005a0:	4811      	ldr	r0, [pc, #68]	; (80005e8 <led7seg_7+0x50>)
 80005a2:	f001 fbf4 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 80005a6:	2200      	movs	r2, #0
 80005a8:	2102      	movs	r1, #2
 80005aa:	480f      	ldr	r0, [pc, #60]	; (80005e8 <led7seg_7+0x50>)
 80005ac:	f001 fbef 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 80005b0:	2200      	movs	r2, #0
 80005b2:	2104      	movs	r1, #4
 80005b4:	480c      	ldr	r0, [pc, #48]	; (80005e8 <led7seg_7+0x50>)
 80005b6:	f001 fbea 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 80005ba:	2201      	movs	r2, #1
 80005bc:	2108      	movs	r1, #8
 80005be:	480a      	ldr	r0, [pc, #40]	; (80005e8 <led7seg_7+0x50>)
 80005c0:	f001 fbe5 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 80005c4:	2201      	movs	r2, #1
 80005c6:	2110      	movs	r1, #16
 80005c8:	4807      	ldr	r0, [pc, #28]	; (80005e8 <led7seg_7+0x50>)
 80005ca:	f001 fbe0 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 80005ce:	2201      	movs	r2, #1
 80005d0:	2120      	movs	r1, #32
 80005d2:	4805      	ldr	r0, [pc, #20]	; (80005e8 <led7seg_7+0x50>)
 80005d4:	f001 fbdb 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 80005d8:	2201      	movs	r2, #1
 80005da:	2140      	movs	r1, #64	; 0x40
 80005dc:	4802      	ldr	r0, [pc, #8]	; (80005e8 <led7seg_7+0x50>)
 80005de:	f001 fbd6 	bl	8001d8e <HAL_GPIO_WritePin>
}
 80005e2:	bf00      	nop
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	40010c00 	.word	0x40010c00

080005ec <led7seg_8>:
void led7seg_8(){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 80005f0:	2200      	movs	r2, #0
 80005f2:	2101      	movs	r1, #1
 80005f4:	4811      	ldr	r0, [pc, #68]	; (800063c <led7seg_8+0x50>)
 80005f6:	f001 fbca 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 80005fa:	2200      	movs	r2, #0
 80005fc:	2102      	movs	r1, #2
 80005fe:	480f      	ldr	r0, [pc, #60]	; (800063c <led7seg_8+0x50>)
 8000600:	f001 fbc5 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000604:	2200      	movs	r2, #0
 8000606:	2104      	movs	r1, #4
 8000608:	480c      	ldr	r0, [pc, #48]	; (800063c <led7seg_8+0x50>)
 800060a:	f001 fbc0 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 800060e:	2200      	movs	r2, #0
 8000610:	2108      	movs	r1, #8
 8000612:	480a      	ldr	r0, [pc, #40]	; (800063c <led7seg_8+0x50>)
 8000614:	f001 fbbb 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000618:	2200      	movs	r2, #0
 800061a:	2110      	movs	r1, #16
 800061c:	4807      	ldr	r0, [pc, #28]	; (800063c <led7seg_8+0x50>)
 800061e:	f001 fbb6 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000622:	2200      	movs	r2, #0
 8000624:	2120      	movs	r1, #32
 8000626:	4805      	ldr	r0, [pc, #20]	; (800063c <led7seg_8+0x50>)
 8000628:	f001 fbb1 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 800062c:	2200      	movs	r2, #0
 800062e:	2140      	movs	r1, #64	; 0x40
 8000630:	4802      	ldr	r0, [pc, #8]	; (800063c <led7seg_8+0x50>)
 8000632:	f001 fbac 	bl	8001d8e <HAL_GPIO_WritePin>
}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	40010c00 	.word	0x40010c00

08000640 <led7seg_9>:
void led7seg_9(){
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2101      	movs	r1, #1
 8000648:	4811      	ldr	r0, [pc, #68]	; (8000690 <led7seg_9+0x50>)
 800064a:	f001 fba0 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 800064e:	2200      	movs	r2, #0
 8000650:	2102      	movs	r1, #2
 8000652:	480f      	ldr	r0, [pc, #60]	; (8000690 <led7seg_9+0x50>)
 8000654:	f001 fb9b 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000658:	2200      	movs	r2, #0
 800065a:	2104      	movs	r1, #4
 800065c:	480c      	ldr	r0, [pc, #48]	; (8000690 <led7seg_9+0x50>)
 800065e:	f001 fb96 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000662:	2200      	movs	r2, #0
 8000664:	2108      	movs	r1, #8
 8000666:	480a      	ldr	r0, [pc, #40]	; (8000690 <led7seg_9+0x50>)
 8000668:	f001 fb91 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 800066c:	2201      	movs	r2, #1
 800066e:	2110      	movs	r1, #16
 8000670:	4807      	ldr	r0, [pc, #28]	; (8000690 <led7seg_9+0x50>)
 8000672:	f001 fb8c 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000676:	2200      	movs	r2, #0
 8000678:	2120      	movs	r1, #32
 800067a:	4805      	ldr	r0, [pc, #20]	; (8000690 <led7seg_9+0x50>)
 800067c:	f001 fb87 	bl	8001d8e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000680:	2200      	movs	r2, #0
 8000682:	2140      	movs	r1, #64	; 0x40
 8000684:	4802      	ldr	r0, [pc, #8]	; (8000690 <led7seg_9+0x50>)
 8000686:	f001 fb82 	bl	8001d8e <HAL_GPIO_WritePin>
}
 800068a:	bf00      	nop
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	40010c00 	.word	0x40010c00

08000694 <display7SEG>:

void display7SEG(int num){
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  switch(num){
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	2b09      	cmp	r3, #9
 80006a0:	d834      	bhi.n	800070c <display7SEG+0x78>
 80006a2:	a201      	add	r2, pc, #4	; (adr r2, 80006a8 <display7SEG+0x14>)
 80006a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006a8:	080006d1 	.word	0x080006d1
 80006ac:	080006d7 	.word	0x080006d7
 80006b0:	080006dd 	.word	0x080006dd
 80006b4:	080006e3 	.word	0x080006e3
 80006b8:	080006e9 	.word	0x080006e9
 80006bc:	080006ef 	.word	0x080006ef
 80006c0:	080006f5 	.word	0x080006f5
 80006c4:	080006fb 	.word	0x080006fb
 80006c8:	08000701 	.word	0x08000701
 80006cc:	08000707 	.word	0x08000707
  case 0:
	  led7seg_0();
 80006d0:	f7ff fe3c 	bl	800034c <led7seg_0>
	  break;
 80006d4:	e01b      	b.n	800070e <display7SEG+0x7a>
  case 1:
	  led7seg_1();
 80006d6:	f7ff fe63 	bl	80003a0 <led7seg_1>
	  break;
 80006da:	e018      	b.n	800070e <display7SEG+0x7a>
  case 2:
	  led7seg_2();
 80006dc:	f7ff fe8a 	bl	80003f4 <led7seg_2>
	  break;
 80006e0:	e015      	b.n	800070e <display7SEG+0x7a>
  case 3:
	  led7seg_3();
 80006e2:	f7ff feb1 	bl	8000448 <led7seg_3>
	  break;
 80006e6:	e012      	b.n	800070e <display7SEG+0x7a>
  case 4:
	  led7seg_4();
 80006e8:	f7ff fed8 	bl	800049c <led7seg_4>
	  break;
 80006ec:	e00f      	b.n	800070e <display7SEG+0x7a>
  case 5:
	  led7seg_5();
 80006ee:	f7ff feff 	bl	80004f0 <led7seg_5>
	  break;
 80006f2:	e00c      	b.n	800070e <display7SEG+0x7a>
  case 6:
	  led7seg_6();
 80006f4:	f7ff ff26 	bl	8000544 <led7seg_6>
	  break;
 80006f8:	e009      	b.n	800070e <display7SEG+0x7a>
  case 7:
	  led7seg_7();
 80006fa:	f7ff ff4d 	bl	8000598 <led7seg_7>
	  break;
 80006fe:	e006      	b.n	800070e <display7SEG+0x7a>
  case 8:
	  led7seg_8();
 8000700:	f7ff ff74 	bl	80005ec <led7seg_8>
	  break;
 8000704:	e003      	b.n	800070e <display7SEG+0x7a>
  case 9:
	  led7seg_9();
 8000706:	f7ff ff9b 	bl	8000640 <led7seg_9>
	  break;
 800070a:	e000      	b.n	800070e <display7SEG+0x7a>
  default:
	  break;
 800070c:	bf00      	nop
  }
}
 800070e:	bf00      	nop
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop

08000718 <fsmled7seg>:

void fsmled7seg() {
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
	switch( led7seg_status ) {
 800071c:	4b62      	ldr	r3, [pc, #392]	; (80008a8 <fsmled7seg+0x190>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	3b01      	subs	r3, #1
 8000722:	2b03      	cmp	r3, #3
 8000724:	f200 80a1 	bhi.w	800086a <fsmled7seg+0x152>
 8000728:	a201      	add	r2, pc, #4	; (adr r2, 8000730 <fsmled7seg+0x18>)
 800072a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800072e:	bf00      	nop
 8000730:	08000741 	.word	0x08000741
 8000734:	0800078d 	.word	0x0800078d
 8000738:	080007d7 	.word	0x080007d7
 800073c:	08000821 	.word	0x08000821
		  case LED1:
			  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 0);
 8000740:	2200      	movs	r2, #0
 8000742:	2110      	movs	r1, #16
 8000744:	4859      	ldr	r0, [pc, #356]	; (80008ac <fsmled7seg+0x194>)
 8000746:	f001 fb22 	bl	8001d8e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 800074a:	2201      	movs	r2, #1
 800074c:	2140      	movs	r1, #64	; 0x40
 800074e:	4857      	ldr	r0, [pc, #348]	; (80008ac <fsmled7seg+0x194>)
 8000750:	f001 fb1d 	bl	8001d8e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8000754:	2201      	movs	r2, #1
 8000756:	2180      	movs	r1, #128	; 0x80
 8000758:	4855      	ldr	r0, [pc, #340]	; (80008b0 <fsmled7seg+0x198>)
 800075a:	f001 fb18 	bl	8001d8e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 800075e:	2201      	movs	r2, #1
 8000760:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000764:	4852      	ldr	r0, [pc, #328]	; (80008b0 <fsmled7seg+0x198>)
 8000766:	f001 fb12 	bl	8001d8e <HAL_GPIO_WritePin>
			  display7SEG(led7buffer[0]);
 800076a:	4b52      	ldr	r3, [pc, #328]	; (80008b4 <fsmled7seg+0x19c>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4618      	mov	r0, r3
 8000770:	f7ff ff90 	bl	8000694 <display7SEG>
			  if( flag2 == 1 ) {
 8000774:	4b50      	ldr	r3, [pc, #320]	; (80008b8 <fsmled7seg+0x1a0>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	2b01      	cmp	r3, #1
 800077a:	f040 808c 	bne.w	8000896 <fsmled7seg+0x17e>
				  led7seg_status = LED2;
 800077e:	4b4a      	ldr	r3, [pc, #296]	; (80008a8 <fsmled7seg+0x190>)
 8000780:	2202      	movs	r2, #2
 8000782:	601a      	str	r2, [r3, #0]
				  setTimer2(250);
 8000784:	20fa      	movs	r0, #250	; 0xfa
 8000786:	f000 fe75 	bl	8001474 <setTimer2>
			  }
			  break;
 800078a:	e084      	b.n	8000896 <fsmled7seg+0x17e>
		  case LED2:
			  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 800078c:	2201      	movs	r2, #1
 800078e:	2110      	movs	r1, #16
 8000790:	4846      	ldr	r0, [pc, #280]	; (80008ac <fsmled7seg+0x194>)
 8000792:	f001 fafc 	bl	8001d8e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 8000796:	2200      	movs	r2, #0
 8000798:	2140      	movs	r1, #64	; 0x40
 800079a:	4844      	ldr	r0, [pc, #272]	; (80008ac <fsmled7seg+0x194>)
 800079c:	f001 faf7 	bl	8001d8e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 80007a0:	2201      	movs	r2, #1
 80007a2:	2180      	movs	r1, #128	; 0x80
 80007a4:	4842      	ldr	r0, [pc, #264]	; (80008b0 <fsmled7seg+0x198>)
 80007a6:	f001 faf2 	bl	8001d8e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 80007aa:	2201      	movs	r2, #1
 80007ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007b0:	483f      	ldr	r0, [pc, #252]	; (80008b0 <fsmled7seg+0x198>)
 80007b2:	f001 faec 	bl	8001d8e <HAL_GPIO_WritePin>
			  display7SEG(led7buffer[1]);
 80007b6:	4b3f      	ldr	r3, [pc, #252]	; (80008b4 <fsmled7seg+0x19c>)
 80007b8:	685b      	ldr	r3, [r3, #4]
 80007ba:	4618      	mov	r0, r3
 80007bc:	f7ff ff6a 	bl	8000694 <display7SEG>
			  if( flag2 == 1 ) {
 80007c0:	4b3d      	ldr	r3, [pc, #244]	; (80008b8 <fsmled7seg+0x1a0>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	d168      	bne.n	800089a <fsmled7seg+0x182>
				  led7seg_status = LED3;
 80007c8:	4b37      	ldr	r3, [pc, #220]	; (80008a8 <fsmled7seg+0x190>)
 80007ca:	2203      	movs	r2, #3
 80007cc:	601a      	str	r2, [r3, #0]
				  setTimer2(250);
 80007ce:	20fa      	movs	r0, #250	; 0xfa
 80007d0:	f000 fe50 	bl	8001474 <setTimer2>
			  }
			  break;
 80007d4:	e061      	b.n	800089a <fsmled7seg+0x182>
		  case LED3:
			  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 80007d6:	2201      	movs	r2, #1
 80007d8:	2110      	movs	r1, #16
 80007da:	4834      	ldr	r0, [pc, #208]	; (80008ac <fsmled7seg+0x194>)
 80007dc:	f001 fad7 	bl	8001d8e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 80007e0:	2201      	movs	r2, #1
 80007e2:	2140      	movs	r1, #64	; 0x40
 80007e4:	4831      	ldr	r0, [pc, #196]	; (80008ac <fsmled7seg+0x194>)
 80007e6:	f001 fad2 	bl	8001d8e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2180      	movs	r1, #128	; 0x80
 80007ee:	4830      	ldr	r0, [pc, #192]	; (80008b0 <fsmled7seg+0x198>)
 80007f0:	f001 facd 	bl	8001d8e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 80007f4:	2201      	movs	r2, #1
 80007f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007fa:	482d      	ldr	r0, [pc, #180]	; (80008b0 <fsmled7seg+0x198>)
 80007fc:	f001 fac7 	bl	8001d8e <HAL_GPIO_WritePin>
			  display7SEG(led7buffer[2]);
 8000800:	4b2c      	ldr	r3, [pc, #176]	; (80008b4 <fsmled7seg+0x19c>)
 8000802:	689b      	ldr	r3, [r3, #8]
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff ff45 	bl	8000694 <display7SEG>
			  if( flag2 == 1 ) {
 800080a:	4b2b      	ldr	r3, [pc, #172]	; (80008b8 <fsmled7seg+0x1a0>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	2b01      	cmp	r3, #1
 8000810:	d145      	bne.n	800089e <fsmled7seg+0x186>
				  led7seg_status = LED4;
 8000812:	4b25      	ldr	r3, [pc, #148]	; (80008a8 <fsmled7seg+0x190>)
 8000814:	2204      	movs	r2, #4
 8000816:	601a      	str	r2, [r3, #0]
				  setTimer2(250);
 8000818:	20fa      	movs	r0, #250	; 0xfa
 800081a:	f000 fe2b 	bl	8001474 <setTimer2>
			  }
			  break;
 800081e:	e03e      	b.n	800089e <fsmled7seg+0x186>
		  case LED4:
			  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 8000820:	2201      	movs	r2, #1
 8000822:	2110      	movs	r1, #16
 8000824:	4821      	ldr	r0, [pc, #132]	; (80008ac <fsmled7seg+0x194>)
 8000826:	f001 fab2 	bl	8001d8e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 800082a:	2201      	movs	r2, #1
 800082c:	2140      	movs	r1, #64	; 0x40
 800082e:	481f      	ldr	r0, [pc, #124]	; (80008ac <fsmled7seg+0x194>)
 8000830:	f001 faad 	bl	8001d8e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8000834:	2201      	movs	r2, #1
 8000836:	2180      	movs	r1, #128	; 0x80
 8000838:	481d      	ldr	r0, [pc, #116]	; (80008b0 <fsmled7seg+0x198>)
 800083a:	f001 faa8 	bl	8001d8e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 0);
 800083e:	2200      	movs	r2, #0
 8000840:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000844:	481a      	ldr	r0, [pc, #104]	; (80008b0 <fsmled7seg+0x198>)
 8000846:	f001 faa2 	bl	8001d8e <HAL_GPIO_WritePin>
			  display7SEG(led7buffer[3]);
 800084a:	4b1a      	ldr	r3, [pc, #104]	; (80008b4 <fsmled7seg+0x19c>)
 800084c:	68db      	ldr	r3, [r3, #12]
 800084e:	4618      	mov	r0, r3
 8000850:	f7ff ff20 	bl	8000694 <display7SEG>
			  if( flag2 == 1 ) {
 8000854:	4b18      	ldr	r3, [pc, #96]	; (80008b8 <fsmled7seg+0x1a0>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	2b01      	cmp	r3, #1
 800085a:	d122      	bne.n	80008a2 <fsmled7seg+0x18a>
				  led7seg_status = LED1;
 800085c:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <fsmled7seg+0x190>)
 800085e:	2201      	movs	r2, #1
 8000860:	601a      	str	r2, [r3, #0]
				  setTimer2(250);
 8000862:	20fa      	movs	r0, #250	; 0xfa
 8000864:	f000 fe06 	bl	8001474 <setTimer2>
			  }
			  break;
 8000868:	e01b      	b.n	80008a2 <fsmled7seg+0x18a>
		  default:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 800086a:	2201      	movs	r2, #1
 800086c:	2110      	movs	r1, #16
 800086e:	480f      	ldr	r0, [pc, #60]	; (80008ac <fsmled7seg+0x194>)
 8000870:	f001 fa8d 	bl	8001d8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 8000874:	2201      	movs	r2, #1
 8000876:	2140      	movs	r1, #64	; 0x40
 8000878:	480c      	ldr	r0, [pc, #48]	; (80008ac <fsmled7seg+0x194>)
 800087a:	f001 fa88 	bl	8001d8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 800087e:	2201      	movs	r2, #1
 8000880:	2180      	movs	r1, #128	; 0x80
 8000882:	480b      	ldr	r0, [pc, #44]	; (80008b0 <fsmled7seg+0x198>)
 8000884:	f001 fa83 	bl	8001d8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 8000888:	2201      	movs	r2, #1
 800088a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800088e:	4808      	ldr	r0, [pc, #32]	; (80008b0 <fsmled7seg+0x198>)
 8000890:	f001 fa7d 	bl	8001d8e <HAL_GPIO_WritePin>
			  break;
 8000894:	e006      	b.n	80008a4 <fsmled7seg+0x18c>
			  break;
 8000896:	bf00      	nop
 8000898:	e004      	b.n	80008a4 <fsmled7seg+0x18c>
			  break;
 800089a:	bf00      	nop
 800089c:	e002      	b.n	80008a4 <fsmled7seg+0x18c>
			  break;
 800089e:	bf00      	nop
 80008a0:	e000      	b.n	80008a4 <fsmled7seg+0x18c>
			  break;
 80008a2:	bf00      	nop
		  }
}
 80008a4:	bf00      	nop
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	2000003c 	.word	0x2000003c
 80008ac:	40010800 	.word	0x40010800
 80008b0:	40010c00 	.word	0x40010c00
 80008b4:	200000a0 	.word	0x200000a0
 80008b8:	2000010c 	.word	0x2000010c

080008bc <mode1>:
#include "fsm.h"
#include "main.h"
#include "softwareTimer.h"
#include "global.h"

void mode1() {
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
	//LED_TRAFFIC_1
	switch( led_status_1 ) {
 80008c0:	4b9d      	ldr	r3, [pc, #628]	; (8000b38 <mode1+0x27c>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	2b03      	cmp	r3, #3
 80008c6:	f200 80f6 	bhi.w	8000ab6 <mode1+0x1fa>
 80008ca:	a201      	add	r2, pc, #4	; (adr r2, 80008d0 <mode1+0x14>)
 80008cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008d0:	080008e1 	.word	0x080008e1
 80008d4:	08000935 	.word	0x08000935
 80008d8:	080009b7 	.word	0x080009b7
 80008dc:	08000a37 	.word	0x08000a37
	case 0:
		led_status_1 = 1;
 80008e0:	4b95      	ldr	r3, [pc, #596]	; (8000b38 <mode1+0x27c>)
 80008e2:	2201      	movs	r2, #1
 80008e4:	601a      	str	r2, [r3, #0]
		led7buffer[0] = red_timer/10;
 80008e6:	4b95      	ldr	r3, [pc, #596]	; (8000b3c <mode1+0x280>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	4a95      	ldr	r2, [pc, #596]	; (8000b40 <mode1+0x284>)
 80008ec:	fb82 1203 	smull	r1, r2, r2, r3
 80008f0:	1092      	asrs	r2, r2, #2
 80008f2:	17db      	asrs	r3, r3, #31
 80008f4:	1ad3      	subs	r3, r2, r3
 80008f6:	4a93      	ldr	r2, [pc, #588]	; (8000b44 <mode1+0x288>)
 80008f8:	6013      	str	r3, [r2, #0]
		led7buffer[1] = red_timer%10;
 80008fa:	4b90      	ldr	r3, [pc, #576]	; (8000b3c <mode1+0x280>)
 80008fc:	6819      	ldr	r1, [r3, #0]
 80008fe:	4b90      	ldr	r3, [pc, #576]	; (8000b40 <mode1+0x284>)
 8000900:	fb83 2301 	smull	r2, r3, r3, r1
 8000904:	109a      	asrs	r2, r3, #2
 8000906:	17cb      	asrs	r3, r1, #31
 8000908:	1ad2      	subs	r2, r2, r3
 800090a:	4613      	mov	r3, r2
 800090c:	009b      	lsls	r3, r3, #2
 800090e:	4413      	add	r3, r2
 8000910:	005b      	lsls	r3, r3, #1
 8000912:	1aca      	subs	r2, r1, r3
 8000914:	4b8b      	ldr	r3, [pc, #556]	; (8000b44 <mode1+0x288>)
 8000916:	605a      	str	r2, [r3, #4]
		setTimer1(red_timer*1000);
 8000918:	4b88      	ldr	r3, [pc, #544]	; (8000b3c <mode1+0x280>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000920:	fb02 f303 	mul.w	r3, r2, r3
 8000924:	4618      	mov	r0, r3
 8000926:	f000 fd8b 	bl	8001440 <setTimer1>
		setTime_counter_7seg(1000);
 800092a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800092e:	f000 fdd5 	bl	80014dc <setTime_counter_7seg>
		break;
 8000932:	e0c7      	b.n	8000ac4 <mode1+0x208>
	case 1:
		HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, RESET);
 8000934:	2200      	movs	r2, #0
 8000936:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800093a:	4883      	ldr	r0, [pc, #524]	; (8000b48 <mode1+0x28c>)
 800093c:	f001 fa27 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000940:	2201      	movs	r2, #1
 8000942:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000946:	4880      	ldr	r0, [pc, #512]	; (8000b48 <mode1+0x28c>)
 8000948:	f001 fa21 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 800094c:	2201      	movs	r2, #1
 800094e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000952:	487d      	ldr	r0, [pc, #500]	; (8000b48 <mode1+0x28c>)
 8000954:	f001 fa1b 	bl	8001d8e <HAL_GPIO_WritePin>

		if( flag1 == 1 ) {
 8000958:	4b7c      	ldr	r3, [pc, #496]	; (8000b4c <mode1+0x290>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	2b01      	cmp	r3, #1
 800095e:	f040 80ac 	bne.w	8000aba <mode1+0x1fe>
			led_status_1 = 2;
 8000962:	4b75      	ldr	r3, [pc, #468]	; (8000b38 <mode1+0x27c>)
 8000964:	2202      	movs	r2, #2
 8000966:	601a      	str	r2, [r3, #0]
			led7buffer[0] = green_timer/10;
 8000968:	4b79      	ldr	r3, [pc, #484]	; (8000b50 <mode1+0x294>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a74      	ldr	r2, [pc, #464]	; (8000b40 <mode1+0x284>)
 800096e:	fb82 1203 	smull	r1, r2, r2, r3
 8000972:	1092      	asrs	r2, r2, #2
 8000974:	17db      	asrs	r3, r3, #31
 8000976:	1ad3      	subs	r3, r2, r3
 8000978:	4a72      	ldr	r2, [pc, #456]	; (8000b44 <mode1+0x288>)
 800097a:	6013      	str	r3, [r2, #0]
			led7buffer[1] = green_timer%10;
 800097c:	4b74      	ldr	r3, [pc, #464]	; (8000b50 <mode1+0x294>)
 800097e:	6819      	ldr	r1, [r3, #0]
 8000980:	4b6f      	ldr	r3, [pc, #444]	; (8000b40 <mode1+0x284>)
 8000982:	fb83 2301 	smull	r2, r3, r3, r1
 8000986:	109a      	asrs	r2, r3, #2
 8000988:	17cb      	asrs	r3, r1, #31
 800098a:	1ad2      	subs	r2, r2, r3
 800098c:	4613      	mov	r3, r2
 800098e:	009b      	lsls	r3, r3, #2
 8000990:	4413      	add	r3, r2
 8000992:	005b      	lsls	r3, r3, #1
 8000994:	1aca      	subs	r2, r1, r3
 8000996:	4b6b      	ldr	r3, [pc, #428]	; (8000b44 <mode1+0x288>)
 8000998:	605a      	str	r2, [r3, #4]
			setTimer1(green_timer*1000);
 800099a:	4b6d      	ldr	r3, [pc, #436]	; (8000b50 <mode1+0x294>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80009a2:	fb02 f303 	mul.w	r3, r2, r3
 80009a6:	4618      	mov	r0, r3
 80009a8:	f000 fd4a 	bl	8001440 <setTimer1>
			setTime_counter_7seg(1000);
 80009ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009b0:	f000 fd94 	bl	80014dc <setTime_counter_7seg>
		}
		break;
 80009b4:	e081      	b.n	8000aba <mode1+0x1fe>
	case 2:
		HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 80009b6:	2201      	movs	r2, #1
 80009b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009bc:	4862      	ldr	r0, [pc, #392]	; (8000b48 <mode1+0x28c>)
 80009be:	f001 f9e6 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, RESET);
 80009c2:	2200      	movs	r2, #0
 80009c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009c8:	485f      	ldr	r0, [pc, #380]	; (8000b48 <mode1+0x28c>)
 80009ca:	f001 f9e0 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 80009ce:	2201      	movs	r2, #1
 80009d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009d4:	485c      	ldr	r0, [pc, #368]	; (8000b48 <mode1+0x28c>)
 80009d6:	f001 f9da 	bl	8001d8e <HAL_GPIO_WritePin>

		if( flag1 == 1 ) {
 80009da:	4b5c      	ldr	r3, [pc, #368]	; (8000b4c <mode1+0x290>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	2b01      	cmp	r3, #1
 80009e0:	d16d      	bne.n	8000abe <mode1+0x202>
			led_status_1 = 3;
 80009e2:	4b55      	ldr	r3, [pc, #340]	; (8000b38 <mode1+0x27c>)
 80009e4:	2203      	movs	r2, #3
 80009e6:	601a      	str	r2, [r3, #0]
			led7buffer[0] = yellow_timer/10;
 80009e8:	4b5a      	ldr	r3, [pc, #360]	; (8000b54 <mode1+0x298>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a54      	ldr	r2, [pc, #336]	; (8000b40 <mode1+0x284>)
 80009ee:	fb82 1203 	smull	r1, r2, r2, r3
 80009f2:	1092      	asrs	r2, r2, #2
 80009f4:	17db      	asrs	r3, r3, #31
 80009f6:	1ad3      	subs	r3, r2, r3
 80009f8:	4a52      	ldr	r2, [pc, #328]	; (8000b44 <mode1+0x288>)
 80009fa:	6013      	str	r3, [r2, #0]
			led7buffer[1] = yellow_timer%10;
 80009fc:	4b55      	ldr	r3, [pc, #340]	; (8000b54 <mode1+0x298>)
 80009fe:	6819      	ldr	r1, [r3, #0]
 8000a00:	4b4f      	ldr	r3, [pc, #316]	; (8000b40 <mode1+0x284>)
 8000a02:	fb83 2301 	smull	r2, r3, r3, r1
 8000a06:	109a      	asrs	r2, r3, #2
 8000a08:	17cb      	asrs	r3, r1, #31
 8000a0a:	1ad2      	subs	r2, r2, r3
 8000a0c:	4613      	mov	r3, r2
 8000a0e:	009b      	lsls	r3, r3, #2
 8000a10:	4413      	add	r3, r2
 8000a12:	005b      	lsls	r3, r3, #1
 8000a14:	1aca      	subs	r2, r1, r3
 8000a16:	4b4b      	ldr	r3, [pc, #300]	; (8000b44 <mode1+0x288>)
 8000a18:	605a      	str	r2, [r3, #4]
			setTimer1(yellow_timer*1000);
 8000a1a:	4b4e      	ldr	r3, [pc, #312]	; (8000b54 <mode1+0x298>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a22:	fb02 f303 	mul.w	r3, r2, r3
 8000a26:	4618      	mov	r0, r3
 8000a28:	f000 fd0a 	bl	8001440 <setTimer1>
			setTime_counter_7seg(1000);
 8000a2c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a30:	f000 fd54 	bl	80014dc <setTime_counter_7seg>
		}
		break;
 8000a34:	e043      	b.n	8000abe <mode1+0x202>
	case 3:
		HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 8000a36:	2201      	movs	r2, #1
 8000a38:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a3c:	4842      	ldr	r0, [pc, #264]	; (8000b48 <mode1+0x28c>)
 8000a3e:	f001 f9a6 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000a42:	2201      	movs	r2, #1
 8000a44:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a48:	483f      	ldr	r0, [pc, #252]	; (8000b48 <mode1+0x28c>)
 8000a4a:	f001 f9a0 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a54:	483c      	ldr	r0, [pc, #240]	; (8000b48 <mode1+0x28c>)
 8000a56:	f001 f99a 	bl	8001d8e <HAL_GPIO_WritePin>

		if( flag1 == 1 ) {
 8000a5a:	4b3c      	ldr	r3, [pc, #240]	; (8000b4c <mode1+0x290>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d12f      	bne.n	8000ac2 <mode1+0x206>
			led_status_1 = 1;
 8000a62:	4b35      	ldr	r3, [pc, #212]	; (8000b38 <mode1+0x27c>)
 8000a64:	2201      	movs	r2, #1
 8000a66:	601a      	str	r2, [r3, #0]
			led7buffer[0] = red_timer/10;
 8000a68:	4b34      	ldr	r3, [pc, #208]	; (8000b3c <mode1+0x280>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a34      	ldr	r2, [pc, #208]	; (8000b40 <mode1+0x284>)
 8000a6e:	fb82 1203 	smull	r1, r2, r2, r3
 8000a72:	1092      	asrs	r2, r2, #2
 8000a74:	17db      	asrs	r3, r3, #31
 8000a76:	1ad3      	subs	r3, r2, r3
 8000a78:	4a32      	ldr	r2, [pc, #200]	; (8000b44 <mode1+0x288>)
 8000a7a:	6013      	str	r3, [r2, #0]
			led7buffer[1] = red_timer%10;
 8000a7c:	4b2f      	ldr	r3, [pc, #188]	; (8000b3c <mode1+0x280>)
 8000a7e:	6819      	ldr	r1, [r3, #0]
 8000a80:	4b2f      	ldr	r3, [pc, #188]	; (8000b40 <mode1+0x284>)
 8000a82:	fb83 2301 	smull	r2, r3, r3, r1
 8000a86:	109a      	asrs	r2, r3, #2
 8000a88:	17cb      	asrs	r3, r1, #31
 8000a8a:	1ad2      	subs	r2, r2, r3
 8000a8c:	4613      	mov	r3, r2
 8000a8e:	009b      	lsls	r3, r3, #2
 8000a90:	4413      	add	r3, r2
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	1aca      	subs	r2, r1, r3
 8000a96:	4b2b      	ldr	r3, [pc, #172]	; (8000b44 <mode1+0x288>)
 8000a98:	605a      	str	r2, [r3, #4]
			setTimer1(red_timer*1000);
 8000a9a:	4b28      	ldr	r3, [pc, #160]	; (8000b3c <mode1+0x280>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000aa2:	fb02 f303 	mul.w	r3, r2, r3
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f000 fcca 	bl	8001440 <setTimer1>
			setTime_counter_7seg(1000);
 8000aac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ab0:	f000 fd14 	bl	80014dc <setTime_counter_7seg>
		}
		break;
 8000ab4:	e005      	b.n	8000ac2 <mode1+0x206>
	default:
		break;
 8000ab6:	bf00      	nop
 8000ab8:	e004      	b.n	8000ac4 <mode1+0x208>
		break;
 8000aba:	bf00      	nop
 8000abc:	e002      	b.n	8000ac4 <mode1+0x208>
		break;
 8000abe:	bf00      	nop
 8000ac0:	e000      	b.n	8000ac4 <mode1+0x208>
		break;
 8000ac2:	bf00      	nop
	}
	//LED_TRAFFIC_2
	switch( led_status_2 ) {
 8000ac4:	4b24      	ldr	r3, [pc, #144]	; (8000b58 <mode1+0x29c>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	2b03      	cmp	r3, #3
 8000aca:	f200 8108 	bhi.w	8000cde <mode1+0x422>
 8000ace:	a201      	add	r2, pc, #4	; (adr r2, 8000ad4 <mode1+0x218>)
 8000ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ad4:	08000ae5 	.word	0x08000ae5
 8000ad8:	08000b5d 	.word	0x08000b5d
 8000adc:	08000bdf 	.word	0x08000bdf
 8000ae0:	08000c5f 	.word	0x08000c5f
	case 0:
		led_status_2 = 2;
 8000ae4:	4b1c      	ldr	r3, [pc, #112]	; (8000b58 <mode1+0x29c>)
 8000ae6:	2202      	movs	r2, #2
 8000ae8:	601a      	str	r2, [r3, #0]
		led7buffer[2] = green_timer/10;
 8000aea:	4b19      	ldr	r3, [pc, #100]	; (8000b50 <mode1+0x294>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4a14      	ldr	r2, [pc, #80]	; (8000b40 <mode1+0x284>)
 8000af0:	fb82 1203 	smull	r1, r2, r2, r3
 8000af4:	1092      	asrs	r2, r2, #2
 8000af6:	17db      	asrs	r3, r3, #31
 8000af8:	1ad3      	subs	r3, r2, r3
 8000afa:	4a12      	ldr	r2, [pc, #72]	; (8000b44 <mode1+0x288>)
 8000afc:	6093      	str	r3, [r2, #8]
		led7buffer[3] = green_timer%10;
 8000afe:	4b14      	ldr	r3, [pc, #80]	; (8000b50 <mode1+0x294>)
 8000b00:	6819      	ldr	r1, [r3, #0]
 8000b02:	4b0f      	ldr	r3, [pc, #60]	; (8000b40 <mode1+0x284>)
 8000b04:	fb83 2301 	smull	r2, r3, r3, r1
 8000b08:	109a      	asrs	r2, r3, #2
 8000b0a:	17cb      	asrs	r3, r1, #31
 8000b0c:	1ad2      	subs	r2, r2, r3
 8000b0e:	4613      	mov	r3, r2
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	4413      	add	r3, r2
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	1aca      	subs	r2, r1, r3
 8000b18:	4b0a      	ldr	r3, [pc, #40]	; (8000b44 <mode1+0x288>)
 8000b1a:	60da      	str	r2, [r3, #12]
		setTimer3(green_timer*1000);
 8000b1c:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <mode1+0x294>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b24:	fb02 f303 	mul.w	r3, r2, r3
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f000 fcbd 	bl	80014a8 <setTimer3>
		setTime_counter_7seg(1000);
 8000b2e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b32:	f000 fcd3 	bl	80014dc <setTime_counter_7seg>
		break;
 8000b36:	e0d9      	b.n	8000cec <mode1+0x430>
 8000b38:	20000094 	.word	0x20000094
 8000b3c:	20000044 	.word	0x20000044
 8000b40:	66666667 	.word	0x66666667
 8000b44:	200000a0 	.word	0x200000a0
 8000b48:	40010800 	.word	0x40010800
 8000b4c:	20000104 	.word	0x20000104
 8000b50:	2000004c 	.word	0x2000004c
 8000b54:	20000048 	.word	0x20000048
 8000b58:	20000098 	.word	0x20000098
	case 1:
		HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, RESET);
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b62:	487f      	ldr	r0, [pc, #508]	; (8000d60 <mode1+0x4a4>)
 8000b64:	f001 f913 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 8000b68:	2201      	movs	r2, #1
 8000b6a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b6e:	487c      	ldr	r0, [pc, #496]	; (8000d60 <mode1+0x4a4>)
 8000b70:	f001 f90d 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, SET);
 8000b74:	2201      	movs	r2, #1
 8000b76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b7a:	4879      	ldr	r0, [pc, #484]	; (8000d60 <mode1+0x4a4>)
 8000b7c:	f001 f907 	bl	8001d8e <HAL_GPIO_WritePin>

		if( flag3 == 1 ) {
 8000b80:	4b78      	ldr	r3, [pc, #480]	; (8000d64 <mode1+0x4a8>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	f040 80ac 	bne.w	8000ce2 <mode1+0x426>
			led_status_2 = 2;
 8000b8a:	4b77      	ldr	r3, [pc, #476]	; (8000d68 <mode1+0x4ac>)
 8000b8c:	2202      	movs	r2, #2
 8000b8e:	601a      	str	r2, [r3, #0]
			led7buffer[2] = green_timer/10;
 8000b90:	4b76      	ldr	r3, [pc, #472]	; (8000d6c <mode1+0x4b0>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a76      	ldr	r2, [pc, #472]	; (8000d70 <mode1+0x4b4>)
 8000b96:	fb82 1203 	smull	r1, r2, r2, r3
 8000b9a:	1092      	asrs	r2, r2, #2
 8000b9c:	17db      	asrs	r3, r3, #31
 8000b9e:	1ad3      	subs	r3, r2, r3
 8000ba0:	4a74      	ldr	r2, [pc, #464]	; (8000d74 <mode1+0x4b8>)
 8000ba2:	6093      	str	r3, [r2, #8]
			led7buffer[3] = green_timer%10;
 8000ba4:	4b71      	ldr	r3, [pc, #452]	; (8000d6c <mode1+0x4b0>)
 8000ba6:	6819      	ldr	r1, [r3, #0]
 8000ba8:	4b71      	ldr	r3, [pc, #452]	; (8000d70 <mode1+0x4b4>)
 8000baa:	fb83 2301 	smull	r2, r3, r3, r1
 8000bae:	109a      	asrs	r2, r3, #2
 8000bb0:	17cb      	asrs	r3, r1, #31
 8000bb2:	1ad2      	subs	r2, r2, r3
 8000bb4:	4613      	mov	r3, r2
 8000bb6:	009b      	lsls	r3, r3, #2
 8000bb8:	4413      	add	r3, r2
 8000bba:	005b      	lsls	r3, r3, #1
 8000bbc:	1aca      	subs	r2, r1, r3
 8000bbe:	4b6d      	ldr	r3, [pc, #436]	; (8000d74 <mode1+0x4b8>)
 8000bc0:	60da      	str	r2, [r3, #12]
			setTimer3(green_timer*1000);
 8000bc2:	4b6a      	ldr	r3, [pc, #424]	; (8000d6c <mode1+0x4b0>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000bca:	fb02 f303 	mul.w	r3, r2, r3
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f000 fc6a 	bl	80014a8 <setTimer3>
			setTime_counter_7seg(1000);
 8000bd4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bd8:	f000 fc80 	bl	80014dc <setTime_counter_7seg>
		}
		break;
 8000bdc:	e081      	b.n	8000ce2 <mode1+0x426>
	case 2:
		HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 8000bde:	2201      	movs	r2, #1
 8000be0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000be4:	485e      	ldr	r0, [pc, #376]	; (8000d60 <mode1+0x4a4>)
 8000be6:	f001 f8d2 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, RESET);
 8000bea:	2200      	movs	r2, #0
 8000bec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bf0:	485b      	ldr	r0, [pc, #364]	; (8000d60 <mode1+0x4a4>)
 8000bf2:	f001 f8cc 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, SET);
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bfc:	4858      	ldr	r0, [pc, #352]	; (8000d60 <mode1+0x4a4>)
 8000bfe:	f001 f8c6 	bl	8001d8e <HAL_GPIO_WritePin>

		if( flag3 == 1 ) {
 8000c02:	4b58      	ldr	r3, [pc, #352]	; (8000d64 <mode1+0x4a8>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d16d      	bne.n	8000ce6 <mode1+0x42a>
			led_status_2 = 3;
 8000c0a:	4b57      	ldr	r3, [pc, #348]	; (8000d68 <mode1+0x4ac>)
 8000c0c:	2203      	movs	r2, #3
 8000c0e:	601a      	str	r2, [r3, #0]
			led7buffer[2] = yellow_timer/10;
 8000c10:	4b59      	ldr	r3, [pc, #356]	; (8000d78 <mode1+0x4bc>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a56      	ldr	r2, [pc, #344]	; (8000d70 <mode1+0x4b4>)
 8000c16:	fb82 1203 	smull	r1, r2, r2, r3
 8000c1a:	1092      	asrs	r2, r2, #2
 8000c1c:	17db      	asrs	r3, r3, #31
 8000c1e:	1ad3      	subs	r3, r2, r3
 8000c20:	4a54      	ldr	r2, [pc, #336]	; (8000d74 <mode1+0x4b8>)
 8000c22:	6093      	str	r3, [r2, #8]
			led7buffer[3] = yellow_timer%10;
 8000c24:	4b54      	ldr	r3, [pc, #336]	; (8000d78 <mode1+0x4bc>)
 8000c26:	6819      	ldr	r1, [r3, #0]
 8000c28:	4b51      	ldr	r3, [pc, #324]	; (8000d70 <mode1+0x4b4>)
 8000c2a:	fb83 2301 	smull	r2, r3, r3, r1
 8000c2e:	109a      	asrs	r2, r3, #2
 8000c30:	17cb      	asrs	r3, r1, #31
 8000c32:	1ad2      	subs	r2, r2, r3
 8000c34:	4613      	mov	r3, r2
 8000c36:	009b      	lsls	r3, r3, #2
 8000c38:	4413      	add	r3, r2
 8000c3a:	005b      	lsls	r3, r3, #1
 8000c3c:	1aca      	subs	r2, r1, r3
 8000c3e:	4b4d      	ldr	r3, [pc, #308]	; (8000d74 <mode1+0x4b8>)
 8000c40:	60da      	str	r2, [r3, #12]
			setTimer3(yellow_timer*1000);
 8000c42:	4b4d      	ldr	r3, [pc, #308]	; (8000d78 <mode1+0x4bc>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c4a:	fb02 f303 	mul.w	r3, r2, r3
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f000 fc2a 	bl	80014a8 <setTimer3>
			setTime_counter_7seg(1000);
 8000c54:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c58:	f000 fc40 	bl	80014dc <setTime_counter_7seg>
		}
		break;
 8000c5c:	e043      	b.n	8000ce6 <mode1+0x42a>
	case 3:
		HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 8000c5e:	2201      	movs	r2, #1
 8000c60:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c64:	483e      	ldr	r0, [pc, #248]	; (8000d60 <mode1+0x4a4>)
 8000c66:	f001 f892 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c70:	483b      	ldr	r0, [pc, #236]	; (8000d60 <mode1+0x4a4>)
 8000c72:	f001 f88c 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, RESET);
 8000c76:	2200      	movs	r2, #0
 8000c78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c7c:	4838      	ldr	r0, [pc, #224]	; (8000d60 <mode1+0x4a4>)
 8000c7e:	f001 f886 	bl	8001d8e <HAL_GPIO_WritePin>

		if( flag3 == 1 ) {
 8000c82:	4b38      	ldr	r3, [pc, #224]	; (8000d64 <mode1+0x4a8>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	2b01      	cmp	r3, #1
 8000c88:	d12f      	bne.n	8000cea <mode1+0x42e>
			led_status_2 = 1;
 8000c8a:	4b37      	ldr	r3, [pc, #220]	; (8000d68 <mode1+0x4ac>)
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	601a      	str	r2, [r3, #0]
			led7buffer[2] = red_timer/10;
 8000c90:	4b3a      	ldr	r3, [pc, #232]	; (8000d7c <mode1+0x4c0>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a36      	ldr	r2, [pc, #216]	; (8000d70 <mode1+0x4b4>)
 8000c96:	fb82 1203 	smull	r1, r2, r2, r3
 8000c9a:	1092      	asrs	r2, r2, #2
 8000c9c:	17db      	asrs	r3, r3, #31
 8000c9e:	1ad3      	subs	r3, r2, r3
 8000ca0:	4a34      	ldr	r2, [pc, #208]	; (8000d74 <mode1+0x4b8>)
 8000ca2:	6093      	str	r3, [r2, #8]
			led7buffer[3] = red_timer%10;
 8000ca4:	4b35      	ldr	r3, [pc, #212]	; (8000d7c <mode1+0x4c0>)
 8000ca6:	6819      	ldr	r1, [r3, #0]
 8000ca8:	4b31      	ldr	r3, [pc, #196]	; (8000d70 <mode1+0x4b4>)
 8000caa:	fb83 2301 	smull	r2, r3, r3, r1
 8000cae:	109a      	asrs	r2, r3, #2
 8000cb0:	17cb      	asrs	r3, r1, #31
 8000cb2:	1ad2      	subs	r2, r2, r3
 8000cb4:	4613      	mov	r3, r2
 8000cb6:	009b      	lsls	r3, r3, #2
 8000cb8:	4413      	add	r3, r2
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	1aca      	subs	r2, r1, r3
 8000cbe:	4b2d      	ldr	r3, [pc, #180]	; (8000d74 <mode1+0x4b8>)
 8000cc0:	60da      	str	r2, [r3, #12]
			setTimer3(red_timer*1000);
 8000cc2:	4b2e      	ldr	r3, [pc, #184]	; (8000d7c <mode1+0x4c0>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000cca:	fb02 f303 	mul.w	r3, r2, r3
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f000 fbea 	bl	80014a8 <setTimer3>
			setTime_counter_7seg(1000);
 8000cd4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cd8:	f000 fc00 	bl	80014dc <setTime_counter_7seg>
		}
		break;
 8000cdc:	e005      	b.n	8000cea <mode1+0x42e>
	default:
		break;
 8000cde:	bf00      	nop
 8000ce0:	e004      	b.n	8000cec <mode1+0x430>
		break;
 8000ce2:	bf00      	nop
 8000ce4:	e002      	b.n	8000cec <mode1+0x430>
		break;
 8000ce6:	bf00      	nop
 8000ce8:	e000      	b.n	8000cec <mode1+0x430>
		break;
 8000cea:	bf00      	nop
	}
	if( flag_7seg == 1) {
 8000cec:	4b24      	ldr	r3, [pc, #144]	; (8000d80 <mode1+0x4c4>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d133      	bne.n	8000d5c <mode1+0x4a0>
		led7buffer[1]--;
 8000cf4:	4b1f      	ldr	r3, [pc, #124]	; (8000d74 <mode1+0x4b8>)
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	3b01      	subs	r3, #1
 8000cfa:	4a1e      	ldr	r2, [pc, #120]	; (8000d74 <mode1+0x4b8>)
 8000cfc:	6053      	str	r3, [r2, #4]
		led7buffer[3]--;
 8000cfe:	4b1d      	ldr	r3, [pc, #116]	; (8000d74 <mode1+0x4b8>)
 8000d00:	68db      	ldr	r3, [r3, #12]
 8000d02:	3b01      	subs	r3, #1
 8000d04:	4a1b      	ldr	r2, [pc, #108]	; (8000d74 <mode1+0x4b8>)
 8000d06:	60d3      	str	r3, [r2, #12]
		if( led7buffer[1] < 0 ) {
 8000d08:	4b1a      	ldr	r3, [pc, #104]	; (8000d74 <mode1+0x4b8>)
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	da0e      	bge.n	8000d2e <mode1+0x472>
			led7buffer[0]--;
 8000d10:	4b18      	ldr	r3, [pc, #96]	; (8000d74 <mode1+0x4b8>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	3b01      	subs	r3, #1
 8000d16:	4a17      	ldr	r2, [pc, #92]	; (8000d74 <mode1+0x4b8>)
 8000d18:	6013      	str	r3, [r2, #0]
			led7buffer[1] = 9;
 8000d1a:	4b16      	ldr	r3, [pc, #88]	; (8000d74 <mode1+0x4b8>)
 8000d1c:	2209      	movs	r2, #9
 8000d1e:	605a      	str	r2, [r3, #4]
			if( led7buffer[0] < 0 ) {
 8000d20:	4b14      	ldr	r3, [pc, #80]	; (8000d74 <mode1+0x4b8>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	da02      	bge.n	8000d2e <mode1+0x472>
				led7buffer[0] = 0;
 8000d28:	4b12      	ldr	r3, [pc, #72]	; (8000d74 <mode1+0x4b8>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	601a      	str	r2, [r3, #0]
			}
		}
		if( led7buffer[3] < 0 ) {
 8000d2e:	4b11      	ldr	r3, [pc, #68]	; (8000d74 <mode1+0x4b8>)
 8000d30:	68db      	ldr	r3, [r3, #12]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	da0e      	bge.n	8000d54 <mode1+0x498>
			led7buffer[2]--;
 8000d36:	4b0f      	ldr	r3, [pc, #60]	; (8000d74 <mode1+0x4b8>)
 8000d38:	689b      	ldr	r3, [r3, #8]
 8000d3a:	3b01      	subs	r3, #1
 8000d3c:	4a0d      	ldr	r2, [pc, #52]	; (8000d74 <mode1+0x4b8>)
 8000d3e:	6093      	str	r3, [r2, #8]
			led7buffer[3] = 9;
 8000d40:	4b0c      	ldr	r3, [pc, #48]	; (8000d74 <mode1+0x4b8>)
 8000d42:	2209      	movs	r2, #9
 8000d44:	60da      	str	r2, [r3, #12]
			if( led7buffer[2] < 0 ) {
 8000d46:	4b0b      	ldr	r3, [pc, #44]	; (8000d74 <mode1+0x4b8>)
 8000d48:	689b      	ldr	r3, [r3, #8]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	da02      	bge.n	8000d54 <mode1+0x498>
				led7buffer[2] = 0;
 8000d4e:	4b09      	ldr	r3, [pc, #36]	; (8000d74 <mode1+0x4b8>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	609a      	str	r2, [r3, #8]
			}
		}
		setTime_counter_7seg(1000);
 8000d54:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d58:	f000 fbc0 	bl	80014dc <setTime_counter_7seg>
	}

}
 8000d5c:	bf00      	nop
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	40010800 	.word	0x40010800
 8000d64:	20000114 	.word	0x20000114
 8000d68:	20000098 	.word	0x20000098
 8000d6c:	2000004c 	.word	0x2000004c
 8000d70:	66666667 	.word	0x66666667
 8000d74:	200000a0 	.word	0x200000a0
 8000d78:	20000048 	.word	0x20000048
 8000d7c:	20000044 	.word	0x20000044
 8000d80:	2000011c 	.word	0x2000011c

08000d84 <mode2>:

void mode2() {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
	if( flagBlinkMode == 1 ) {
 8000d88:	4b29      	ldr	r3, [pc, #164]	; (8000e30 <mode2+0xac>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d132      	bne.n	8000df6 <mode2+0x72>
		HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, blink_state);
 8000d90:	4b28      	ldr	r3, [pc, #160]	; (8000e34 <mode2+0xb0>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	461a      	mov	r2, r3
 8000d98:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d9c:	4826      	ldr	r0, [pc, #152]	; (8000e38 <mode2+0xb4>)
 8000d9e:	f000 fff6 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, blink_state);
 8000da2:	4b24      	ldr	r3, [pc, #144]	; (8000e34 <mode2+0xb0>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	b2db      	uxtb	r3, r3
 8000da8:	461a      	mov	r2, r3
 8000daa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dae:	4822      	ldr	r0, [pc, #136]	; (8000e38 <mode2+0xb4>)
 8000db0:	f000 ffed 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000db4:	2201      	movs	r2, #1
 8000db6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dba:	481f      	ldr	r0, [pc, #124]	; (8000e38 <mode2+0xb4>)
 8000dbc:	f000 ffe7 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dc6:	481c      	ldr	r0, [pc, #112]	; (8000e38 <mode2+0xb4>)
 8000dc8:	f000 ffe1 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 8000dcc:	2201      	movs	r2, #1
 8000dce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dd2:	4819      	ldr	r0, [pc, #100]	; (8000e38 <mode2+0xb4>)
 8000dd4:	f000 ffdb 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, SET);
 8000dd8:	2201      	movs	r2, #1
 8000dda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000dde:	4816      	ldr	r0, [pc, #88]	; (8000e38 <mode2+0xb4>)
 8000de0:	f000 ffd5 	bl	8001d8e <HAL_GPIO_WritePin>
		blink_state = 1 - blink_state;
 8000de4:	4b13      	ldr	r3, [pc, #76]	; (8000e34 <mode2+0xb0>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f1c3 0301 	rsb	r3, r3, #1
 8000dec:	4a11      	ldr	r2, [pc, #68]	; (8000e34 <mode2+0xb0>)
 8000dee:	6013      	str	r3, [r2, #0]
		setTimerBlinkMode(250);
 8000df0:	20fa      	movs	r0, #250	; 0xfa
 8000df2:	f000 fb8d 	bl	8001510 <setTimerBlinkMode>
	}
	if( isButton2Pressed() == 1) {
 8000df6:	f7ff f9bb 	bl	8000170 <isButton2Pressed>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d10b      	bne.n	8000e18 <mode2+0x94>
		red_timer_mode++;
 8000e00:	4b0e      	ldr	r3, [pc, #56]	; (8000e3c <mode2+0xb8>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	3301      	adds	r3, #1
 8000e06:	4a0d      	ldr	r2, [pc, #52]	; (8000e3c <mode2+0xb8>)
 8000e08:	6013      	str	r3, [r2, #0]
		if( red_timer_mode > 99 ) {
 8000e0a:	4b0c      	ldr	r3, [pc, #48]	; (8000e3c <mode2+0xb8>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	2b63      	cmp	r3, #99	; 0x63
 8000e10:	dd02      	ble.n	8000e18 <mode2+0x94>
			red_timer_mode = 0;
 8000e12:	4b0a      	ldr	r3, [pc, #40]	; (8000e3c <mode2+0xb8>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	601a      	str	r2, [r3, #0]
		}
	}
	if( isButton3Pressed() == 1 ) {
 8000e18:	f7ff f9bc 	bl	8000194 <isButton3Pressed>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b01      	cmp	r3, #1
 8000e20:	d103      	bne.n	8000e2a <mode2+0xa6>
		red_timer = red_timer_mode;
 8000e22:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <mode2+0xb8>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a06      	ldr	r2, [pc, #24]	; (8000e40 <mode2+0xbc>)
 8000e28:	6013      	str	r3, [r2, #0]
	}
}
 8000e2a:	bf00      	nop
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	20000124 	.word	0x20000124
 8000e34:	20000040 	.word	0x20000040
 8000e38:	40010800 	.word	0x40010800
 8000e3c:	20000050 	.word	0x20000050
 8000e40:	20000044 	.word	0x20000044

08000e44 <mode3>:

void mode3() {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	if( flagBlinkMode == 1 ) {
 8000e48:	4b29      	ldr	r3, [pc, #164]	; (8000ef0 <mode3+0xac>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	d132      	bne.n	8000eb6 <mode3+0x72>
		HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, blink_state);
 8000e50:	4b28      	ldr	r3, [pc, #160]	; (8000ef4 <mode3+0xb0>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	461a      	mov	r2, r3
 8000e58:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e5c:	4826      	ldr	r0, [pc, #152]	; (8000ef8 <mode3+0xb4>)
 8000e5e:	f000 ff96 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, blink_state);
 8000e62:	4b24      	ldr	r3, [pc, #144]	; (8000ef4 <mode3+0xb0>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	461a      	mov	r2, r3
 8000e6a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e6e:	4822      	ldr	r0, [pc, #136]	; (8000ef8 <mode3+0xb4>)
 8000e70:	f000 ff8d 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 8000e74:	2201      	movs	r2, #1
 8000e76:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e7a:	481f      	ldr	r0, [pc, #124]	; (8000ef8 <mode3+0xb4>)
 8000e7c:	f000 ff87 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 8000e80:	2201      	movs	r2, #1
 8000e82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e86:	481c      	ldr	r0, [pc, #112]	; (8000ef8 <mode3+0xb4>)
 8000e88:	f000 ff81 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e92:	4819      	ldr	r0, [pc, #100]	; (8000ef8 <mode3+0xb4>)
 8000e94:	f000 ff7b 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, SET);
 8000e98:	2201      	movs	r2, #1
 8000e9a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e9e:	4816      	ldr	r0, [pc, #88]	; (8000ef8 <mode3+0xb4>)
 8000ea0:	f000 ff75 	bl	8001d8e <HAL_GPIO_WritePin>
		blink_state = 1 - blink_state;
 8000ea4:	4b13      	ldr	r3, [pc, #76]	; (8000ef4 <mode3+0xb0>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f1c3 0301 	rsb	r3, r3, #1
 8000eac:	4a11      	ldr	r2, [pc, #68]	; (8000ef4 <mode3+0xb0>)
 8000eae:	6013      	str	r3, [r2, #0]
		setTimerBlinkMode(250);
 8000eb0:	20fa      	movs	r0, #250	; 0xfa
 8000eb2:	f000 fb2d 	bl	8001510 <setTimerBlinkMode>
	}
	if( isButton2Pressed() == 1) {
 8000eb6:	f7ff f95b 	bl	8000170 <isButton2Pressed>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d10b      	bne.n	8000ed8 <mode3+0x94>
		green_timer_mode++;
 8000ec0:	4b0e      	ldr	r3, [pc, #56]	; (8000efc <mode3+0xb8>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	4a0d      	ldr	r2, [pc, #52]	; (8000efc <mode3+0xb8>)
 8000ec8:	6013      	str	r3, [r2, #0]
		if( green_timer_mode > 99 ) {
 8000eca:	4b0c      	ldr	r3, [pc, #48]	; (8000efc <mode3+0xb8>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	2b63      	cmp	r3, #99	; 0x63
 8000ed0:	dd02      	ble.n	8000ed8 <mode3+0x94>
			green_timer_mode = 0;
 8000ed2:	4b0a      	ldr	r3, [pc, #40]	; (8000efc <mode3+0xb8>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
		}
	}
	if( isButton3Pressed() == 1 ) {
 8000ed8:	f7ff f95c 	bl	8000194 <isButton3Pressed>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b01      	cmp	r3, #1
 8000ee0:	d103      	bne.n	8000eea <mode3+0xa6>
		green_timer = green_timer_mode;
 8000ee2:	4b06      	ldr	r3, [pc, #24]	; (8000efc <mode3+0xb8>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4a06      	ldr	r2, [pc, #24]	; (8000f00 <mode3+0xbc>)
 8000ee8:	6013      	str	r3, [r2, #0]
	}
}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	20000124 	.word	0x20000124
 8000ef4:	20000040 	.word	0x20000040
 8000ef8:	40010800 	.word	0x40010800
 8000efc:	20000058 	.word	0x20000058
 8000f00:	2000004c 	.word	0x2000004c

08000f04 <mode4>:

void mode4() {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
	if( flagBlinkMode == 1 ) {
 8000f08:	4b29      	ldr	r3, [pc, #164]	; (8000fb0 <mode4+0xac>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d132      	bne.n	8000f76 <mode4+0x72>
		HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, blink_state);
 8000f10:	4b28      	ldr	r3, [pc, #160]	; (8000fb4 <mode4+0xb0>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	461a      	mov	r2, r3
 8000f18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f1c:	4826      	ldr	r0, [pc, #152]	; (8000fb8 <mode4+0xb4>)
 8000f1e:	f000 ff36 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, blink_state);
 8000f22:	4b24      	ldr	r3, [pc, #144]	; (8000fb4 <mode4+0xb0>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	461a      	mov	r2, r3
 8000f2a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f2e:	4822      	ldr	r0, [pc, #136]	; (8000fb8 <mode4+0xb4>)
 8000f30:	f000 ff2d 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 8000f34:	2201      	movs	r2, #1
 8000f36:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f3a:	481f      	ldr	r0, [pc, #124]	; (8000fb8 <mode4+0xb4>)
 8000f3c:	f000 ff27 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 8000f40:	2201      	movs	r2, #1
 8000f42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f46:	481c      	ldr	r0, [pc, #112]	; (8000fb8 <mode4+0xb4>)
 8000f48:	f000 ff21 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f52:	4819      	ldr	r0, [pc, #100]	; (8000fb8 <mode4+0xb4>)
 8000f54:	f000 ff1b 	bl	8001d8e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 8000f58:	2201      	movs	r2, #1
 8000f5a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f5e:	4816      	ldr	r0, [pc, #88]	; (8000fb8 <mode4+0xb4>)
 8000f60:	f000 ff15 	bl	8001d8e <HAL_GPIO_WritePin>
		blink_state = 1 - blink_state;
 8000f64:	4b13      	ldr	r3, [pc, #76]	; (8000fb4 <mode4+0xb0>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f1c3 0301 	rsb	r3, r3, #1
 8000f6c:	4a11      	ldr	r2, [pc, #68]	; (8000fb4 <mode4+0xb0>)
 8000f6e:	6013      	str	r3, [r2, #0]
		setTimerBlinkMode(250);
 8000f70:	20fa      	movs	r0, #250	; 0xfa
 8000f72:	f000 facd 	bl	8001510 <setTimerBlinkMode>
	}
	if( isButton2Pressed() == 1) {
 8000f76:	f7ff f8fb 	bl	8000170 <isButton2Pressed>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	d10b      	bne.n	8000f98 <mode4+0x94>
		yellow_timer_mode++;
 8000f80:	4b0e      	ldr	r3, [pc, #56]	; (8000fbc <mode4+0xb8>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	3301      	adds	r3, #1
 8000f86:	4a0d      	ldr	r2, [pc, #52]	; (8000fbc <mode4+0xb8>)
 8000f88:	6013      	str	r3, [r2, #0]
		if( yellow_timer_mode > 99 ) {
 8000f8a:	4b0c      	ldr	r3, [pc, #48]	; (8000fbc <mode4+0xb8>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2b63      	cmp	r3, #99	; 0x63
 8000f90:	dd02      	ble.n	8000f98 <mode4+0x94>
			yellow_timer_mode = 0;
 8000f92:	4b0a      	ldr	r3, [pc, #40]	; (8000fbc <mode4+0xb8>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
		}
	}
	if( isButton3Pressed() == 1 ) {
 8000f98:	f7ff f8fc 	bl	8000194 <isButton3Pressed>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d103      	bne.n	8000faa <mode4+0xa6>
		yellow_timer = yellow_timer_mode;
 8000fa2:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <mode4+0xb8>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a06      	ldr	r2, [pc, #24]	; (8000fc0 <mode4+0xbc>)
 8000fa8:	6013      	str	r3, [r2, #0]
	}
}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	20000124 	.word	0x20000124
 8000fb4:	20000040 	.word	0x20000040
 8000fb8:	40010800 	.word	0x40010800
 8000fbc:	20000054 	.word	0x20000054
 8000fc0:	20000048 	.word	0x20000048

08000fc4 <fsmButton>:

void fsmButton() {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
	switch( traffic_status ) {
 8000fc8:	4b5f      	ldr	r3, [pc, #380]	; (8001148 <fsmButton+0x184>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2b04      	cmp	r3, #4
 8000fce:	f200 80b0 	bhi.w	8001132 <fsmButton+0x16e>
 8000fd2:	a201      	add	r2, pc, #4	; (adr r2, 8000fd8 <fsmButton+0x14>)
 8000fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fd8:	08000fed 	.word	0x08000fed
 8000fdc:	08000ffb 	.word	0x08000ffb
 8000fe0:	08001013 	.word	0x08001013
 8000fe4:	0800106f 	.word	0x0800106f
 8000fe8:	080010cb 	.word	0x080010cb
	case 0:
		traffic_status = 1;
 8000fec:	4b56      	ldr	r3, [pc, #344]	; (8001148 <fsmButton+0x184>)
 8000fee:	2201      	movs	r2, #1
 8000ff0:	601a      	str	r2, [r3, #0]
		led_status_1 = 0;
 8000ff2:	4b56      	ldr	r3, [pc, #344]	; (800114c <fsmButton+0x188>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
		break;
 8000ff8:	e0a4      	b.n	8001144 <fsmButton+0x180>
	case 1:
		mode1();
 8000ffa:	f7ff fc5f 	bl	80008bc <mode1>
//		led7buffer[2] = 0;
//		led7buffer[3] = 1;
		if( isButton1Pressed() == 1 ) {
 8000ffe:	f7ff f8a5 	bl	800014c <isButton1Pressed>
 8001002:	4603      	mov	r3, r0
 8001004:	2b01      	cmp	r3, #1
 8001006:	f040 8096 	bne.w	8001136 <fsmButton+0x172>
			traffic_status = 2;
 800100a:	4b4f      	ldr	r3, [pc, #316]	; (8001148 <fsmButton+0x184>)
 800100c:	2202      	movs	r2, #2
 800100e:	601a      	str	r2, [r3, #0]
//			led_status_1 = OUT;
//			led_status_2 = OUT;
		}
		break;
 8001010:	e091      	b.n	8001136 <fsmButton+0x172>
	case 2:
		mode2();
 8001012:	f7ff feb7 	bl	8000d84 <mode2>
		led7buffer[0] = red_timer_mode/10;
 8001016:	4b4e      	ldr	r3, [pc, #312]	; (8001150 <fsmButton+0x18c>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4a4e      	ldr	r2, [pc, #312]	; (8001154 <fsmButton+0x190>)
 800101c:	fb82 1203 	smull	r1, r2, r2, r3
 8001020:	1092      	asrs	r2, r2, #2
 8001022:	17db      	asrs	r3, r3, #31
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	4a4c      	ldr	r2, [pc, #304]	; (8001158 <fsmButton+0x194>)
 8001028:	6013      	str	r3, [r2, #0]
		led7buffer[1] = red_timer_mode%10;
 800102a:	4b49      	ldr	r3, [pc, #292]	; (8001150 <fsmButton+0x18c>)
 800102c:	6819      	ldr	r1, [r3, #0]
 800102e:	4b49      	ldr	r3, [pc, #292]	; (8001154 <fsmButton+0x190>)
 8001030:	fb83 2301 	smull	r2, r3, r3, r1
 8001034:	109a      	asrs	r2, r3, #2
 8001036:	17cb      	asrs	r3, r1, #31
 8001038:	1ad2      	subs	r2, r2, r3
 800103a:	4613      	mov	r3, r2
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	4413      	add	r3, r2
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	1aca      	subs	r2, r1, r3
 8001044:	4b44      	ldr	r3, [pc, #272]	; (8001158 <fsmButton+0x194>)
 8001046:	605a      	str	r2, [r3, #4]
		led7buffer[2] = 0;
 8001048:	4b43      	ldr	r3, [pc, #268]	; (8001158 <fsmButton+0x194>)
 800104a:	2200      	movs	r2, #0
 800104c:	609a      	str	r2, [r3, #8]
		led7buffer[3] = 2;
 800104e:	4b42      	ldr	r3, [pc, #264]	; (8001158 <fsmButton+0x194>)
 8001050:	2202      	movs	r2, #2
 8001052:	60da      	str	r2, [r3, #12]
		if( isButton1Pressed() == 1 ) {
 8001054:	f7ff f87a 	bl	800014c <isButton1Pressed>
 8001058:	4603      	mov	r3, r0
 800105a:	2b01      	cmp	r3, #1
 800105c:	d16d      	bne.n	800113a <fsmButton+0x176>
			red_timer_mode = red_timer;
 800105e:	4b3f      	ldr	r3, [pc, #252]	; (800115c <fsmButton+0x198>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4a3b      	ldr	r2, [pc, #236]	; (8001150 <fsmButton+0x18c>)
 8001064:	6013      	str	r3, [r2, #0]
			traffic_status = 3;
 8001066:	4b38      	ldr	r3, [pc, #224]	; (8001148 <fsmButton+0x184>)
 8001068:	2203      	movs	r2, #3
 800106a:	601a      	str	r2, [r3, #0]
//			led_status_1 = OUT;
//			led_status_2 = OUT;
		}
		break;
 800106c:	e065      	b.n	800113a <fsmButton+0x176>
	case 3:
		mode3();
 800106e:	f7ff fee9 	bl	8000e44 <mode3>
		led7buffer[0] = green_timer_mode/10;
 8001072:	4b3b      	ldr	r3, [pc, #236]	; (8001160 <fsmButton+0x19c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a37      	ldr	r2, [pc, #220]	; (8001154 <fsmButton+0x190>)
 8001078:	fb82 1203 	smull	r1, r2, r2, r3
 800107c:	1092      	asrs	r2, r2, #2
 800107e:	17db      	asrs	r3, r3, #31
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	4a35      	ldr	r2, [pc, #212]	; (8001158 <fsmButton+0x194>)
 8001084:	6013      	str	r3, [r2, #0]
		led7buffer[1] = green_timer_mode%10;
 8001086:	4b36      	ldr	r3, [pc, #216]	; (8001160 <fsmButton+0x19c>)
 8001088:	6819      	ldr	r1, [r3, #0]
 800108a:	4b32      	ldr	r3, [pc, #200]	; (8001154 <fsmButton+0x190>)
 800108c:	fb83 2301 	smull	r2, r3, r3, r1
 8001090:	109a      	asrs	r2, r3, #2
 8001092:	17cb      	asrs	r3, r1, #31
 8001094:	1ad2      	subs	r2, r2, r3
 8001096:	4613      	mov	r3, r2
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	4413      	add	r3, r2
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	1aca      	subs	r2, r1, r3
 80010a0:	4b2d      	ldr	r3, [pc, #180]	; (8001158 <fsmButton+0x194>)
 80010a2:	605a      	str	r2, [r3, #4]
		led7buffer[2] = 0;
 80010a4:	4b2c      	ldr	r3, [pc, #176]	; (8001158 <fsmButton+0x194>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	609a      	str	r2, [r3, #8]
		led7buffer[3] = 3;
 80010aa:	4b2b      	ldr	r3, [pc, #172]	; (8001158 <fsmButton+0x194>)
 80010ac:	2203      	movs	r2, #3
 80010ae:	60da      	str	r2, [r3, #12]
		if( isButton1Pressed() == 1 ) {
 80010b0:	f7ff f84c 	bl	800014c <isButton1Pressed>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d141      	bne.n	800113e <fsmButton+0x17a>
			green_timer_mode = green_timer;
 80010ba:	4b2a      	ldr	r3, [pc, #168]	; (8001164 <fsmButton+0x1a0>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4a28      	ldr	r2, [pc, #160]	; (8001160 <fsmButton+0x19c>)
 80010c0:	6013      	str	r3, [r2, #0]
			traffic_status = 4;
 80010c2:	4b21      	ldr	r3, [pc, #132]	; (8001148 <fsmButton+0x184>)
 80010c4:	2204      	movs	r2, #4
 80010c6:	601a      	str	r2, [r3, #0]
//			led_status_1 = OUT;
//			led_status_2 = OUT;
		}
		break;
 80010c8:	e039      	b.n	800113e <fsmButton+0x17a>
	case 4:
		mode4();
 80010ca:	f7ff ff1b 	bl	8000f04 <mode4>
		led7buffer[0] = yellow_timer_mode/10;
 80010ce:	4b26      	ldr	r3, [pc, #152]	; (8001168 <fsmButton+0x1a4>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a20      	ldr	r2, [pc, #128]	; (8001154 <fsmButton+0x190>)
 80010d4:	fb82 1203 	smull	r1, r2, r2, r3
 80010d8:	1092      	asrs	r2, r2, #2
 80010da:	17db      	asrs	r3, r3, #31
 80010dc:	1ad3      	subs	r3, r2, r3
 80010de:	4a1e      	ldr	r2, [pc, #120]	; (8001158 <fsmButton+0x194>)
 80010e0:	6013      	str	r3, [r2, #0]
		led7buffer[1] = yellow_timer_mode%10;
 80010e2:	4b21      	ldr	r3, [pc, #132]	; (8001168 <fsmButton+0x1a4>)
 80010e4:	6819      	ldr	r1, [r3, #0]
 80010e6:	4b1b      	ldr	r3, [pc, #108]	; (8001154 <fsmButton+0x190>)
 80010e8:	fb83 2301 	smull	r2, r3, r3, r1
 80010ec:	109a      	asrs	r2, r3, #2
 80010ee:	17cb      	asrs	r3, r1, #31
 80010f0:	1ad2      	subs	r2, r2, r3
 80010f2:	4613      	mov	r3, r2
 80010f4:	009b      	lsls	r3, r3, #2
 80010f6:	4413      	add	r3, r2
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	1aca      	subs	r2, r1, r3
 80010fc:	4b16      	ldr	r3, [pc, #88]	; (8001158 <fsmButton+0x194>)
 80010fe:	605a      	str	r2, [r3, #4]
		led7buffer[2] = 0;
 8001100:	4b15      	ldr	r3, [pc, #84]	; (8001158 <fsmButton+0x194>)
 8001102:	2200      	movs	r2, #0
 8001104:	609a      	str	r2, [r3, #8]
		led7buffer[3] = 4;
 8001106:	4b14      	ldr	r3, [pc, #80]	; (8001158 <fsmButton+0x194>)
 8001108:	2204      	movs	r2, #4
 800110a:	60da      	str	r2, [r3, #12]
		if( isButton1Pressed() == 1 ) {
 800110c:	f7ff f81e 	bl	800014c <isButton1Pressed>
 8001110:	4603      	mov	r3, r0
 8001112:	2b01      	cmp	r3, #1
 8001114:	d115      	bne.n	8001142 <fsmButton+0x17e>
			yellow_timer_mode = yellow_timer;
 8001116:	4b15      	ldr	r3, [pc, #84]	; (800116c <fsmButton+0x1a8>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4a13      	ldr	r2, [pc, #76]	; (8001168 <fsmButton+0x1a4>)
 800111c:	6013      	str	r3, [r2, #0]
			traffic_status = 1;
 800111e:	4b0a      	ldr	r3, [pc, #40]	; (8001148 <fsmButton+0x184>)
 8001120:	2201      	movs	r2, #1
 8001122:	601a      	str	r2, [r3, #0]
			led_status_1 = 0;
 8001124:	4b09      	ldr	r3, [pc, #36]	; (800114c <fsmButton+0x188>)
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
			led_status_2 = 0;
 800112a:	4b11      	ldr	r3, [pc, #68]	; (8001170 <fsmButton+0x1ac>)
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
		}
		break;
 8001130:	e007      	b.n	8001142 <fsmButton+0x17e>
	default:
		break;
 8001132:	bf00      	nop
 8001134:	e006      	b.n	8001144 <fsmButton+0x180>
		break;
 8001136:	bf00      	nop
 8001138:	e004      	b.n	8001144 <fsmButton+0x180>
		break;
 800113a:	bf00      	nop
 800113c:	e002      	b.n	8001144 <fsmButton+0x180>
		break;
 800113e:	bf00      	nop
 8001140:	e000      	b.n	8001144 <fsmButton+0x180>
		break;
 8001142:	bf00      	nop
	}
}
 8001144:	bf00      	nop
 8001146:	bd80      	pop	{r7, pc}
 8001148:	2000009c 	.word	0x2000009c
 800114c:	20000094 	.word	0x20000094
 8001150:	20000050 	.word	0x20000050
 8001154:	66666667 	.word	0x66666667
 8001158:	200000a0 	.word	0x200000a0
 800115c:	20000044 	.word	0x20000044
 8001160:	20000058 	.word	0x20000058
 8001164:	2000004c 	.word	0x2000004c
 8001168:	20000054 	.word	0x20000054
 800116c:	20000048 	.word	0x20000048
 8001170:	20000098 	.word	0x20000098

08001174 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001178:	f000 fb06 	bl	8001788 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800117c:	f000 f836 	bl	80011ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001180:	f000 f8bc 	bl	80012fc <MX_GPIO_Init>
  MX_TIM2_Init();
 8001184:	f000 f86e 	bl	8001264 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001188:	4815      	ldr	r0, [pc, #84]	; (80011e0 <main+0x6c>)
 800118a:	f001 fa5f 	bl	800264c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setCycle(10);
 800118e:	200a      	movs	r0, #10
 8001190:	f000 f92e 	bl	80013f0 <setCycle>
  setTimer0(1000);
 8001194:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001198:	f000 f938 	bl	800140c <setTimer0>
  setTimer1(1000);
 800119c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011a0:	f000 f94e 	bl	8001440 <setTimer1>
  setTimer2(1000);
 80011a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011a8:	f000 f964 	bl	8001474 <setTimer2>
  setTimerBlinkMode(1000);
 80011ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011b0:	f000 f9ae 	bl	8001510 <setTimerBlinkMode>
  setTime_counter_7seg(1000);
 80011b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011b8:	f000 f990 	bl	80014dc <setTime_counter_7seg>
  while (1)
  {
	  if(flag0 == 1) {
 80011bc:	4b09      	ldr	r3, [pc, #36]	; (80011e4 <main+0x70>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d107      	bne.n	80011d4 <main+0x60>
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80011c4:	2120      	movs	r1, #32
 80011c6:	4808      	ldr	r0, [pc, #32]	; (80011e8 <main+0x74>)
 80011c8:	f000 fdf9 	bl	8001dbe <HAL_GPIO_TogglePin>
		  setTimer0(1000);
 80011cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011d0:	f000 f91c 	bl	800140c <setTimer0>
	  }
	  fsmButton();
 80011d4:	f7ff fef6 	bl	8000fc4 <fsmButton>
	  fsmled7seg();
 80011d8:	f7ff fa9e 	bl	8000718 <fsmled7seg>
	  if(flag0 == 1) {
 80011dc:	e7ee      	b.n	80011bc <main+0x48>
 80011de:	bf00      	nop
 80011e0:	200000b0 	.word	0x200000b0
 80011e4:	200000fc 	.word	0x200000fc
 80011e8:	40010800 	.word	0x40010800

080011ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b090      	sub	sp, #64	; 0x40
 80011f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011f2:	f107 0318 	add.w	r3, r7, #24
 80011f6:	2228      	movs	r2, #40	; 0x28
 80011f8:	2100      	movs	r1, #0
 80011fa:	4618      	mov	r0, r3
 80011fc:	f001 fde2 	bl	8002dc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
 800120a:	60da      	str	r2, [r3, #12]
 800120c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800120e:	2302      	movs	r3, #2
 8001210:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001212:	2301      	movs	r3, #1
 8001214:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001216:	2310      	movs	r3, #16
 8001218:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800121a:	2300      	movs	r3, #0
 800121c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800121e:	f107 0318 	add.w	r3, r7, #24
 8001222:	4618      	mov	r0, r3
 8001224:	f000 fde4 	bl	8001df0 <HAL_RCC_OscConfig>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800122e:	f000 f8d9 	bl	80013e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001232:	230f      	movs	r3, #15
 8001234:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001236:	2300      	movs	r3, #0
 8001238:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800123a:	2300      	movs	r3, #0
 800123c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800123e:	2300      	movs	r3, #0
 8001240:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001242:	2300      	movs	r3, #0
 8001244:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001246:	1d3b      	adds	r3, r7, #4
 8001248:	2100      	movs	r1, #0
 800124a:	4618      	mov	r0, r3
 800124c:	f001 f852 	bl	80022f4 <HAL_RCC_ClockConfig>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001256:	f000 f8c5 	bl	80013e4 <Error_Handler>
  }
}
 800125a:	bf00      	nop
 800125c:	3740      	adds	r7, #64	; 0x40
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
	...

08001264 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800126a:	f107 0308 	add.w	r3, r7, #8
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	605a      	str	r2, [r3, #4]
 8001274:	609a      	str	r2, [r3, #8]
 8001276:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001278:	463b      	mov	r3, r7
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001280:	4b1d      	ldr	r3, [pc, #116]	; (80012f8 <MX_TIM2_Init+0x94>)
 8001282:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001286:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001288:	4b1b      	ldr	r3, [pc, #108]	; (80012f8 <MX_TIM2_Init+0x94>)
 800128a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800128e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001290:	4b19      	ldr	r3, [pc, #100]	; (80012f8 <MX_TIM2_Init+0x94>)
 8001292:	2200      	movs	r2, #0
 8001294:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001296:	4b18      	ldr	r3, [pc, #96]	; (80012f8 <MX_TIM2_Init+0x94>)
 8001298:	2209      	movs	r2, #9
 800129a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800129c:	4b16      	ldr	r3, [pc, #88]	; (80012f8 <MX_TIM2_Init+0x94>)
 800129e:	2200      	movs	r2, #0
 80012a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a2:	4b15      	ldr	r3, [pc, #84]	; (80012f8 <MX_TIM2_Init+0x94>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012a8:	4813      	ldr	r0, [pc, #76]	; (80012f8 <MX_TIM2_Init+0x94>)
 80012aa:	f001 f97f 	bl	80025ac <HAL_TIM_Base_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80012b4:	f000 f896 	bl	80013e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012be:	f107 0308 	add.w	r3, r7, #8
 80012c2:	4619      	mov	r1, r3
 80012c4:	480c      	ldr	r0, [pc, #48]	; (80012f8 <MX_TIM2_Init+0x94>)
 80012c6:	f001 fb15 	bl	80028f4 <HAL_TIM_ConfigClockSource>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80012d0:	f000 f888 	bl	80013e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012d4:	2300      	movs	r3, #0
 80012d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012d8:	2300      	movs	r3, #0
 80012da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012dc:	463b      	mov	r3, r7
 80012de:	4619      	mov	r1, r3
 80012e0:	4805      	ldr	r0, [pc, #20]	; (80012f8 <MX_TIM2_Init+0x94>)
 80012e2:	f001 fce1 	bl	8002ca8 <HAL_TIMEx_MasterConfigSynchronization>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80012ec:	f000 f87a 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012f0:	bf00      	nop
 80012f2:	3718      	adds	r7, #24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	200000b0 	.word	0x200000b0

080012fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001302:	f107 0308 	add.w	r3, r7, #8
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	605a      	str	r2, [r3, #4]
 800130c:	609a      	str	r2, [r3, #8]
 800130e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001310:	4b29      	ldr	r3, [pc, #164]	; (80013b8 <MX_GPIO_Init+0xbc>)
 8001312:	699b      	ldr	r3, [r3, #24]
 8001314:	4a28      	ldr	r2, [pc, #160]	; (80013b8 <MX_GPIO_Init+0xbc>)
 8001316:	f043 0304 	orr.w	r3, r3, #4
 800131a:	6193      	str	r3, [r2, #24]
 800131c:	4b26      	ldr	r3, [pc, #152]	; (80013b8 <MX_GPIO_Init+0xbc>)
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	f003 0304 	and.w	r3, r3, #4
 8001324:	607b      	str	r3, [r7, #4]
 8001326:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001328:	4b23      	ldr	r3, [pc, #140]	; (80013b8 <MX_GPIO_Init+0xbc>)
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	4a22      	ldr	r2, [pc, #136]	; (80013b8 <MX_GPIO_Init+0xbc>)
 800132e:	f043 0308 	orr.w	r3, r3, #8
 8001332:	6193      	str	r3, [r2, #24]
 8001334:	4b20      	ldr	r3, [pc, #128]	; (80013b8 <MX_GPIO_Init+0xbc>)
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	f003 0308 	and.w	r3, r3, #8
 800133c:	603b      	str	r3, [r7, #0]
 800133e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|LED_Pin|EN1_Pin|LED_RED_1_Pin
 8001340:	2200      	movs	r2, #0
 8001342:	f64f 4170 	movw	r1, #64624	; 0xfc70
 8001346:	481d      	ldr	r0, [pc, #116]	; (80013bc <MX_GPIO_Init+0xc0>)
 8001348:	f000 fd21 	bl	8001d8e <HAL_GPIO_WritePin>
                          |LED_GREEN_1_Pin|LED_YELLOW_1_Pin|LED_RED_2_Pin|LED_GREEN_2_Pin
                          |LED_YELLOW_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 800134c:	2200      	movs	r2, #0
 800134e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001352:	481b      	ldr	r0, [pc, #108]	; (80013c0 <MX_GPIO_Init+0xc4>)
 8001354:	f000 fd1b 	bl	8001d8e <HAL_GPIO_WritePin>
                          |EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN0_Pin LED_Pin EN1_Pin LED_RED_1_Pin
                           LED_GREEN_1_Pin LED_YELLOW_1_Pin LED_RED_2_Pin LED_GREEN_2_Pin
                           LED_YELLOW_2_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|LED_Pin|EN1_Pin|LED_RED_1_Pin
 8001358:	f64f 4370 	movw	r3, #64624	; 0xfc70
 800135c:	60bb      	str	r3, [r7, #8]
                          |LED_GREEN_1_Pin|LED_YELLOW_1_Pin|LED_RED_2_Pin|LED_GREEN_2_Pin
                          |LED_YELLOW_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135e:	2301      	movs	r3, #1
 8001360:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001362:	2300      	movs	r3, #0
 8001364:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001366:	2302      	movs	r3, #2
 8001368:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136a:	f107 0308 	add.w	r3, r7, #8
 800136e:	4619      	mov	r1, r3
 8001370:	4812      	ldr	r0, [pc, #72]	; (80013bc <MX_GPIO_Init+0xc0>)
 8001372:	f000 fb79 	bl	8001a68 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8001376:	f44f 7360 	mov.w	r3, #896	; 0x380
 800137a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001380:	2301      	movs	r3, #1
 8001382:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001384:	f107 0308 	add.w	r3, r7, #8
 8001388:	4619      	mov	r1, r3
 800138a:	480c      	ldr	r0, [pc, #48]	; (80013bc <MX_GPIO_Init+0xc0>)
 800138c:	f000 fb6c 	bl	8001a68 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin EN2_Pin
                           EN3_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8001390:	f240 13ff 	movw	r3, #511	; 0x1ff
 8001394:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|EN2_Pin
                          |EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001396:	2301      	movs	r3, #1
 8001398:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139a:	2300      	movs	r3, #0
 800139c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139e:	2302      	movs	r3, #2
 80013a0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a2:	f107 0308 	add.w	r3, r7, #8
 80013a6:	4619      	mov	r1, r3
 80013a8:	4805      	ldr	r0, [pc, #20]	; (80013c0 <MX_GPIO_Init+0xc4>)
 80013aa:	f000 fb5d 	bl	8001a68 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013ae:	bf00      	nop
 80013b0:	3718      	adds	r7, #24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	40021000 	.word	0x40021000
 80013bc:	40010800 	.word	0x40010800
 80013c0:	40010c00 	.word	0x40010c00

080013c4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
	timerRun();
 80013cc:	f000 f8ba 	bl	8001544 <timerRun>
	getKeyInput1();
 80013d0:	f7fe fef2 	bl	80001b8 <getKeyInput1>
	getKeyInput2();
 80013d4:	f7fe ff32 	bl	800023c <getKeyInput2>
	getKeyInput3();
 80013d8:	f7fe ff74 	bl	80002c4 <getKeyInput3>
}
 80013dc:	bf00      	nop
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013e8:	b672      	cpsid	i
}
 80013ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013ec:	e7fe      	b.n	80013ec <Error_Handler+0x8>
	...

080013f0 <setCycle>:
int timerMode = 0;
int flagBlinkMode = 0;

int cycle = 10;

void setCycle(int userCycle) {
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
	cycle = userCycle;
 80013f8:	4a03      	ldr	r2, [pc, #12]	; (8001408 <setCycle+0x18>)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6013      	str	r3, [r2, #0]
}
 80013fe:	bf00      	nop
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr
 8001408:	2000005c 	.word	0x2000005c

0800140c <setTimer0>:

void setTimer0(int duration) {
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	timerCounter0 = duration/cycle;
 8001414:	4b07      	ldr	r3, [pc, #28]	; (8001434 <setTimer0+0x28>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	fb92 f3f3 	sdiv	r3, r2, r3
 800141e:	4a06      	ldr	r2, [pc, #24]	; (8001438 <setTimer0+0x2c>)
 8001420:	6013      	str	r3, [r2, #0]
	flag0 = 0;
 8001422:	4b06      	ldr	r3, [pc, #24]	; (800143c <setTimer0+0x30>)
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
}
 8001428:	bf00      	nop
 800142a:	370c      	adds	r7, #12
 800142c:	46bd      	mov	sp, r7
 800142e:	bc80      	pop	{r7}
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	2000005c 	.word	0x2000005c
 8001438:	200000f8 	.word	0x200000f8
 800143c:	200000fc 	.word	0x200000fc

08001440 <setTimer1>:
void setTimer1(int duration) {
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
	timerCounter1 = duration/cycle;
 8001448:	4b07      	ldr	r3, [pc, #28]	; (8001468 <setTimer1+0x28>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001452:	4a06      	ldr	r2, [pc, #24]	; (800146c <setTimer1+0x2c>)
 8001454:	6013      	str	r3, [r2, #0]
	flag1 = 0;
 8001456:	4b06      	ldr	r3, [pc, #24]	; (8001470 <setTimer1+0x30>)
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
}
 800145c:	bf00      	nop
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	bc80      	pop	{r7}
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	2000005c 	.word	0x2000005c
 800146c:	20000100 	.word	0x20000100
 8001470:	20000104 	.word	0x20000104

08001474 <setTimer2>:
void setTimer2(int duration) {
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
	timerCounter2 = duration/cycle;
 800147c:	4b07      	ldr	r3, [pc, #28]	; (800149c <setTimer2+0x28>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	fb92 f3f3 	sdiv	r3, r2, r3
 8001486:	4a06      	ldr	r2, [pc, #24]	; (80014a0 <setTimer2+0x2c>)
 8001488:	6013      	str	r3, [r2, #0]
	flag2 = 0;
 800148a:	4b06      	ldr	r3, [pc, #24]	; (80014a4 <setTimer2+0x30>)
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
}
 8001490:	bf00      	nop
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	bc80      	pop	{r7}
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	2000005c 	.word	0x2000005c
 80014a0:	20000108 	.word	0x20000108
 80014a4:	2000010c 	.word	0x2000010c

080014a8 <setTimer3>:
void setTimer3(int duration) {
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
	timerCounter3 = duration/cycle;
 80014b0:	4b07      	ldr	r3, [pc, #28]	; (80014d0 <setTimer3+0x28>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	fb92 f3f3 	sdiv	r3, r2, r3
 80014ba:	4a06      	ldr	r2, [pc, #24]	; (80014d4 <setTimer3+0x2c>)
 80014bc:	6013      	str	r3, [r2, #0]
	flag3 = 0;
 80014be:	4b06      	ldr	r3, [pc, #24]	; (80014d8 <setTimer3+0x30>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bc80      	pop	{r7}
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	2000005c 	.word	0x2000005c
 80014d4:	20000110 	.word	0x20000110
 80014d8:	20000114 	.word	0x20000114

080014dc <setTime_counter_7seg>:
void setTime_counter_7seg(int duration) {
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
	time_counter_7seg = duration/cycle;
 80014e4:	4b07      	ldr	r3, [pc, #28]	; (8001504 <setTime_counter_7seg+0x28>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	fb92 f3f3 	sdiv	r3, r2, r3
 80014ee:	4a06      	ldr	r2, [pc, #24]	; (8001508 <setTime_counter_7seg+0x2c>)
 80014f0:	6013      	str	r3, [r2, #0]
	flag_7seg = 0;
 80014f2:	4b06      	ldr	r3, [pc, #24]	; (800150c <setTime_counter_7seg+0x30>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
}
 80014f8:	bf00      	nop
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bc80      	pop	{r7}
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	2000005c 	.word	0x2000005c
 8001508:	20000118 	.word	0x20000118
 800150c:	2000011c 	.word	0x2000011c

08001510 <setTimerBlinkMode>:
void setTimerBlinkMode(int duration) {
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
	timerMode = duration/cycle;
 8001518:	4b07      	ldr	r3, [pc, #28]	; (8001538 <setTimerBlinkMode+0x28>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001522:	4a06      	ldr	r2, [pc, #24]	; (800153c <setTimerBlinkMode+0x2c>)
 8001524:	6013      	str	r3, [r2, #0]
	flagBlinkMode = 0;
 8001526:	4b06      	ldr	r3, [pc, #24]	; (8001540 <setTimerBlinkMode+0x30>)
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
}
 800152c:	bf00      	nop
 800152e:	370c      	adds	r7, #12
 8001530:	46bd      	mov	sp, r7
 8001532:	bc80      	pop	{r7}
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	2000005c 	.word	0x2000005c
 800153c:	20000120 	.word	0x20000120
 8001540:	20000124 	.word	0x20000124

08001544 <timerRun>:

void timerRun() {
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
	if(timerCounter0 > 0) {
 8001548:	4b31      	ldr	r3, [pc, #196]	; (8001610 <timerRun+0xcc>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2b00      	cmp	r3, #0
 800154e:	dd0b      	ble.n	8001568 <timerRun+0x24>
		timerCounter0--;
 8001550:	4b2f      	ldr	r3, [pc, #188]	; (8001610 <timerRun+0xcc>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	3b01      	subs	r3, #1
 8001556:	4a2e      	ldr	r2, [pc, #184]	; (8001610 <timerRun+0xcc>)
 8001558:	6013      	str	r3, [r2, #0]
		if(timerCounter0 <= 0) {
 800155a:	4b2d      	ldr	r3, [pc, #180]	; (8001610 <timerRun+0xcc>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2b00      	cmp	r3, #0
 8001560:	dc02      	bgt.n	8001568 <timerRun+0x24>
			flag0 = 1;
 8001562:	4b2c      	ldr	r3, [pc, #176]	; (8001614 <timerRun+0xd0>)
 8001564:	2201      	movs	r2, #1
 8001566:	601a      	str	r2, [r3, #0]
		}
	}
	if(timerCounter1 > 0) {
 8001568:	4b2b      	ldr	r3, [pc, #172]	; (8001618 <timerRun+0xd4>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	dd0b      	ble.n	8001588 <timerRun+0x44>
		timerCounter1--;
 8001570:	4b29      	ldr	r3, [pc, #164]	; (8001618 <timerRun+0xd4>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	3b01      	subs	r3, #1
 8001576:	4a28      	ldr	r2, [pc, #160]	; (8001618 <timerRun+0xd4>)
 8001578:	6013      	str	r3, [r2, #0]
		if(timerCounter1 <= 0) {
 800157a:	4b27      	ldr	r3, [pc, #156]	; (8001618 <timerRun+0xd4>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	dc02      	bgt.n	8001588 <timerRun+0x44>
			flag1 = 1;
 8001582:	4b26      	ldr	r3, [pc, #152]	; (800161c <timerRun+0xd8>)
 8001584:	2201      	movs	r2, #1
 8001586:	601a      	str	r2, [r3, #0]
		}
	}
	if(timerCounter2 > 0) {
 8001588:	4b25      	ldr	r3, [pc, #148]	; (8001620 <timerRun+0xdc>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2b00      	cmp	r3, #0
 800158e:	dd0b      	ble.n	80015a8 <timerRun+0x64>
		timerCounter2--;
 8001590:	4b23      	ldr	r3, [pc, #140]	; (8001620 <timerRun+0xdc>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	3b01      	subs	r3, #1
 8001596:	4a22      	ldr	r2, [pc, #136]	; (8001620 <timerRun+0xdc>)
 8001598:	6013      	str	r3, [r2, #0]
		if(timerCounter2 <= 0) {
 800159a:	4b21      	ldr	r3, [pc, #132]	; (8001620 <timerRun+0xdc>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	dc02      	bgt.n	80015a8 <timerRun+0x64>
			flag2 = 1;
 80015a2:	4b20      	ldr	r3, [pc, #128]	; (8001624 <timerRun+0xe0>)
 80015a4:	2201      	movs	r2, #1
 80015a6:	601a      	str	r2, [r3, #0]
		}
	}
	if(timerCounter3 > 0) {
 80015a8:	4b1f      	ldr	r3, [pc, #124]	; (8001628 <timerRun+0xe4>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	dd0b      	ble.n	80015c8 <timerRun+0x84>
		timerCounter3--;
 80015b0:	4b1d      	ldr	r3, [pc, #116]	; (8001628 <timerRun+0xe4>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	3b01      	subs	r3, #1
 80015b6:	4a1c      	ldr	r2, [pc, #112]	; (8001628 <timerRun+0xe4>)
 80015b8:	6013      	str	r3, [r2, #0]
		if(timerCounter3 <= 0) {
 80015ba:	4b1b      	ldr	r3, [pc, #108]	; (8001628 <timerRun+0xe4>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	dc02      	bgt.n	80015c8 <timerRun+0x84>
			flag3 = 1;
 80015c2:	4b1a      	ldr	r3, [pc, #104]	; (800162c <timerRun+0xe8>)
 80015c4:	2201      	movs	r2, #1
 80015c6:	601a      	str	r2, [r3, #0]
		}
	}
	if( time_counter_7seg > 0 ) {
 80015c8:	4b19      	ldr	r3, [pc, #100]	; (8001630 <timerRun+0xec>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	dd0b      	ble.n	80015e8 <timerRun+0xa4>
		time_counter_7seg--;
 80015d0:	4b17      	ldr	r3, [pc, #92]	; (8001630 <timerRun+0xec>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	3b01      	subs	r3, #1
 80015d6:	4a16      	ldr	r2, [pc, #88]	; (8001630 <timerRun+0xec>)
 80015d8:	6013      	str	r3, [r2, #0]
		if( time_counter_7seg <= 0 ) {
 80015da:	4b15      	ldr	r3, [pc, #84]	; (8001630 <timerRun+0xec>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	dc02      	bgt.n	80015e8 <timerRun+0xa4>
			flag_7seg = 1;
 80015e2:	4b14      	ldr	r3, [pc, #80]	; (8001634 <timerRun+0xf0>)
 80015e4:	2201      	movs	r2, #1
 80015e6:	601a      	str	r2, [r3, #0]
		}
	}
	if( timerMode > 0 ) {
 80015e8:	4b13      	ldr	r3, [pc, #76]	; (8001638 <timerRun+0xf4>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	dd0b      	ble.n	8001608 <timerRun+0xc4>
		timerMode--;
 80015f0:	4b11      	ldr	r3, [pc, #68]	; (8001638 <timerRun+0xf4>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	3b01      	subs	r3, #1
 80015f6:	4a10      	ldr	r2, [pc, #64]	; (8001638 <timerRun+0xf4>)
 80015f8:	6013      	str	r3, [r2, #0]
		if( timerMode <= 0 ) {
 80015fa:	4b0f      	ldr	r3, [pc, #60]	; (8001638 <timerRun+0xf4>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	dc02      	bgt.n	8001608 <timerRun+0xc4>
			flagBlinkMode = 1;
 8001602:	4b0e      	ldr	r3, [pc, #56]	; (800163c <timerRun+0xf8>)
 8001604:	2201      	movs	r2, #1
 8001606:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr
 8001610:	200000f8 	.word	0x200000f8
 8001614:	200000fc 	.word	0x200000fc
 8001618:	20000100 	.word	0x20000100
 800161c:	20000104 	.word	0x20000104
 8001620:	20000108 	.word	0x20000108
 8001624:	2000010c 	.word	0x2000010c
 8001628:	20000110 	.word	0x20000110
 800162c:	20000114 	.word	0x20000114
 8001630:	20000118 	.word	0x20000118
 8001634:	2000011c 	.word	0x2000011c
 8001638:	20000120 	.word	0x20000120
 800163c:	20000124 	.word	0x20000124

08001640 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001646:	4b0e      	ldr	r3, [pc, #56]	; (8001680 <HAL_MspInit+0x40>)
 8001648:	699b      	ldr	r3, [r3, #24]
 800164a:	4a0d      	ldr	r2, [pc, #52]	; (8001680 <HAL_MspInit+0x40>)
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	6193      	str	r3, [r2, #24]
 8001652:	4b0b      	ldr	r3, [pc, #44]	; (8001680 <HAL_MspInit+0x40>)
 8001654:	699b      	ldr	r3, [r3, #24]
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	607b      	str	r3, [r7, #4]
 800165c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800165e:	4b08      	ldr	r3, [pc, #32]	; (8001680 <HAL_MspInit+0x40>)
 8001660:	69db      	ldr	r3, [r3, #28]
 8001662:	4a07      	ldr	r2, [pc, #28]	; (8001680 <HAL_MspInit+0x40>)
 8001664:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001668:	61d3      	str	r3, [r2, #28]
 800166a:	4b05      	ldr	r3, [pc, #20]	; (8001680 <HAL_MspInit+0x40>)
 800166c:	69db      	ldr	r3, [r3, #28]
 800166e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001672:	603b      	str	r3, [r7, #0]
 8001674:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001676:	bf00      	nop
 8001678:	370c      	adds	r7, #12
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr
 8001680:	40021000 	.word	0x40021000

08001684 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001694:	d113      	bne.n	80016be <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001696:	4b0c      	ldr	r3, [pc, #48]	; (80016c8 <HAL_TIM_Base_MspInit+0x44>)
 8001698:	69db      	ldr	r3, [r3, #28]
 800169a:	4a0b      	ldr	r2, [pc, #44]	; (80016c8 <HAL_TIM_Base_MspInit+0x44>)
 800169c:	f043 0301 	orr.w	r3, r3, #1
 80016a0:	61d3      	str	r3, [r2, #28]
 80016a2:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <HAL_TIM_Base_MspInit+0x44>)
 80016a4:	69db      	ldr	r3, [r3, #28]
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80016ae:	2200      	movs	r2, #0
 80016b0:	2100      	movs	r1, #0
 80016b2:	201c      	movs	r0, #28
 80016b4:	f000 f9a1 	bl	80019fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016b8:	201c      	movs	r0, #28
 80016ba:	f000 f9ba 	bl	8001a32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80016be:	bf00      	nop
 80016c0:	3710      	adds	r7, #16
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40021000 	.word	0x40021000

080016cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016d0:	e7fe      	b.n	80016d0 <NMI_Handler+0x4>

080016d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016d2:	b480      	push	{r7}
 80016d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016d6:	e7fe      	b.n	80016d6 <HardFault_Handler+0x4>

080016d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016dc:	e7fe      	b.n	80016dc <MemManage_Handler+0x4>

080016de <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016de:	b480      	push	{r7}
 80016e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016e2:	e7fe      	b.n	80016e2 <BusFault_Handler+0x4>

080016e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016e8:	e7fe      	b.n	80016e8 <UsageFault_Handler+0x4>

080016ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016ea:	b480      	push	{r7}
 80016ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016ee:	bf00      	nop
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bc80      	pop	{r7}
 80016f4:	4770      	bx	lr

080016f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016f6:	b480      	push	{r7}
 80016f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016fa:	bf00      	nop
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bc80      	pop	{r7}
 8001700:	4770      	bx	lr

08001702 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001702:	b480      	push	{r7}
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001706:	bf00      	nop
 8001708:	46bd      	mov	sp, r7
 800170a:	bc80      	pop	{r7}
 800170c:	4770      	bx	lr

0800170e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800170e:	b580      	push	{r7, lr}
 8001710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001712:	f000 f87f 	bl	8001814 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
	...

0800171c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001720:	4802      	ldr	r0, [pc, #8]	; (800172c <TIM2_IRQHandler+0x10>)
 8001722:	f000 ffdf 	bl	80026e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	200000b0 	.word	0x200000b0

08001730 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	bc80      	pop	{r7}
 800173a:	4770      	bx	lr

0800173c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800173c:	f7ff fff8 	bl	8001730 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001740:	480b      	ldr	r0, [pc, #44]	; (8001770 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001742:	490c      	ldr	r1, [pc, #48]	; (8001774 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001744:	4a0c      	ldr	r2, [pc, #48]	; (8001778 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001746:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001748:	e002      	b.n	8001750 <LoopCopyDataInit>

0800174a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800174a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800174c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800174e:	3304      	adds	r3, #4

08001750 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001750:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001752:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001754:	d3f9      	bcc.n	800174a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001756:	4a09      	ldr	r2, [pc, #36]	; (800177c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001758:	4c09      	ldr	r4, [pc, #36]	; (8001780 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800175a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800175c:	e001      	b.n	8001762 <LoopFillZerobss>

0800175e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800175e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001760:	3204      	adds	r2, #4

08001762 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001762:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001764:	d3fb      	bcc.n	800175e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001766:	f001 fb09 	bl	8002d7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800176a:	f7ff fd03 	bl	8001174 <main>
  bx lr
 800176e:	4770      	bx	lr
  ldr r0, =_sdata
 8001770:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001774:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001778:	08002e18 	.word	0x08002e18
  ldr r2, =_sbss
 800177c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001780:	2000012c 	.word	0x2000012c

08001784 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001784:	e7fe      	b.n	8001784 <ADC1_2_IRQHandler>
	...

08001788 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800178c:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <HAL_Init+0x28>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a07      	ldr	r2, [pc, #28]	; (80017b0 <HAL_Init+0x28>)
 8001792:	f043 0310 	orr.w	r3, r3, #16
 8001796:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001798:	2003      	movs	r0, #3
 800179a:	f000 f923 	bl	80019e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800179e:	200f      	movs	r0, #15
 80017a0:	f000 f808 	bl	80017b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017a4:	f7ff ff4c 	bl	8001640 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017a8:	2300      	movs	r3, #0
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40022000 	.word	0x40022000

080017b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017bc:	4b12      	ldr	r3, [pc, #72]	; (8001808 <HAL_InitTick+0x54>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	4b12      	ldr	r3, [pc, #72]	; (800180c <HAL_InitTick+0x58>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	4619      	mov	r1, r3
 80017c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80017d2:	4618      	mov	r0, r3
 80017d4:	f000 f93b 	bl	8001a4e <HAL_SYSTICK_Config>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e00e      	b.n	8001800 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2b0f      	cmp	r3, #15
 80017e6:	d80a      	bhi.n	80017fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017e8:	2200      	movs	r2, #0
 80017ea:	6879      	ldr	r1, [r7, #4]
 80017ec:	f04f 30ff 	mov.w	r0, #4294967295
 80017f0:	f000 f903 	bl	80019fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017f4:	4a06      	ldr	r2, [pc, #24]	; (8001810 <HAL_InitTick+0x5c>)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017fa:	2300      	movs	r3, #0
 80017fc:	e000      	b.n	8001800 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
}
 8001800:	4618      	mov	r0, r3
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	20000060 	.word	0x20000060
 800180c:	20000068 	.word	0x20000068
 8001810:	20000064 	.word	0x20000064

08001814 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001818:	4b05      	ldr	r3, [pc, #20]	; (8001830 <HAL_IncTick+0x1c>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	461a      	mov	r2, r3
 800181e:	4b05      	ldr	r3, [pc, #20]	; (8001834 <HAL_IncTick+0x20>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4413      	add	r3, r2
 8001824:	4a03      	ldr	r2, [pc, #12]	; (8001834 <HAL_IncTick+0x20>)
 8001826:	6013      	str	r3, [r2, #0]
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	bc80      	pop	{r7}
 800182e:	4770      	bx	lr
 8001830:	20000068 	.word	0x20000068
 8001834:	20000128 	.word	0x20000128

08001838 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  return uwTick;
 800183c:	4b02      	ldr	r3, [pc, #8]	; (8001848 <HAL_GetTick+0x10>)
 800183e:	681b      	ldr	r3, [r3, #0]
}
 8001840:	4618      	mov	r0, r3
 8001842:	46bd      	mov	sp, r7
 8001844:	bc80      	pop	{r7}
 8001846:	4770      	bx	lr
 8001848:	20000128 	.word	0x20000128

0800184c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800184c:	b480      	push	{r7}
 800184e:	b085      	sub	sp, #20
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	f003 0307 	and.w	r3, r3, #7
 800185a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800185c:	4b0c      	ldr	r3, [pc, #48]	; (8001890 <__NVIC_SetPriorityGrouping+0x44>)
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001862:	68ba      	ldr	r2, [r7, #8]
 8001864:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001868:	4013      	ands	r3, r2
 800186a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001874:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001878:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800187c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800187e:	4a04      	ldr	r2, [pc, #16]	; (8001890 <__NVIC_SetPriorityGrouping+0x44>)
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	60d3      	str	r3, [r2, #12]
}
 8001884:	bf00      	nop
 8001886:	3714      	adds	r7, #20
 8001888:	46bd      	mov	sp, r7
 800188a:	bc80      	pop	{r7}
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001898:	4b04      	ldr	r3, [pc, #16]	; (80018ac <__NVIC_GetPriorityGrouping+0x18>)
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	0a1b      	lsrs	r3, r3, #8
 800189e:	f003 0307 	and.w	r3, r3, #7
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bc80      	pop	{r7}
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	e000ed00 	.word	0xe000ed00

080018b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	db0b      	blt.n	80018da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018c2:	79fb      	ldrb	r3, [r7, #7]
 80018c4:	f003 021f 	and.w	r2, r3, #31
 80018c8:	4906      	ldr	r1, [pc, #24]	; (80018e4 <__NVIC_EnableIRQ+0x34>)
 80018ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ce:	095b      	lsrs	r3, r3, #5
 80018d0:	2001      	movs	r0, #1
 80018d2:	fa00 f202 	lsl.w	r2, r0, r2
 80018d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr
 80018e4:	e000e100 	.word	0xe000e100

080018e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	6039      	str	r1, [r7, #0]
 80018f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	db0a      	blt.n	8001912 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	b2da      	uxtb	r2, r3
 8001900:	490c      	ldr	r1, [pc, #48]	; (8001934 <__NVIC_SetPriority+0x4c>)
 8001902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001906:	0112      	lsls	r2, r2, #4
 8001908:	b2d2      	uxtb	r2, r2
 800190a:	440b      	add	r3, r1
 800190c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001910:	e00a      	b.n	8001928 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	b2da      	uxtb	r2, r3
 8001916:	4908      	ldr	r1, [pc, #32]	; (8001938 <__NVIC_SetPriority+0x50>)
 8001918:	79fb      	ldrb	r3, [r7, #7]
 800191a:	f003 030f 	and.w	r3, r3, #15
 800191e:	3b04      	subs	r3, #4
 8001920:	0112      	lsls	r2, r2, #4
 8001922:	b2d2      	uxtb	r2, r2
 8001924:	440b      	add	r3, r1
 8001926:	761a      	strb	r2, [r3, #24]
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	bc80      	pop	{r7}
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	e000e100 	.word	0xe000e100
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800193c:	b480      	push	{r7}
 800193e:	b089      	sub	sp, #36	; 0x24
 8001940:	af00      	add	r7, sp, #0
 8001942:	60f8      	str	r0, [r7, #12]
 8001944:	60b9      	str	r1, [r7, #8]
 8001946:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	f003 0307 	and.w	r3, r3, #7
 800194e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	f1c3 0307 	rsb	r3, r3, #7
 8001956:	2b04      	cmp	r3, #4
 8001958:	bf28      	it	cs
 800195a:	2304      	movcs	r3, #4
 800195c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	3304      	adds	r3, #4
 8001962:	2b06      	cmp	r3, #6
 8001964:	d902      	bls.n	800196c <NVIC_EncodePriority+0x30>
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	3b03      	subs	r3, #3
 800196a:	e000      	b.n	800196e <NVIC_EncodePriority+0x32>
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001970:	f04f 32ff 	mov.w	r2, #4294967295
 8001974:	69bb      	ldr	r3, [r7, #24]
 8001976:	fa02 f303 	lsl.w	r3, r2, r3
 800197a:	43da      	mvns	r2, r3
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	401a      	ands	r2, r3
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001984:	f04f 31ff 	mov.w	r1, #4294967295
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	fa01 f303 	lsl.w	r3, r1, r3
 800198e:	43d9      	mvns	r1, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001994:	4313      	orrs	r3, r2
         );
}
 8001996:	4618      	mov	r0, r3
 8001998:	3724      	adds	r7, #36	; 0x24
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr

080019a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	3b01      	subs	r3, #1
 80019ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019b0:	d301      	bcc.n	80019b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019b2:	2301      	movs	r3, #1
 80019b4:	e00f      	b.n	80019d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019b6:	4a0a      	ldr	r2, [pc, #40]	; (80019e0 <SysTick_Config+0x40>)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	3b01      	subs	r3, #1
 80019bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019be:	210f      	movs	r1, #15
 80019c0:	f04f 30ff 	mov.w	r0, #4294967295
 80019c4:	f7ff ff90 	bl	80018e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019c8:	4b05      	ldr	r3, [pc, #20]	; (80019e0 <SysTick_Config+0x40>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ce:	4b04      	ldr	r3, [pc, #16]	; (80019e0 <SysTick_Config+0x40>)
 80019d0:	2207      	movs	r2, #7
 80019d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019d4:	2300      	movs	r3, #0
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	e000e010 	.word	0xe000e010

080019e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f7ff ff2d 	bl	800184c <__NVIC_SetPriorityGrouping>
}
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b086      	sub	sp, #24
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	4603      	mov	r3, r0
 8001a02:	60b9      	str	r1, [r7, #8]
 8001a04:	607a      	str	r2, [r7, #4]
 8001a06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a0c:	f7ff ff42 	bl	8001894 <__NVIC_GetPriorityGrouping>
 8001a10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	68b9      	ldr	r1, [r7, #8]
 8001a16:	6978      	ldr	r0, [r7, #20]
 8001a18:	f7ff ff90 	bl	800193c <NVIC_EncodePriority>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a22:	4611      	mov	r1, r2
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff ff5f 	bl	80018e8 <__NVIC_SetPriority>
}
 8001a2a:	bf00      	nop
 8001a2c:	3718      	adds	r7, #24
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b082      	sub	sp, #8
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	4603      	mov	r3, r0
 8001a3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff ff35 	bl	80018b0 <__NVIC_EnableIRQ>
}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b082      	sub	sp, #8
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f7ff ffa2 	bl	80019a0 <SysTick_Config>
 8001a5c:	4603      	mov	r3, r0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
	...

08001a68 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b08b      	sub	sp, #44	; 0x2c
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a72:	2300      	movs	r3, #0
 8001a74:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a76:	2300      	movs	r3, #0
 8001a78:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a7a:	e161      	b.n	8001d40 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a80:	fa02 f303 	lsl.w	r3, r2, r3
 8001a84:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	69fa      	ldr	r2, [r7, #28]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	f040 8150 	bne.w	8001d3a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	4a97      	ldr	r2, [pc, #604]	; (8001cfc <HAL_GPIO_Init+0x294>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d05e      	beq.n	8001b62 <HAL_GPIO_Init+0xfa>
 8001aa4:	4a95      	ldr	r2, [pc, #596]	; (8001cfc <HAL_GPIO_Init+0x294>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d875      	bhi.n	8001b96 <HAL_GPIO_Init+0x12e>
 8001aaa:	4a95      	ldr	r2, [pc, #596]	; (8001d00 <HAL_GPIO_Init+0x298>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d058      	beq.n	8001b62 <HAL_GPIO_Init+0xfa>
 8001ab0:	4a93      	ldr	r2, [pc, #588]	; (8001d00 <HAL_GPIO_Init+0x298>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d86f      	bhi.n	8001b96 <HAL_GPIO_Init+0x12e>
 8001ab6:	4a93      	ldr	r2, [pc, #588]	; (8001d04 <HAL_GPIO_Init+0x29c>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d052      	beq.n	8001b62 <HAL_GPIO_Init+0xfa>
 8001abc:	4a91      	ldr	r2, [pc, #580]	; (8001d04 <HAL_GPIO_Init+0x29c>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d869      	bhi.n	8001b96 <HAL_GPIO_Init+0x12e>
 8001ac2:	4a91      	ldr	r2, [pc, #580]	; (8001d08 <HAL_GPIO_Init+0x2a0>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d04c      	beq.n	8001b62 <HAL_GPIO_Init+0xfa>
 8001ac8:	4a8f      	ldr	r2, [pc, #572]	; (8001d08 <HAL_GPIO_Init+0x2a0>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d863      	bhi.n	8001b96 <HAL_GPIO_Init+0x12e>
 8001ace:	4a8f      	ldr	r2, [pc, #572]	; (8001d0c <HAL_GPIO_Init+0x2a4>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d046      	beq.n	8001b62 <HAL_GPIO_Init+0xfa>
 8001ad4:	4a8d      	ldr	r2, [pc, #564]	; (8001d0c <HAL_GPIO_Init+0x2a4>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d85d      	bhi.n	8001b96 <HAL_GPIO_Init+0x12e>
 8001ada:	2b12      	cmp	r3, #18
 8001adc:	d82a      	bhi.n	8001b34 <HAL_GPIO_Init+0xcc>
 8001ade:	2b12      	cmp	r3, #18
 8001ae0:	d859      	bhi.n	8001b96 <HAL_GPIO_Init+0x12e>
 8001ae2:	a201      	add	r2, pc, #4	; (adr r2, 8001ae8 <HAL_GPIO_Init+0x80>)
 8001ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ae8:	08001b63 	.word	0x08001b63
 8001aec:	08001b3d 	.word	0x08001b3d
 8001af0:	08001b4f 	.word	0x08001b4f
 8001af4:	08001b91 	.word	0x08001b91
 8001af8:	08001b97 	.word	0x08001b97
 8001afc:	08001b97 	.word	0x08001b97
 8001b00:	08001b97 	.word	0x08001b97
 8001b04:	08001b97 	.word	0x08001b97
 8001b08:	08001b97 	.word	0x08001b97
 8001b0c:	08001b97 	.word	0x08001b97
 8001b10:	08001b97 	.word	0x08001b97
 8001b14:	08001b97 	.word	0x08001b97
 8001b18:	08001b97 	.word	0x08001b97
 8001b1c:	08001b97 	.word	0x08001b97
 8001b20:	08001b97 	.word	0x08001b97
 8001b24:	08001b97 	.word	0x08001b97
 8001b28:	08001b97 	.word	0x08001b97
 8001b2c:	08001b45 	.word	0x08001b45
 8001b30:	08001b59 	.word	0x08001b59
 8001b34:	4a76      	ldr	r2, [pc, #472]	; (8001d10 <HAL_GPIO_Init+0x2a8>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d013      	beq.n	8001b62 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b3a:	e02c      	b.n	8001b96 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	623b      	str	r3, [r7, #32]
          break;
 8001b42:	e029      	b.n	8001b98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	3304      	adds	r3, #4
 8001b4a:	623b      	str	r3, [r7, #32]
          break;
 8001b4c:	e024      	b.n	8001b98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	3308      	adds	r3, #8
 8001b54:	623b      	str	r3, [r7, #32]
          break;
 8001b56:	e01f      	b.n	8001b98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	330c      	adds	r3, #12
 8001b5e:	623b      	str	r3, [r7, #32]
          break;
 8001b60:	e01a      	b.n	8001b98 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d102      	bne.n	8001b70 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b6a:	2304      	movs	r3, #4
 8001b6c:	623b      	str	r3, [r7, #32]
          break;
 8001b6e:	e013      	b.n	8001b98 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d105      	bne.n	8001b84 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b78:	2308      	movs	r3, #8
 8001b7a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	69fa      	ldr	r2, [r7, #28]
 8001b80:	611a      	str	r2, [r3, #16]
          break;
 8001b82:	e009      	b.n	8001b98 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b84:	2308      	movs	r3, #8
 8001b86:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	69fa      	ldr	r2, [r7, #28]
 8001b8c:	615a      	str	r2, [r3, #20]
          break;
 8001b8e:	e003      	b.n	8001b98 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b90:	2300      	movs	r3, #0
 8001b92:	623b      	str	r3, [r7, #32]
          break;
 8001b94:	e000      	b.n	8001b98 <HAL_GPIO_Init+0x130>
          break;
 8001b96:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	2bff      	cmp	r3, #255	; 0xff
 8001b9c:	d801      	bhi.n	8001ba2 <HAL_GPIO_Init+0x13a>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	e001      	b.n	8001ba6 <HAL_GPIO_Init+0x13e>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	3304      	adds	r3, #4
 8001ba6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ba8:	69bb      	ldr	r3, [r7, #24]
 8001baa:	2bff      	cmp	r3, #255	; 0xff
 8001bac:	d802      	bhi.n	8001bb4 <HAL_GPIO_Init+0x14c>
 8001bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	e002      	b.n	8001bba <HAL_GPIO_Init+0x152>
 8001bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb6:	3b08      	subs	r3, #8
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	210f      	movs	r1, #15
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc8:	43db      	mvns	r3, r3
 8001bca:	401a      	ands	r2, r3
 8001bcc:	6a39      	ldr	r1, [r7, #32]
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd4:	431a      	orrs	r2, r3
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	f000 80a9 	beq.w	8001d3a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001be8:	4b4a      	ldr	r3, [pc, #296]	; (8001d14 <HAL_GPIO_Init+0x2ac>)
 8001bea:	699b      	ldr	r3, [r3, #24]
 8001bec:	4a49      	ldr	r2, [pc, #292]	; (8001d14 <HAL_GPIO_Init+0x2ac>)
 8001bee:	f043 0301 	orr.w	r3, r3, #1
 8001bf2:	6193      	str	r3, [r2, #24]
 8001bf4:	4b47      	ldr	r3, [pc, #284]	; (8001d14 <HAL_GPIO_Init+0x2ac>)
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	f003 0301 	and.w	r3, r3, #1
 8001bfc:	60bb      	str	r3, [r7, #8]
 8001bfe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c00:	4a45      	ldr	r2, [pc, #276]	; (8001d18 <HAL_GPIO_Init+0x2b0>)
 8001c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c04:	089b      	lsrs	r3, r3, #2
 8001c06:	3302      	adds	r3, #2
 8001c08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c0c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c10:	f003 0303 	and.w	r3, r3, #3
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	220f      	movs	r2, #15
 8001c18:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	4013      	ands	r3, r2
 8001c22:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	4a3d      	ldr	r2, [pc, #244]	; (8001d1c <HAL_GPIO_Init+0x2b4>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d00d      	beq.n	8001c48 <HAL_GPIO_Init+0x1e0>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	4a3c      	ldr	r2, [pc, #240]	; (8001d20 <HAL_GPIO_Init+0x2b8>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d007      	beq.n	8001c44 <HAL_GPIO_Init+0x1dc>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a3b      	ldr	r2, [pc, #236]	; (8001d24 <HAL_GPIO_Init+0x2bc>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d101      	bne.n	8001c40 <HAL_GPIO_Init+0x1d8>
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	e004      	b.n	8001c4a <HAL_GPIO_Init+0x1e2>
 8001c40:	2303      	movs	r3, #3
 8001c42:	e002      	b.n	8001c4a <HAL_GPIO_Init+0x1e2>
 8001c44:	2301      	movs	r3, #1
 8001c46:	e000      	b.n	8001c4a <HAL_GPIO_Init+0x1e2>
 8001c48:	2300      	movs	r3, #0
 8001c4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c4c:	f002 0203 	and.w	r2, r2, #3
 8001c50:	0092      	lsls	r2, r2, #2
 8001c52:	4093      	lsls	r3, r2
 8001c54:	68fa      	ldr	r2, [r7, #12]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c5a:	492f      	ldr	r1, [pc, #188]	; (8001d18 <HAL_GPIO_Init+0x2b0>)
 8001c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c5e:	089b      	lsrs	r3, r3, #2
 8001c60:	3302      	adds	r3, #2
 8001c62:	68fa      	ldr	r2, [r7, #12]
 8001c64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d006      	beq.n	8001c82 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c74:	4b2c      	ldr	r3, [pc, #176]	; (8001d28 <HAL_GPIO_Init+0x2c0>)
 8001c76:	689a      	ldr	r2, [r3, #8]
 8001c78:	492b      	ldr	r1, [pc, #172]	; (8001d28 <HAL_GPIO_Init+0x2c0>)
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	608b      	str	r3, [r1, #8]
 8001c80:	e006      	b.n	8001c90 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c82:	4b29      	ldr	r3, [pc, #164]	; (8001d28 <HAL_GPIO_Init+0x2c0>)
 8001c84:	689a      	ldr	r2, [r3, #8]
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	4927      	ldr	r1, [pc, #156]	; (8001d28 <HAL_GPIO_Init+0x2c0>)
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d006      	beq.n	8001caa <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c9c:	4b22      	ldr	r3, [pc, #136]	; (8001d28 <HAL_GPIO_Init+0x2c0>)
 8001c9e:	68da      	ldr	r2, [r3, #12]
 8001ca0:	4921      	ldr	r1, [pc, #132]	; (8001d28 <HAL_GPIO_Init+0x2c0>)
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	60cb      	str	r3, [r1, #12]
 8001ca8:	e006      	b.n	8001cb8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001caa:	4b1f      	ldr	r3, [pc, #124]	; (8001d28 <HAL_GPIO_Init+0x2c0>)
 8001cac:	68da      	ldr	r2, [r3, #12]
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	43db      	mvns	r3, r3
 8001cb2:	491d      	ldr	r1, [pc, #116]	; (8001d28 <HAL_GPIO_Init+0x2c0>)
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d006      	beq.n	8001cd2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001cc4:	4b18      	ldr	r3, [pc, #96]	; (8001d28 <HAL_GPIO_Init+0x2c0>)
 8001cc6:	685a      	ldr	r2, [r3, #4]
 8001cc8:	4917      	ldr	r1, [pc, #92]	; (8001d28 <HAL_GPIO_Init+0x2c0>)
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	604b      	str	r3, [r1, #4]
 8001cd0:	e006      	b.n	8001ce0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cd2:	4b15      	ldr	r3, [pc, #84]	; (8001d28 <HAL_GPIO_Init+0x2c0>)
 8001cd4:	685a      	ldr	r2, [r3, #4]
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	4913      	ldr	r1, [pc, #76]	; (8001d28 <HAL_GPIO_Init+0x2c0>)
 8001cdc:	4013      	ands	r3, r2
 8001cde:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d01f      	beq.n	8001d2c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cec:	4b0e      	ldr	r3, [pc, #56]	; (8001d28 <HAL_GPIO_Init+0x2c0>)
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	490d      	ldr	r1, [pc, #52]	; (8001d28 <HAL_GPIO_Init+0x2c0>)
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	600b      	str	r3, [r1, #0]
 8001cf8:	e01f      	b.n	8001d3a <HAL_GPIO_Init+0x2d2>
 8001cfa:	bf00      	nop
 8001cfc:	10320000 	.word	0x10320000
 8001d00:	10310000 	.word	0x10310000
 8001d04:	10220000 	.word	0x10220000
 8001d08:	10210000 	.word	0x10210000
 8001d0c:	10120000 	.word	0x10120000
 8001d10:	10110000 	.word	0x10110000
 8001d14:	40021000 	.word	0x40021000
 8001d18:	40010000 	.word	0x40010000
 8001d1c:	40010800 	.word	0x40010800
 8001d20:	40010c00 	.word	0x40010c00
 8001d24:	40011000 	.word	0x40011000
 8001d28:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d2c:	4b0b      	ldr	r3, [pc, #44]	; (8001d5c <HAL_GPIO_Init+0x2f4>)
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	43db      	mvns	r3, r3
 8001d34:	4909      	ldr	r1, [pc, #36]	; (8001d5c <HAL_GPIO_Init+0x2f4>)
 8001d36:	4013      	ands	r3, r2
 8001d38:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d46:	fa22 f303 	lsr.w	r3, r2, r3
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	f47f ae96 	bne.w	8001a7c <HAL_GPIO_Init+0x14>
  }
}
 8001d50:	bf00      	nop
 8001d52:	bf00      	nop
 8001d54:	372c      	adds	r7, #44	; 0x2c
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bc80      	pop	{r7}
 8001d5a:	4770      	bx	lr
 8001d5c:	40010400 	.word	0x40010400

08001d60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	460b      	mov	r3, r1
 8001d6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	689a      	ldr	r2, [r3, #8]
 8001d70:	887b      	ldrh	r3, [r7, #2]
 8001d72:	4013      	ands	r3, r2
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d002      	beq.n	8001d7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	73fb      	strb	r3, [r7, #15]
 8001d7c:	e001      	b.n	8001d82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3714      	adds	r7, #20
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bc80      	pop	{r7}
 8001d8c:	4770      	bx	lr

08001d8e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d8e:	b480      	push	{r7}
 8001d90:	b083      	sub	sp, #12
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
 8001d96:	460b      	mov	r3, r1
 8001d98:	807b      	strh	r3, [r7, #2]
 8001d9a:	4613      	mov	r3, r2
 8001d9c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d9e:	787b      	ldrb	r3, [r7, #1]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d003      	beq.n	8001dac <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001da4:	887a      	ldrh	r2, [r7, #2]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001daa:	e003      	b.n	8001db4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001dac:	887b      	ldrh	r3, [r7, #2]
 8001dae:	041a      	lsls	r2, r3, #16
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	611a      	str	r2, [r3, #16]
}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bc80      	pop	{r7}
 8001dbc:	4770      	bx	lr

08001dbe <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001dbe:	b480      	push	{r7}
 8001dc0:	b085      	sub	sp, #20
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001dd0:	887a      	ldrh	r2, [r7, #2]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	041a      	lsls	r2, r3, #16
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	43d9      	mvns	r1, r3
 8001ddc:	887b      	ldrh	r3, [r7, #2]
 8001dde:	400b      	ands	r3, r1
 8001de0:	431a      	orrs	r2, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	611a      	str	r2, [r3, #16]
}
 8001de6:	bf00      	nop
 8001de8:	3714      	adds	r7, #20
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr

08001df0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e272      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	f000 8087 	beq.w	8001f1e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e10:	4b92      	ldr	r3, [pc, #584]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f003 030c 	and.w	r3, r3, #12
 8001e18:	2b04      	cmp	r3, #4
 8001e1a:	d00c      	beq.n	8001e36 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e1c:	4b8f      	ldr	r3, [pc, #572]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f003 030c 	and.w	r3, r3, #12
 8001e24:	2b08      	cmp	r3, #8
 8001e26:	d112      	bne.n	8001e4e <HAL_RCC_OscConfig+0x5e>
 8001e28:	4b8c      	ldr	r3, [pc, #560]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e34:	d10b      	bne.n	8001e4e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e36:	4b89      	ldr	r3, [pc, #548]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d06c      	beq.n	8001f1c <HAL_RCC_OscConfig+0x12c>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d168      	bne.n	8001f1c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e24c      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e56:	d106      	bne.n	8001e66 <HAL_RCC_OscConfig+0x76>
 8001e58:	4b80      	ldr	r3, [pc, #512]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a7f      	ldr	r2, [pc, #508]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001e5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e62:	6013      	str	r3, [r2, #0]
 8001e64:	e02e      	b.n	8001ec4 <HAL_RCC_OscConfig+0xd4>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d10c      	bne.n	8001e88 <HAL_RCC_OscConfig+0x98>
 8001e6e:	4b7b      	ldr	r3, [pc, #492]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a7a      	ldr	r2, [pc, #488]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001e74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e78:	6013      	str	r3, [r2, #0]
 8001e7a:	4b78      	ldr	r3, [pc, #480]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a77      	ldr	r2, [pc, #476]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001e80:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e84:	6013      	str	r3, [r2, #0]
 8001e86:	e01d      	b.n	8001ec4 <HAL_RCC_OscConfig+0xd4>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e90:	d10c      	bne.n	8001eac <HAL_RCC_OscConfig+0xbc>
 8001e92:	4b72      	ldr	r3, [pc, #456]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a71      	ldr	r2, [pc, #452]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001e98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e9c:	6013      	str	r3, [r2, #0]
 8001e9e:	4b6f      	ldr	r3, [pc, #444]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a6e      	ldr	r2, [pc, #440]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001ea4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ea8:	6013      	str	r3, [r2, #0]
 8001eaa:	e00b      	b.n	8001ec4 <HAL_RCC_OscConfig+0xd4>
 8001eac:	4b6b      	ldr	r3, [pc, #428]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a6a      	ldr	r2, [pc, #424]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001eb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001eb6:	6013      	str	r3, [r2, #0]
 8001eb8:	4b68      	ldr	r3, [pc, #416]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a67      	ldr	r2, [pc, #412]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001ebe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ec2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d013      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ecc:	f7ff fcb4 	bl	8001838 <HAL_GetTick>
 8001ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ed2:	e008      	b.n	8001ee6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ed4:	f7ff fcb0 	bl	8001838 <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	2b64      	cmp	r3, #100	; 0x64
 8001ee0:	d901      	bls.n	8001ee6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e200      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ee6:	4b5d      	ldr	r3, [pc, #372]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d0f0      	beq.n	8001ed4 <HAL_RCC_OscConfig+0xe4>
 8001ef2:	e014      	b.n	8001f1e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef4:	f7ff fca0 	bl	8001838 <HAL_GetTick>
 8001ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001efc:	f7ff fc9c 	bl	8001838 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b64      	cmp	r3, #100	; 0x64
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e1ec      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f0e:	4b53      	ldr	r3, [pc, #332]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d1f0      	bne.n	8001efc <HAL_RCC_OscConfig+0x10c>
 8001f1a:	e000      	b.n	8001f1e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d063      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f2a:	4b4c      	ldr	r3, [pc, #304]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f003 030c 	and.w	r3, r3, #12
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d00b      	beq.n	8001f4e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f36:	4b49      	ldr	r3, [pc, #292]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f003 030c 	and.w	r3, r3, #12
 8001f3e:	2b08      	cmp	r3, #8
 8001f40:	d11c      	bne.n	8001f7c <HAL_RCC_OscConfig+0x18c>
 8001f42:	4b46      	ldr	r3, [pc, #280]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d116      	bne.n	8001f7c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f4e:	4b43      	ldr	r3, [pc, #268]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d005      	beq.n	8001f66 <HAL_RCC_OscConfig+0x176>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	691b      	ldr	r3, [r3, #16]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d001      	beq.n	8001f66 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e1c0      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f66:	4b3d      	ldr	r3, [pc, #244]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	695b      	ldr	r3, [r3, #20]
 8001f72:	00db      	lsls	r3, r3, #3
 8001f74:	4939      	ldr	r1, [pc, #228]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001f76:	4313      	orrs	r3, r2
 8001f78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f7a:	e03a      	b.n	8001ff2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	691b      	ldr	r3, [r3, #16]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d020      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f84:	4b36      	ldr	r3, [pc, #216]	; (8002060 <HAL_RCC_OscConfig+0x270>)
 8001f86:	2201      	movs	r2, #1
 8001f88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f8a:	f7ff fc55 	bl	8001838 <HAL_GetTick>
 8001f8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f90:	e008      	b.n	8001fa4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f92:	f7ff fc51 	bl	8001838 <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d901      	bls.n	8001fa4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e1a1      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fa4:	4b2d      	ldr	r3, [pc, #180]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0302 	and.w	r3, r3, #2
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d0f0      	beq.n	8001f92 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fb0:	4b2a      	ldr	r3, [pc, #168]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	695b      	ldr	r3, [r3, #20]
 8001fbc:	00db      	lsls	r3, r3, #3
 8001fbe:	4927      	ldr	r1, [pc, #156]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	600b      	str	r3, [r1, #0]
 8001fc4:	e015      	b.n	8001ff2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fc6:	4b26      	ldr	r3, [pc, #152]	; (8002060 <HAL_RCC_OscConfig+0x270>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fcc:	f7ff fc34 	bl	8001838 <HAL_GetTick>
 8001fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fd2:	e008      	b.n	8001fe6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fd4:	f7ff fc30 	bl	8001838 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e180      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fe6:	4b1d      	ldr	r3, [pc, #116]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d1f0      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0308 	and.w	r3, r3, #8
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d03a      	beq.n	8002074 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	699b      	ldr	r3, [r3, #24]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d019      	beq.n	800203a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002006:	4b17      	ldr	r3, [pc, #92]	; (8002064 <HAL_RCC_OscConfig+0x274>)
 8002008:	2201      	movs	r2, #1
 800200a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800200c:	f7ff fc14 	bl	8001838 <HAL_GetTick>
 8002010:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002012:	e008      	b.n	8002026 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002014:	f7ff fc10 	bl	8001838 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b02      	cmp	r3, #2
 8002020:	d901      	bls.n	8002026 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e160      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002026:	4b0d      	ldr	r3, [pc, #52]	; (800205c <HAL_RCC_OscConfig+0x26c>)
 8002028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	2b00      	cmp	r3, #0
 8002030:	d0f0      	beq.n	8002014 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002032:	2001      	movs	r0, #1
 8002034:	f000 fa9c 	bl	8002570 <RCC_Delay>
 8002038:	e01c      	b.n	8002074 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800203a:	4b0a      	ldr	r3, [pc, #40]	; (8002064 <HAL_RCC_OscConfig+0x274>)
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002040:	f7ff fbfa 	bl	8001838 <HAL_GetTick>
 8002044:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002046:	e00f      	b.n	8002068 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002048:	f7ff fbf6 	bl	8001838 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d908      	bls.n	8002068 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e146      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>
 800205a:	bf00      	nop
 800205c:	40021000 	.word	0x40021000
 8002060:	42420000 	.word	0x42420000
 8002064:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002068:	4b92      	ldr	r3, [pc, #584]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 800206a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800206c:	f003 0302 	and.w	r3, r3, #2
 8002070:	2b00      	cmp	r3, #0
 8002072:	d1e9      	bne.n	8002048 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0304 	and.w	r3, r3, #4
 800207c:	2b00      	cmp	r3, #0
 800207e:	f000 80a6 	beq.w	80021ce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002082:	2300      	movs	r3, #0
 8002084:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002086:	4b8b      	ldr	r3, [pc, #556]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d10d      	bne.n	80020ae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002092:	4b88      	ldr	r3, [pc, #544]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 8002094:	69db      	ldr	r3, [r3, #28]
 8002096:	4a87      	ldr	r2, [pc, #540]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 8002098:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800209c:	61d3      	str	r3, [r2, #28]
 800209e:	4b85      	ldr	r3, [pc, #532]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 80020a0:	69db      	ldr	r3, [r3, #28]
 80020a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020a6:	60bb      	str	r3, [r7, #8]
 80020a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020aa:	2301      	movs	r3, #1
 80020ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ae:	4b82      	ldr	r3, [pc, #520]	; (80022b8 <HAL_RCC_OscConfig+0x4c8>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d118      	bne.n	80020ec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020ba:	4b7f      	ldr	r3, [pc, #508]	; (80022b8 <HAL_RCC_OscConfig+0x4c8>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a7e      	ldr	r2, [pc, #504]	; (80022b8 <HAL_RCC_OscConfig+0x4c8>)
 80020c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020c6:	f7ff fbb7 	bl	8001838 <HAL_GetTick>
 80020ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020cc:	e008      	b.n	80020e0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020ce:	f7ff fbb3 	bl	8001838 <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	2b64      	cmp	r3, #100	; 0x64
 80020da:	d901      	bls.n	80020e0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020dc:	2303      	movs	r3, #3
 80020de:	e103      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020e0:	4b75      	ldr	r3, [pc, #468]	; (80022b8 <HAL_RCC_OscConfig+0x4c8>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d0f0      	beq.n	80020ce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d106      	bne.n	8002102 <HAL_RCC_OscConfig+0x312>
 80020f4:	4b6f      	ldr	r3, [pc, #444]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 80020f6:	6a1b      	ldr	r3, [r3, #32]
 80020f8:	4a6e      	ldr	r2, [pc, #440]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 80020fa:	f043 0301 	orr.w	r3, r3, #1
 80020fe:	6213      	str	r3, [r2, #32]
 8002100:	e02d      	b.n	800215e <HAL_RCC_OscConfig+0x36e>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d10c      	bne.n	8002124 <HAL_RCC_OscConfig+0x334>
 800210a:	4b6a      	ldr	r3, [pc, #424]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 800210c:	6a1b      	ldr	r3, [r3, #32]
 800210e:	4a69      	ldr	r2, [pc, #420]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 8002110:	f023 0301 	bic.w	r3, r3, #1
 8002114:	6213      	str	r3, [r2, #32]
 8002116:	4b67      	ldr	r3, [pc, #412]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 8002118:	6a1b      	ldr	r3, [r3, #32]
 800211a:	4a66      	ldr	r2, [pc, #408]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 800211c:	f023 0304 	bic.w	r3, r3, #4
 8002120:	6213      	str	r3, [r2, #32]
 8002122:	e01c      	b.n	800215e <HAL_RCC_OscConfig+0x36e>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	2b05      	cmp	r3, #5
 800212a:	d10c      	bne.n	8002146 <HAL_RCC_OscConfig+0x356>
 800212c:	4b61      	ldr	r3, [pc, #388]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 800212e:	6a1b      	ldr	r3, [r3, #32]
 8002130:	4a60      	ldr	r2, [pc, #384]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 8002132:	f043 0304 	orr.w	r3, r3, #4
 8002136:	6213      	str	r3, [r2, #32]
 8002138:	4b5e      	ldr	r3, [pc, #376]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 800213a:	6a1b      	ldr	r3, [r3, #32]
 800213c:	4a5d      	ldr	r2, [pc, #372]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 800213e:	f043 0301 	orr.w	r3, r3, #1
 8002142:	6213      	str	r3, [r2, #32]
 8002144:	e00b      	b.n	800215e <HAL_RCC_OscConfig+0x36e>
 8002146:	4b5b      	ldr	r3, [pc, #364]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 8002148:	6a1b      	ldr	r3, [r3, #32]
 800214a:	4a5a      	ldr	r2, [pc, #360]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 800214c:	f023 0301 	bic.w	r3, r3, #1
 8002150:	6213      	str	r3, [r2, #32]
 8002152:	4b58      	ldr	r3, [pc, #352]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 8002154:	6a1b      	ldr	r3, [r3, #32]
 8002156:	4a57      	ldr	r2, [pc, #348]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 8002158:	f023 0304 	bic.w	r3, r3, #4
 800215c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d015      	beq.n	8002192 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002166:	f7ff fb67 	bl	8001838 <HAL_GetTick>
 800216a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800216c:	e00a      	b.n	8002184 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800216e:	f7ff fb63 	bl	8001838 <HAL_GetTick>
 8002172:	4602      	mov	r2, r0
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	f241 3288 	movw	r2, #5000	; 0x1388
 800217c:	4293      	cmp	r3, r2
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e0b1      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002184:	4b4b      	ldr	r3, [pc, #300]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 8002186:	6a1b      	ldr	r3, [r3, #32]
 8002188:	f003 0302 	and.w	r3, r3, #2
 800218c:	2b00      	cmp	r3, #0
 800218e:	d0ee      	beq.n	800216e <HAL_RCC_OscConfig+0x37e>
 8002190:	e014      	b.n	80021bc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002192:	f7ff fb51 	bl	8001838 <HAL_GetTick>
 8002196:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002198:	e00a      	b.n	80021b0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800219a:	f7ff fb4d 	bl	8001838 <HAL_GetTick>
 800219e:	4602      	mov	r2, r0
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d901      	bls.n	80021b0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021ac:	2303      	movs	r3, #3
 80021ae:	e09b      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021b0:	4b40      	ldr	r3, [pc, #256]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 80021b2:	6a1b      	ldr	r3, [r3, #32]
 80021b4:	f003 0302 	and.w	r3, r3, #2
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d1ee      	bne.n	800219a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021bc:	7dfb      	ldrb	r3, [r7, #23]
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d105      	bne.n	80021ce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021c2:	4b3c      	ldr	r3, [pc, #240]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 80021c4:	69db      	ldr	r3, [r3, #28]
 80021c6:	4a3b      	ldr	r2, [pc, #236]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 80021c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021cc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	f000 8087 	beq.w	80022e6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021d8:	4b36      	ldr	r3, [pc, #216]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f003 030c 	and.w	r3, r3, #12
 80021e0:	2b08      	cmp	r3, #8
 80021e2:	d061      	beq.n	80022a8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	69db      	ldr	r3, [r3, #28]
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d146      	bne.n	800227a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ec:	4b33      	ldr	r3, [pc, #204]	; (80022bc <HAL_RCC_OscConfig+0x4cc>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f2:	f7ff fb21 	bl	8001838 <HAL_GetTick>
 80021f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021f8:	e008      	b.n	800220c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021fa:	f7ff fb1d 	bl	8001838 <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d901      	bls.n	800220c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e06d      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800220c:	4b29      	ldr	r3, [pc, #164]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002214:	2b00      	cmp	r3, #0
 8002216:	d1f0      	bne.n	80021fa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a1b      	ldr	r3, [r3, #32]
 800221c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002220:	d108      	bne.n	8002234 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002222:	4b24      	ldr	r3, [pc, #144]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	4921      	ldr	r1, [pc, #132]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 8002230:	4313      	orrs	r3, r2
 8002232:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002234:	4b1f      	ldr	r3, [pc, #124]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6a19      	ldr	r1, [r3, #32]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002244:	430b      	orrs	r3, r1
 8002246:	491b      	ldr	r1, [pc, #108]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 8002248:	4313      	orrs	r3, r2
 800224a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800224c:	4b1b      	ldr	r3, [pc, #108]	; (80022bc <HAL_RCC_OscConfig+0x4cc>)
 800224e:	2201      	movs	r2, #1
 8002250:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002252:	f7ff faf1 	bl	8001838 <HAL_GetTick>
 8002256:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002258:	e008      	b.n	800226c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800225a:	f7ff faed 	bl	8001838 <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	2b02      	cmp	r3, #2
 8002266:	d901      	bls.n	800226c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002268:	2303      	movs	r3, #3
 800226a:	e03d      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800226c:	4b11      	ldr	r3, [pc, #68]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d0f0      	beq.n	800225a <HAL_RCC_OscConfig+0x46a>
 8002278:	e035      	b.n	80022e6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800227a:	4b10      	ldr	r3, [pc, #64]	; (80022bc <HAL_RCC_OscConfig+0x4cc>)
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002280:	f7ff fada 	bl	8001838 <HAL_GetTick>
 8002284:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002286:	e008      	b.n	800229a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002288:	f7ff fad6 	bl	8001838 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2b02      	cmp	r3, #2
 8002294:	d901      	bls.n	800229a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e026      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800229a:	4b06      	ldr	r3, [pc, #24]	; (80022b4 <HAL_RCC_OscConfig+0x4c4>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d1f0      	bne.n	8002288 <HAL_RCC_OscConfig+0x498>
 80022a6:	e01e      	b.n	80022e6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	69db      	ldr	r3, [r3, #28]
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d107      	bne.n	80022c0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e019      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>
 80022b4:	40021000 	.word	0x40021000
 80022b8:	40007000 	.word	0x40007000
 80022bc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022c0:	4b0b      	ldr	r3, [pc, #44]	; (80022f0 <HAL_RCC_OscConfig+0x500>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a1b      	ldr	r3, [r3, #32]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d106      	bne.n	80022e2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022de:	429a      	cmp	r2, r3
 80022e0:	d001      	beq.n	80022e6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e000      	b.n	80022e8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80022e6:	2300      	movs	r3, #0
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3718      	adds	r7, #24
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	40021000 	.word	0x40021000

080022f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d101      	bne.n	8002308 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e0d0      	b.n	80024aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002308:	4b6a      	ldr	r3, [pc, #424]	; (80024b4 <HAL_RCC_ClockConfig+0x1c0>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0307 	and.w	r3, r3, #7
 8002310:	683a      	ldr	r2, [r7, #0]
 8002312:	429a      	cmp	r2, r3
 8002314:	d910      	bls.n	8002338 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002316:	4b67      	ldr	r3, [pc, #412]	; (80024b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f023 0207 	bic.w	r2, r3, #7
 800231e:	4965      	ldr	r1, [pc, #404]	; (80024b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	4313      	orrs	r3, r2
 8002324:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002326:	4b63      	ldr	r3, [pc, #396]	; (80024b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0307 	and.w	r3, r3, #7
 800232e:	683a      	ldr	r2, [r7, #0]
 8002330:	429a      	cmp	r2, r3
 8002332:	d001      	beq.n	8002338 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e0b8      	b.n	80024aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	2b00      	cmp	r3, #0
 8002342:	d020      	beq.n	8002386 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0304 	and.w	r3, r3, #4
 800234c:	2b00      	cmp	r3, #0
 800234e:	d005      	beq.n	800235c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002350:	4b59      	ldr	r3, [pc, #356]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	4a58      	ldr	r2, [pc, #352]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002356:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800235a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0308 	and.w	r3, r3, #8
 8002364:	2b00      	cmp	r3, #0
 8002366:	d005      	beq.n	8002374 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002368:	4b53      	ldr	r3, [pc, #332]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	4a52      	ldr	r2, [pc, #328]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 800236e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002372:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002374:	4b50      	ldr	r3, [pc, #320]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	494d      	ldr	r1, [pc, #308]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002382:	4313      	orrs	r3, r2
 8002384:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	2b00      	cmp	r3, #0
 8002390:	d040      	beq.n	8002414 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d107      	bne.n	80023aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800239a:	4b47      	ldr	r3, [pc, #284]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d115      	bne.n	80023d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e07f      	b.n	80024aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d107      	bne.n	80023c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023b2:	4b41      	ldr	r3, [pc, #260]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d109      	bne.n	80023d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e073      	b.n	80024aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023c2:	4b3d      	ldr	r3, [pc, #244]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0302 	and.w	r3, r3, #2
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d101      	bne.n	80023d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e06b      	b.n	80024aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023d2:	4b39      	ldr	r3, [pc, #228]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f023 0203 	bic.w	r2, r3, #3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	4936      	ldr	r1, [pc, #216]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023e4:	f7ff fa28 	bl	8001838 <HAL_GetTick>
 80023e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ea:	e00a      	b.n	8002402 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023ec:	f7ff fa24 	bl	8001838 <HAL_GetTick>
 80023f0:	4602      	mov	r2, r0
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d901      	bls.n	8002402 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e053      	b.n	80024aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002402:	4b2d      	ldr	r3, [pc, #180]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f003 020c 	and.w	r2, r3, #12
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	429a      	cmp	r2, r3
 8002412:	d1eb      	bne.n	80023ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002414:	4b27      	ldr	r3, [pc, #156]	; (80024b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 0307 	and.w	r3, r3, #7
 800241c:	683a      	ldr	r2, [r7, #0]
 800241e:	429a      	cmp	r2, r3
 8002420:	d210      	bcs.n	8002444 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002422:	4b24      	ldr	r3, [pc, #144]	; (80024b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f023 0207 	bic.w	r2, r3, #7
 800242a:	4922      	ldr	r1, [pc, #136]	; (80024b4 <HAL_RCC_ClockConfig+0x1c0>)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	4313      	orrs	r3, r2
 8002430:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002432:	4b20      	ldr	r3, [pc, #128]	; (80024b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0307 	and.w	r3, r3, #7
 800243a:	683a      	ldr	r2, [r7, #0]
 800243c:	429a      	cmp	r2, r3
 800243e:	d001      	beq.n	8002444 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e032      	b.n	80024aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 0304 	and.w	r3, r3, #4
 800244c:	2b00      	cmp	r3, #0
 800244e:	d008      	beq.n	8002462 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002450:	4b19      	ldr	r3, [pc, #100]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	4916      	ldr	r1, [pc, #88]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 800245e:	4313      	orrs	r3, r2
 8002460:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0308 	and.w	r3, r3, #8
 800246a:	2b00      	cmp	r3, #0
 800246c:	d009      	beq.n	8002482 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800246e:	4b12      	ldr	r3, [pc, #72]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	00db      	lsls	r3, r3, #3
 800247c:	490e      	ldr	r1, [pc, #56]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 800247e:	4313      	orrs	r3, r2
 8002480:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002482:	f000 f821 	bl	80024c8 <HAL_RCC_GetSysClockFreq>
 8002486:	4602      	mov	r2, r0
 8002488:	4b0b      	ldr	r3, [pc, #44]	; (80024b8 <HAL_RCC_ClockConfig+0x1c4>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	091b      	lsrs	r3, r3, #4
 800248e:	f003 030f 	and.w	r3, r3, #15
 8002492:	490a      	ldr	r1, [pc, #40]	; (80024bc <HAL_RCC_ClockConfig+0x1c8>)
 8002494:	5ccb      	ldrb	r3, [r1, r3]
 8002496:	fa22 f303 	lsr.w	r3, r2, r3
 800249a:	4a09      	ldr	r2, [pc, #36]	; (80024c0 <HAL_RCC_ClockConfig+0x1cc>)
 800249c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800249e:	4b09      	ldr	r3, [pc, #36]	; (80024c4 <HAL_RCC_ClockConfig+0x1d0>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff f986 	bl	80017b4 <HAL_InitTick>

  return HAL_OK;
 80024a8:	2300      	movs	r3, #0
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3710      	adds	r7, #16
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	40022000 	.word	0x40022000
 80024b8:	40021000 	.word	0x40021000
 80024bc:	08002dec 	.word	0x08002dec
 80024c0:	20000060 	.word	0x20000060
 80024c4:	20000064 	.word	0x20000064

080024c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b087      	sub	sp, #28
 80024cc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024ce:	2300      	movs	r3, #0
 80024d0:	60fb      	str	r3, [r7, #12]
 80024d2:	2300      	movs	r3, #0
 80024d4:	60bb      	str	r3, [r7, #8]
 80024d6:	2300      	movs	r3, #0
 80024d8:	617b      	str	r3, [r7, #20]
 80024da:	2300      	movs	r3, #0
 80024dc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024de:	2300      	movs	r3, #0
 80024e0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024e2:	4b1e      	ldr	r3, [pc, #120]	; (800255c <HAL_RCC_GetSysClockFreq+0x94>)
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	f003 030c 	and.w	r3, r3, #12
 80024ee:	2b04      	cmp	r3, #4
 80024f0:	d002      	beq.n	80024f8 <HAL_RCC_GetSysClockFreq+0x30>
 80024f2:	2b08      	cmp	r3, #8
 80024f4:	d003      	beq.n	80024fe <HAL_RCC_GetSysClockFreq+0x36>
 80024f6:	e027      	b.n	8002548 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024f8:	4b19      	ldr	r3, [pc, #100]	; (8002560 <HAL_RCC_GetSysClockFreq+0x98>)
 80024fa:	613b      	str	r3, [r7, #16]
      break;
 80024fc:	e027      	b.n	800254e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	0c9b      	lsrs	r3, r3, #18
 8002502:	f003 030f 	and.w	r3, r3, #15
 8002506:	4a17      	ldr	r2, [pc, #92]	; (8002564 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002508:	5cd3      	ldrb	r3, [r2, r3]
 800250a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d010      	beq.n	8002538 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002516:	4b11      	ldr	r3, [pc, #68]	; (800255c <HAL_RCC_GetSysClockFreq+0x94>)
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	0c5b      	lsrs	r3, r3, #17
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	4a11      	ldr	r2, [pc, #68]	; (8002568 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002522:	5cd3      	ldrb	r3, [r2, r3]
 8002524:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a0d      	ldr	r2, [pc, #52]	; (8002560 <HAL_RCC_GetSysClockFreq+0x98>)
 800252a:	fb03 f202 	mul.w	r2, r3, r2
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	fbb2 f3f3 	udiv	r3, r2, r3
 8002534:	617b      	str	r3, [r7, #20]
 8002536:	e004      	b.n	8002542 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	4a0c      	ldr	r2, [pc, #48]	; (800256c <HAL_RCC_GetSysClockFreq+0xa4>)
 800253c:	fb02 f303 	mul.w	r3, r2, r3
 8002540:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	613b      	str	r3, [r7, #16]
      break;
 8002546:	e002      	b.n	800254e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002548:	4b05      	ldr	r3, [pc, #20]	; (8002560 <HAL_RCC_GetSysClockFreq+0x98>)
 800254a:	613b      	str	r3, [r7, #16]
      break;
 800254c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800254e:	693b      	ldr	r3, [r7, #16]
}
 8002550:	4618      	mov	r0, r3
 8002552:	371c      	adds	r7, #28
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	40021000 	.word	0x40021000
 8002560:	007a1200 	.word	0x007a1200
 8002564:	08002dfc 	.word	0x08002dfc
 8002568:	08002e0c 	.word	0x08002e0c
 800256c:	003d0900 	.word	0x003d0900

08002570 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002578:	4b0a      	ldr	r3, [pc, #40]	; (80025a4 <RCC_Delay+0x34>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a0a      	ldr	r2, [pc, #40]	; (80025a8 <RCC_Delay+0x38>)
 800257e:	fba2 2303 	umull	r2, r3, r2, r3
 8002582:	0a5b      	lsrs	r3, r3, #9
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	fb02 f303 	mul.w	r3, r2, r3
 800258a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800258c:	bf00      	nop
  }
  while (Delay --);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	1e5a      	subs	r2, r3, #1
 8002592:	60fa      	str	r2, [r7, #12]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d1f9      	bne.n	800258c <RCC_Delay+0x1c>
}
 8002598:	bf00      	nop
 800259a:	bf00      	nop
 800259c:	3714      	adds	r7, #20
 800259e:	46bd      	mov	sp, r7
 80025a0:	bc80      	pop	{r7}
 80025a2:	4770      	bx	lr
 80025a4:	20000060 	.word	0x20000060
 80025a8:	10624dd3 	.word	0x10624dd3

080025ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e041      	b.n	8002642 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d106      	bne.n	80025d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f7ff f856 	bl	8001684 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2202      	movs	r2, #2
 80025dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	3304      	adds	r3, #4
 80025e8:	4619      	mov	r1, r3
 80025ea:	4610      	mov	r0, r2
 80025ec:	f000 fa6e 	bl	8002acc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2201      	movs	r2, #1
 80025f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2201      	movs	r2, #1
 8002604:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2201      	movs	r2, #1
 800260c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2201      	movs	r2, #1
 800263c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
	...

0800264c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800265a:	b2db      	uxtb	r3, r3
 800265c:	2b01      	cmp	r3, #1
 800265e:	d001      	beq.n	8002664 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e035      	b.n	80026d0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2202      	movs	r2, #2
 8002668:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	68da      	ldr	r2, [r3, #12]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f042 0201 	orr.w	r2, r2, #1
 800267a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a16      	ldr	r2, [pc, #88]	; (80026dc <HAL_TIM_Base_Start_IT+0x90>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d009      	beq.n	800269a <HAL_TIM_Base_Start_IT+0x4e>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800268e:	d004      	beq.n	800269a <HAL_TIM_Base_Start_IT+0x4e>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a12      	ldr	r2, [pc, #72]	; (80026e0 <HAL_TIM_Base_Start_IT+0x94>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d111      	bne.n	80026be <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	f003 0307 	and.w	r3, r3, #7
 80026a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2b06      	cmp	r3, #6
 80026aa:	d010      	beq.n	80026ce <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f042 0201 	orr.w	r2, r2, #1
 80026ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026bc:	e007      	b.n	80026ce <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f042 0201 	orr.w	r2, r2, #1
 80026cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026ce:	2300      	movs	r3, #0
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bc80      	pop	{r7}
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	40012c00 	.word	0x40012c00
 80026e0:	40000400 	.word	0x40000400

080026e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	691b      	ldr	r3, [r3, #16]
 80026f2:	f003 0302 	and.w	r3, r3, #2
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d122      	bne.n	8002740 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	f003 0302 	and.w	r3, r3, #2
 8002704:	2b02      	cmp	r3, #2
 8002706:	d11b      	bne.n	8002740 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f06f 0202 	mvn.w	r2, #2
 8002710:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2201      	movs	r2, #1
 8002716:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	f003 0303 	and.w	r3, r3, #3
 8002722:	2b00      	cmp	r3, #0
 8002724:	d003      	beq.n	800272e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 f9b4 	bl	8002a94 <HAL_TIM_IC_CaptureCallback>
 800272c:	e005      	b.n	800273a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 f9a7 	bl	8002a82 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f000 f9b6 	bl	8002aa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	f003 0304 	and.w	r3, r3, #4
 800274a:	2b04      	cmp	r3, #4
 800274c:	d122      	bne.n	8002794 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	f003 0304 	and.w	r3, r3, #4
 8002758:	2b04      	cmp	r3, #4
 800275a:	d11b      	bne.n	8002794 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f06f 0204 	mvn.w	r2, #4
 8002764:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2202      	movs	r2, #2
 800276a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002776:	2b00      	cmp	r3, #0
 8002778:	d003      	beq.n	8002782 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 f98a 	bl	8002a94 <HAL_TIM_IC_CaptureCallback>
 8002780:	e005      	b.n	800278e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f000 f97d 	bl	8002a82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f000 f98c 	bl	8002aa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	f003 0308 	and.w	r3, r3, #8
 800279e:	2b08      	cmp	r3, #8
 80027a0:	d122      	bne.n	80027e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	f003 0308 	and.w	r3, r3, #8
 80027ac:	2b08      	cmp	r3, #8
 80027ae:	d11b      	bne.n	80027e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f06f 0208 	mvn.w	r2, #8
 80027b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2204      	movs	r2, #4
 80027be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	69db      	ldr	r3, [r3, #28]
 80027c6:	f003 0303 	and.w	r3, r3, #3
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d003      	beq.n	80027d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f000 f960 	bl	8002a94 <HAL_TIM_IC_CaptureCallback>
 80027d4:	e005      	b.n	80027e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f953 	bl	8002a82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f000 f962 	bl	8002aa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	f003 0310 	and.w	r3, r3, #16
 80027f2:	2b10      	cmp	r3, #16
 80027f4:	d122      	bne.n	800283c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	f003 0310 	and.w	r3, r3, #16
 8002800:	2b10      	cmp	r3, #16
 8002802:	d11b      	bne.n	800283c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f06f 0210 	mvn.w	r2, #16
 800280c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2208      	movs	r2, #8
 8002812:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800281e:	2b00      	cmp	r3, #0
 8002820:	d003      	beq.n	800282a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f000 f936 	bl	8002a94 <HAL_TIM_IC_CaptureCallback>
 8002828:	e005      	b.n	8002836 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f929 	bl	8002a82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f000 f938 	bl	8002aa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	f003 0301 	and.w	r3, r3, #1
 8002846:	2b01      	cmp	r3, #1
 8002848:	d10e      	bne.n	8002868 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	f003 0301 	and.w	r3, r3, #1
 8002854:	2b01      	cmp	r3, #1
 8002856:	d107      	bne.n	8002868 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f06f 0201 	mvn.w	r2, #1
 8002860:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f7fe fdae 	bl	80013c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002872:	2b80      	cmp	r3, #128	; 0x80
 8002874:	d10e      	bne.n	8002894 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002880:	2b80      	cmp	r3, #128	; 0x80
 8002882:	d107      	bne.n	8002894 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800288c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f000 fa6b 	bl	8002d6a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	691b      	ldr	r3, [r3, #16]
 800289a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800289e:	2b40      	cmp	r3, #64	; 0x40
 80028a0:	d10e      	bne.n	80028c0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028ac:	2b40      	cmp	r3, #64	; 0x40
 80028ae:	d107      	bne.n	80028c0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80028b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f000 f8fc 	bl	8002ab8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	691b      	ldr	r3, [r3, #16]
 80028c6:	f003 0320 	and.w	r3, r3, #32
 80028ca:	2b20      	cmp	r3, #32
 80028cc:	d10e      	bne.n	80028ec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	f003 0320 	and.w	r3, r3, #32
 80028d8:	2b20      	cmp	r3, #32
 80028da:	d107      	bne.n	80028ec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f06f 0220 	mvn.w	r2, #32
 80028e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f000 fa36 	bl	8002d58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80028ec:	bf00      	nop
 80028ee:	3708      	adds	r7, #8
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028fe:	2300      	movs	r3, #0
 8002900:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002908:	2b01      	cmp	r3, #1
 800290a:	d101      	bne.n	8002910 <HAL_TIM_ConfigClockSource+0x1c>
 800290c:	2302      	movs	r3, #2
 800290e:	e0b4      	b.n	8002a7a <HAL_TIM_ConfigClockSource+0x186>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2202      	movs	r2, #2
 800291c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800292e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002936:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	68ba      	ldr	r2, [r7, #8]
 800293e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002948:	d03e      	beq.n	80029c8 <HAL_TIM_ConfigClockSource+0xd4>
 800294a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800294e:	f200 8087 	bhi.w	8002a60 <HAL_TIM_ConfigClockSource+0x16c>
 8002952:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002956:	f000 8086 	beq.w	8002a66 <HAL_TIM_ConfigClockSource+0x172>
 800295a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800295e:	d87f      	bhi.n	8002a60 <HAL_TIM_ConfigClockSource+0x16c>
 8002960:	2b70      	cmp	r3, #112	; 0x70
 8002962:	d01a      	beq.n	800299a <HAL_TIM_ConfigClockSource+0xa6>
 8002964:	2b70      	cmp	r3, #112	; 0x70
 8002966:	d87b      	bhi.n	8002a60 <HAL_TIM_ConfigClockSource+0x16c>
 8002968:	2b60      	cmp	r3, #96	; 0x60
 800296a:	d050      	beq.n	8002a0e <HAL_TIM_ConfigClockSource+0x11a>
 800296c:	2b60      	cmp	r3, #96	; 0x60
 800296e:	d877      	bhi.n	8002a60 <HAL_TIM_ConfigClockSource+0x16c>
 8002970:	2b50      	cmp	r3, #80	; 0x50
 8002972:	d03c      	beq.n	80029ee <HAL_TIM_ConfigClockSource+0xfa>
 8002974:	2b50      	cmp	r3, #80	; 0x50
 8002976:	d873      	bhi.n	8002a60 <HAL_TIM_ConfigClockSource+0x16c>
 8002978:	2b40      	cmp	r3, #64	; 0x40
 800297a:	d058      	beq.n	8002a2e <HAL_TIM_ConfigClockSource+0x13a>
 800297c:	2b40      	cmp	r3, #64	; 0x40
 800297e:	d86f      	bhi.n	8002a60 <HAL_TIM_ConfigClockSource+0x16c>
 8002980:	2b30      	cmp	r3, #48	; 0x30
 8002982:	d064      	beq.n	8002a4e <HAL_TIM_ConfigClockSource+0x15a>
 8002984:	2b30      	cmp	r3, #48	; 0x30
 8002986:	d86b      	bhi.n	8002a60 <HAL_TIM_ConfigClockSource+0x16c>
 8002988:	2b20      	cmp	r3, #32
 800298a:	d060      	beq.n	8002a4e <HAL_TIM_ConfigClockSource+0x15a>
 800298c:	2b20      	cmp	r3, #32
 800298e:	d867      	bhi.n	8002a60 <HAL_TIM_ConfigClockSource+0x16c>
 8002990:	2b00      	cmp	r3, #0
 8002992:	d05c      	beq.n	8002a4e <HAL_TIM_ConfigClockSource+0x15a>
 8002994:	2b10      	cmp	r3, #16
 8002996:	d05a      	beq.n	8002a4e <HAL_TIM_ConfigClockSource+0x15a>
 8002998:	e062      	b.n	8002a60 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6818      	ldr	r0, [r3, #0]
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	6899      	ldr	r1, [r3, #8]
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	685a      	ldr	r2, [r3, #4]
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	f000 f95e 	bl	8002c6a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80029bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	68ba      	ldr	r2, [r7, #8]
 80029c4:	609a      	str	r2, [r3, #8]
      break;
 80029c6:	e04f      	b.n	8002a68 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6818      	ldr	r0, [r3, #0]
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	6899      	ldr	r1, [r3, #8]
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685a      	ldr	r2, [r3, #4]
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	f000 f947 	bl	8002c6a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	689a      	ldr	r2, [r3, #8]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029ea:	609a      	str	r2, [r3, #8]
      break;
 80029ec:	e03c      	b.n	8002a68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6818      	ldr	r0, [r3, #0]
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	6859      	ldr	r1, [r3, #4]
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	461a      	mov	r2, r3
 80029fc:	f000 f8be 	bl	8002b7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2150      	movs	r1, #80	; 0x50
 8002a06:	4618      	mov	r0, r3
 8002a08:	f000 f915 	bl	8002c36 <TIM_ITRx_SetConfig>
      break;
 8002a0c:	e02c      	b.n	8002a68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6818      	ldr	r0, [r3, #0]
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	6859      	ldr	r1, [r3, #4]
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	f000 f8dc 	bl	8002bd8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2160      	movs	r1, #96	; 0x60
 8002a26:	4618      	mov	r0, r3
 8002a28:	f000 f905 	bl	8002c36 <TIM_ITRx_SetConfig>
      break;
 8002a2c:	e01c      	b.n	8002a68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6818      	ldr	r0, [r3, #0]
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	6859      	ldr	r1, [r3, #4]
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	f000 f89e 	bl	8002b7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2140      	movs	r1, #64	; 0x40
 8002a46:	4618      	mov	r0, r3
 8002a48:	f000 f8f5 	bl	8002c36 <TIM_ITRx_SetConfig>
      break;
 8002a4c:	e00c      	b.n	8002a68 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4619      	mov	r1, r3
 8002a58:	4610      	mov	r0, r2
 8002a5a:	f000 f8ec 	bl	8002c36 <TIM_ITRx_SetConfig>
      break;
 8002a5e:	e003      	b.n	8002a68 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	73fb      	strb	r3, [r7, #15]
      break;
 8002a64:	e000      	b.n	8002a68 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002a66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}

08002a82 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a82:	b480      	push	{r7}
 8002a84:	b083      	sub	sp, #12
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a8a:	bf00      	nop
 8002a8c:	370c      	adds	r7, #12
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bc80      	pop	{r7}
 8002a92:	4770      	bx	lr

08002a94 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a9c:	bf00      	nop
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bc80      	pop	{r7}
 8002aa4:	4770      	bx	lr

08002aa6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002aa6:	b480      	push	{r7}
 8002aa8:	b083      	sub	sp, #12
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002aae:	bf00      	nop
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bc80      	pop	{r7}
 8002ab6:	4770      	bx	lr

08002ab8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bc80      	pop	{r7}
 8002ac8:	4770      	bx	lr
	...

08002acc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b085      	sub	sp, #20
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4a25      	ldr	r2, [pc, #148]	; (8002b74 <TIM_Base_SetConfig+0xa8>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d007      	beq.n	8002af4 <TIM_Base_SetConfig+0x28>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002aea:	d003      	beq.n	8002af4 <TIM_Base_SetConfig+0x28>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	4a22      	ldr	r2, [pc, #136]	; (8002b78 <TIM_Base_SetConfig+0xac>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d108      	bne.n	8002b06 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002afa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	68fa      	ldr	r2, [r7, #12]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4a1a      	ldr	r2, [pc, #104]	; (8002b74 <TIM_Base_SetConfig+0xa8>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d007      	beq.n	8002b1e <TIM_Base_SetConfig+0x52>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b14:	d003      	beq.n	8002b1e <TIM_Base_SetConfig+0x52>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4a17      	ldr	r2, [pc, #92]	; (8002b78 <TIM_Base_SetConfig+0xac>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d108      	bne.n	8002b30 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	68fa      	ldr	r2, [r7, #12]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	695b      	ldr	r3, [r3, #20]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	68fa      	ldr	r2, [r7, #12]
 8002b42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	689a      	ldr	r2, [r3, #8]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	4a07      	ldr	r2, [pc, #28]	; (8002b74 <TIM_Base_SetConfig+0xa8>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d103      	bne.n	8002b64 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	691a      	ldr	r2, [r3, #16]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2201      	movs	r2, #1
 8002b68:	615a      	str	r2, [r3, #20]
}
 8002b6a:	bf00      	nop
 8002b6c:	3714      	adds	r7, #20
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bc80      	pop	{r7}
 8002b72:	4770      	bx	lr
 8002b74:	40012c00 	.word	0x40012c00
 8002b78:	40000400 	.word	0x40000400

08002b7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b087      	sub	sp, #28
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6a1b      	ldr	r3, [r3, #32]
 8002b8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	6a1b      	ldr	r3, [r3, #32]
 8002b92:	f023 0201 	bic.w	r2, r3, #1
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ba6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	011b      	lsls	r3, r3, #4
 8002bac:	693a      	ldr	r2, [r7, #16]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	f023 030a 	bic.w	r3, r3, #10
 8002bb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002bba:	697a      	ldr	r2, [r7, #20]
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	621a      	str	r2, [r3, #32]
}
 8002bce:	bf00      	nop
 8002bd0:	371c      	adds	r7, #28
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bc80      	pop	{r7}
 8002bd6:	4770      	bx	lr

08002bd8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b087      	sub	sp, #28
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6a1b      	ldr	r3, [r3, #32]
 8002bee:	f023 0210 	bic.w	r2, r3, #16
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	699b      	ldr	r3, [r3, #24]
 8002bfa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002c02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	031b      	lsls	r3, r3, #12
 8002c08:	693a      	ldr	r2, [r7, #16]
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002c14:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	011b      	lsls	r3, r3, #4
 8002c1a:	697a      	ldr	r2, [r7, #20]
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	693a      	ldr	r2, [r7, #16]
 8002c24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	697a      	ldr	r2, [r7, #20]
 8002c2a:	621a      	str	r2, [r3, #32]
}
 8002c2c:	bf00      	nop
 8002c2e:	371c      	adds	r7, #28
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bc80      	pop	{r7}
 8002c34:	4770      	bx	lr

08002c36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c36:	b480      	push	{r7}
 8002c38:	b085      	sub	sp, #20
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	6078      	str	r0, [r7, #4]
 8002c3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c4e:	683a      	ldr	r2, [r7, #0]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	f043 0307 	orr.w	r3, r3, #7
 8002c58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	68fa      	ldr	r2, [r7, #12]
 8002c5e:	609a      	str	r2, [r3, #8]
}
 8002c60:	bf00      	nop
 8002c62:	3714      	adds	r7, #20
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr

08002c6a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b087      	sub	sp, #28
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	60f8      	str	r0, [r7, #12]
 8002c72:	60b9      	str	r1, [r7, #8]
 8002c74:	607a      	str	r2, [r7, #4]
 8002c76:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c84:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	021a      	lsls	r2, r3, #8
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	431a      	orrs	r2, r3
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	609a      	str	r2, [r3, #8]
}
 8002c9e:	bf00      	nop
 8002ca0:	371c      	adds	r7, #28
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bc80      	pop	{r7}
 8002ca6:	4770      	bx	lr

08002ca8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b085      	sub	sp, #20
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d101      	bne.n	8002cc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	e041      	b.n	8002d44 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2202      	movs	r2, #2
 8002ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ce6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68fa      	ldr	r2, [r7, #12]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68fa      	ldr	r2, [r7, #12]
 8002cf8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a14      	ldr	r2, [pc, #80]	; (8002d50 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d009      	beq.n	8002d18 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d0c:	d004      	beq.n	8002d18 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a10      	ldr	r2, [pc, #64]	; (8002d54 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d10c      	bne.n	8002d32 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	68ba      	ldr	r2, [r7, #8]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68ba      	ldr	r2, [r7, #8]
 8002d30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2201      	movs	r2, #1
 8002d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d42:	2300      	movs	r3, #0
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3714      	adds	r7, #20
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bc80      	pop	{r7}
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	40012c00 	.word	0x40012c00
 8002d54:	40000400 	.word	0x40000400

08002d58 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d60:	bf00      	nop
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bc80      	pop	{r7}
 8002d68:	4770      	bx	lr

08002d6a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b083      	sub	sp, #12
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d72:	bf00      	nop
 8002d74:	370c      	adds	r7, #12
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bc80      	pop	{r7}
 8002d7a:	4770      	bx	lr

08002d7c <__libc_init_array>:
 8002d7c:	b570      	push	{r4, r5, r6, lr}
 8002d7e:	2600      	movs	r6, #0
 8002d80:	4d0c      	ldr	r5, [pc, #48]	; (8002db4 <__libc_init_array+0x38>)
 8002d82:	4c0d      	ldr	r4, [pc, #52]	; (8002db8 <__libc_init_array+0x3c>)
 8002d84:	1b64      	subs	r4, r4, r5
 8002d86:	10a4      	asrs	r4, r4, #2
 8002d88:	42a6      	cmp	r6, r4
 8002d8a:	d109      	bne.n	8002da0 <__libc_init_array+0x24>
 8002d8c:	f000 f822 	bl	8002dd4 <_init>
 8002d90:	2600      	movs	r6, #0
 8002d92:	4d0a      	ldr	r5, [pc, #40]	; (8002dbc <__libc_init_array+0x40>)
 8002d94:	4c0a      	ldr	r4, [pc, #40]	; (8002dc0 <__libc_init_array+0x44>)
 8002d96:	1b64      	subs	r4, r4, r5
 8002d98:	10a4      	asrs	r4, r4, #2
 8002d9a:	42a6      	cmp	r6, r4
 8002d9c:	d105      	bne.n	8002daa <__libc_init_array+0x2e>
 8002d9e:	bd70      	pop	{r4, r5, r6, pc}
 8002da0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002da4:	4798      	blx	r3
 8002da6:	3601      	adds	r6, #1
 8002da8:	e7ee      	b.n	8002d88 <__libc_init_array+0xc>
 8002daa:	f855 3b04 	ldr.w	r3, [r5], #4
 8002dae:	4798      	blx	r3
 8002db0:	3601      	adds	r6, #1
 8002db2:	e7f2      	b.n	8002d9a <__libc_init_array+0x1e>
 8002db4:	08002e10 	.word	0x08002e10
 8002db8:	08002e10 	.word	0x08002e10
 8002dbc:	08002e10 	.word	0x08002e10
 8002dc0:	08002e14 	.word	0x08002e14

08002dc4 <memset>:
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	4402      	add	r2, r0
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d100      	bne.n	8002dce <memset+0xa>
 8002dcc:	4770      	bx	lr
 8002dce:	f803 1b01 	strb.w	r1, [r3], #1
 8002dd2:	e7f9      	b.n	8002dc8 <memset+0x4>

08002dd4 <_init>:
 8002dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dd6:	bf00      	nop
 8002dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dda:	bc08      	pop	{r3}
 8002ddc:	469e      	mov	lr, r3
 8002dde:	4770      	bx	lr

08002de0 <_fini>:
 8002de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002de2:	bf00      	nop
 8002de4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002de6:	bc08      	pop	{r3}
 8002de8:	469e      	mov	lr, r3
 8002dea:	4770      	bx	lr
