[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/HierPathPackedVar/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 261
LIB: work
FILE: ${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
n<> u<260> t<Top_level_rule> c<1> l<1:1> el<27:1>
  n<> u<1> t<Null_rule> p<260> s<259> l<1:1>
  n<> u<259> t<Source_text> p<260> c<134> l<1:1> el<26:10>
    n<> u<134> t<Description> p<259> c<133> s<258> l<1:1> el<14:11>
      n<> u<133> t<Package_declaration> p<134> c<2> l<1:1> el<14:11>
        n<> u<2> t<PACKAGE> p<133> s<3> l<1:1> el<1:8>
        n<std_cache_pkg> u<3> t<STRING_CONST> p<133> s<131> l<1:9> el<1:22>
        n<> u<131> t<Package_item> p<133> c<130> s<132> l<2:4> el<12:16>
          n<> u<130> t<Package_or_generate_item_declaration> p<131> c<129> l<2:4> el<12:16>
            n<> u<129> t<Data_declaration> p<130> c<128> l<2:4> el<12:16>
              n<> u<128> t<Type_declaration> p<129> c<126> l<2:4> el<12:16>
                n<> u<126> t<Data_type> p<128> c<5> s<127> l<2:12> el<12:2>
                  n<> u<5> t<Struct_union> p<126> c<4> s<6> l<2:12> el<2:18>
                    n<> u<4> t<Struct_keyword> p<5> l<2:12> el<2:18>
                  n<> u<6> t<Packed_keyword> p<126> s<13> l<2:19> el<2:25>
                  n<> u<13> t<Struct_union_member> p<126> c<9> s<23> l<3:5> el<3:30>
                    n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<3:5> el<3:10>
                      n<> u<8> t<Data_type> p<9> c<7> l<3:5> el<3:10>
                        n<> u<7> t<IntVec_TypeLogic> p<8> l<3:5> el<3:10>
                    n<> u<12> t<Variable_decl_assignment_list> p<13> c<11> l<3:26> el<3:29>
                      n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<3:26> el<3:29>
                        n<req> u<10> t<STRING_CONST> p<11> l<3:26> el<3:29>
                  n<> u<23> t<Struct_union_member> p<126> c<19> s<33> l<4:5> el<4:34>
                    n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<4:5> el<4:25>
                      n<ariane_axi::ad_req_t> u<18> t<Data_type> p<19> c<16> l<4:5> el<4:25>
                        n<> u<16> t<Class_scope> p<18> c<15> s<17> l<4:5> el<4:17>
                          n<> u<15> t<Class_type> p<16> c<14> l<4:5> el<4:15>
                            n<ariane_axi> u<14> t<STRING_CONST> p<15> l<4:5> el<4:15>
                        n<ad_req_t> u<17> t<STRING_CONST> p<18> l<4:17> el<4:25>
                    n<> u<22> t<Variable_decl_assignment_list> p<23> c<21> l<4:26> el<4:33>
                      n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<4:26> el<4:33>
                        n<reqtype> u<20> t<STRING_CONST> p<21> l<4:26> el<4:33>
                  n<> u<33> t<Struct_union_member> p<126> c<29> s<50> l<5:5> el<5:30>
                    n<> u<29> t<Data_type_or_void> p<33> c<28> s<32> l<5:5> el<5:22>
                      n<ariane_pkg::amo_t> u<28> t<Data_type> p<29> c<26> l<5:5> el<5:22>
                        n<> u<26> t<Class_scope> p<28> c<25> s<27> l<5:5> el<5:17>
                          n<> u<25> t<Class_type> p<26> c<24> l<5:5> el<5:15>
                            n<ariane_pkg> u<24> t<STRING_CONST> p<25> l<5:5> el<5:15>
                        n<amo_t> u<27> t<STRING_CONST> p<28> l<5:17> el<5:22>
                    n<> u<32> t<Variable_decl_assignment_list> p<33> c<31> l<5:26> el<5:29>
                      n<> u<31> t<Variable_decl_assignment> p<32> c<30> l<5:26> el<5:29>
                        n<amo> u<30> t<STRING_CONST> p<31> l<5:26> el<5:29>
                  n<> u<50> t<Struct_union_member> p<126> c<46> s<67> l<6:5> el<6:29>
                    n<> u<46> t<Data_type_or_void> p<50> c<45> s<49> l<6:5> el<6:16>
                      n<> u<45> t<Data_type> p<46> c<34> l<6:5> el<6:16>
                        n<> u<34> t<IntVec_TypeLogic> p<45> s<44> l<6:5> el<6:10>
                        n<> u<44> t<Packed_dimension> p<45> c<43> l<6:11> el<6:16>
                          n<> u<43> t<Constant_range> p<44> c<38> l<6:12> el<6:15>
                            n<> u<38> t<Constant_expression> p<43> c<37> s<42> l<6:12> el<6:13>
                              n<> u<37> t<Constant_primary> p<38> c<36> l<6:12> el<6:13>
                                n<> u<36> t<Primary_literal> p<37> c<35> l<6:12> el<6:13>
                                  n<3> u<35> t<INT_CONST> p<36> l<6:12> el<6:13>
                            n<> u<42> t<Constant_expression> p<43> c<41> l<6:14> el<6:15>
                              n<> u<41> t<Constant_primary> p<42> c<40> l<6:14> el<6:15>
                                n<> u<40> t<Primary_literal> p<41> c<39> l<6:14> el<6:15>
                                  n<0> u<39> t<INT_CONST> p<40> l<6:14> el<6:15>
                    n<> u<49> t<Variable_decl_assignment_list> p<50> c<48> l<6:26> el<6:28>
                      n<> u<48> t<Variable_decl_assignment> p<49> c<47> l<6:26> el<6:28>
                        n<id> u<47> t<STRING_CONST> p<48> l<6:26> el<6:28>
                  n<> u<67> t<Struct_union_member> p<126> c<63> s<84> l<7:5> el<7:31>
                    n<> u<63> t<Data_type_or_void> p<67> c<62> s<66> l<7:5> el<7:17>
                      n<> u<62> t<Data_type> p<63> c<51> l<7:5> el<7:17>
                        n<> u<51> t<IntVec_TypeLogic> p<62> s<61> l<7:5> el<7:10>
                        n<> u<61> t<Packed_dimension> p<62> c<60> l<7:11> el<7:17>
                          n<> u<60> t<Constant_range> p<61> c<55> l<7:12> el<7:16>
                            n<> u<55> t<Constant_expression> p<60> c<54> s<59> l<7:12> el<7:14>
                              n<> u<54> t<Constant_primary> p<55> c<53> l<7:12> el<7:14>
                                n<> u<53> t<Primary_literal> p<54> c<52> l<7:12> el<7:14>
                                  n<63> u<52> t<INT_CONST> p<53> l<7:12> el<7:14>
                            n<> u<59> t<Constant_expression> p<60> c<58> l<7:15> el<7:16>
                              n<> u<58> t<Constant_primary> p<59> c<57> l<7:15> el<7:16>
                                n<> u<57> t<Primary_literal> p<58> c<56> l<7:15> el<7:16>
                                  n<0> u<56> t<INT_CONST> p<57> l<7:15> el<7:16>
                    n<> u<66> t<Variable_decl_assignment_list> p<67> c<65> l<7:26> el<7:30>
                      n<> u<65> t<Variable_decl_assignment> p<66> c<64> l<7:26> el<7:30>
                        n<addr> u<64> t<STRING_CONST> p<65> l<7:26> el<7:30>
                  n<> u<84> t<Struct_union_member> p<126> c<80> s<91> l<8:5> el<8:32>
                    n<> u<80> t<Data_type_or_void> p<84> c<79> s<83> l<8:5> el<8:17>
                      n<> u<79> t<Data_type> p<80> c<68> l<8:5> el<8:17>
                        n<> u<68> t<IntVec_TypeLogic> p<79> s<78> l<8:5> el<8:10>
                        n<> u<78> t<Packed_dimension> p<79> c<77> l<8:11> el<8:17>
                          n<> u<77> t<Constant_range> p<78> c<72> l<8:12> el<8:16>
                            n<> u<72> t<Constant_expression> p<77> c<71> s<76> l<8:12> el<8:14>
                              n<> u<71> t<Constant_primary> p<72> c<70> l<8:12> el<8:14>
                                n<> u<70> t<Primary_literal> p<71> c<69> l<8:12> el<8:14>
                                  n<63> u<69> t<INT_CONST> p<70> l<8:12> el<8:14>
                            n<> u<76> t<Constant_expression> p<77> c<75> l<8:15> el<8:16>
                              n<> u<75> t<Constant_primary> p<76> c<74> l<8:15> el<8:16>
                                n<> u<74> t<Primary_literal> p<75> c<73> l<8:15> el<8:16>
                                  n<0> u<73> t<INT_CONST> p<74> l<8:15> el<8:16>
                    n<> u<83> t<Variable_decl_assignment_list> p<84> c<82> l<8:26> el<8:31>
                      n<> u<82> t<Variable_decl_assignment> p<83> c<81> l<8:26> el<8:31>
                        n<wdata> u<81> t<STRING_CONST> p<82> l<8:26> el<8:31>
                  n<> u<91> t<Struct_union_member> p<126> c<87> s<108> l<9:5> el<9:29>
                    n<> u<87> t<Data_type_or_void> p<91> c<86> s<90> l<9:5> el<9:10>
                      n<> u<86> t<Data_type> p<87> c<85> l<9:5> el<9:10>
                        n<> u<85> t<IntVec_TypeLogic> p<86> l<9:5> el<9:10>
                    n<> u<90> t<Variable_decl_assignment_list> p<91> c<89> l<9:26> el<9:28>
                      n<> u<89> t<Variable_decl_assignment> p<90> c<88> l<9:26> el<9:28>
                        n<we> u<88> t<STRING_CONST> p<89> l<9:26> el<9:28>
                  n<> u<108> t<Struct_union_member> p<126> c<104> s<125> l<10:5> el<10:29>
                    n<> u<104> t<Data_type_or_void> p<108> c<103> s<107> l<10:5> el<10:16>
                      n<> u<103> t<Data_type> p<104> c<92> l<10:5> el<10:16>
                        n<> u<92> t<IntVec_TypeLogic> p<103> s<102> l<10:5> el<10:10>
                        n<> u<102> t<Packed_dimension> p<103> c<101> l<10:11> el<10:16>
                          n<> u<101> t<Constant_range> p<102> c<96> l<10:12> el<10:15>
                            n<> u<96> t<Constant_expression> p<101> c<95> s<100> l<10:12> el<10:13>
                              n<> u<95> t<Constant_primary> p<96> c<94> l<10:12> el<10:13>
                                n<> u<94> t<Primary_literal> p<95> c<93> l<10:12> el<10:13>
                                  n<7> u<93> t<INT_CONST> p<94> l<10:12> el<10:13>
                            n<> u<100> t<Constant_expression> p<101> c<99> l<10:14> el<10:15>
                              n<> u<99> t<Constant_primary> p<100> c<98> l<10:14> el<10:15>
                                n<> u<98> t<Primary_literal> p<99> c<97> l<10:14> el<10:15>
                                  n<0> u<97> t<INT_CONST> p<98> l<10:14> el<10:15>
                    n<> u<107> t<Variable_decl_assignment_list> p<108> c<106> l<10:26> el<10:28>
                      n<> u<106> t<Variable_decl_assignment> p<107> c<105> l<10:26> el<10:28>
                        n<be> u<105> t<STRING_CONST> p<106> l<10:26> el<10:28>
                  n<> u<125> t<Struct_union_member> p<126> c<121> l<11:5> el<11:31>
                    n<> u<121> t<Data_type_or_void> p<125> c<120> s<124> l<11:5> el<11:16>
                      n<> u<120> t<Data_type> p<121> c<109> l<11:5> el<11:16>
                        n<> u<109> t<IntVec_TypeLogic> p<120> s<119> l<11:5> el<11:10>
                        n<> u<119> t<Packed_dimension> p<120> c<118> l<11:11> el<11:16>
                          n<> u<118> t<Constant_range> p<119> c<113> l<11:12> el<11:15>
                            n<> u<113> t<Constant_expression> p<118> c<112> s<117> l<11:12> el<11:13>
                              n<> u<112> t<Constant_primary> p<113> c<111> l<11:12> el<11:13>
                                n<> u<111> t<Primary_literal> p<112> c<110> l<11:12> el<11:13>
                                  n<1> u<110> t<INT_CONST> p<111> l<11:12> el<11:13>
                            n<> u<117> t<Constant_expression> p<118> c<116> l<11:14> el<11:15>
                              n<> u<116> t<Constant_primary> p<117> c<115> l<11:14> el<11:15>
                                n<> u<115> t<Primary_literal> p<116> c<114> l<11:14> el<11:15>
                                  n<0> u<114> t<INT_CONST> p<115> l<11:14> el<11:15>
                    n<> u<124> t<Variable_decl_assignment_list> p<125> c<123> l<11:26> el<11:30>
                      n<> u<123> t<Variable_decl_assignment> p<124> c<122> l<11:26> el<11:30>
                        n<size> u<122> t<STRING_CONST> p<123> l<11:26> el<11:30>
                n<bypass_req_t> u<127> t<STRING_CONST> p<128> l<12:3> el<12:15>
        n<> u<132> t<ENDPACKAGE> p<133> l<14:1> el<14:11>
    n<> u<258> t<Description> p<259> c<257> l<16:1> el<26:10>
      n<> u<257> t<Module_declaration> p<258> c<191> l<16:1> el<26:10>
        n<> u<191> t<Module_ansi_header> p<257> c<135> s<203> l<16:1> el<19:41>
          n<module> u<135> t<Module_keyword> p<191> s<136> l<16:1> el<16:7>
          n<axi_adapter_arbiter> u<136> t<STRING_CONST> p<191> s<137> l<16:8> el<16:27>
          n<> u<137> t<Package_import_declaration_list> p<191> s<165> l<16:28> el<16:28>
          n<> u<165> t<Parameter_port_list> p<191> c<149> s<190> l<16:28> el<18:56>
            n<> u<149> t<Parameter_port_declaration> p<165> c<148> s<164> l<17:5> el<17:27>
              n<> u<148> t<Parameter_declaration> p<149> c<138> l<17:5> el<17:27>
                n<> u<138> t<Data_type_or_implicit> p<148> s<147> l<17:15> el<17:15>
                n<> u<147> t<Param_assignment_list> p<148> c<146> l<17:15> el<17:27>
                  n<> u<146> t<Param_assignment> p<147> c<139> l<17:15> el<17:27>
                    n<NR_PORTS> u<139> t<STRING_CONST> p<146> s<145> l<17:15> el<17:23>
                    n<> u<145> t<Constant_param_expression> p<146> c<144> l<17:26> el<17:27>
                      n<> u<144> t<Constant_mintypmax_expression> p<145> c<143> l<17:26> el<17:27>
                        n<> u<143> t<Constant_expression> p<144> c<142> l<17:26> el<17:27>
                          n<> u<142> t<Constant_primary> p<143> c<141> l<17:26> el<17:27>
                            n<> u<141> t<Primary_literal> p<142> c<140> l<17:26> el<17:27>
                              n<4> u<140> t<INT_CONST> p<141> l<17:26> el<17:27>
            n<> u<164> t<Parameter_port_declaration> p<165> c<163> l<18:5> el<18:55>
              n<> u<163> t<Parameter_declaration> p<164> c<162> l<18:5> el<18:55>
                n<> u<162> t<TYPE> p<163> s<161> l<18:15> el<18:19>
                n<> u<161> t<Param_assignment_list> p<163> c<160> l<18:20> el<18:55>
                  n<> u<160> t<Param_assignment> p<161> c<150> l<18:20> el<18:55>
                    n<req_t> u<150> t<STRING_CONST> p<160> s<159> l<18:20> el<18:25>
                    n<> u<159> t<Constant_param_expression> p<160> c<158> l<18:28> el<18:55>
                      n<> u<158> t<Constant_mintypmax_expression> p<159> c<157> l<18:28> el<18:55>
                        n<> u<157> t<Constant_expression> p<158> c<156> l<18:28> el<18:55>
                          n<> u<156> t<Constant_primary> p<157> c<152> l<18:28> el<18:55>
                            n<> u<152> t<Package_scope> p<156> c<151> s<153> l<18:28> el<18:43>
                              n<std_cache_pkg> u<151> t<STRING_CONST> p<152> l<18:28> el<18:41>
                            n<bypass_req_t> u<153> t<STRING_CONST> p<156> s<155> l<18:43> el<18:55>
                            n<> u<155> t<Constant_select> p<156> c<154> l<18:55> el<18:55>
                              n<> u<154> t<Constant_bit_select> p<155> l<18:55> el<18:55>
          n<> u<190> t<Port_declaration_list> p<191> c<189> l<19:5> el<19:40>
            n<> u<189> t<Ansi_port_declaration> p<190> c<187> l<19:6> el<19:39>
              n<> u<187> t<Net_port_header> p<189> c<166> s<188> l<19:6> el<19:33>
                n<> u<166> t<PortDir_Inp> p<187> s<186> l<19:6> el<19:11>
                n<> u<186> t<Net_port_type> p<187> c<185> l<19:13> el<19:33>
                  n<> u<185> t<Data_type_or_implicit> p<186> c<184> l<19:13> el<19:33>
                    n<req_t> u<184> t<Data_type> p<185> c<167> l<19:13> el<19:33>
                      n<req_t> u<167> t<STRING_CONST> p<184> s<183> l<19:13> el<19:18>
                      n<> u<183> t<Packed_dimension> p<184> c<182> l<19:19> el<19:33>
                        n<> u<182> t<Constant_range> p<183> c<177> l<19:20> el<19:32>
                          n<> u<177> t<Constant_expression> p<182> c<171> s<181> l<19:20> el<19:30>
                            n<> u<171> t<Constant_expression> p<177> c<170> s<176> l<19:20> el<19:28>
                              n<> u<170> t<Constant_primary> p<171> c<169> l<19:20> el<19:28>
                                n<> u<169> t<Primary_literal> p<170> c<168> l<19:20> el<19:28>
                                  n<NR_PORTS> u<168> t<STRING_CONST> p<169> l<19:20> el<19:28>
                            n<> u<176> t<BinOp_Minus> p<177> s<175> l<19:28> el<19:29>
                            n<> u<175> t<Constant_expression> p<177> c<174> l<19:29> el<19:30>
                              n<> u<174> t<Constant_primary> p<175> c<173> l<19:29> el<19:30>
                                n<> u<173> t<Primary_literal> p<174> c<172> l<19:29> el<19:30>
                                  n<1> u<172> t<INT_CONST> p<173> l<19:29> el<19:30>
                          n<> u<181> t<Constant_expression> p<182> c<180> l<19:31> el<19:32>
                            n<> u<180> t<Constant_primary> p<181> c<179> l<19:31> el<19:32>
                              n<> u<179> t<Primary_literal> p<180> c<178> l<19:31> el<19:32>
                                n<0> u<178> t<INT_CONST> p<179> l<19:31> el<19:32>
              n<req_i> u<188> t<STRING_CONST> p<189> l<19:34> el<19:39>
        n<> u<203> t<Non_port_module_item> p<257> c<202> s<255> l<20:5> el<20:17>
          n<> u<202> t<Module_or_generate_item> p<203> c<201> l<20:5> el<20:17>
            n<> u<201> t<Module_common_item> p<202> c<200> l<20:5> el<20:17>
              n<> u<200> t<Module_or_generate_item_declaration> p<201> c<199> l<20:5> el<20:17>
                n<> u<199> t<Package_or_generate_item_declaration> p<200> c<198> l<20:5> el<20:17>
                  n<> u<198> t<Data_declaration> p<199> c<197> l<20:5> el<20:17>
                    n<> u<197> t<Variable_declaration> p<198> c<193> l<20:5> el<20:17>
                      n<> u<193> t<Data_type> p<197> c<192> s<196> l<20:5> el<20:8>
                        n<> u<192> t<IntVec_TypeReg> p<193> l<20:5> el<20:8>
                      n<> u<196> t<Variable_decl_assignment_list> p<197> c<195> l<20:9> el<20:16>
                        n<> u<195> t<Variable_decl_assignment> p<196> c<194> l<20:9> el<20:16>
                          n<state_d> u<194> t<STRING_CONST> p<195> l<20:9> el<20:16>
        n<> u<255> t<Non_port_module_item> p<257> c<254> s<256> l<21:5> el<25:8>
          n<> u<254> t<Module_or_generate_item> p<255> c<253> l<21:5> el<25:8>
            n<> u<253> t<Module_common_item> p<254> c<252> l<21:5> el<25:8>
              n<> u<252> t<Always_construct> p<253> c<204> l<21:5> el<25:8>
                n<> u<204> t<ALWAYS_COMB> p<252> s<251> l<21:5> el<21:16>
                n<> u<251> t<Statement> p<252> c<250> l<21:17> el<25:8>
                  n<> u<250> t<Statement_item> p<251> c<249> l<21:17> el<25:8>
                    n<> u<249> t<Seq_block> p<250> c<247> l<21:17> el<25:8>
                      n<> u<247> t<Statement_or_null> p<249> c<246> s<248> l<22:8> el<24:10>
                        n<> u<246> t<Statement> p<247> c<245> l<22:8> el<24:10>
                          n<> u<245> t<Statement_item> p<246> c<244> l<22:8> el<24:10>
                            n<> u<244> t<Conditional_statement> p<245> c<223> l<22:8> el<24:10>
                              n<> u<223> t<Cond_predicate> p<244> c<222> s<243> l<22:12> el<22:32>
                                n<> u<222> t<Expression_or_cond_pattern> p<223> c<221> l<22:12> el<22:32>
                                  n<> u<221> t<Expression> p<222> c<215> l<22:12> el<22:32>
                                    n<> u<215> t<Expression> p<221> c<214> s<220> l<22:12> el<22:24>
                                      n<> u<214> t<Primary> p<215> c<213> l<22:12> el<22:24>
                                        n<> u<213> t<Complex_func_call> p<214> c<205> l<22:12> el<22:24>
                                          n<req_i> u<205> t<STRING_CONST> p<213> s<209> l<22:12> el<22:17>
                                          n<> u<209> t<Constant_expression> p<213> c<208> s<210> l<22:18> el<22:19>
                                            n<> u<208> t<Constant_primary> p<209> c<207> l<22:18> el<22:19>
                                              n<> u<207> t<Primary_literal> p<208> c<206> l<22:18> el<22:19>
                                                n<i> u<206> t<STRING_CONST> p<207> l<22:18> el<22:19>
                                          n<req> u<210> t<STRING_CONST> p<213> s<212> l<22:21> el<22:24>
                                          n<> u<212> t<Select> p<213> c<211> l<22:25> el<22:25>
                                            n<> u<211> t<Bit_select> p<212> l<22:25> el<22:25>
                                    n<> u<220> t<BinOp_Equiv> p<221> s<219> l<22:25> el<22:27>
                                    n<> u<219> t<Expression> p<221> c<218> l<22:28> el<22:32>
                                      n<> u<218> t<Primary> p<219> c<217> l<22:28> el<22:32>
                                        n<> u<217> t<Primary_literal> p<218> c<216> l<22:28> el<22:32>
                                          n<> u<216> t<Number_1Tickb1> p<217> l<22:28> el<22:32>
                              n<> u<243> t<Statement_or_null> p<244> c<242> l<22:34> el<24:10>
                                n<> u<242> t<Statement> p<243> c<241> l<22:34> el<24:10>
                                  n<> u<241> t<Statement_item> p<242> c<240> l<22:34> el<24:10>
                                    n<> u<240> t<Seq_block> p<241> c<238> l<22:34> el<24:10>
                                      n<> u<238> t<Statement_or_null> p<240> c<237> s<239> l<23:11> el<23:29>
                                        n<> u<237> t<Statement> p<238> c<236> l<23:11> el<23:29>
                                          n<> u<236> t<Statement_item> p<237> c<235> l<23:11> el<23:29>
                                            n<> u<235> t<Blocking_assignment> p<236> c<234> l<23:11> el<23:28>
                                              n<> u<234> t<Operator_assignment> p<235> c<228> l<23:11> el<23:28>
                                                n<> u<228> t<Variable_lvalue> p<234> c<225> s<229> l<23:11> el<23:18>
                                                  n<> u<225> t<Ps_or_hierarchical_identifier> p<228> c<224> s<227> l<23:11> el<23:18>
                                                    n<state_d> u<224> t<STRING_CONST> p<225> l<23:11> el<23:18>
                                                  n<> u<227> t<Select> p<228> c<226> l<23:19> el<23:19>
                                                    n<> u<226> t<Bit_select> p<227> l<23:19> el<23:19>
                                                n<> u<229> t<AssignOp_Assign> p<234> s<233> l<23:19> el<23:20>
                                                n<> u<233> t<Expression> p<234> c<232> l<23:21> el<23:28>
                                                  n<> u<232> t<Primary> p<233> c<231> l<23:21> el<23:28>
                                                    n<> u<231> t<Primary_literal> p<232> c<230> l<23:21> el<23:28>
                                                      n<SERVING> u<230> t<STRING_CONST> p<231> l<23:21> el<23:28>
                                      n<> u<239> t<END> p<240> l<24:7> el<24:10>
                      n<> u<248> t<END> p<249> l<25:5> el<25:8>
        n<> u<256> t<ENDMODULE> p<257> l<26:1> el<26:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv:1:1: No timescale set for "std_cache_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv:16:1: No timescale set for "axi_adapter_arbiter".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv:16:1: Compile module "work@axi_adapter_arbiter".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             1
Begin                                                  2
BitSelect                                              1
Constant                                              12
Design                                                 1
HierPath                                               1
IfStmt                                                 1
LogicNet                                               2
LogicTypespec                                          8
Module                                                 1
Operation                                              1
Package                                                1
ParamAssign                                            1
Parameter                                              1
Port                                                   1
Range                                                  5
RefObj                                                 5
RefTypespec                                           14
StructTypespec                                         1
TypeParameter                                          1
TypedefTypespec                                        1
TypespecMember                                         9
UnsupportedTypespec                                    2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierPathPackedVar/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: std_cache_pkg (std_cache_pkg), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:std_cache_pkg
  |vpiTypedef:
  \_TypedefTypespec: (std_cache_pkg::bypass_req_t), line:12:3, endln:12:15
    |vpiParent:
    \_Package: std_cache_pkg (std_cache_pkg), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
    |vpiName:std_cache_pkg::bypass_req_t
    |vpiTypedefAlias:
    \_RefTypespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiParent:
      \_TypedefTypespec: (std_cache_pkg::bypass_req_t), line:12:3, endln:12:15
      |vpiFullName:std_cache_pkg::bypass_req_t
      |vpiActual:
      \_StructTypespec: , line:2:12, endln:12:2
  |vpiTypedef:
  \_StructTypespec: , line:2:12, endln:12:2
    |vpiParent:
    \_Package: std_cache_pkg (std_cache_pkg), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (req), line:3:26, endln:3:29
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:12:2
      |vpiName:req
      |vpiTypespec:
      \_RefTypespec: (std_cache_pkg::req), line:3:5, endln:3:10
        |vpiParent:
        \_TypespecMember: (req), line:3:26, endln:3:29
        |vpiFullName:std_cache_pkg::req
        |vpiActual:
        \_LogicTypespec: , line:3:5, endln:3:10
    |vpiTypespecMember:
    \_TypespecMember: (reqtype), line:4:26, endln:4:33
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:12:2
      |vpiName:reqtype
      |vpiTypespec:
      \_RefTypespec: (std_cache_pkg::reqtype::ariane_axi::ad_req_t), line:4:5, endln:4:25
        |vpiParent:
        \_TypespecMember: (reqtype), line:4:26, endln:4:33
        |vpiName:ariane_axi::ad_req_t
        |vpiFullName:std_cache_pkg::reqtype::ariane_axi::ad_req_t
        |vpiActual:
        \_UnsupportedTypespec: (ariane_axi::ad_req_t), line:4:5, endln:4:25
    |vpiTypespecMember:
    \_TypespecMember: (amo), line:5:26, endln:5:29
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:12:2
      |vpiName:amo
      |vpiTypespec:
      \_RefTypespec: (std_cache_pkg::amo::ariane_pkg::amo_t), line:5:5, endln:5:22
        |vpiParent:
        \_TypespecMember: (amo), line:5:26, endln:5:29
        |vpiName:ariane_pkg::amo_t
        |vpiFullName:std_cache_pkg::amo::ariane_pkg::amo_t
        |vpiActual:
        \_UnsupportedTypespec: (ariane_pkg::amo_t), line:5:5, endln:5:22
    |vpiTypespecMember:
    \_TypespecMember: (id), line:6:26, endln:6:28
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:12:2
      |vpiName:id
      |vpiTypespec:
      \_RefTypespec: (std_cache_pkg::id), line:6:5, endln:6:16
        |vpiParent:
        \_TypespecMember: (id), line:6:26, endln:6:28
        |vpiFullName:std_cache_pkg::id
        |vpiActual:
        \_LogicTypespec: , line:6:5, endln:6:16
    |vpiTypespecMember:
    \_TypespecMember: (addr), line:7:26, endln:7:30
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:12:2
      |vpiName:addr
      |vpiTypespec:
      \_RefTypespec: (std_cache_pkg::addr), line:7:5, endln:7:17
        |vpiParent:
        \_TypespecMember: (addr), line:7:26, endln:7:30
        |vpiFullName:std_cache_pkg::addr
        |vpiActual:
        \_LogicTypespec: , line:7:5, endln:7:17
    |vpiTypespecMember:
    \_TypespecMember: (wdata), line:8:26, endln:8:31
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:12:2
      |vpiName:wdata
      |vpiTypespec:
      \_RefTypespec: (std_cache_pkg::wdata), line:8:5, endln:8:17
        |vpiParent:
        \_TypespecMember: (wdata), line:8:26, endln:8:31
        |vpiFullName:std_cache_pkg::wdata
        |vpiActual:
        \_LogicTypespec: , line:8:5, endln:8:17
    |vpiTypespecMember:
    \_TypespecMember: (we), line:9:26, endln:9:28
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:12:2
      |vpiName:we
      |vpiTypespec:
      \_RefTypespec: (std_cache_pkg::we), line:9:5, endln:9:10
        |vpiParent:
        \_TypespecMember: (we), line:9:26, endln:9:28
        |vpiFullName:std_cache_pkg::we
        |vpiActual:
        \_LogicTypespec: , line:9:5, endln:9:10
    |vpiTypespecMember:
    \_TypespecMember: (be), line:10:26, endln:10:28
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:12:2
      |vpiName:be
      |vpiTypespec:
      \_RefTypespec: (std_cache_pkg::be), line:10:5, endln:10:16
        |vpiParent:
        \_TypespecMember: (be), line:10:26, endln:10:28
        |vpiFullName:std_cache_pkg::be
        |vpiActual:
        \_LogicTypespec: , line:10:5, endln:10:16
    |vpiTypespecMember:
    \_TypespecMember: (size), line:11:26, endln:11:30
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:12:2
      |vpiName:size
      |vpiTypespec:
      \_RefTypespec: (std_cache_pkg::size), line:11:5, endln:11:16
        |vpiParent:
        \_TypespecMember: (size), line:11:26, endln:11:30
        |vpiFullName:std_cache_pkg::size
        |vpiActual:
        \_LogicTypespec: , line:11:5, endln:11:16
  |vpiTypedef:
  \_LogicTypespec: , line:3:5, endln:3:10
    |vpiParent:
    \_Package: std_cache_pkg (std_cache_pkg), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
  |vpiTypedef:
  \_UnsupportedTypespec: (ariane_axi::ad_req_t), line:4:5, endln:4:25
    |vpiParent:
    \_Package: std_cache_pkg (std_cache_pkg), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
    |vpiName:ariane_axi::ad_req_t
  |vpiTypedef:
  \_UnsupportedTypespec: (ariane_pkg::amo_t), line:5:5, endln:5:22
    |vpiParent:
    \_Package: std_cache_pkg (std_cache_pkg), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
    |vpiName:ariane_pkg::amo_t
  |vpiTypedef:
  \_LogicTypespec: , line:6:5, endln:6:16
    |vpiParent:
    \_Package: std_cache_pkg (std_cache_pkg), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
    |vpiRange:
    \_Range: , line:6:11, endln:6:16
      |vpiParent:
      \_LogicTypespec: , line:6:5, endln:6:16
      |vpiLeftRange:
      \_Constant: , line:6:12, endln:6:13
        |vpiParent:
        \_Range: , line:6:11, endln:6:16
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:14, endln:6:15
        |vpiParent:
        \_Range: , line:6:11, endln:6:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:7:5, endln:7:17
    |vpiParent:
    \_Package: std_cache_pkg (std_cache_pkg), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
    |vpiRange:
    \_Range: , line:7:11, endln:7:17
      |vpiParent:
      \_LogicTypespec: , line:7:5, endln:7:17
      |vpiLeftRange:
      \_Constant: , line:7:12, endln:7:14
        |vpiParent:
        \_Range: , line:7:11, endln:7:17
        |vpiDecompile:63
        |vpiSize:64
        |UINT:63
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:15, endln:7:16
        |vpiParent:
        \_Range: , line:7:11, endln:7:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:8:5, endln:8:17
    |vpiParent:
    \_Package: std_cache_pkg (std_cache_pkg), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
    |vpiRange:
    \_Range: , line:8:11, endln:8:17
      |vpiParent:
      \_LogicTypespec: , line:8:5, endln:8:17
      |vpiLeftRange:
      \_Constant: , line:8:12, endln:8:14
        |vpiParent:
        \_Range: , line:8:11, endln:8:17
        |vpiDecompile:63
        |vpiSize:64
        |UINT:63
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:15, endln:8:16
        |vpiParent:
        \_Range: , line:8:11, endln:8:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:9:5, endln:9:10
    |vpiParent:
    \_Package: std_cache_pkg (std_cache_pkg), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
  |vpiTypedef:
  \_LogicTypespec: , line:10:5, endln:10:16
    |vpiParent:
    \_Package: std_cache_pkg (std_cache_pkg), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
    |vpiRange:
    \_Range: , line:10:11, endln:10:16
      |vpiParent:
      \_LogicTypespec: , line:10:5, endln:10:16
      |vpiLeftRange:
      \_Constant: , line:10:12, endln:10:13
        |vpiParent:
        \_Range: , line:10:11, endln:10:16
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:14, endln:10:15
        |vpiParent:
        \_Range: , line:10:11, endln:10:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:11:5, endln:11:16
    |vpiParent:
    \_Package: std_cache_pkg (std_cache_pkg), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
    |vpiRange:
    \_Range: , line:11:11, endln:11:16
      |vpiParent:
      \_LogicTypespec: , line:11:5, endln:11:16
      |vpiLeftRange:
      \_Constant: , line:11:12, endln:11:13
        |vpiParent:
        \_Range: , line:11:11, endln:11:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:11:14, endln:11:15
        |vpiParent:
        \_Range: , line:11:11, endln:11:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_TypedefTypespec: (std_cache_pkg::bypass_req_t), line:12:3, endln:12:15
  |vpiImportTypespec:
  \_StructTypespec: , line:2:12, endln:12:2
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:5, endln:3:10
  |vpiImportTypespec:
  \_UnsupportedTypespec: (ariane_axi::ad_req_t), line:4:5, endln:4:25
  |vpiImportTypespec:
  \_UnsupportedTypespec: (ariane_pkg::amo_t), line:5:5, endln:5:22
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:5, endln:6:16
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:5, endln:7:17
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:5, endln:8:17
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:5, endln:9:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:5, endln:10:16
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:5, endln:11:16
  |vpiDefName:std_cache_pkg
|vpiAllModules:
\_Module: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@axi_adapter_arbiter
  |vpiParameter:
  \_Parameter: (work@axi_adapter_arbiter.NR_PORTS), line:17:15, endln:17:27
    |vpiParent:
    \_Module: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |UINT:4
    |vpiName:NR_PORTS
    |vpiFullName:work@axi_adapter_arbiter.NR_PORTS
  |vpiParameter:
  \_TypeParameter: (work@axi_adapter_arbiter.req_t), line:18:20, endln:18:25
    |vpiParent:
    \_Module: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiName:req_t
    |vpiFullName:work@axi_adapter_arbiter.req_t
    |vpiTypespec:
    \_RefTypespec: (work@axi_adapter_arbiter.req_t.std_cache_pkg::bypass_req_t), line:18:28, endln:18:55
      |vpiParent:
      \_TypeParameter: (work@axi_adapter_arbiter.req_t), line:18:20, endln:18:25
      |vpiName:std_cache_pkg::bypass_req_t
      |vpiFullName:work@axi_adapter_arbiter.req_t.std_cache_pkg::bypass_req_t
      |vpiActual:
      \_TypedefTypespec: (std_cache_pkg::bypass_req_t), line:12:3, endln:12:15
  |vpiParamAssign:
  \_ParamAssign: , line:17:15, endln:17:27
    |vpiParent:
    \_Module: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiRhs:
    \_Constant: , line:17:26, endln:17:27
      |vpiParent:
      \_ParamAssign: , line:17:15, endln:17:27
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@axi_adapter_arbiter.NR_PORTS), line:17:15, endln:17:27
  |vpiTypedef:
  \_TypeParameter: (work@axi_adapter_arbiter.req_t), line:18:20, endln:18:25
  |vpiTypedef:
  \_LogicTypespec: , line:20:5, endln:20:8
    |vpiParent:
    \_Module: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
  |vpiImportTypespec:
  \_TypeParameter: (work@axi_adapter_arbiter.req_t), line:18:20, endln:18:25
  |vpiImportTypespec:
  \_LogicNet: (work@axi_adapter_arbiter.req_i), line:19:34, endln:19:39
    |vpiParent:
    \_Module: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiTypespec:
    \_RefTypespec: (work@axi_adapter_arbiter.req_i.req_t), line:19:13, endln:19:18
      |vpiParent:
      \_LogicNet: (work@axi_adapter_arbiter.req_i), line:19:34, endln:19:39
      |vpiName:req_t
      |vpiFullName:work@axi_adapter_arbiter.req_i.req_t
      |vpiActual:
      \_TypeParameter: (work@axi_adapter_arbiter.req_t), line:18:20, endln:18:25
    |vpiName:req_i
    |vpiFullName:work@axi_adapter_arbiter.req_i
  |vpiImportTypespec:
  \_LogicTypespec: , line:20:5, endln:20:8
  |vpiImportTypespec:
  \_LogicNet: (work@axi_adapter_arbiter.state_d), line:20:9, endln:20:16
    |vpiParent:
    \_Module: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiTypespec:
    \_RefTypespec: (work@axi_adapter_arbiter.state_d), line:20:5, endln:20:8
      |vpiParent:
      \_LogicNet: (work@axi_adapter_arbiter.state_d), line:20:9, endln:20:16
      |vpiFullName:work@axi_adapter_arbiter.state_d
      |vpiActual:
      \_LogicTypespec: , line:20:5, endln:20:8
    |vpiName:state_d
    |vpiFullName:work@axi_adapter_arbiter.state_d
    |vpiNetType:48
  |vpiDefName:work@axi_adapter_arbiter
  |vpiNet:
  \_LogicNet: (work@axi_adapter_arbiter.req_i), line:19:34, endln:19:39
  |vpiNet:
  \_LogicNet: (work@axi_adapter_arbiter.state_d), line:20:9, endln:20:16
  |vpiPort:
  \_Port: (req_i), line:19:34, endln:19:39
    |vpiParent:
    \_Module: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiName:req_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@axi_adapter_arbiter.req_i.req_t), line:19:13, endln:19:18
      |vpiParent:
      \_Port: (req_i), line:19:34, endln:19:39
      |vpiName:req_t
      |vpiFullName:work@axi_adapter_arbiter.req_i.req_t
      |vpiActual:
      \_TypeParameter: (work@axi_adapter_arbiter.req_t), line:18:20, endln:18:25
  |vpiProcess:
  \_Always: , line:21:5, endln:25:8
    |vpiParent:
    \_Module: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiStmt:
    \_Begin: (work@axi_adapter_arbiter), line:21:17, endln:25:8
      |vpiParent:
      \_Always: , line:21:5, endln:25:8
      |vpiFullName:work@axi_adapter_arbiter
      |vpiImportTypespec:
      \_LogicNet: (work@axi_adapter_arbiter.i), line:22:18, endln:22:19
        |vpiParent:
        \_Begin: (work@axi_adapter_arbiter), line:21:17, endln:25:8
        |vpiName:i
        |vpiFullName:work@axi_adapter_arbiter.i
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@axi_adapter_arbiter.req), line:22:21, endln:22:24
        |vpiParent:
        \_Begin: (work@axi_adapter_arbiter), line:21:17, endln:25:8
        |vpiName:req
        |vpiFullName:work@axi_adapter_arbiter.req
        |vpiNetType:1
      |vpiStmt:
      \_IfStmt: , line:22:8, endln:24:10
        |vpiParent:
        \_Begin: (work@axi_adapter_arbiter), line:21:17, endln:25:8
        |vpiCondition:
        \_Operation: , line:22:12, endln:22:32
          |vpiParent:
          \_IfStmt: , line:22:8, endln:24:10
          |vpiOpType:14
          |vpiOperand:
          \_HierPath: (req_i[i].req), line:22:12, endln:22:24
            |vpiParent:
            \_Operation: , line:22:12, endln:22:32
            |vpiActual:
            \_BitSelect: (req_i[i]), line:22:12, endln:22:17
              |vpiParent:
              \_HierPath: (req_i[i].req), line:22:12, endln:22:24
              |vpiName:req_i
              |vpiFullName:req_i[i]
              |vpiActual:
              \_LogicNet: (work@axi_adapter_arbiter.req_i), line:19:34, endln:19:39
              |vpiIndex:
              \_RefObj: (work@axi_adapter_arbiter.req_i[i].req.i), line:22:18, endln:22:19
                |vpiParent:
                \_BitSelect: (req_i[i]), line:22:12, endln:22:17
                |vpiName:i
                |vpiFullName:work@axi_adapter_arbiter.req_i[i].req.i
                |vpiActual:
                \_LogicNet: (work@axi_adapter_arbiter.i), line:22:18, endln:22:19
            |vpiActual:
            \_RefObj: (work@axi_adapter_arbiter.req), line:22:21, endln:22:24
              |vpiParent:
              \_HierPath: (req_i[i].req), line:22:12, endln:22:24
              |vpiName:req
              |vpiFullName:work@axi_adapter_arbiter.req
              |vpiActual:
              \_LogicNet: (work@axi_adapter_arbiter.req), line:22:21, endln:22:24
            |vpiName:req_i[i].req
          |vpiOperand:
          \_Constant: , line:22:28, endln:22:32
            |vpiParent:
            \_Operation: , line:22:12, endln:22:32
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
        |vpiStmt:
        \_Begin: (work@axi_adapter_arbiter), line:22:34, endln:24:10
          |vpiParent:
          \_IfStmt: , line:22:8, endln:24:10
          |vpiFullName:work@axi_adapter_arbiter
          |vpiImportTypespec:
          \_LogicNet: (work@axi_adapter_arbiter.SERVING), line:23:21, endln:23:28
            |vpiParent:
            \_Begin: (work@axi_adapter_arbiter), line:22:34, endln:24:10
            |vpiName:SERVING
            |vpiFullName:work@axi_adapter_arbiter.SERVING
            |vpiNetType:1
          |vpiStmt:
          \_Assignment: , line:23:11, endln:23:28
            |vpiParent:
            \_Begin: (work@axi_adapter_arbiter), line:22:34, endln:24:10
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_RefObj: (work@axi_adapter_arbiter.SERVING), line:23:21, endln:23:28
              |vpiParent:
              \_Assignment: , line:23:11, endln:23:28
              |vpiName:SERVING
              |vpiFullName:work@axi_adapter_arbiter.SERVING
              |vpiActual:
              \_LogicNet: (work@axi_adapter_arbiter.SERVING), line:23:21, endln:23:28
            |vpiLhs:
            \_RefObj: (work@axi_adapter_arbiter.state_d), line:23:11, endln:23:18
              |vpiParent:
              \_Assignment: , line:23:11, endln:23:28
              |vpiName:state_d
              |vpiFullName:work@axi_adapter_arbiter.state_d
              |vpiActual:
              \_LogicNet: (work@axi_adapter_arbiter.state_d), line:20:9, endln:20:16
    |vpiAlwaysType:2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
