PPA Report for priority_display_codec.v (Module: priority_display_codec)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 20
FF Count: 105
IO Count: 63
Cell Count: 284

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 894.45 MHz
Reg-to-Reg Critical Path Delay: 0.925 ns

POWER METRICS:
-------------
Total Power Consumption: 0.468 W
