{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@94:104@HdlIdDef", "  reg                                 dac_bypass = 1'b0;\n  reg                                 dac_bypass_m1 = 1'b0;\n\n  // internal wires\n\n  wire                                dma_wren_s;\n  wire                                dma_ready_bypass_s;\n  wire    [(DATA_WIDTH-1):0]          dac_data_fifo_s;\n  wire    [(DATA_WIDTH-1):0]          dac_data_bypass_s;\n  wire    [ADDRESS_WIDTH:0]           dma_addr_diff_s;\n  wire    [ADDRESS_WIDTH:0]           dac_addr_diff_s;\n"], "Clone Blocks": [["hdl/library/util_dacfifo/util_dacfifo.v@95:105", "  reg                                 dac_bypass_m1 = 1'b0;\n\n  // internal wires\n\n  wire                                dma_wren_s;\n  wire                                dma_ready_bypass_s;\n  wire    [(DATA_WIDTH-1):0]          dac_data_fifo_s;\n  wire    [(DATA_WIDTH-1):0]          dac_data_bypass_s;\n  wire    [ADDRESS_WIDTH:0]           dma_addr_diff_s;\n  wire    [ADDRESS_WIDTH:0]           dac_addr_diff_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_waddr_b2g_s;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@96:106", "\n  // internal wires\n\n  wire                                dma_wren_s;\n  wire                                dma_ready_bypass_s;\n  wire    [(DATA_WIDTH-1):0]          dac_data_fifo_s;\n  wire    [(DATA_WIDTH-1):0]          dac_data_bypass_s;\n  wire    [ADDRESS_WIDTH:0]           dma_addr_diff_s;\n  wire    [ADDRESS_WIDTH:0]           dac_addr_diff_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_waddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_raddr_b2g_s;\n"]], "Diff Content": {"Delete": [], "Add": [[99, "  wire                                dma_xfer_posedge_s;\n"]]}}