RAM design. EE271 optional project. 
The code is in verilog. Simulations were carried out in XilinxISE.
Details can be found in the report.
