// fp_add.v

// Generated using ACDS version 18.1 222

`timescale 1 ps / 1 ps
module fp_add (
		input  wire        clk,    //    clk.clk
		input  wire        areset, // areset.reset
		input  wire [31:0] a,      //      a.a
		input  wire [31:0] b,      //      b.b
		output wire [31:0] q       //      q.q
	);
    //delay
    reg [31:0]              q_r[3:0];
    wire [31:0]             q_o;

    always @ (posedge clk) begin 
        q_r[3] <= q_r[2];
        q_r[2] <= q_r[1];
        q_r[1] <= q_r[0];
        q_r[0] <= q_o;
    end

    assign q = q_r[3];
    
	fp_add_altera_fp_functions_181_4fwd3cy fp_functions_0 (
		.clk    (clk),    //   input,   width = 1,    clk.clk
		.areset (areset), //   input,   width = 1, areset.reset
		.a      (a),      //   input,  width = 32,      a.a
		.b      (b),      //   input,  width = 32,      b.b
		.q      (q_o)       //  output,  width = 32,      q.q
	);

endmodule
