module module_0 (
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output [id_1 : id_2] id_5,
    input id_6
);
  id_7 id_8 (
      .id_5(id_2),
      .id_6(id_4),
      .id_4(id_5),
      .id_6(id_4),
      .id_5(1),
      .id_2(id_1),
      .id_3(id_1),
      .id_4(id_6),
      .id_5(1)
  );
  id_9 id_10 (
      .id_5(id_1),
      .id_3(id_2),
      .id_6(id_2),
      .id_5(id_5),
      .id_1(id_8),
      .id_6(id_2)
  );
endmodule
