
4bit-sdio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c594  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007ac  0800c764  0800c764  0000d764  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cf10  0800cf10  0000e06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cf10  0800cf10  0000df10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cf18  0800cf18  0000e06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cf18  0800cf18  0000df18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cf1c  0800cf1c  0000df1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800cf20  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008988  2000006c  0800cf8c  0000e06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200089f4  0800cf8c  0000e9f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018262  00000000  00000000  0000e09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039e0  00000000  00000000  000262fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f0  00000000  00000000  00029ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001002  00000000  00000000  0002b1d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000260e4  00000000  00000000  0002c1d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c2b4  00000000  00000000  000522b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5dc2  00000000  00000000  0006e56a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014432c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ea8  00000000  00000000  00144370  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0014a218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c74c 	.word	0x0800c74c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	0800c74c 	.word	0x0800c74c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <HAL_SPI_TxRxHalfCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	first_half_filled = true;
 80005e4:	4b08      	ldr	r3, [pc, #32]	@ (8000608 <HAL_SPI_TxRxHalfCpltCallback+0x2c>)
 80005e6:	2201      	movs	r2, #1
 80005e8:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 80005ea:	2201      	movs	r2, #1
 80005ec:	2180      	movs	r1, #128	@ 0x80
 80005ee:	4807      	ldr	r0, [pc, #28]	@ (800060c <HAL_SPI_TxRxHalfCpltCallback+0x30>)
 80005f0:	f002 f828 	bl	8002644 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
 80005f4:	2201      	movs	r2, #1
 80005f6:	2108      	movs	r1, #8
 80005f8:	4805      	ldr	r0, [pc, #20]	@ (8000610 <HAL_SPI_TxRxHalfCpltCallback+0x34>)
 80005fa:	f002 f823 	bl	8002644 <HAL_GPIO_WritePin>
}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	20000858 	.word	0x20000858
 800060c:	40020400 	.word	0x40020400
 8000610:	40020c00 	.word	0x40020c00

08000614 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
	second_half_filled = true;
 800061c:	4b08      	ldr	r3, [pc, #32]	@ (8000640 <HAL_SPI_TxRxCpltCallback+0x2c>)
 800061e:	2201      	movs	r2, #1
 8000620:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 8000622:	2201      	movs	r2, #1
 8000624:	2180      	movs	r1, #128	@ 0x80
 8000626:	4807      	ldr	r0, [pc, #28]	@ (8000644 <HAL_SPI_TxRxCpltCallback+0x30>)
 8000628:	f002 f80c 	bl	8002644 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
 800062c:	2201      	movs	r2, #1
 800062e:	2108      	movs	r1, #8
 8000630:	4805      	ldr	r0, [pc, #20]	@ (8000648 <HAL_SPI_TxRxCpltCallback+0x34>)
 8000632:	f002 f807 	bl	8002644 <HAL_GPIO_WritePin>
}
 8000636:	bf00      	nop
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000859 	.word	0x20000859
 8000644:	40020400 	.word	0x40020400
 8000648:	40020c00 	.word	0x40020c00

0800064c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000652:	f001 f895 	bl	8001780 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000656:	f000 f855 	bl	8000704 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065a:	f000 f9e3 	bl	8000a24 <MX_GPIO_Init>
  MX_DMA_Init();
 800065e:	f000 f9a9 	bl	80009b4 <MX_DMA_Init>
  MX_SDIO_SD_Init();
 8000662:	f000 f8bb 	bl	80007dc <MX_SDIO_SD_Init>
  MX_USART3_UART_Init();
 8000666:	f000 f94d 	bl	8000904 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800066a:	f000 f975 	bl	8000958 <MX_USB_OTG_FS_PCD_Init>
  MX_USART2_UART_Init();
 800066e:	f000 f91f 	bl	80008b0 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8000672:	f007 ff05 	bl	8008480 <MX_FATFS_Init>
  MX_SPI1_Init();
 8000676:	f000 f8e5 	bl	8000844 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
//  SDIO_SDCard_Test();
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800067a:	2201      	movs	r2, #1
 800067c:	2110      	movs	r1, #16
 800067e:	481c      	ldr	r0, [pc, #112]	@ (80006f0 <main+0xa4>)
 8000680:	f001 ffe0 	bl	8002644 <HAL_GPIO_WritePin>

  printf("started SPI Transmit\n");
 8000684:	481b      	ldr	r0, [pc, #108]	@ (80006f4 <main+0xa8>)
 8000686:	f00b faad 	bl	800bbe4 <puts>
  for(int i = 0; i < SPI_BUFFER_SIZE; i++){
 800068a:	2300      	movs	r3, #0
 800068c:	607b      	str	r3, [r7, #4]
 800068e:	e00e      	b.n	80006ae <main+0x62>
	  spi_buffer[i] = i % 256;
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	425a      	negs	r2, r3
 8000694:	b2db      	uxtb	r3, r3
 8000696:	b2d2      	uxtb	r2, r2
 8000698:	bf58      	it	pl
 800069a:	4253      	negpl	r3, r2
 800069c:	b2d9      	uxtb	r1, r3
 800069e:	4a16      	ldr	r2, [pc, #88]	@ (80006f8 <main+0xac>)
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	4413      	add	r3, r2
 80006a4:	460a      	mov	r2, r1
 80006a6:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < SPI_BUFFER_SIZE; i++){
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	3301      	adds	r3, #1
 80006ac:	607b      	str	r3, [r7, #4]
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80006b4:	dbec      	blt.n	8000690 <main+0x44>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	printf("Hello World\n\r");

	if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin)){
 80006b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006ba:	4810      	ldr	r0, [pc, #64]	@ (80006fc <main+0xb0>)
 80006bc:	f001 ffaa 	bl	8002614 <HAL_GPIO_ReadPin>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d00d      	beq.n	80006e2 <main+0x96>
		HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
 80006c6:	2201      	movs	r2, #1
 80006c8:	2101      	movs	r1, #1
 80006ca:	480d      	ldr	r0, [pc, #52]	@ (8000700 <main+0xb4>)
 80006cc:	f001 ffba 	bl	8002644 <HAL_GPIO_WritePin>
//		SPI_SDIO_Test(SPI_BUFFER_SIZE * 256);
		SPI_SDIO_Test(SPI_BUFFER_SIZE * 256);
 80006d0:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80006d4:	f000 fa9c 	bl	8000c10 <SPI_SDIO_Test>
//		SDIO_SDCard_Test();
		HAL_Delay(1000);
 80006d8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006dc:	f001 f8c2 	bl	8001864 <HAL_Delay>
 80006e0:	e7e9      	b.n	80006b6 <main+0x6a>
	}
	else {
		HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_RESET);
 80006e2:	2200      	movs	r2, #0
 80006e4:	2101      	movs	r1, #1
 80006e6:	4806      	ldr	r0, [pc, #24]	@ (8000700 <main+0xb4>)
 80006e8:	f001 ffac 	bl	8002644 <HAL_GPIO_WritePin>
	if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin)){
 80006ec:	e7e3      	b.n	80006b6 <main+0x6a>
 80006ee:	bf00      	nop
 80006f0:	40020000 	.word	0x40020000
 80006f4:	0800c764 	.word	0x0800c764
 80006f8:	2000085c 	.word	0x2000085c
 80006fc:	40020800 	.word	0x40020800
 8000700:	40020400 	.word	0x40020400

08000704 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b094      	sub	sp, #80	@ 0x50
 8000708:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800070a:	f107 031c 	add.w	r3, r7, #28
 800070e:	2234      	movs	r2, #52	@ 0x34
 8000710:	2100      	movs	r1, #0
 8000712:	4618      	mov	r0, r3
 8000714:	f00b fa6e 	bl	800bbf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000718:	f107 0308 	add.w	r3, r7, #8
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
 8000720:	605a      	str	r2, [r3, #4]
 8000722:	609a      	str	r2, [r3, #8]
 8000724:	60da      	str	r2, [r3, #12]
 8000726:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000728:	2300      	movs	r3, #0
 800072a:	607b      	str	r3, [r7, #4]
 800072c:	4b29      	ldr	r3, [pc, #164]	@ (80007d4 <SystemClock_Config+0xd0>)
 800072e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000730:	4a28      	ldr	r2, [pc, #160]	@ (80007d4 <SystemClock_Config+0xd0>)
 8000732:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000736:	6413      	str	r3, [r2, #64]	@ 0x40
 8000738:	4b26      	ldr	r3, [pc, #152]	@ (80007d4 <SystemClock_Config+0xd0>)
 800073a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800073c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000744:	2300      	movs	r3, #0
 8000746:	603b      	str	r3, [r7, #0]
 8000748:	4b23      	ldr	r3, [pc, #140]	@ (80007d8 <SystemClock_Config+0xd4>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a22      	ldr	r2, [pc, #136]	@ (80007d8 <SystemClock_Config+0xd4>)
 800074e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000752:	6013      	str	r3, [r2, #0]
 8000754:	4b20      	ldr	r3, [pc, #128]	@ (80007d8 <SystemClock_Config+0xd4>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800075c:	603b      	str	r3, [r7, #0]
 800075e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000760:	2301      	movs	r3, #1
 8000762:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000764:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000768:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800076a:	2302      	movs	r3, #2
 800076c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800076e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000772:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000774:	2304      	movs	r3, #4
 8000776:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000778:	23a8      	movs	r3, #168	@ 0xa8
 800077a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800077c:	2302      	movs	r3, #2
 800077e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000780:	2307      	movs	r3, #7
 8000782:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000784:	2302      	movs	r3, #2
 8000786:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000788:	f107 031c 	add.w	r3, r7, #28
 800078c:	4618      	mov	r0, r3
 800078e:	f002 ff21 	bl	80035d4 <HAL_RCC_OscConfig>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000798:	f000 fb96 	bl	8000ec8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800079c:	230f      	movs	r3, #15
 800079e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007a0:	2302      	movs	r3, #2
 80007a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a4:	2300      	movs	r3, #0
 80007a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007a8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007ac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007b2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007b4:	f107 0308 	add.w	r3, r7, #8
 80007b8:	2105      	movs	r1, #5
 80007ba:	4618      	mov	r0, r3
 80007bc:	f002 f896 	bl	80028ec <HAL_RCC_ClockConfig>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80007c6:	f000 fb7f 	bl	8000ec8 <Error_Handler>
  }
}
 80007ca:	bf00      	nop
 80007cc:	3750      	adds	r7, #80	@ 0x50
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	40023800 	.word	0x40023800
 80007d8:	40007000 	.word	0x40007000

080007dc <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80007e0:	4b16      	ldr	r3, [pc, #88]	@ (800083c <MX_SDIO_SD_Init+0x60>)
 80007e2:	4a17      	ldr	r2, [pc, #92]	@ (8000840 <MX_SDIO_SD_Init+0x64>)
 80007e4:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80007e6:	4b15      	ldr	r3, [pc, #84]	@ (800083c <MX_SDIO_SD_Init+0x60>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80007ec:	4b13      	ldr	r3, [pc, #76]	@ (800083c <MX_SDIO_SD_Init+0x60>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80007f2:	4b12      	ldr	r3, [pc, #72]	@ (800083c <MX_SDIO_SD_Init+0x60>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80007f8:	4b10      	ldr	r3, [pc, #64]	@ (800083c <MX_SDIO_SD_Init+0x60>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 80007fe:	4b0f      	ldr	r3, [pc, #60]	@ (800083c <MX_SDIO_SD_Init+0x60>)
 8000800:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000804:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8000806:	4b0d      	ldr	r3, [pc, #52]	@ (800083c <MX_SDIO_SD_Init+0x60>)
 8000808:	2200      	movs	r2, #0
 800080a:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  	  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800080c:	4b0b      	ldr	r3, [pc, #44]	@ (800083c <MX_SDIO_SD_Init+0x60>)
 800080e:	2200      	movs	r2, #0
 8000810:	611a      	str	r2, [r3, #16]
  	  if(HAL_SD_Init(&hsd) != HAL_OK){
 8000812:	480a      	ldr	r0, [pc, #40]	@ (800083c <MX_SDIO_SD_Init+0x60>)
 8000814:	f003 f97c 	bl	8003b10 <HAL_SD_Init>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_SDIO_SD_Init+0x46>
  		  Error_Handler();
 800081e:	f000 fb53 	bl	8000ec8 <Error_Handler>
  	  }

  	  if(HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK){
 8000822:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000826:	4805      	ldr	r0, [pc, #20]	@ (800083c <MX_SDIO_SD_Init+0x60>)
 8000828:	f003 ff2c 	bl	8004684 <HAL_SD_ConfigWideBusOperation>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_SDIO_SD_Init+0x5a>
  		  Error_Handler();
 8000832:	f000 fb49 	bl	8000ec8 <Error_Handler>
  	  }

  /* USER CODE END SDIO_Init 2 */

}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	20000088 	.word	0x20000088
 8000840:	40012c00 	.word	0x40012c00

08000844 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000848:	4b17      	ldr	r3, [pc, #92]	@ (80008a8 <MX_SPI1_Init+0x64>)
 800084a:	4a18      	ldr	r2, [pc, #96]	@ (80008ac <MX_SPI1_Init+0x68>)
 800084c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800084e:	4b16      	ldr	r3, [pc, #88]	@ (80008a8 <MX_SPI1_Init+0x64>)
 8000850:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000854:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000856:	4b14      	ldr	r3, [pc, #80]	@ (80008a8 <MX_SPI1_Init+0x64>)
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800085c:	4b12      	ldr	r3, [pc, #72]	@ (80008a8 <MX_SPI1_Init+0x64>)
 800085e:	2200      	movs	r2, #0
 8000860:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000862:	4b11      	ldr	r3, [pc, #68]	@ (80008a8 <MX_SPI1_Init+0x64>)
 8000864:	2200      	movs	r2, #0
 8000866:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000868:	4b0f      	ldr	r3, [pc, #60]	@ (80008a8 <MX_SPI1_Init+0x64>)
 800086a:	2200      	movs	r2, #0
 800086c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800086e:	4b0e      	ldr	r3, [pc, #56]	@ (80008a8 <MX_SPI1_Init+0x64>)
 8000870:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000874:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000876:	4b0c      	ldr	r3, [pc, #48]	@ (80008a8 <MX_SPI1_Init+0x64>)
 8000878:	2208      	movs	r2, #8
 800087a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800087c:	4b0a      	ldr	r3, [pc, #40]	@ (80008a8 <MX_SPI1_Init+0x64>)
 800087e:	2200      	movs	r2, #0
 8000880:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000882:	4b09      	ldr	r3, [pc, #36]	@ (80008a8 <MX_SPI1_Init+0x64>)
 8000884:	2200      	movs	r2, #0
 8000886:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000888:	4b07      	ldr	r3, [pc, #28]	@ (80008a8 <MX_SPI1_Init+0x64>)
 800088a:	2200      	movs	r2, #0
 800088c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800088e:	4b06      	ldr	r3, [pc, #24]	@ (80008a8 <MX_SPI1_Init+0x64>)
 8000890:	220a      	movs	r2, #10
 8000892:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000894:	4804      	ldr	r0, [pc, #16]	@ (80008a8 <MX_SPI1_Init+0x64>)
 8000896:	f004 fc50 	bl	800513a <HAL_SPI_Init>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80008a0:	f000 fb12 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008a4:	bf00      	nop
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	200001cc 	.word	0x200001cc
 80008ac:	40013000 	.word	0x40013000

080008b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008b4:	4b11      	ldr	r3, [pc, #68]	@ (80008fc <MX_USART2_UART_Init+0x4c>)
 80008b6:	4a12      	ldr	r2, [pc, #72]	@ (8000900 <MX_USART2_UART_Init+0x50>)
 80008b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008ba:	4b10      	ldr	r3, [pc, #64]	@ (80008fc <MX_USART2_UART_Init+0x4c>)
 80008bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008c2:	4b0e      	ldr	r3, [pc, #56]	@ (80008fc <MX_USART2_UART_Init+0x4c>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008c8:	4b0c      	ldr	r3, [pc, #48]	@ (80008fc <MX_USART2_UART_Init+0x4c>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008ce:	4b0b      	ldr	r3, [pc, #44]	@ (80008fc <MX_USART2_UART_Init+0x4c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008d4:	4b09      	ldr	r3, [pc, #36]	@ (80008fc <MX_USART2_UART_Init+0x4c>)
 80008d6:	220c      	movs	r2, #12
 80008d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008da:	4b08      	ldr	r3, [pc, #32]	@ (80008fc <MX_USART2_UART_Init+0x4c>)
 80008dc:	2200      	movs	r2, #0
 80008de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008e0:	4b06      	ldr	r3, [pc, #24]	@ (80008fc <MX_USART2_UART_Init+0x4c>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008e6:	4805      	ldr	r0, [pc, #20]	@ (80008fc <MX_USART2_UART_Init+0x4c>)
 80008e8:	f005 fd3e 	bl	8006368 <HAL_UART_Init>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008f2:	f000 fae9 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008f6:	bf00      	nop
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	200002e4 	.word	0x200002e4
 8000900:	40004400 	.word	0x40004400

08000904 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000908:	4b11      	ldr	r3, [pc, #68]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 800090a:	4a12      	ldr	r2, [pc, #72]	@ (8000954 <MX_USART3_UART_Init+0x50>)
 800090c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800090e:	4b10      	ldr	r3, [pc, #64]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 8000910:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000914:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000916:	4b0e      	ldr	r3, [pc, #56]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 8000918:	2200      	movs	r2, #0
 800091a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800091c:	4b0c      	ldr	r3, [pc, #48]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 800091e:	2200      	movs	r2, #0
 8000920:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000922:	4b0b      	ldr	r3, [pc, #44]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 8000924:	2200      	movs	r2, #0
 8000926:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000928:	4b09      	ldr	r3, [pc, #36]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 800092a:	220c      	movs	r2, #12
 800092c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800092e:	4b08      	ldr	r3, [pc, #32]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 8000930:	2200      	movs	r2, #0
 8000932:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000934:	4b06      	ldr	r3, [pc, #24]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 8000936:	2200      	movs	r2, #0
 8000938:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800093a:	4805      	ldr	r0, [pc, #20]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 800093c:	f005 fd14 	bl	8006368 <HAL_UART_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000946:	f000 fabf 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	2000032c 	.word	0x2000032c
 8000954:	40004800 	.word	0x40004800

08000958 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800095c:	4b14      	ldr	r3, [pc, #80]	@ (80009b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800095e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000962:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000964:	4b12      	ldr	r3, [pc, #72]	@ (80009b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000966:	2206      	movs	r2, #6
 8000968:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800096a:	4b11      	ldr	r3, [pc, #68]	@ (80009b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800096c:	2202      	movs	r2, #2
 800096e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000970:	4b0f      	ldr	r3, [pc, #60]	@ (80009b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000972:	2200      	movs	r2, #0
 8000974:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000976:	4b0e      	ldr	r3, [pc, #56]	@ (80009b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000978:	2202      	movs	r2, #2
 800097a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800097c:	4b0c      	ldr	r3, [pc, #48]	@ (80009b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800097e:	2201      	movs	r2, #1
 8000980:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000982:	4b0b      	ldr	r3, [pc, #44]	@ (80009b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000984:	2200      	movs	r2, #0
 8000986:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000988:	4b09      	ldr	r3, [pc, #36]	@ (80009b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800098a:	2200      	movs	r2, #0
 800098c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800098e:	4b08      	ldr	r3, [pc, #32]	@ (80009b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000990:	2201      	movs	r2, #1
 8000992:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000994:	4b06      	ldr	r3, [pc, #24]	@ (80009b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000996:	2200      	movs	r2, #0
 8000998:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800099a:	4805      	ldr	r0, [pc, #20]	@ (80009b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800099c:	f001 fe6b 	bl	8002676 <HAL_PCD_Init>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80009a6:	f000 fa8f 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80009aa:	bf00      	nop
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	20000374 	.word	0x20000374

080009b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80009ba:	2300      	movs	r3, #0
 80009bc:	607b      	str	r3, [r7, #4]
 80009be:	4b18      	ldr	r3, [pc, #96]	@ (8000a20 <MX_DMA_Init+0x6c>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c2:	4a17      	ldr	r2, [pc, #92]	@ (8000a20 <MX_DMA_Init+0x6c>)
 80009c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80009c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ca:	4b15      	ldr	r3, [pc, #84]	@ (8000a20 <MX_DMA_Init+0x6c>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80009d2:	607b      	str	r3, [r7, #4]
 80009d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80009d6:	2200      	movs	r2, #0
 80009d8:	2100      	movs	r1, #0
 80009da:	2038      	movs	r0, #56	@ 0x38
 80009dc:	f001 f841 	bl	8001a62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80009e0:	2038      	movs	r0, #56	@ 0x38
 80009e2:	f001 f85a 	bl	8001a9a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80009e6:	2200      	movs	r2, #0
 80009e8:	2100      	movs	r1, #0
 80009ea:	203b      	movs	r0, #59	@ 0x3b
 80009ec:	f001 f839 	bl	8001a62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80009f0:	203b      	movs	r0, #59	@ 0x3b
 80009f2:	f001 f852 	bl	8001a9a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 80009f6:	2200      	movs	r2, #0
 80009f8:	2100      	movs	r1, #0
 80009fa:	2044      	movs	r0, #68	@ 0x44
 80009fc:	f001 f831 	bl	8001a62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8000a00:	2044      	movs	r0, #68	@ 0x44
 8000a02:	f001 f84a 	bl	8001a9a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2100      	movs	r1, #0
 8000a0a:	2045      	movs	r0, #69	@ 0x45
 8000a0c:	f001 f829 	bl	8001a62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000a10:	2045      	movs	r0, #69	@ 0x45
 8000a12:	f001 f842 	bl	8001a9a <HAL_NVIC_EnableIRQ>

}
 8000a16:	bf00      	nop
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40023800 	.word	0x40023800

08000a24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b08c      	sub	sp, #48	@ 0x30
 8000a28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2a:	f107 031c 	add.w	r3, r7, #28
 8000a2e:	2200      	movs	r2, #0
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	605a      	str	r2, [r3, #4]
 8000a34:	609a      	str	r2, [r3, #8]
 8000a36:	60da      	str	r2, [r3, #12]
 8000a38:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	61bb      	str	r3, [r7, #24]
 8000a3e:	4b65      	ldr	r3, [pc, #404]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a42:	4a64      	ldr	r2, [pc, #400]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000a44:	f043 0304 	orr.w	r3, r3, #4
 8000a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a4a:	4b62      	ldr	r3, [pc, #392]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	f003 0304 	and.w	r3, r3, #4
 8000a52:	61bb      	str	r3, [r7, #24]
 8000a54:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	617b      	str	r3, [r7, #20]
 8000a5a:	4b5e      	ldr	r3, [pc, #376]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5e:	4a5d      	ldr	r2, [pc, #372]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000a60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a66:	4b5b      	ldr	r3, [pc, #364]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a6e:	617b      	str	r3, [r7, #20]
 8000a70:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	613b      	str	r3, [r7, #16]
 8000a76:	4b57      	ldr	r3, [pc, #348]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7a:	4a56      	ldr	r2, [pc, #344]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000a7c:	f043 0301 	orr.w	r3, r3, #1
 8000a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a82:	4b54      	ldr	r3, [pc, #336]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a86:	f003 0301 	and.w	r3, r3, #1
 8000a8a:	613b      	str	r3, [r7, #16]
 8000a8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	4b50      	ldr	r3, [pc, #320]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	4a4f      	ldr	r2, [pc, #316]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000a98:	f043 0302 	orr.w	r3, r3, #2
 8000a9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9e:	4b4d      	ldr	r3, [pc, #308]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa2:	f003 0302 	and.w	r3, r3, #2
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aaa:	2300      	movs	r3, #0
 8000aac:	60bb      	str	r3, [r7, #8]
 8000aae:	4b49      	ldr	r3, [pc, #292]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab2:	4a48      	ldr	r2, [pc, #288]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000ab4:	f043 0308 	orr.w	r3, r3, #8
 8000ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aba:	4b46      	ldr	r3, [pc, #280]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000abe:	f003 0308 	and.w	r3, r3, #8
 8000ac2:	60bb      	str	r3, [r7, #8]
 8000ac4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	607b      	str	r3, [r7, #4]
 8000aca:	4b42      	ldr	r3, [pc, #264]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ace:	4a41      	ldr	r2, [pc, #260]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000ad0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ad6:	4b3f      	ldr	r3, [pc, #252]	@ (8000bd4 <MX_GPIO_Init+0x1b0>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ade:	607b      	str	r3, [r7, #4]
 8000ae0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2110      	movs	r1, #16
 8000ae6:	483c      	ldr	r0, [pc, #240]	@ (8000bd8 <MX_GPIO_Init+0x1b4>)
 8000ae8:	f001 fdac 	bl	8002644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000aec:	2200      	movs	r2, #0
 8000aee:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000af2:	483a      	ldr	r0, [pc, #232]	@ (8000bdc <MX_GPIO_Init+0x1b8>)
 8000af4:	f001 fda6 	bl	8002644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000af8:	2200      	movs	r2, #0
 8000afa:	2140      	movs	r1, #64	@ 0x40
 8000afc:	4838      	ldr	r0, [pc, #224]	@ (8000be0 <MX_GPIO_Init+0x1bc>)
 8000afe:	f001 fda1 	bl	8002644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000b02:	2200      	movs	r2, #0
 8000b04:	2118      	movs	r1, #24
 8000b06:	4837      	ldr	r0, [pc, #220]	@ (8000be4 <MX_GPIO_Init+0x1c0>)
 8000b08:	f001 fd9c 	bl	8002644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000b0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b12:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000b1c:	f107 031c 	add.w	r3, r7, #28
 8000b20:	4619      	mov	r1, r3
 8000b22:	4831      	ldr	r0, [pc, #196]	@ (8000be8 <MX_GPIO_Init+0x1c4>)
 8000b24:	f001 fbe2 	bl	80022ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000b28:	2308      	movs	r3, #8
 8000b2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b30:	2300      	movs	r3, #0
 8000b32:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b34:	f107 031c 	add.w	r3, r7, #28
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4827      	ldr	r0, [pc, #156]	@ (8000bd8 <MX_GPIO_Init+0x1b4>)
 8000b3c:	f001 fbd6 	bl	80022ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000b40:	2310      	movs	r3, #16
 8000b42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b44:	2301      	movs	r3, #1
 8000b46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b50:	f107 031c 	add.w	r3, r7, #28
 8000b54:	4619      	mov	r1, r3
 8000b56:	4820      	ldr	r0, [pc, #128]	@ (8000bd8 <MX_GPIO_Init+0x1b4>)
 8000b58:	f001 fbc8 	bl	80022ec <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000b5c:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000b60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b62:	2301      	movs	r3, #1
 8000b64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b6e:	f107 031c 	add.w	r3, r7, #28
 8000b72:	4619      	mov	r1, r3
 8000b74:	4819      	ldr	r0, [pc, #100]	@ (8000bdc <MX_GPIO_Init+0x1b8>)
 8000b76:	f001 fbb9 	bl	80022ec <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000b7a:	2340      	movs	r3, #64	@ 0x40
 8000b7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b86:	2300      	movs	r3, #0
 8000b88:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b8a:	f107 031c 	add.w	r3, r7, #28
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4813      	ldr	r0, [pc, #76]	@ (8000be0 <MX_GPIO_Init+0x1bc>)
 8000b92:	f001 fbab 	bl	80022ec <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b96:	2380      	movs	r3, #128	@ 0x80
 8000b98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ba2:	f107 031c 	add.w	r3, r7, #28
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	480d      	ldr	r0, [pc, #52]	@ (8000be0 <MX_GPIO_Init+0x1bc>)
 8000baa:	f001 fb9f 	bl	80022ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000bae:	2318      	movs	r3, #24
 8000bb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bbe:	f107 031c 	add.w	r3, r7, #28
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4807      	ldr	r0, [pc, #28]	@ (8000be4 <MX_GPIO_Init+0x1c0>)
 8000bc6:	f001 fb91 	bl	80022ec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bca:	bf00      	nop
 8000bcc:	3730      	adds	r7, #48	@ 0x30
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40023800 	.word	0x40023800
 8000bd8:	40020000 	.word	0x40020000
 8000bdc:	40020400 	.word	0x40020400
 8000be0:	40021800 	.word	0x40021800
 8000be4:	40020c00 	.word	0x40020c00
 8000be8:	40020800 	.word	0x40020800

08000bec <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  *   None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]

  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000bf4:	1d39      	adds	r1, r7, #4
 8000bf6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	4803      	ldr	r0, [pc, #12]	@ (8000c0c <__io_putchar+0x20>)
 8000bfe:	f005 fc03 	bl	8006408 <HAL_UART_Transmit>

  return ch;
 8000c02:	687b      	ldr	r3, [r7, #4]
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3708      	adds	r7, #8
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	200002e4 	.word	0x200002e4

08000c10 <SPI_SDIO_Test>:

static void SPI_SDIO_Test(uint32_t num_bytes){
 8000c10:	b580      	push	{r7, lr}
 8000c12:	f5ad 5d02 	sub.w	sp, sp, #8320	@ 0x2080
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000c1e:	f843 0c84 	str.w	r0, [r3, #-132]
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
	UINT WWC;
	FATFS FatFs;
	FIL Fil;
	FRESULT FR_Status;
	FR_Status = f_mount(&FatFs, SDPath, 1);
 8000c22:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8000c26:	f103 0308 	add.w	r3, r3, #8
 8000c2a:	3b08      	subs	r3, #8
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	4998      	ldr	r1, [pc, #608]	@ (8000e90 <SPI_SDIO_Test+0x280>)
 8000c30:	4618      	mov	r0, r3
 8000c32:	f00a f85b 	bl	800acec <f_mount>
 8000c36:	4603      	mov	r3, r0
 8000c38:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000c3c:	f102 0203 	add.w	r2, r2, #3
 8000c40:	7013      	strb	r3, [r2, #0]
	FR_Status = f_open(&Fil, "test.bin", FA_WRITE | FA_READ | FA_CREATE_ALWAYS);
 8000c42:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000c46:	3b38      	subs	r3, #56	@ 0x38
 8000c48:	220b      	movs	r2, #11
 8000c4a:	4992      	ldr	r1, [pc, #584]	@ (8000e94 <SPI_SDIO_Test+0x284>)
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f00a f893 	bl	800ad78 <f_open>
 8000c52:	4603      	mov	r3, r0
 8000c54:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000c58:	f102 0203 	add.w	r2, r2, #3
 8000c5c:	7013      	strb	r3, [r2, #0]
	if(FR_Status != FR_OK)
 8000c5e:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000c62:	f103 0303 	add.w	r3, r3, #3
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d014      	beq.n	8000c96 <SPI_SDIO_Test+0x86>
	{
		printf("Error! While Creating/Opening A New Text File, Error Code: (%i)\r\n", FR_Status);
 8000c6c:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000c70:	f103 0303 	add.w	r3, r3, #3
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	4619      	mov	r1, r3
 8000c78:	4887      	ldr	r0, [pc, #540]	@ (8000e98 <SPI_SDIO_Test+0x288>)
 8000c7a:	f00a ff4b 	bl	800bb14 <iprintf>
		FR_Status = f_mount(NULL, "", 0);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	4986      	ldr	r1, [pc, #536]	@ (8000e9c <SPI_SDIO_Test+0x28c>)
 8000c82:	2000      	movs	r0, #0
 8000c84:	f00a f832 	bl	800acec <f_mount>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000c8e:	f102 0203 	add.w	r2, r2, #3
 8000c92:	7013      	strb	r3, [r2, #0]
 8000c94:	e0f7      	b.n	8000e86 <SPI_SDIO_Test+0x276>
		return;
	}

	uint8_t ackByte = 0;
 8000c96:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	f803 2c79 	strb.w	r2, [r3, #-121]
	while (ackByte != 67){
 8000ca0:	e027      	b.n	8000cf2 <SPI_SDIO_Test+0xe2>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	2110      	movs	r1, #16
 8000ca6:	487e      	ldr	r0, [pc, #504]	@ (8000ea0 <SPI_SDIO_Test+0x290>)
 8000ca8:	f001 fccc 	bl	8002644 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, (uint8_t *)&start_code, 1, 100);
 8000cac:	2364      	movs	r3, #100	@ 0x64
 8000cae:	2201      	movs	r2, #1
 8000cb0:	497c      	ldr	r1, [pc, #496]	@ (8000ea4 <SPI_SDIO_Test+0x294>)
 8000cb2:	487d      	ldr	r0, [pc, #500]	@ (8000ea8 <SPI_SDIO_Test+0x298>)
 8000cb4:	f004 faca 	bl	800524c <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000cb8:	2201      	movs	r2, #1
 8000cba:	2110      	movs	r1, #16
 8000cbc:	4878      	ldr	r0, [pc, #480]	@ (8000ea0 <SPI_SDIO_Test+0x290>)
 8000cbe:	f001 fcc1 	bl	8002644 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8000cc2:	200a      	movs	r0, #10
 8000cc4:	f000 fdce 	bl	8001864 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	2110      	movs	r1, #16
 8000ccc:	4874      	ldr	r0, [pc, #464]	@ (8000ea0 <SPI_SDIO_Test+0x290>)
 8000cce:	f001 fcb9 	bl	8002644 <HAL_GPIO_WritePin>
		HAL_SPI_Receive(&hspi1, (uint8_t *)&ackByte, 1, 100);
 8000cd2:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8000cd6:	3939      	subs	r1, #57	@ 0x39
 8000cd8:	2364      	movs	r3, #100	@ 0x64
 8000cda:	2201      	movs	r2, #1
 8000cdc:	4872      	ldr	r0, [pc, #456]	@ (8000ea8 <SPI_SDIO_Test+0x298>)
 8000cde:	f004 fbf9 	bl	80054d4 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	2110      	movs	r1, #16
 8000ce6:	486e      	ldr	r0, [pc, #440]	@ (8000ea0 <SPI_SDIO_Test+0x290>)
 8000ce8:	f001 fcac 	bl	8002644 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8000cec:	200a      	movs	r0, #10
 8000cee:	f000 fdb9 	bl	8001864 <HAL_Delay>
	while (ackByte != 67){
 8000cf2:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000cf6:	f813 3c79 	ldrb.w	r3, [r3, #-121]
 8000cfa:	2b43      	cmp	r3, #67	@ 0x43
 8000cfc:	d1d1      	bne.n	8000ca2 <SPI_SDIO_Test+0x92>
	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2110      	movs	r1, #16
 8000d02:	4867      	ldr	r0, [pc, #412]	@ (8000ea0 <SPI_SDIO_Test+0x290>)
 8000d04:	f001 fc9e 	bl	8002644 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&num_bytes, 4, 100);
 8000d08:	f107 0108 	add.w	r1, r7, #8
 8000d0c:	3904      	subs	r1, #4
 8000d0e:	2364      	movs	r3, #100	@ 0x64
 8000d10:	2204      	movs	r2, #4
 8000d12:	4865      	ldr	r0, [pc, #404]	@ (8000ea8 <SPI_SDIO_Test+0x298>)
 8000d14:	f004 fa9a 	bl	800524c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	2110      	movs	r1, #16
 8000d1c:	4860      	ldr	r0, [pc, #384]	@ (8000ea0 <SPI_SDIO_Test+0x290>)
 8000d1e:	f001 fc91 	bl	8002644 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8000d22:	2005      	movs	r0, #5
 8000d24:	f000 fd9e 	bl	8001864 <HAL_Delay>

//	else{
//	  f_write(&Fil, buffer, num_bytes, &WWC);
//	  f_close(&Fil);
//	}
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	2108      	movs	r1, #8
 8000d2c:	485f      	ldr	r0, [pc, #380]	@ (8000eac <SPI_SDIO_Test+0x29c>)
 8000d2e:	f001 fc89 	bl	8002644 <HAL_GPIO_WritePin>
//	for(int i = 0; i < 256; i++){
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
//		f_write(&Fil, spi_buffer, SPI_BUFFER_SIZE , &WWC);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
//	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000d32:	2200      	movs	r2, #0
 8000d34:	2110      	movs	r1, #16
 8000d36:	485a      	ldr	r0, [pc, #360]	@ (8000ea0 <SPI_SDIO_Test+0x290>)
 8000d38:	f001 fc84 	bl	8002644 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA(&hspi1, (uint8_t *)spi_buffer,(uint8_t *)spi_buffer, SPI_BUFFER_SIZE);
 8000d3c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d40:	4a5b      	ldr	r2, [pc, #364]	@ (8000eb0 <SPI_SDIO_Test+0x2a0>)
 8000d42:	495b      	ldr	r1, [pc, #364]	@ (8000eb0 <SPI_SDIO_Test+0x2a0>)
 8000d44:	4858      	ldr	r0, [pc, #352]	@ (8000ea8 <SPI_SDIO_Test+0x298>)
 8000d46:	f004 fe87 	bl	8005a58 <HAL_SPI_TransmitReceive_DMA>
	uint32_t written_bytes = 0;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000d50:	f102 0204 	add.w	r2, r2, #4
 8000d54:	6013      	str	r3, [r2, #0]
	uint32_t start_time = HAL_GetTick();
 8000d56:	f000 fd79 	bl	800184c <HAL_GetTick>
 8000d5a:	f507 5301 	add.w	r3, r7, #8256	@ 0x2040
 8000d5e:	f103 033c 	add.w	r3, r3, #60	@ 0x3c
 8000d62:	6018      	str	r0, [r3, #0]
	while ((HAL_GetTick() - start_time) < 15000 && (written_bytes < num_bytes - 1)){
 8000d64:	e049      	b.n	8000dfa <SPI_SDIO_Test+0x1ea>
		if(first_half_filled){
 8000d66:	4b53      	ldr	r3, [pc, #332]	@ (8000eb4 <SPI_SDIO_Test+0x2a4>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d01f      	beq.n	8000db0 <SPI_SDIO_Test+0x1a0>
//			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
			f_write(&Fil, &spi_buffer, HALF_SPI_BUFFER_SIZE , &WWC);
 8000d70:	f507 5301 	add.w	r3, r7, #8256	@ 0x2040
 8000d74:	f103 0338 	add.w	r3, r3, #56	@ 0x38
 8000d78:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 8000d7c:	3838      	subs	r0, #56	@ 0x38
 8000d7e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d82:	494b      	ldr	r1, [pc, #300]	@ (8000eb0 <SPI_SDIO_Test+0x2a0>)
 8000d84:	f00a f9d0 	bl	800b128 <f_write>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	2108      	movs	r1, #8
 8000d8c:	4847      	ldr	r0, [pc, #284]	@ (8000eac <SPI_SDIO_Test+0x29c>)
 8000d8e:	f001 fc59 	bl	8002644 <HAL_GPIO_WritePin>
			written_bytes += HALF_SPI_BUFFER_SIZE;
 8000d92:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000d96:	f103 0304 	add.w	r3, r3, #4
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000da0:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000da4:	f102 0204 	add.w	r2, r2, #4
 8000da8:	6013      	str	r3, [r2, #0]
			first_half_filled = false;
 8000daa:	4b42      	ldr	r3, [pc, #264]	@ (8000eb4 <SPI_SDIO_Test+0x2a4>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	701a      	strb	r2, [r3, #0]
		}
		if(second_half_filled){
 8000db0:	4b41      	ldr	r3, [pc, #260]	@ (8000eb8 <SPI_SDIO_Test+0x2a8>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d01f      	beq.n	8000dfa <SPI_SDIO_Test+0x1ea>
//			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
			f_write(&Fil, &spi_buffer[HALF_SPI_BUFFER_SIZE], HALF_SPI_BUFFER_SIZE , &WWC);
 8000dba:	f507 5301 	add.w	r3, r7, #8256	@ 0x2040
 8000dbe:	f103 0338 	add.w	r3, r3, #56	@ 0x38
 8000dc2:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 8000dc6:	3838      	subs	r0, #56	@ 0x38
 8000dc8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000dcc:	493b      	ldr	r1, [pc, #236]	@ (8000ebc <SPI_SDIO_Test+0x2ac>)
 8000dce:	f00a f9ab 	bl	800b128 <f_write>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	2108      	movs	r1, #8
 8000dd6:	4835      	ldr	r0, [pc, #212]	@ (8000eac <SPI_SDIO_Test+0x29c>)
 8000dd8:	f001 fc34 	bl	8002644 <HAL_GPIO_WritePin>
			written_bytes += HALF_SPI_BUFFER_SIZE;
 8000ddc:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000de0:	f103 0304 	add.w	r3, r3, #4
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000dea:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000dee:	f102 0204 	add.w	r2, r2, #4
 8000df2:	6013      	str	r3, [r2, #0]
			second_half_filled = false;
 8000df4:	4b30      	ldr	r3, [pc, #192]	@ (8000eb8 <SPI_SDIO_Test+0x2a8>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	701a      	strb	r2, [r3, #0]
	while ((HAL_GetTick() - start_time) < 15000 && (written_bytes < num_bytes - 1)){
 8000dfa:	f000 fd27 	bl	800184c <HAL_GetTick>
 8000dfe:	4602      	mov	r2, r0
 8000e00:	f507 5301 	add.w	r3, r7, #8256	@ 0x2040
 8000e04:	f103 033c 	add.w	r3, r3, #60	@ 0x3c
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	1ad3      	subs	r3, r2, r3
 8000e0c:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d80b      	bhi.n	8000e2c <SPI_SDIO_Test+0x21c>
 8000e14:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000e18:	f853 3c84 	ldr.w	r3, [r3, #-132]
 8000e1c:	3b01      	subs	r3, #1
 8000e1e:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000e22:	f102 0204 	add.w	r2, r2, #4
 8000e26:	6812      	ldr	r2, [r2, #0]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d39c      	bcc.n	8000d66 <SPI_SDIO_Test+0x156>
		}
	}
	HAL_SPI_DMAStop(&hspi1); // Stop the clock once we have enough data
 8000e2c:	481e      	ldr	r0, [pc, #120]	@ (8000ea8 <SPI_SDIO_Test+0x298>)
 8000e2e:	f004 ff0f 	bl	8005c50 <HAL_SPI_DMAStop>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000e32:	2201      	movs	r2, #1
 8000e34:	2110      	movs	r1, #16
 8000e36:	481a      	ldr	r0, [pc, #104]	@ (8000ea0 <SPI_SDIO_Test+0x290>)
 8000e38:	f001 fc04 	bl	8002644 <HAL_GPIO_WritePin>
	f_close(&Fil);
 8000e3c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000e40:	3b38      	subs	r3, #56	@ 0x38
 8000e42:	4618      	mov	r0, r3
 8000e44:	f00a fb82 	bl	800b54c <f_close>

	FR_Status = f_mount(NULL, "", 0);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	4914      	ldr	r1, [pc, #80]	@ (8000e9c <SPI_SDIO_Test+0x28c>)
 8000e4c:	2000      	movs	r0, #0
 8000e4e:	f009 ff4d 	bl	800acec <f_mount>
 8000e52:	4603      	mov	r3, r0
 8000e54:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000e58:	f102 0203 	add.w	r2, r2, #3
 8000e5c:	7013      	strb	r3, [r2, #0]
	if (FR_Status != FR_OK)
 8000e5e:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000e62:	f103 0303 	add.w	r3, r3, #3
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d009      	beq.n	8000e80 <SPI_SDIO_Test+0x270>
	{
		printf("\r\nError! While Un-mounting SD Card, Error Code: (%i)\r\n", FR_Status);
 8000e6c:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000e70:	f103 0303 	add.w	r3, r3, #3
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	4619      	mov	r1, r3
 8000e78:	4811      	ldr	r0, [pc, #68]	@ (8000ec0 <SPI_SDIO_Test+0x2b0>)
 8000e7a:	f00a fe4b 	bl	800bb14 <iprintf>
 8000e7e:	e002      	b.n	8000e86 <SPI_SDIO_Test+0x276>
	}
	else{
		printf("\r\nSD Card Un-mounted Successfully! \r\n");
 8000e80:	4810      	ldr	r0, [pc, #64]	@ (8000ec4 <SPI_SDIO_Test+0x2b4>)
 8000e82:	f00a feaf 	bl	800bbe4 <puts>
	}

}
 8000e86:	f507 5702 	add.w	r7, r7, #8320	@ 0x2080
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	20008868 	.word	0x20008868
 8000e94:	0800c77c 	.word	0x0800c77c
 8000e98:	0800c788 	.word	0x0800c788
 8000e9c:	0800c7cc 	.word	0x0800c7cc
 8000ea0:	40020000 	.word	0x40020000
 8000ea4:	20000000 	.word	0x20000000
 8000ea8:	200001cc 	.word	0x200001cc
 8000eac:	40020c00 	.word	0x40020c00
 8000eb0:	2000085c 	.word	0x2000085c
 8000eb4:	20000858 	.word	0x20000858
 8000eb8:	20000859 	.word	0x20000859
 8000ebc:	2000485c 	.word	0x2000485c
 8000ec0:	0800c7d0 	.word	0x0800c7d0
 8000ec4:	0800c808 	.word	0x0800c808

08000ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ecc:	b672      	cpsid	i
}
 8000ece:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ed0:	bf00      	nop
 8000ed2:	e7fd      	b.n	8000ed0 <Error_Handler+0x8>

08000ed4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	607b      	str	r3, [r7, #4]
 8000ede:	4b10      	ldr	r3, [pc, #64]	@ (8000f20 <HAL_MspInit+0x4c>)
 8000ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ee2:	4a0f      	ldr	r2, [pc, #60]	@ (8000f20 <HAL_MspInit+0x4c>)
 8000ee4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ee8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000eea:	4b0d      	ldr	r3, [pc, #52]	@ (8000f20 <HAL_MspInit+0x4c>)
 8000eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ef2:	607b      	str	r3, [r7, #4]
 8000ef4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	603b      	str	r3, [r7, #0]
 8000efa:	4b09      	ldr	r3, [pc, #36]	@ (8000f20 <HAL_MspInit+0x4c>)
 8000efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000efe:	4a08      	ldr	r2, [pc, #32]	@ (8000f20 <HAL_MspInit+0x4c>)
 8000f00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f04:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f06:	4b06      	ldr	r3, [pc, #24]	@ (8000f20 <HAL_MspInit+0x4c>)
 8000f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f0e:	603b      	str	r3, [r7, #0]
 8000f10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f12:	bf00      	nop
 8000f14:	370c      	adds	r7, #12
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	40023800 	.word	0x40023800

08000f24 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b0a2      	sub	sp, #136	@ 0x88
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f2c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	605a      	str	r2, [r3, #4]
 8000f36:	609a      	str	r2, [r3, #8]
 8000f38:	60da      	str	r2, [r3, #12]
 8000f3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f3c:	f107 0318 	add.w	r3, r7, #24
 8000f40:	225c      	movs	r2, #92	@ 0x5c
 8000f42:	2100      	movs	r1, #0
 8000f44:	4618      	mov	r0, r3
 8000f46:	f00a fe55 	bl	800bbf4 <memset>
  if(hsd->Instance==SDIO)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a83      	ldr	r2, [pc, #524]	@ (800115c <HAL_SD_MspInit+0x238>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	f040 80fe 	bne.w	8001152 <HAL_SD_MspInit+0x22e>

    /* USER CODE END SDIO_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8000f56:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f5a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8000f60:	2300      	movs	r3, #0
 8000f62:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f64:	f107 0318 	add.w	r3, r7, #24
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f001 fdd9 	bl	8002b20 <HAL_RCCEx_PeriphCLKConfig>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 8000f74:	f7ff ffa8 	bl	8000ec8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000f78:	2300      	movs	r3, #0
 8000f7a:	617b      	str	r3, [r7, #20]
 8000f7c:	4b78      	ldr	r3, [pc, #480]	@ (8001160 <HAL_SD_MspInit+0x23c>)
 8000f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f80:	4a77      	ldr	r2, [pc, #476]	@ (8001160 <HAL_SD_MspInit+0x23c>)
 8000f82:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f86:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f88:	4b75      	ldr	r3, [pc, #468]	@ (8001160 <HAL_SD_MspInit+0x23c>)
 8000f8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000f90:	617b      	str	r3, [r7, #20]
 8000f92:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f94:	2300      	movs	r3, #0
 8000f96:	613b      	str	r3, [r7, #16]
 8000f98:	4b71      	ldr	r3, [pc, #452]	@ (8001160 <HAL_SD_MspInit+0x23c>)
 8000f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9c:	4a70      	ldr	r2, [pc, #448]	@ (8001160 <HAL_SD_MspInit+0x23c>)
 8000f9e:	f043 0302 	orr.w	r3, r3, #2
 8000fa2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fa4:	4b6e      	ldr	r3, [pc, #440]	@ (8001160 <HAL_SD_MspInit+0x23c>)
 8000fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa8:	f003 0302 	and.w	r3, r3, #2
 8000fac:	613b      	str	r3, [r7, #16]
 8000fae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	60fb      	str	r3, [r7, #12]
 8000fb4:	4b6a      	ldr	r3, [pc, #424]	@ (8001160 <HAL_SD_MspInit+0x23c>)
 8000fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb8:	4a69      	ldr	r2, [pc, #420]	@ (8001160 <HAL_SD_MspInit+0x23c>)
 8000fba:	f043 0304 	orr.w	r3, r3, #4
 8000fbe:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc0:	4b67      	ldr	r3, [pc, #412]	@ (8001160 <HAL_SD_MspInit+0x23c>)
 8000fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc4:	f003 0304 	and.w	r3, r3, #4
 8000fc8:	60fb      	str	r3, [r7, #12]
 8000fca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fcc:	2300      	movs	r3, #0
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	4b63      	ldr	r3, [pc, #396]	@ (8001160 <HAL_SD_MspInit+0x23c>)
 8000fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd4:	4a62      	ldr	r2, [pc, #392]	@ (8001160 <HAL_SD_MspInit+0x23c>)
 8000fd6:	f043 0308 	orr.w	r3, r3, #8
 8000fda:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fdc:	4b60      	ldr	r3, [pc, #384]	@ (8001160 <HAL_SD_MspInit+0x23c>)
 8000fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe0:	f003 0308 	and.w	r3, r3, #8
 8000fe4:	60bb      	str	r3, [r7, #8]
 8000fe6:	68bb      	ldr	r3, [r7, #8]
    PC8     ------> SDIO_D0
    PC9     ------> SDIO_D1
    PC11     ------> SDIO_D3
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000fe8:	2306      	movs	r3, #6
 8000fea:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fec:	2302      	movs	r3, #2
 8000fee:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000ffa:	230c      	movs	r3, #12
 8000ffc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001000:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001004:	4619      	mov	r1, r3
 8001006:	4857      	ldr	r0, [pc, #348]	@ (8001164 <HAL_SD_MspInit+0x240>)
 8001008:	f001 f970 	bl	80022ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 800100c:	f44f 6330 	mov.w	r3, #2816	@ 0xb00
 8001010:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001012:	2302      	movs	r3, #2
 8001014:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800101a:	2303      	movs	r3, #3
 800101c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001020:	230c      	movs	r3, #12
 8001022:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001026:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800102a:	4619      	mov	r1, r3
 800102c:	484e      	ldr	r0, [pc, #312]	@ (8001168 <HAL_SD_MspInit+0x244>)
 800102e:	f001 f95d 	bl	80022ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001032:	2304      	movs	r3, #4
 8001034:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001036:	2302      	movs	r3, #2
 8001038:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103a:	2300      	movs	r3, #0
 800103c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103e:	2303      	movs	r3, #3
 8001040:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001044:	230c      	movs	r3, #12
 8001046:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800104a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800104e:	4619      	mov	r1, r3
 8001050:	4846      	ldr	r0, [pc, #280]	@ (800116c <HAL_SD_MspInit+0x248>)
 8001052:	f001 f94b 	bl	80022ec <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 8001056:	4b46      	ldr	r3, [pc, #280]	@ (8001170 <HAL_SD_MspInit+0x24c>)
 8001058:	4a46      	ldr	r2, [pc, #280]	@ (8001174 <HAL_SD_MspInit+0x250>)
 800105a:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800105c:	4b44      	ldr	r3, [pc, #272]	@ (8001170 <HAL_SD_MspInit+0x24c>)
 800105e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001062:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001064:	4b42      	ldr	r3, [pc, #264]	@ (8001170 <HAL_SD_MspInit+0x24c>)
 8001066:	2240      	movs	r2, #64	@ 0x40
 8001068:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800106a:	4b41      	ldr	r3, [pc, #260]	@ (8001170 <HAL_SD_MspInit+0x24c>)
 800106c:	2200      	movs	r2, #0
 800106e:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001070:	4b3f      	ldr	r3, [pc, #252]	@ (8001170 <HAL_SD_MspInit+0x24c>)
 8001072:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001076:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001078:	4b3d      	ldr	r3, [pc, #244]	@ (8001170 <HAL_SD_MspInit+0x24c>)
 800107a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800107e:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001080:	4b3b      	ldr	r3, [pc, #236]	@ (8001170 <HAL_SD_MspInit+0x24c>)
 8001082:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001086:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001088:	4b39      	ldr	r3, [pc, #228]	@ (8001170 <HAL_SD_MspInit+0x24c>)
 800108a:	2220      	movs	r2, #32
 800108c:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800108e:	4b38      	ldr	r3, [pc, #224]	@ (8001170 <HAL_SD_MspInit+0x24c>)
 8001090:	2200      	movs	r2, #0
 8001092:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001094:	4b36      	ldr	r3, [pc, #216]	@ (8001170 <HAL_SD_MspInit+0x24c>)
 8001096:	2204      	movs	r2, #4
 8001098:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800109a:	4b35      	ldr	r3, [pc, #212]	@ (8001170 <HAL_SD_MspInit+0x24c>)
 800109c:	2203      	movs	r2, #3
 800109e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80010a0:	4b33      	ldr	r3, [pc, #204]	@ (8001170 <HAL_SD_MspInit+0x24c>)
 80010a2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80010a6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80010a8:	4b31      	ldr	r3, [pc, #196]	@ (8001170 <HAL_SD_MspInit+0x24c>)
 80010aa:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80010ae:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80010b0:	482f      	ldr	r0, [pc, #188]	@ (8001170 <HAL_SD_MspInit+0x24c>)
 80010b2:	f000 fd0d 	bl	8001ad0 <HAL_DMA_Init>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <HAL_SD_MspInit+0x19c>
    {
      Error_Handler();
 80010bc:	f7ff ff04 	bl	8000ec8 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a2b      	ldr	r2, [pc, #172]	@ (8001170 <HAL_SD_MspInit+0x24c>)
 80010c4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010c6:	4a2a      	ldr	r2, [pc, #168]	@ (8001170 <HAL_SD_MspInit+0x24c>)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 80010cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001178 <HAL_SD_MspInit+0x254>)
 80010ce:	4a2b      	ldr	r2, [pc, #172]	@ (800117c <HAL_SD_MspInit+0x258>)
 80010d0:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80010d2:	4b29      	ldr	r3, [pc, #164]	@ (8001178 <HAL_SD_MspInit+0x254>)
 80010d4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80010d8:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010da:	4b27      	ldr	r3, [pc, #156]	@ (8001178 <HAL_SD_MspInit+0x254>)
 80010dc:	2200      	movs	r2, #0
 80010de:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010e0:	4b25      	ldr	r3, [pc, #148]	@ (8001178 <HAL_SD_MspInit+0x254>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010e6:	4b24      	ldr	r3, [pc, #144]	@ (8001178 <HAL_SD_MspInit+0x254>)
 80010e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010ec:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80010ee:	4b22      	ldr	r3, [pc, #136]	@ (8001178 <HAL_SD_MspInit+0x254>)
 80010f0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010f4:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80010f6:	4b20      	ldr	r3, [pc, #128]	@ (8001178 <HAL_SD_MspInit+0x254>)
 80010f8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010fc:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80010fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001178 <HAL_SD_MspInit+0x254>)
 8001100:	2220      	movs	r2, #32
 8001102:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001104:	4b1c      	ldr	r3, [pc, #112]	@ (8001178 <HAL_SD_MspInit+0x254>)
 8001106:	2200      	movs	r2, #0
 8001108:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800110a:	4b1b      	ldr	r3, [pc, #108]	@ (8001178 <HAL_SD_MspInit+0x254>)
 800110c:	2204      	movs	r2, #4
 800110e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001110:	4b19      	ldr	r3, [pc, #100]	@ (8001178 <HAL_SD_MspInit+0x254>)
 8001112:	2203      	movs	r2, #3
 8001114:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001116:	4b18      	ldr	r3, [pc, #96]	@ (8001178 <HAL_SD_MspInit+0x254>)
 8001118:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800111c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800111e:	4b16      	ldr	r3, [pc, #88]	@ (8001178 <HAL_SD_MspInit+0x254>)
 8001120:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001124:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001126:	4814      	ldr	r0, [pc, #80]	@ (8001178 <HAL_SD_MspInit+0x254>)
 8001128:	f000 fcd2 	bl	8001ad0 <HAL_DMA_Init>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_SD_MspInit+0x212>
    {
      Error_Handler();
 8001132:	f7ff fec9 	bl	8000ec8 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a0f      	ldr	r2, [pc, #60]	@ (8001178 <HAL_SD_MspInit+0x254>)
 800113a:	641a      	str	r2, [r3, #64]	@ 0x40
 800113c:	4a0e      	ldr	r2, [pc, #56]	@ (8001178 <HAL_SD_MspInit+0x254>)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8001142:	2200      	movs	r2, #0
 8001144:	2100      	movs	r1, #0
 8001146:	2031      	movs	r0, #49	@ 0x31
 8001148:	f000 fc8b 	bl	8001a62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800114c:	2031      	movs	r0, #49	@ 0x31
 800114e:	f000 fca4 	bl	8001a9a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 8001152:	bf00      	nop
 8001154:	3788      	adds	r7, #136	@ 0x88
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	40012c00 	.word	0x40012c00
 8001160:	40023800 	.word	0x40023800
 8001164:	40020400 	.word	0x40020400
 8001168:	40020800 	.word	0x40020800
 800116c:	40020c00 	.word	0x40020c00
 8001170:	2000010c 	.word	0x2000010c
 8001174:	40026458 	.word	0x40026458
 8001178:	2000016c 	.word	0x2000016c
 800117c:	400264a0 	.word	0x400264a0

08001180 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b08a      	sub	sp, #40	@ 0x28
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001188:	f107 0314 	add.w	r3, r7, #20
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	60da      	str	r2, [r3, #12]
 8001196:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a4c      	ldr	r2, [pc, #304]	@ (80012d0 <HAL_SPI_MspInit+0x150>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	f040 8092 	bne.w	80012c8 <HAL_SPI_MspInit+0x148>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011a4:	2300      	movs	r3, #0
 80011a6:	613b      	str	r3, [r7, #16]
 80011a8:	4b4a      	ldr	r3, [pc, #296]	@ (80012d4 <HAL_SPI_MspInit+0x154>)
 80011aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ac:	4a49      	ldr	r2, [pc, #292]	@ (80012d4 <HAL_SPI_MspInit+0x154>)
 80011ae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80011b2:	6453      	str	r3, [r2, #68]	@ 0x44
 80011b4:	4b47      	ldr	r3, [pc, #284]	@ (80012d4 <HAL_SPI_MspInit+0x154>)
 80011b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011bc:	613b      	str	r3, [r7, #16]
 80011be:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c0:	2300      	movs	r3, #0
 80011c2:	60fb      	str	r3, [r7, #12]
 80011c4:	4b43      	ldr	r3, [pc, #268]	@ (80012d4 <HAL_SPI_MspInit+0x154>)
 80011c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c8:	4a42      	ldr	r2, [pc, #264]	@ (80012d4 <HAL_SPI_MspInit+0x154>)
 80011ca:	f043 0301 	orr.w	r3, r3, #1
 80011ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d0:	4b40      	ldr	r3, [pc, #256]	@ (80012d4 <HAL_SPI_MspInit+0x154>)
 80011d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d4:	f003 0301 	and.w	r3, r3, #1
 80011d8:	60fb      	str	r3, [r7, #12]
 80011da:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80011dc:	23e0      	movs	r3, #224	@ 0xe0
 80011de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e0:	2302      	movs	r3, #2
 80011e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e4:	2300      	movs	r3, #0
 80011e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e8:	2303      	movs	r3, #3
 80011ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80011ec:	2305      	movs	r3, #5
 80011ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f0:	f107 0314 	add.w	r3, r7, #20
 80011f4:	4619      	mov	r1, r3
 80011f6:	4838      	ldr	r0, [pc, #224]	@ (80012d8 <HAL_SPI_MspInit+0x158>)
 80011f8:	f001 f878 	bl	80022ec <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 80011fc:	4b37      	ldr	r3, [pc, #220]	@ (80012dc <HAL_SPI_MspInit+0x15c>)
 80011fe:	4a38      	ldr	r2, [pc, #224]	@ (80012e0 <HAL_SPI_MspInit+0x160>)
 8001200:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001202:	4b36      	ldr	r3, [pc, #216]	@ (80012dc <HAL_SPI_MspInit+0x15c>)
 8001204:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001208:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800120a:	4b34      	ldr	r3, [pc, #208]	@ (80012dc <HAL_SPI_MspInit+0x15c>)
 800120c:	2200      	movs	r2, #0
 800120e:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001210:	4b32      	ldr	r3, [pc, #200]	@ (80012dc <HAL_SPI_MspInit+0x15c>)
 8001212:	2200      	movs	r2, #0
 8001214:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001216:	4b31      	ldr	r3, [pc, #196]	@ (80012dc <HAL_SPI_MspInit+0x15c>)
 8001218:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800121c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800121e:	4b2f      	ldr	r3, [pc, #188]	@ (80012dc <HAL_SPI_MspInit+0x15c>)
 8001220:	2200      	movs	r2, #0
 8001222:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001224:	4b2d      	ldr	r3, [pc, #180]	@ (80012dc <HAL_SPI_MspInit+0x15c>)
 8001226:	2200      	movs	r2, #0
 8001228:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 800122a:	4b2c      	ldr	r3, [pc, #176]	@ (80012dc <HAL_SPI_MspInit+0x15c>)
 800122c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001230:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001232:	4b2a      	ldr	r3, [pc, #168]	@ (80012dc <HAL_SPI_MspInit+0x15c>)
 8001234:	2200      	movs	r2, #0
 8001236:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001238:	4b28      	ldr	r3, [pc, #160]	@ (80012dc <HAL_SPI_MspInit+0x15c>)
 800123a:	2200      	movs	r2, #0
 800123c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800123e:	4827      	ldr	r0, [pc, #156]	@ (80012dc <HAL_SPI_MspInit+0x15c>)
 8001240:	f000 fc46 	bl	8001ad0 <HAL_DMA_Init>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 800124a:	f7ff fe3d 	bl	8000ec8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a22      	ldr	r2, [pc, #136]	@ (80012dc <HAL_SPI_MspInit+0x15c>)
 8001252:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001254:	4a21      	ldr	r2, [pc, #132]	@ (80012dc <HAL_SPI_MspInit+0x15c>)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream5;
 800125a:	4b22      	ldr	r3, [pc, #136]	@ (80012e4 <HAL_SPI_MspInit+0x164>)
 800125c:	4a22      	ldr	r2, [pc, #136]	@ (80012e8 <HAL_SPI_MspInit+0x168>)
 800125e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001260:	4b20      	ldr	r3, [pc, #128]	@ (80012e4 <HAL_SPI_MspInit+0x164>)
 8001262:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001266:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001268:	4b1e      	ldr	r3, [pc, #120]	@ (80012e4 <HAL_SPI_MspInit+0x164>)
 800126a:	2240      	movs	r2, #64	@ 0x40
 800126c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800126e:	4b1d      	ldr	r3, [pc, #116]	@ (80012e4 <HAL_SPI_MspInit+0x164>)
 8001270:	2200      	movs	r2, #0
 8001272:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001274:	4b1b      	ldr	r3, [pc, #108]	@ (80012e4 <HAL_SPI_MspInit+0x164>)
 8001276:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800127a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800127c:	4b19      	ldr	r3, [pc, #100]	@ (80012e4 <HAL_SPI_MspInit+0x164>)
 800127e:	2200      	movs	r2, #0
 8001280:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001282:	4b18      	ldr	r3, [pc, #96]	@ (80012e4 <HAL_SPI_MspInit+0x164>)
 8001284:	2200      	movs	r2, #0
 8001286:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8001288:	4b16      	ldr	r3, [pc, #88]	@ (80012e4 <HAL_SPI_MspInit+0x164>)
 800128a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800128e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001290:	4b14      	ldr	r3, [pc, #80]	@ (80012e4 <HAL_SPI_MspInit+0x164>)
 8001292:	2200      	movs	r2, #0
 8001294:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001296:	4b13      	ldr	r3, [pc, #76]	@ (80012e4 <HAL_SPI_MspInit+0x164>)
 8001298:	2200      	movs	r2, #0
 800129a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800129c:	4811      	ldr	r0, [pc, #68]	@ (80012e4 <HAL_SPI_MspInit+0x164>)
 800129e:	f000 fc17 	bl	8001ad0 <HAL_DMA_Init>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 80012a8:	f7ff fe0e 	bl	8000ec8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4a0d      	ldr	r2, [pc, #52]	@ (80012e4 <HAL_SPI_MspInit+0x164>)
 80012b0:	649a      	str	r2, [r3, #72]	@ 0x48
 80012b2:	4a0c      	ldr	r2, [pc, #48]	@ (80012e4 <HAL_SPI_MspInit+0x164>)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80012b8:	2200      	movs	r2, #0
 80012ba:	2100      	movs	r1, #0
 80012bc:	2023      	movs	r0, #35	@ 0x23
 80012be:	f000 fbd0 	bl	8001a62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80012c2:	2023      	movs	r0, #35	@ 0x23
 80012c4:	f000 fbe9 	bl	8001a9a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80012c8:	bf00      	nop
 80012ca:	3728      	adds	r7, #40	@ 0x28
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	40013000 	.word	0x40013000
 80012d4:	40023800 	.word	0x40023800
 80012d8:	40020000 	.word	0x40020000
 80012dc:	20000224 	.word	0x20000224
 80012e0:	40026410 	.word	0x40026410
 80012e4:	20000284 	.word	0x20000284
 80012e8:	40026488 	.word	0x40026488

080012ec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b08c      	sub	sp, #48	@ 0x30
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f4:	f107 031c 	add.w	r3, r7, #28
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]
 8001302:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a36      	ldr	r2, [pc, #216]	@ (80013e4 <HAL_UART_MspInit+0xf8>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d134      	bne.n	8001378 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	61bb      	str	r3, [r7, #24]
 8001312:	4b35      	ldr	r3, [pc, #212]	@ (80013e8 <HAL_UART_MspInit+0xfc>)
 8001314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001316:	4a34      	ldr	r2, [pc, #208]	@ (80013e8 <HAL_UART_MspInit+0xfc>)
 8001318:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800131c:	6413      	str	r3, [r2, #64]	@ 0x40
 800131e:	4b32      	ldr	r3, [pc, #200]	@ (80013e8 <HAL_UART_MspInit+0xfc>)
 8001320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001326:	61bb      	str	r3, [r7, #24]
 8001328:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	617b      	str	r3, [r7, #20]
 800132e:	4b2e      	ldr	r3, [pc, #184]	@ (80013e8 <HAL_UART_MspInit+0xfc>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001332:	4a2d      	ldr	r2, [pc, #180]	@ (80013e8 <HAL_UART_MspInit+0xfc>)
 8001334:	f043 0308 	orr.w	r3, r3, #8
 8001338:	6313      	str	r3, [r2, #48]	@ 0x30
 800133a:	4b2b      	ldr	r3, [pc, #172]	@ (80013e8 <HAL_UART_MspInit+0xfc>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133e:	f003 0308 	and.w	r3, r3, #8
 8001342:	617b      	str	r3, [r7, #20]
 8001344:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001346:	2360      	movs	r3, #96	@ 0x60
 8001348:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134a:	2302      	movs	r3, #2
 800134c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134e:	2300      	movs	r3, #0
 8001350:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001352:	2303      	movs	r3, #3
 8001354:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001356:	2307      	movs	r3, #7
 8001358:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800135a:	f107 031c 	add.w	r3, r7, #28
 800135e:	4619      	mov	r1, r3
 8001360:	4822      	ldr	r0, [pc, #136]	@ (80013ec <HAL_UART_MspInit+0x100>)
 8001362:	f000 ffc3 	bl	80022ec <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001366:	2200      	movs	r2, #0
 8001368:	2100      	movs	r1, #0
 800136a:	2026      	movs	r0, #38	@ 0x26
 800136c:	f000 fb79 	bl	8001a62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001370:	2026      	movs	r0, #38	@ 0x26
 8001372:	f000 fb92 	bl	8001a9a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001376:	e031      	b.n	80013dc <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART3)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a1c      	ldr	r2, [pc, #112]	@ (80013f0 <HAL_UART_MspInit+0x104>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d12c      	bne.n	80013dc <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	613b      	str	r3, [r7, #16]
 8001386:	4b18      	ldr	r3, [pc, #96]	@ (80013e8 <HAL_UART_MspInit+0xfc>)
 8001388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138a:	4a17      	ldr	r2, [pc, #92]	@ (80013e8 <HAL_UART_MspInit+0xfc>)
 800138c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001390:	6413      	str	r3, [r2, #64]	@ 0x40
 8001392:	4b15      	ldr	r3, [pc, #84]	@ (80013e8 <HAL_UART_MspInit+0xfc>)
 8001394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001396:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800139a:	613b      	str	r3, [r7, #16]
 800139c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
 80013a2:	4b11      	ldr	r3, [pc, #68]	@ (80013e8 <HAL_UART_MspInit+0xfc>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a6:	4a10      	ldr	r2, [pc, #64]	@ (80013e8 <HAL_UART_MspInit+0xfc>)
 80013a8:	f043 0308 	orr.w	r3, r3, #8
 80013ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ae:	4b0e      	ldr	r3, [pc, #56]	@ (80013e8 <HAL_UART_MspInit+0xfc>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b2:	f003 0308 	and.w	r3, r3, #8
 80013b6:	60fb      	str	r3, [r7, #12]
 80013b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80013ba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c0:	2302      	movs	r3, #2
 80013c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c8:	2303      	movs	r3, #3
 80013ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80013cc:	2307      	movs	r3, #7
 80013ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013d0:	f107 031c 	add.w	r3, r7, #28
 80013d4:	4619      	mov	r1, r3
 80013d6:	4805      	ldr	r0, [pc, #20]	@ (80013ec <HAL_UART_MspInit+0x100>)
 80013d8:	f000 ff88 	bl	80022ec <HAL_GPIO_Init>
}
 80013dc:	bf00      	nop
 80013de:	3730      	adds	r7, #48	@ 0x30
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	40004400 	.word	0x40004400
 80013e8:	40023800 	.word	0x40023800
 80013ec:	40020c00 	.word	0x40020c00
 80013f0:	40004800 	.word	0x40004800

080013f4 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b0a0      	sub	sp, #128	@ 0x80
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	605a      	str	r2, [r3, #4]
 8001406:	609a      	str	r2, [r3, #8]
 8001408:	60da      	str	r2, [r3, #12]
 800140a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800140c:	f107 0310 	add.w	r3, r7, #16
 8001410:	225c      	movs	r2, #92	@ 0x5c
 8001412:	2100      	movs	r1, #0
 8001414:	4618      	mov	r0, r3
 8001416:	f00a fbed 	bl	800bbf4 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001422:	d14e      	bne.n	80014c2 <HAL_PCD_MspInit+0xce>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001424:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001428:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800142a:	2300      	movs	r3, #0
 800142c:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800142e:	f107 0310 	add.w	r3, r7, #16
 8001432:	4618      	mov	r0, r3
 8001434:	f001 fb74 	bl	8002b20 <HAL_RCCEx_PeriphCLKConfig>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 800143e:	f7ff fd43 	bl	8000ec8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	4b21      	ldr	r3, [pc, #132]	@ (80014cc <HAL_PCD_MspInit+0xd8>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144a:	4a20      	ldr	r2, [pc, #128]	@ (80014cc <HAL_PCD_MspInit+0xd8>)
 800144c:	f043 0301 	orr.w	r3, r3, #1
 8001450:	6313      	str	r3, [r2, #48]	@ 0x30
 8001452:	4b1e      	ldr	r3, [pc, #120]	@ (80014cc <HAL_PCD_MspInit+0xd8>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800145e:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001462:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001464:	2302      	movs	r3, #2
 8001466:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001468:	2300      	movs	r3, #0
 800146a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800146c:	2303      	movs	r3, #3
 800146e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001470:	230a      	movs	r3, #10
 8001472:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001474:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001478:	4619      	mov	r1, r3
 800147a:	4815      	ldr	r0, [pc, #84]	@ (80014d0 <HAL_PCD_MspInit+0xdc>)
 800147c:	f000 ff36 	bl	80022ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001480:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001484:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001486:	2300      	movs	r3, #0
 8001488:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148a:	2300      	movs	r3, #0
 800148c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800148e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001492:	4619      	mov	r1, r3
 8001494:	480e      	ldr	r0, [pc, #56]	@ (80014d0 <HAL_PCD_MspInit+0xdc>)
 8001496:	f000 ff29 	bl	80022ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800149a:	4b0c      	ldr	r3, [pc, #48]	@ (80014cc <HAL_PCD_MspInit+0xd8>)
 800149c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800149e:	4a0b      	ldr	r2, [pc, #44]	@ (80014cc <HAL_PCD_MspInit+0xd8>)
 80014a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014a4:	6353      	str	r3, [r2, #52]	@ 0x34
 80014a6:	2300      	movs	r3, #0
 80014a8:	60bb      	str	r3, [r7, #8]
 80014aa:	4b08      	ldr	r3, [pc, #32]	@ (80014cc <HAL_PCD_MspInit+0xd8>)
 80014ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ae:	4a07      	ldr	r2, [pc, #28]	@ (80014cc <HAL_PCD_MspInit+0xd8>)
 80014b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80014b6:	4b05      	ldr	r3, [pc, #20]	@ (80014cc <HAL_PCD_MspInit+0xd8>)
 80014b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80014c2:	bf00      	nop
 80014c4:	3780      	adds	r7, #128	@ 0x80
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800
 80014d0:	40020000 	.word	0x40020000

080014d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014d8:	bf00      	nop
 80014da:	e7fd      	b.n	80014d8 <NMI_Handler+0x4>

080014dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014e0:	bf00      	nop
 80014e2:	e7fd      	b.n	80014e0 <HardFault_Handler+0x4>

080014e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014e8:	bf00      	nop
 80014ea:	e7fd      	b.n	80014e8 <MemManage_Handler+0x4>

080014ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014f0:	bf00      	nop
 80014f2:	e7fd      	b.n	80014f0 <BusFault_Handler+0x4>

080014f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014f8:	bf00      	nop
 80014fa:	e7fd      	b.n	80014f8 <UsageFault_Handler+0x4>

080014fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr

0800150a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800150a:	b480      	push	{r7}
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800151c:	bf00      	nop
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr

08001526 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800152a:	f000 f97b 	bl	8001824 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
	...

08001534 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001538:	4802      	ldr	r0, [pc, #8]	@ (8001544 <SPI1_IRQHandler+0x10>)
 800153a:	f004 fbc9 	bl	8005cd0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	200001cc 	.word	0x200001cc

08001548 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800154c:	4802      	ldr	r0, [pc, #8]	@ (8001558 <USART2_IRQHandler+0x10>)
 800154e:	f004 ffe7 	bl	8006520 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	200002e4 	.word	0x200002e4

0800155c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001560:	4802      	ldr	r0, [pc, #8]	@ (800156c <SDIO_IRQHandler+0x10>)
 8001562:	f002 fd3f 	bl	8003fe4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	20000088 	.word	0x20000088

08001570 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001574:	4802      	ldr	r0, [pc, #8]	@ (8001580 <DMA2_Stream0_IRQHandler+0x10>)
 8001576:	f000 fc43 	bl	8001e00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800157a:	bf00      	nop
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	20000224 	.word	0x20000224

08001584 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8001588:	4802      	ldr	r0, [pc, #8]	@ (8001594 <DMA2_Stream3_IRQHandler+0x10>)
 800158a:	f000 fc39 	bl	8001e00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	2000010c 	.word	0x2000010c

08001598 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800159c:	4802      	ldr	r0, [pc, #8]	@ (80015a8 <DMA2_Stream5_IRQHandler+0x10>)
 800159e:	f000 fc2f 	bl	8001e00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20000284 	.word	0x20000284

080015ac <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80015b0:	4802      	ldr	r0, [pc, #8]	@ (80015bc <DMA2_Stream6_IRQHandler+0x10>)
 80015b2:	f000 fc25 	bl	8001e00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	2000016c 	.word	0x2000016c

080015c0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]
 80015d0:	e00a      	b.n	80015e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015d2:	f3af 8000 	nop.w
 80015d6:	4601      	mov	r1, r0
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	1c5a      	adds	r2, r3, #1
 80015dc:	60ba      	str	r2, [r7, #8]
 80015de:	b2ca      	uxtb	r2, r1
 80015e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	3301      	adds	r3, #1
 80015e6:	617b      	str	r3, [r7, #20]
 80015e8:	697a      	ldr	r2, [r7, #20]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	dbf0      	blt.n	80015d2 <_read+0x12>
  }

  return len;
 80015f0:	687b      	ldr	r3, [r7, #4]
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3718      	adds	r7, #24
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b086      	sub	sp, #24
 80015fe:	af00      	add	r7, sp, #0
 8001600:	60f8      	str	r0, [r7, #12]
 8001602:	60b9      	str	r1, [r7, #8]
 8001604:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001606:	2300      	movs	r3, #0
 8001608:	617b      	str	r3, [r7, #20]
 800160a:	e009      	b.n	8001620 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	1c5a      	adds	r2, r3, #1
 8001610:	60ba      	str	r2, [r7, #8]
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff fae9 	bl	8000bec <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	3301      	adds	r3, #1
 800161e:	617b      	str	r3, [r7, #20]
 8001620:	697a      	ldr	r2, [r7, #20]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	429a      	cmp	r2, r3
 8001626:	dbf1      	blt.n	800160c <_write+0x12>
  }
  return len;
 8001628:	687b      	ldr	r3, [r7, #4]
}
 800162a:	4618      	mov	r0, r3
 800162c:	3718      	adds	r7, #24
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <_close>:

int _close(int file)
{
 8001632:	b480      	push	{r7}
 8001634:	b083      	sub	sp, #12
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800163a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800163e:	4618      	mov	r0, r3
 8001640:	370c      	adds	r7, #12
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr

0800164a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800164a:	b480      	push	{r7}
 800164c:	b083      	sub	sp, #12
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
 8001652:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800165a:	605a      	str	r2, [r3, #4]
  return 0;
 800165c:	2300      	movs	r3, #0
}
 800165e:	4618      	mov	r0, r3
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <_isatty>:

int _isatty(int file)
{
 800166a:	b480      	push	{r7}
 800166c:	b083      	sub	sp, #12
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001672:	2301      	movs	r3, #1
}
 8001674:	4618      	mov	r0, r3
 8001676:	370c      	adds	r7, #12
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001680:	b480      	push	{r7}
 8001682:	b085      	sub	sp, #20
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800168c:	2300      	movs	r3, #0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3714      	adds	r7, #20
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
	...

0800169c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b086      	sub	sp, #24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016a4:	4a14      	ldr	r2, [pc, #80]	@ (80016f8 <_sbrk+0x5c>)
 80016a6:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <_sbrk+0x60>)
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016b0:	4b13      	ldr	r3, [pc, #76]	@ (8001700 <_sbrk+0x64>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d102      	bne.n	80016be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016b8:	4b11      	ldr	r3, [pc, #68]	@ (8001700 <_sbrk+0x64>)
 80016ba:	4a12      	ldr	r2, [pc, #72]	@ (8001704 <_sbrk+0x68>)
 80016bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016be:	4b10      	ldr	r3, [pc, #64]	@ (8001700 <_sbrk+0x64>)
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4413      	add	r3, r2
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d207      	bcs.n	80016dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016cc:	f00a faaa 	bl	800bc24 <__errno>
 80016d0:	4603      	mov	r3, r0
 80016d2:	220c      	movs	r2, #12
 80016d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80016da:	e009      	b.n	80016f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016dc:	4b08      	ldr	r3, [pc, #32]	@ (8001700 <_sbrk+0x64>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016e2:	4b07      	ldr	r3, [pc, #28]	@ (8001700 <_sbrk+0x64>)
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4413      	add	r3, r2
 80016ea:	4a05      	ldr	r2, [pc, #20]	@ (8001700 <_sbrk+0x64>)
 80016ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016ee:	68fb      	ldr	r3, [r7, #12]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3718      	adds	r7, #24
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20020000 	.word	0x20020000
 80016fc:	00000400 	.word	0x00000400
 8001700:	2000885c 	.word	0x2000885c
 8001704:	200089f8 	.word	0x200089f8

08001708 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800170c:	4b06      	ldr	r3, [pc, #24]	@ (8001728 <SystemInit+0x20>)
 800170e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001712:	4a05      	ldr	r2, [pc, #20]	@ (8001728 <SystemInit+0x20>)
 8001714:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001718:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800171c:	bf00      	nop
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	e000ed00 	.word	0xe000ed00

0800172c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800172c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001764 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001730:	f7ff ffea 	bl	8001708 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001734:	480c      	ldr	r0, [pc, #48]	@ (8001768 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001736:	490d      	ldr	r1, [pc, #52]	@ (800176c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001738:	4a0d      	ldr	r2, [pc, #52]	@ (8001770 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800173a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800173c:	e002      	b.n	8001744 <LoopCopyDataInit>

0800173e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800173e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001740:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001742:	3304      	adds	r3, #4

08001744 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001744:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001746:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001748:	d3f9      	bcc.n	800173e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800174a:	4a0a      	ldr	r2, [pc, #40]	@ (8001774 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800174c:	4c0a      	ldr	r4, [pc, #40]	@ (8001778 <LoopFillZerobss+0x22>)
  movs r3, #0
 800174e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001750:	e001      	b.n	8001756 <LoopFillZerobss>

08001752 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001752:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001754:	3204      	adds	r2, #4

08001756 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001756:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001758:	d3fb      	bcc.n	8001752 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800175a:	f00a fa69 	bl	800bc30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800175e:	f7fe ff75 	bl	800064c <main>
  bx  lr    
 8001762:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001764:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001768:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800176c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001770:	0800cf20 	.word	0x0800cf20
  ldr r2, =_sbss
 8001774:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001778:	200089f4 	.word	0x200089f4

0800177c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800177c:	e7fe      	b.n	800177c <ADC_IRQHandler>
	...

08001780 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001784:	4b0e      	ldr	r3, [pc, #56]	@ (80017c0 <HAL_Init+0x40>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a0d      	ldr	r2, [pc, #52]	@ (80017c0 <HAL_Init+0x40>)
 800178a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800178e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001790:	4b0b      	ldr	r3, [pc, #44]	@ (80017c0 <HAL_Init+0x40>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a0a      	ldr	r2, [pc, #40]	@ (80017c0 <HAL_Init+0x40>)
 8001796:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800179a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800179c:	4b08      	ldr	r3, [pc, #32]	@ (80017c0 <HAL_Init+0x40>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a07      	ldr	r2, [pc, #28]	@ (80017c0 <HAL_Init+0x40>)
 80017a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017a8:	2003      	movs	r0, #3
 80017aa:	f000 f94f 	bl	8001a4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017ae:	2000      	movs	r0, #0
 80017b0:	f000 f808 	bl	80017c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017b4:	f7ff fb8e 	bl	8000ed4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40023c00 	.word	0x40023c00

080017c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017cc:	4b12      	ldr	r3, [pc, #72]	@ (8001818 <HAL_InitTick+0x54>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	4b12      	ldr	r3, [pc, #72]	@ (800181c <HAL_InitTick+0x58>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	4619      	mov	r1, r3
 80017d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017da:	fbb3 f3f1 	udiv	r3, r3, r1
 80017de:	fbb2 f3f3 	udiv	r3, r2, r3
 80017e2:	4618      	mov	r0, r3
 80017e4:	f000 f967 	bl	8001ab6 <HAL_SYSTICK_Config>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e00e      	b.n	8001810 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2b0f      	cmp	r3, #15
 80017f6:	d80a      	bhi.n	800180e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017f8:	2200      	movs	r2, #0
 80017fa:	6879      	ldr	r1, [r7, #4]
 80017fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001800:	f000 f92f 	bl	8001a62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001804:	4a06      	ldr	r2, [pc, #24]	@ (8001820 <HAL_InitTick+0x5c>)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800180a:	2300      	movs	r3, #0
 800180c:	e000      	b.n	8001810 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
}
 8001810:	4618      	mov	r0, r3
 8001812:	3708      	adds	r7, #8
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	20000004 	.word	0x20000004
 800181c:	2000000c 	.word	0x2000000c
 8001820:	20000008 	.word	0x20000008

08001824 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001828:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <HAL_IncTick+0x20>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	461a      	mov	r2, r3
 800182e:	4b06      	ldr	r3, [pc, #24]	@ (8001848 <HAL_IncTick+0x24>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4413      	add	r3, r2
 8001834:	4a04      	ldr	r2, [pc, #16]	@ (8001848 <HAL_IncTick+0x24>)
 8001836:	6013      	str	r3, [r2, #0]
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	2000000c 	.word	0x2000000c
 8001848:	20008860 	.word	0x20008860

0800184c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  return uwTick;
 8001850:	4b03      	ldr	r3, [pc, #12]	@ (8001860 <HAL_GetTick+0x14>)
 8001852:	681b      	ldr	r3, [r3, #0]
}
 8001854:	4618      	mov	r0, r3
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	20008860 	.word	0x20008860

08001864 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800186c:	f7ff ffee 	bl	800184c <HAL_GetTick>
 8001870:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800187c:	d005      	beq.n	800188a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800187e:	4b0a      	ldr	r3, [pc, #40]	@ (80018a8 <HAL_Delay+0x44>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	461a      	mov	r2, r3
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	4413      	add	r3, r2
 8001888:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800188a:	bf00      	nop
 800188c:	f7ff ffde 	bl	800184c <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	68fa      	ldr	r2, [r7, #12]
 8001898:	429a      	cmp	r2, r3
 800189a:	d8f7      	bhi.n	800188c <HAL_Delay+0x28>
  {
  }
}
 800189c:	bf00      	nop
 800189e:	bf00      	nop
 80018a0:	3710      	adds	r7, #16
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	2000000c 	.word	0x2000000c

080018ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f003 0307 	and.w	r3, r3, #7
 80018ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018bc:	4b0c      	ldr	r3, [pc, #48]	@ (80018f0 <__NVIC_SetPriorityGrouping+0x44>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018c2:	68ba      	ldr	r2, [r7, #8]
 80018c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018c8:	4013      	ands	r3, r2
 80018ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018de:	4a04      	ldr	r2, [pc, #16]	@ (80018f0 <__NVIC_SetPriorityGrouping+0x44>)
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	60d3      	str	r3, [r2, #12]
}
 80018e4:	bf00      	nop
 80018e6:	3714      	adds	r7, #20
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr
 80018f0:	e000ed00 	.word	0xe000ed00

080018f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018f8:	4b04      	ldr	r3, [pc, #16]	@ (800190c <__NVIC_GetPriorityGrouping+0x18>)
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	0a1b      	lsrs	r3, r3, #8
 80018fe:	f003 0307 	and.w	r3, r3, #7
}
 8001902:	4618      	mov	r0, r3
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr
 800190c:	e000ed00 	.word	0xe000ed00

08001910 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800191a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191e:	2b00      	cmp	r3, #0
 8001920:	db0b      	blt.n	800193a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	f003 021f 	and.w	r2, r3, #31
 8001928:	4907      	ldr	r1, [pc, #28]	@ (8001948 <__NVIC_EnableIRQ+0x38>)
 800192a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192e:	095b      	lsrs	r3, r3, #5
 8001930:	2001      	movs	r0, #1
 8001932:	fa00 f202 	lsl.w	r2, r0, r2
 8001936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800193a:	bf00      	nop
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	e000e100 	.word	0xe000e100

0800194c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	6039      	str	r1, [r7, #0]
 8001956:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195c:	2b00      	cmp	r3, #0
 800195e:	db0a      	blt.n	8001976 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	b2da      	uxtb	r2, r3
 8001964:	490c      	ldr	r1, [pc, #48]	@ (8001998 <__NVIC_SetPriority+0x4c>)
 8001966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196a:	0112      	lsls	r2, r2, #4
 800196c:	b2d2      	uxtb	r2, r2
 800196e:	440b      	add	r3, r1
 8001970:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001974:	e00a      	b.n	800198c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	b2da      	uxtb	r2, r3
 800197a:	4908      	ldr	r1, [pc, #32]	@ (800199c <__NVIC_SetPriority+0x50>)
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	f003 030f 	and.w	r3, r3, #15
 8001982:	3b04      	subs	r3, #4
 8001984:	0112      	lsls	r2, r2, #4
 8001986:	b2d2      	uxtb	r2, r2
 8001988:	440b      	add	r3, r1
 800198a:	761a      	strb	r2, [r3, #24]
}
 800198c:	bf00      	nop
 800198e:	370c      	adds	r7, #12
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr
 8001998:	e000e100 	.word	0xe000e100
 800199c:	e000ed00 	.word	0xe000ed00

080019a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b089      	sub	sp, #36	@ 0x24
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	60f8      	str	r0, [r7, #12]
 80019a8:	60b9      	str	r1, [r7, #8]
 80019aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	f003 0307 	and.w	r3, r3, #7
 80019b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	f1c3 0307 	rsb	r3, r3, #7
 80019ba:	2b04      	cmp	r3, #4
 80019bc:	bf28      	it	cs
 80019be:	2304      	movcs	r3, #4
 80019c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	3304      	adds	r3, #4
 80019c6:	2b06      	cmp	r3, #6
 80019c8:	d902      	bls.n	80019d0 <NVIC_EncodePriority+0x30>
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	3b03      	subs	r3, #3
 80019ce:	e000      	b.n	80019d2 <NVIC_EncodePriority+0x32>
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	fa02 f303 	lsl.w	r3, r2, r3
 80019de:	43da      	mvns	r2, r3
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	401a      	ands	r2, r3
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019e8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	fa01 f303 	lsl.w	r3, r1, r3
 80019f2:	43d9      	mvns	r1, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f8:	4313      	orrs	r3, r2
         );
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3724      	adds	r7, #36	@ 0x24
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
	...

08001a08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	3b01      	subs	r3, #1
 8001a14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a18:	d301      	bcc.n	8001a1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e00f      	b.n	8001a3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a48 <SysTick_Config+0x40>)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	3b01      	subs	r3, #1
 8001a24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a26:	210f      	movs	r1, #15
 8001a28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a2c:	f7ff ff8e 	bl	800194c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a30:	4b05      	ldr	r3, [pc, #20]	@ (8001a48 <SysTick_Config+0x40>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a36:	4b04      	ldr	r3, [pc, #16]	@ (8001a48 <SysTick_Config+0x40>)
 8001a38:	2207      	movs	r2, #7
 8001a3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a3c:	2300      	movs	r3, #0
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	e000e010 	.word	0xe000e010

08001a4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f7ff ff29 	bl	80018ac <__NVIC_SetPriorityGrouping>
}
 8001a5a:	bf00      	nop
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b086      	sub	sp, #24
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	4603      	mov	r3, r0
 8001a6a:	60b9      	str	r1, [r7, #8]
 8001a6c:	607a      	str	r2, [r7, #4]
 8001a6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a70:	2300      	movs	r3, #0
 8001a72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a74:	f7ff ff3e 	bl	80018f4 <__NVIC_GetPriorityGrouping>
 8001a78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	68b9      	ldr	r1, [r7, #8]
 8001a7e:	6978      	ldr	r0, [r7, #20]
 8001a80:	f7ff ff8e 	bl	80019a0 <NVIC_EncodePriority>
 8001a84:	4602      	mov	r2, r0
 8001a86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a8a:	4611      	mov	r1, r2
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff ff5d 	bl	800194c <__NVIC_SetPriority>
}
 8001a92:	bf00      	nop
 8001a94:	3718      	adds	r7, #24
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b082      	sub	sp, #8
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff ff31 	bl	8001910 <__NVIC_EnableIRQ>
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b082      	sub	sp, #8
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f7ff ffa2 	bl	8001a08 <SysTick_Config>
 8001ac4:	4603      	mov	r3, r0
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
	...

08001ad0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001adc:	f7ff feb6 	bl	800184c <HAL_GetTick>
 8001ae0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d101      	bne.n	8001aec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e099      	b.n	8001c20 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2202      	movs	r2, #2
 8001af0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2200      	movs	r2, #0
 8001af8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f022 0201 	bic.w	r2, r2, #1
 8001b0a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b0c:	e00f      	b.n	8001b2e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b0e:	f7ff fe9d 	bl	800184c <HAL_GetTick>
 8001b12:	4602      	mov	r2, r0
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	2b05      	cmp	r3, #5
 8001b1a:	d908      	bls.n	8001b2e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2220      	movs	r2, #32
 8001b20:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2203      	movs	r2, #3
 8001b26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e078      	b.n	8001c20 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d1e8      	bne.n	8001b0e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b44:	697a      	ldr	r2, [r7, #20]
 8001b46:	4b38      	ldr	r3, [pc, #224]	@ (8001c28 <HAL_DMA_Init+0x158>)
 8001b48:	4013      	ands	r3, r2
 8001b4a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	685a      	ldr	r2, [r3, #4]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	691b      	ldr	r3, [r3, #16]
 8001b60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b66:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b72:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6a1b      	ldr	r3, [r3, #32]
 8001b78:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b7a:	697a      	ldr	r2, [r7, #20]
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b84:	2b04      	cmp	r3, #4
 8001b86:	d107      	bne.n	8001b98 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b90:	4313      	orrs	r3, r2
 8001b92:	697a      	ldr	r2, [r7, #20]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	697a      	ldr	r2, [r7, #20]
 8001b9e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	695b      	ldr	r3, [r3, #20]
 8001ba6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	f023 0307 	bic.w	r3, r3, #7
 8001bae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bbe:	2b04      	cmp	r3, #4
 8001bc0:	d117      	bne.n	8001bf2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bc6:	697a      	ldr	r2, [r7, #20]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d00e      	beq.n	8001bf2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f000 fb0d 	bl	80021f4 <DMA_CheckFifoParam>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d008      	beq.n	8001bf2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2240      	movs	r2, #64	@ 0x40
 8001be4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2201      	movs	r2, #1
 8001bea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e016      	b.n	8001c20 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	697a      	ldr	r2, [r7, #20]
 8001bf8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f000 fac4 	bl	8002188 <DMA_CalcBaseAndBitshift>
 8001c00:	4603      	mov	r3, r0
 8001c02:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c08:	223f      	movs	r2, #63	@ 0x3f
 8001c0a:	409a      	lsls	r2, r3
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2201      	movs	r2, #1
 8001c1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001c1e:	2300      	movs	r3, #0
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3718      	adds	r7, #24
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	f010803f 	.word	0xf010803f

08001c2c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b086      	sub	sp, #24
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	60b9      	str	r1, [r7, #8]
 8001c36:	607a      	str	r2, [r7, #4]
 8001c38:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c42:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d101      	bne.n	8001c52 <HAL_DMA_Start_IT+0x26>
 8001c4e:	2302      	movs	r3, #2
 8001c50:	e040      	b.n	8001cd4 <HAL_DMA_Start_IT+0xa8>
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	2201      	movs	r2, #1
 8001c56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d12f      	bne.n	8001cc6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	2202      	movs	r2, #2
 8001c6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	2200      	movs	r2, #0
 8001c72:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	68b9      	ldr	r1, [r7, #8]
 8001c7a:	68f8      	ldr	r0, [r7, #12]
 8001c7c:	f000 fa56 	bl	800212c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c84:	223f      	movs	r2, #63	@ 0x3f
 8001c86:	409a      	lsls	r2, r3
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f042 0216 	orr.w	r2, r2, #22
 8001c9a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d007      	beq.n	8001cb4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f042 0208 	orr.w	r2, r2, #8
 8001cb2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f042 0201 	orr.w	r2, r2, #1
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	e005      	b.n	8001cd2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001cd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3718      	adds	r7, #24
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}

08001cdc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001cea:	f7ff fdaf 	bl	800184c <HAL_GetTick>
 8001cee:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d008      	beq.n	8001d0e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2280      	movs	r2, #128	@ 0x80
 8001d00:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2200      	movs	r2, #0
 8001d06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e052      	b.n	8001db4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f022 0216 	bic.w	r2, r2, #22
 8001d1c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	695a      	ldr	r2, [r3, #20]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d2c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d103      	bne.n	8001d3e <HAL_DMA_Abort+0x62>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d007      	beq.n	8001d4e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f022 0208 	bic.w	r2, r2, #8
 8001d4c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f022 0201 	bic.w	r2, r2, #1
 8001d5c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d5e:	e013      	b.n	8001d88 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d60:	f7ff fd74 	bl	800184c <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	2b05      	cmp	r3, #5
 8001d6c:	d90c      	bls.n	8001d88 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2220      	movs	r2, #32
 8001d72:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2203      	movs	r2, #3
 8001d78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001d84:	2303      	movs	r3, #3
 8001d86:	e015      	b.n	8001db4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d1e4      	bne.n	8001d60 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d9a:	223f      	movs	r2, #63	@ 0x3f
 8001d9c:	409a      	lsls	r2, r3
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2201      	movs	r2, #1
 8001da6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001db2:	2300      	movs	r3, #0
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3710      	adds	r7, #16
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d004      	beq.n	8001dda <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2280      	movs	r2, #128	@ 0x80
 8001dd4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e00c      	b.n	8001df4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2205      	movs	r2, #5
 8001dde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f022 0201 	bic.w	r2, r2, #1
 8001df0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001df2:	2300      	movs	r3, #0
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b086      	sub	sp, #24
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e0c:	4b8e      	ldr	r3, [pc, #568]	@ (8002048 <HAL_DMA_IRQHandler+0x248>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a8e      	ldr	r2, [pc, #568]	@ (800204c <HAL_DMA_IRQHandler+0x24c>)
 8001e12:	fba2 2303 	umull	r2, r3, r2, r3
 8001e16:	0a9b      	lsrs	r3, r3, #10
 8001e18:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e1e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e2a:	2208      	movs	r2, #8
 8001e2c:	409a      	lsls	r2, r3
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	4013      	ands	r3, r2
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d01a      	beq.n	8001e6c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 0304 	and.w	r3, r3, #4
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d013      	beq.n	8001e6c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f022 0204 	bic.w	r2, r2, #4
 8001e52:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e58:	2208      	movs	r2, #8
 8001e5a:	409a      	lsls	r2, r3
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e64:	f043 0201 	orr.w	r2, r3, #1
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e70:	2201      	movs	r2, #1
 8001e72:	409a      	lsls	r2, r3
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	4013      	ands	r3, r2
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d012      	beq.n	8001ea2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d00b      	beq.n	8001ea2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e8e:	2201      	movs	r2, #1
 8001e90:	409a      	lsls	r2, r3
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e9a:	f043 0202 	orr.w	r2, r3, #2
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ea6:	2204      	movs	r2, #4
 8001ea8:	409a      	lsls	r2, r3
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	4013      	ands	r3, r2
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d012      	beq.n	8001ed8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d00b      	beq.n	8001ed8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ec4:	2204      	movs	r2, #4
 8001ec6:	409a      	lsls	r2, r3
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed0:	f043 0204 	orr.w	r2, r3, #4
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001edc:	2210      	movs	r2, #16
 8001ede:	409a      	lsls	r2, r3
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d043      	beq.n	8001f70 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0308 	and.w	r3, r3, #8
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d03c      	beq.n	8001f70 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001efa:	2210      	movs	r2, #16
 8001efc:	409a      	lsls	r2, r3
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d018      	beq.n	8001f42 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d108      	bne.n	8001f30 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d024      	beq.n	8001f70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	4798      	blx	r3
 8001f2e:	e01f      	b.n	8001f70 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d01b      	beq.n	8001f70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	4798      	blx	r3
 8001f40:	e016      	b.n	8001f70 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d107      	bne.n	8001f60 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f022 0208 	bic.w	r2, r2, #8
 8001f5e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d003      	beq.n	8001f70 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f74:	2220      	movs	r2, #32
 8001f76:	409a      	lsls	r2, r3
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	f000 808f 	beq.w	80020a0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0310 	and.w	r3, r3, #16
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	f000 8087 	beq.w	80020a0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f96:	2220      	movs	r2, #32
 8001f98:	409a      	lsls	r2, r3
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	2b05      	cmp	r3, #5
 8001fa8:	d136      	bne.n	8002018 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f022 0216 	bic.w	r2, r2, #22
 8001fb8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	695a      	ldr	r2, [r3, #20]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001fc8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d103      	bne.n	8001fda <HAL_DMA_IRQHandler+0x1da>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d007      	beq.n	8001fea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f022 0208 	bic.w	r2, r2, #8
 8001fe8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fee:	223f      	movs	r2, #63	@ 0x3f
 8001ff0:	409a      	lsls	r2, r3
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800200a:	2b00      	cmp	r3, #0
 800200c:	d07e      	beq.n	800210c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	4798      	blx	r3
        }
        return;
 8002016:	e079      	b.n	800210c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d01d      	beq.n	8002062 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d10d      	bne.n	8002050 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002038:	2b00      	cmp	r3, #0
 800203a:	d031      	beq.n	80020a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	4798      	blx	r3
 8002044:	e02c      	b.n	80020a0 <HAL_DMA_IRQHandler+0x2a0>
 8002046:	bf00      	nop
 8002048:	20000004 	.word	0x20000004
 800204c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002054:	2b00      	cmp	r3, #0
 8002056:	d023      	beq.n	80020a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	4798      	blx	r3
 8002060:	e01e      	b.n	80020a0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800206c:	2b00      	cmp	r3, #0
 800206e:	d10f      	bne.n	8002090 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f022 0210 	bic.w	r2, r2, #16
 800207e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2200      	movs	r2, #0
 800208c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002094:	2b00      	cmp	r3, #0
 8002096:	d003      	beq.n	80020a0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d032      	beq.n	800210e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020ac:	f003 0301 	and.w	r3, r3, #1
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d022      	beq.n	80020fa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2205      	movs	r2, #5
 80020b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f022 0201 	bic.w	r2, r2, #1
 80020ca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	3301      	adds	r3, #1
 80020d0:	60bb      	str	r3, [r7, #8]
 80020d2:	697a      	ldr	r2, [r7, #20]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d307      	bcc.n	80020e8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 0301 	and.w	r3, r3, #1
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1f2      	bne.n	80020cc <HAL_DMA_IRQHandler+0x2cc>
 80020e6:	e000      	b.n	80020ea <HAL_DMA_IRQHandler+0x2ea>
          break;
 80020e8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2201      	movs	r2, #1
 80020ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d005      	beq.n	800210e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	4798      	blx	r3
 800210a:	e000      	b.n	800210e <HAL_DMA_IRQHandler+0x30e>
        return;
 800210c:	bf00      	nop
    }
  }
}
 800210e:	3718      	adds	r7, #24
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002120:	4618      	mov	r0, r3
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
 8002138:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002148:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	683a      	ldr	r2, [r7, #0]
 8002150:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	2b40      	cmp	r3, #64	@ 0x40
 8002158:	d108      	bne.n	800216c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	68ba      	ldr	r2, [r7, #8]
 8002168:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800216a:	e007      	b.n	800217c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	68ba      	ldr	r2, [r7, #8]
 8002172:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	60da      	str	r2, [r3, #12]
}
 800217c:	bf00      	nop
 800217e:	3714      	adds	r7, #20
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002188:	b480      	push	{r7}
 800218a:	b085      	sub	sp, #20
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	b2db      	uxtb	r3, r3
 8002196:	3b10      	subs	r3, #16
 8002198:	4a14      	ldr	r2, [pc, #80]	@ (80021ec <DMA_CalcBaseAndBitshift+0x64>)
 800219a:	fba2 2303 	umull	r2, r3, r2, r3
 800219e:	091b      	lsrs	r3, r3, #4
 80021a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80021a2:	4a13      	ldr	r2, [pc, #76]	@ (80021f0 <DMA_CalcBaseAndBitshift+0x68>)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	4413      	add	r3, r2
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	461a      	mov	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2b03      	cmp	r3, #3
 80021b4:	d909      	bls.n	80021ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80021be:	f023 0303 	bic.w	r3, r3, #3
 80021c2:	1d1a      	adds	r2, r3, #4
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	659a      	str	r2, [r3, #88]	@ 0x58
 80021c8:	e007      	b.n	80021da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80021d2:	f023 0303 	bic.w	r3, r3, #3
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3714      	adds	r7, #20
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	aaaaaaab 	.word	0xaaaaaaab
 80021f0:	0800ca80 	.word	0x0800ca80

080021f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b085      	sub	sp, #20
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021fc:	2300      	movs	r3, #0
 80021fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002204:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	699b      	ldr	r3, [r3, #24]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d11f      	bne.n	800224e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	2b03      	cmp	r3, #3
 8002212:	d856      	bhi.n	80022c2 <DMA_CheckFifoParam+0xce>
 8002214:	a201      	add	r2, pc, #4	@ (adr r2, 800221c <DMA_CheckFifoParam+0x28>)
 8002216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800221a:	bf00      	nop
 800221c:	0800222d 	.word	0x0800222d
 8002220:	0800223f 	.word	0x0800223f
 8002224:	0800222d 	.word	0x0800222d
 8002228:	080022c3 	.word	0x080022c3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002230:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d046      	beq.n	80022c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800223c:	e043      	b.n	80022c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002242:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002246:	d140      	bne.n	80022ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800224c:	e03d      	b.n	80022ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	699b      	ldr	r3, [r3, #24]
 8002252:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002256:	d121      	bne.n	800229c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	2b03      	cmp	r3, #3
 800225c:	d837      	bhi.n	80022ce <DMA_CheckFifoParam+0xda>
 800225e:	a201      	add	r2, pc, #4	@ (adr r2, 8002264 <DMA_CheckFifoParam+0x70>)
 8002260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002264:	08002275 	.word	0x08002275
 8002268:	0800227b 	.word	0x0800227b
 800226c:	08002275 	.word	0x08002275
 8002270:	0800228d 	.word	0x0800228d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	73fb      	strb	r3, [r7, #15]
      break;
 8002278:	e030      	b.n	80022dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800227e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d025      	beq.n	80022d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800228a:	e022      	b.n	80022d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002290:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002294:	d11f      	bne.n	80022d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800229a:	e01c      	b.n	80022d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d903      	bls.n	80022aa <DMA_CheckFifoParam+0xb6>
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	2b03      	cmp	r3, #3
 80022a6:	d003      	beq.n	80022b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80022a8:	e018      	b.n	80022dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	73fb      	strb	r3, [r7, #15]
      break;
 80022ae:	e015      	b.n	80022dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d00e      	beq.n	80022da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	73fb      	strb	r3, [r7, #15]
      break;
 80022c0:	e00b      	b.n	80022da <DMA_CheckFifoParam+0xe6>
      break;
 80022c2:	bf00      	nop
 80022c4:	e00a      	b.n	80022dc <DMA_CheckFifoParam+0xe8>
      break;
 80022c6:	bf00      	nop
 80022c8:	e008      	b.n	80022dc <DMA_CheckFifoParam+0xe8>
      break;
 80022ca:	bf00      	nop
 80022cc:	e006      	b.n	80022dc <DMA_CheckFifoParam+0xe8>
      break;
 80022ce:	bf00      	nop
 80022d0:	e004      	b.n	80022dc <DMA_CheckFifoParam+0xe8>
      break;
 80022d2:	bf00      	nop
 80022d4:	e002      	b.n	80022dc <DMA_CheckFifoParam+0xe8>
      break;   
 80022d6:	bf00      	nop
 80022d8:	e000      	b.n	80022dc <DMA_CheckFifoParam+0xe8>
      break;
 80022da:	bf00      	nop
    }
  } 
  
  return status; 
 80022dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3714      	adds	r7, #20
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop

080022ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b089      	sub	sp, #36	@ 0x24
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022f6:	2300      	movs	r3, #0
 80022f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022fa:	2300      	movs	r3, #0
 80022fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022fe:	2300      	movs	r3, #0
 8002300:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002302:	2300      	movs	r3, #0
 8002304:	61fb      	str	r3, [r7, #28]
 8002306:	e165      	b.n	80025d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002308:	2201      	movs	r2, #1
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	4013      	ands	r3, r2
 800231a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	429a      	cmp	r2, r3
 8002322:	f040 8154 	bne.w	80025ce <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f003 0303 	and.w	r3, r3, #3
 800232e:	2b01      	cmp	r3, #1
 8002330:	d005      	beq.n	800233e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800233a:	2b02      	cmp	r3, #2
 800233c:	d130      	bne.n	80023a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	005b      	lsls	r3, r3, #1
 8002348:	2203      	movs	r2, #3
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	43db      	mvns	r3, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4013      	ands	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	68da      	ldr	r2, [r3, #12]
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	005b      	lsls	r3, r3, #1
 800235e:	fa02 f303 	lsl.w	r3, r2, r3
 8002362:	69ba      	ldr	r2, [r7, #24]
 8002364:	4313      	orrs	r3, r2
 8002366:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002374:	2201      	movs	r2, #1
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	43db      	mvns	r3, r3
 800237e:	69ba      	ldr	r2, [r7, #24]
 8002380:	4013      	ands	r3, r2
 8002382:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	091b      	lsrs	r3, r3, #4
 800238a:	f003 0201 	and.w	r2, r3, #1
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	fa02 f303 	lsl.w	r3, r2, r3
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	4313      	orrs	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f003 0303 	and.w	r3, r3, #3
 80023a8:	2b03      	cmp	r3, #3
 80023aa:	d017      	beq.n	80023dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	2203      	movs	r2, #3
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	43db      	mvns	r3, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4013      	ands	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f003 0303 	and.w	r3, r3, #3
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d123      	bne.n	8002430 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	08da      	lsrs	r2, r3, #3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	3208      	adds	r2, #8
 80023f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	f003 0307 	and.w	r3, r3, #7
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	220f      	movs	r2, #15
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	43db      	mvns	r3, r3
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	4013      	ands	r3, r2
 800240a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	691a      	ldr	r2, [r3, #16]
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	f003 0307 	and.w	r3, r3, #7
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	4313      	orrs	r3, r2
 8002420:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	08da      	lsrs	r2, r3, #3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	3208      	adds	r2, #8
 800242a:	69b9      	ldr	r1, [r7, #24]
 800242c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	005b      	lsls	r3, r3, #1
 800243a:	2203      	movs	r2, #3
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	43db      	mvns	r3, r3
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	4013      	ands	r3, r2
 8002446:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f003 0203 	and.w	r2, r3, #3
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	4313      	orrs	r3, r2
 800245c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	69ba      	ldr	r2, [r7, #24]
 8002462:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800246c:	2b00      	cmp	r3, #0
 800246e:	f000 80ae 	beq.w	80025ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002472:	2300      	movs	r3, #0
 8002474:	60fb      	str	r3, [r7, #12]
 8002476:	4b5d      	ldr	r3, [pc, #372]	@ (80025ec <HAL_GPIO_Init+0x300>)
 8002478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800247a:	4a5c      	ldr	r2, [pc, #368]	@ (80025ec <HAL_GPIO_Init+0x300>)
 800247c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002480:	6453      	str	r3, [r2, #68]	@ 0x44
 8002482:	4b5a      	ldr	r3, [pc, #360]	@ (80025ec <HAL_GPIO_Init+0x300>)
 8002484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002486:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800248a:	60fb      	str	r3, [r7, #12]
 800248c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800248e:	4a58      	ldr	r2, [pc, #352]	@ (80025f0 <HAL_GPIO_Init+0x304>)
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	089b      	lsrs	r3, r3, #2
 8002494:	3302      	adds	r3, #2
 8002496:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800249a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	f003 0303 	and.w	r3, r3, #3
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	220f      	movs	r2, #15
 80024a6:	fa02 f303 	lsl.w	r3, r2, r3
 80024aa:	43db      	mvns	r3, r3
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	4013      	ands	r3, r2
 80024b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a4f      	ldr	r2, [pc, #316]	@ (80025f4 <HAL_GPIO_Init+0x308>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d025      	beq.n	8002506 <HAL_GPIO_Init+0x21a>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a4e      	ldr	r2, [pc, #312]	@ (80025f8 <HAL_GPIO_Init+0x30c>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d01f      	beq.n	8002502 <HAL_GPIO_Init+0x216>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a4d      	ldr	r2, [pc, #308]	@ (80025fc <HAL_GPIO_Init+0x310>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d019      	beq.n	80024fe <HAL_GPIO_Init+0x212>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4a4c      	ldr	r2, [pc, #304]	@ (8002600 <HAL_GPIO_Init+0x314>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d013      	beq.n	80024fa <HAL_GPIO_Init+0x20e>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a4b      	ldr	r2, [pc, #300]	@ (8002604 <HAL_GPIO_Init+0x318>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d00d      	beq.n	80024f6 <HAL_GPIO_Init+0x20a>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4a4a      	ldr	r2, [pc, #296]	@ (8002608 <HAL_GPIO_Init+0x31c>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d007      	beq.n	80024f2 <HAL_GPIO_Init+0x206>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4a49      	ldr	r2, [pc, #292]	@ (800260c <HAL_GPIO_Init+0x320>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d101      	bne.n	80024ee <HAL_GPIO_Init+0x202>
 80024ea:	2306      	movs	r3, #6
 80024ec:	e00c      	b.n	8002508 <HAL_GPIO_Init+0x21c>
 80024ee:	2307      	movs	r3, #7
 80024f0:	e00a      	b.n	8002508 <HAL_GPIO_Init+0x21c>
 80024f2:	2305      	movs	r3, #5
 80024f4:	e008      	b.n	8002508 <HAL_GPIO_Init+0x21c>
 80024f6:	2304      	movs	r3, #4
 80024f8:	e006      	b.n	8002508 <HAL_GPIO_Init+0x21c>
 80024fa:	2303      	movs	r3, #3
 80024fc:	e004      	b.n	8002508 <HAL_GPIO_Init+0x21c>
 80024fe:	2302      	movs	r3, #2
 8002500:	e002      	b.n	8002508 <HAL_GPIO_Init+0x21c>
 8002502:	2301      	movs	r3, #1
 8002504:	e000      	b.n	8002508 <HAL_GPIO_Init+0x21c>
 8002506:	2300      	movs	r3, #0
 8002508:	69fa      	ldr	r2, [r7, #28]
 800250a:	f002 0203 	and.w	r2, r2, #3
 800250e:	0092      	lsls	r2, r2, #2
 8002510:	4093      	lsls	r3, r2
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	4313      	orrs	r3, r2
 8002516:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002518:	4935      	ldr	r1, [pc, #212]	@ (80025f0 <HAL_GPIO_Init+0x304>)
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	089b      	lsrs	r3, r3, #2
 800251e:	3302      	adds	r3, #2
 8002520:	69ba      	ldr	r2, [r7, #24]
 8002522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002526:	4b3a      	ldr	r3, [pc, #232]	@ (8002610 <HAL_GPIO_Init+0x324>)
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	43db      	mvns	r3, r3
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	4013      	ands	r3, r2
 8002534:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002542:	69ba      	ldr	r2, [r7, #24]
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	4313      	orrs	r3, r2
 8002548:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800254a:	4a31      	ldr	r2, [pc, #196]	@ (8002610 <HAL_GPIO_Init+0x324>)
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002550:	4b2f      	ldr	r3, [pc, #188]	@ (8002610 <HAL_GPIO_Init+0x324>)
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	43db      	mvns	r3, r3
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	4013      	ands	r3, r2
 800255e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d003      	beq.n	8002574 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800256c:	69ba      	ldr	r2, [r7, #24]
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	4313      	orrs	r3, r2
 8002572:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002574:	4a26      	ldr	r2, [pc, #152]	@ (8002610 <HAL_GPIO_Init+0x324>)
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800257a:	4b25      	ldr	r3, [pc, #148]	@ (8002610 <HAL_GPIO_Init+0x324>)
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	43db      	mvns	r3, r3
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	4013      	ands	r3, r2
 8002588:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	4313      	orrs	r3, r2
 800259c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800259e:	4a1c      	ldr	r2, [pc, #112]	@ (8002610 <HAL_GPIO_Init+0x324>)
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002610 <HAL_GPIO_Init+0x324>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	43db      	mvns	r3, r3
 80025ae:	69ba      	ldr	r2, [r7, #24]
 80025b0:	4013      	ands	r3, r2
 80025b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d003      	beq.n	80025c8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025c8:	4a11      	ldr	r2, [pc, #68]	@ (8002610 <HAL_GPIO_Init+0x324>)
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	3301      	adds	r3, #1
 80025d2:	61fb      	str	r3, [r7, #28]
 80025d4:	69fb      	ldr	r3, [r7, #28]
 80025d6:	2b0f      	cmp	r3, #15
 80025d8:	f67f ae96 	bls.w	8002308 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025dc:	bf00      	nop
 80025de:	bf00      	nop
 80025e0:	3724      	adds	r7, #36	@ 0x24
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	40023800 	.word	0x40023800
 80025f0:	40013800 	.word	0x40013800
 80025f4:	40020000 	.word	0x40020000
 80025f8:	40020400 	.word	0x40020400
 80025fc:	40020800 	.word	0x40020800
 8002600:	40020c00 	.word	0x40020c00
 8002604:	40021000 	.word	0x40021000
 8002608:	40021400 	.word	0x40021400
 800260c:	40021800 	.word	0x40021800
 8002610:	40013c00 	.word	0x40013c00

08002614 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	460b      	mov	r3, r1
 800261e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	691a      	ldr	r2, [r3, #16]
 8002624:	887b      	ldrh	r3, [r7, #2]
 8002626:	4013      	ands	r3, r2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d002      	beq.n	8002632 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800262c:	2301      	movs	r3, #1
 800262e:	73fb      	strb	r3, [r7, #15]
 8002630:	e001      	b.n	8002636 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002632:	2300      	movs	r3, #0
 8002634:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002636:	7bfb      	ldrb	r3, [r7, #15]
}
 8002638:	4618      	mov	r0, r3
 800263a:	3714      	adds	r7, #20
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	460b      	mov	r3, r1
 800264e:	807b      	strh	r3, [r7, #2]
 8002650:	4613      	mov	r3, r2
 8002652:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002654:	787b      	ldrb	r3, [r7, #1]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d003      	beq.n	8002662 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800265a:	887a      	ldrh	r2, [r7, #2]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002660:	e003      	b.n	800266a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002662:	887b      	ldrh	r3, [r7, #2]
 8002664:	041a      	lsls	r2, r3, #16
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	619a      	str	r2, [r3, #24]
}
 800266a:	bf00      	nop
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr

08002676 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b086      	sub	sp, #24
 800267a:	af02      	add	r7, sp, #8
 800267c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d101      	bne.n	8002688 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e108      	b.n	800289a <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002694:	b2db      	uxtb	r3, r3
 8002696:	2b00      	cmp	r3, #0
 8002698:	d106      	bne.n	80026a8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f7fe fea6 	bl	80013f4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2203      	movs	r2, #3
 80026ac:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026b6:	d102      	bne.n	80026be <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4618      	mov	r0, r3
 80026c4:	f005 fc40 	bl	8007f48 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6818      	ldr	r0, [r3, #0]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	7c1a      	ldrb	r2, [r3, #16]
 80026d0:	f88d 2000 	strb.w	r2, [sp]
 80026d4:	3304      	adds	r3, #4
 80026d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026d8:	f005 fbd2 	bl	8007e80 <USB_CoreInit>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d005      	beq.n	80026ee <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2202      	movs	r2, #2
 80026e6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e0d5      	b.n	800289a <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2100      	movs	r1, #0
 80026f4:	4618      	mov	r0, r3
 80026f6:	f005 fc38 	bl	8007f6a <USB_SetCurrentMode>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d005      	beq.n	800270c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2202      	movs	r2, #2
 8002704:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e0c6      	b.n	800289a <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800270c:	2300      	movs	r3, #0
 800270e:	73fb      	strb	r3, [r7, #15]
 8002710:	e04a      	b.n	80027a8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002712:	7bfa      	ldrb	r2, [r7, #15]
 8002714:	6879      	ldr	r1, [r7, #4]
 8002716:	4613      	mov	r3, r2
 8002718:	00db      	lsls	r3, r3, #3
 800271a:	4413      	add	r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	440b      	add	r3, r1
 8002720:	3315      	adds	r3, #21
 8002722:	2201      	movs	r2, #1
 8002724:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002726:	7bfa      	ldrb	r2, [r7, #15]
 8002728:	6879      	ldr	r1, [r7, #4]
 800272a:	4613      	mov	r3, r2
 800272c:	00db      	lsls	r3, r3, #3
 800272e:	4413      	add	r3, r2
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	440b      	add	r3, r1
 8002734:	3314      	adds	r3, #20
 8002736:	7bfa      	ldrb	r2, [r7, #15]
 8002738:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800273a:	7bfa      	ldrb	r2, [r7, #15]
 800273c:	7bfb      	ldrb	r3, [r7, #15]
 800273e:	b298      	uxth	r0, r3
 8002740:	6879      	ldr	r1, [r7, #4]
 8002742:	4613      	mov	r3, r2
 8002744:	00db      	lsls	r3, r3, #3
 8002746:	4413      	add	r3, r2
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	440b      	add	r3, r1
 800274c:	332e      	adds	r3, #46	@ 0x2e
 800274e:	4602      	mov	r2, r0
 8002750:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002752:	7bfa      	ldrb	r2, [r7, #15]
 8002754:	6879      	ldr	r1, [r7, #4]
 8002756:	4613      	mov	r3, r2
 8002758:	00db      	lsls	r3, r3, #3
 800275a:	4413      	add	r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	440b      	add	r3, r1
 8002760:	3318      	adds	r3, #24
 8002762:	2200      	movs	r2, #0
 8002764:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002766:	7bfa      	ldrb	r2, [r7, #15]
 8002768:	6879      	ldr	r1, [r7, #4]
 800276a:	4613      	mov	r3, r2
 800276c:	00db      	lsls	r3, r3, #3
 800276e:	4413      	add	r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	440b      	add	r3, r1
 8002774:	331c      	adds	r3, #28
 8002776:	2200      	movs	r2, #0
 8002778:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800277a:	7bfa      	ldrb	r2, [r7, #15]
 800277c:	6879      	ldr	r1, [r7, #4]
 800277e:	4613      	mov	r3, r2
 8002780:	00db      	lsls	r3, r3, #3
 8002782:	4413      	add	r3, r2
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	440b      	add	r3, r1
 8002788:	3320      	adds	r3, #32
 800278a:	2200      	movs	r2, #0
 800278c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800278e:	7bfa      	ldrb	r2, [r7, #15]
 8002790:	6879      	ldr	r1, [r7, #4]
 8002792:	4613      	mov	r3, r2
 8002794:	00db      	lsls	r3, r3, #3
 8002796:	4413      	add	r3, r2
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	440b      	add	r3, r1
 800279c:	3324      	adds	r3, #36	@ 0x24
 800279e:	2200      	movs	r2, #0
 80027a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
 80027a4:	3301      	adds	r3, #1
 80027a6:	73fb      	strb	r3, [r7, #15]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	791b      	ldrb	r3, [r3, #4]
 80027ac:	7bfa      	ldrb	r2, [r7, #15]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d3af      	bcc.n	8002712 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027b2:	2300      	movs	r3, #0
 80027b4:	73fb      	strb	r3, [r7, #15]
 80027b6:	e044      	b.n	8002842 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80027b8:	7bfa      	ldrb	r2, [r7, #15]
 80027ba:	6879      	ldr	r1, [r7, #4]
 80027bc:	4613      	mov	r3, r2
 80027be:	00db      	lsls	r3, r3, #3
 80027c0:	4413      	add	r3, r2
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	440b      	add	r3, r1
 80027c6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80027ca:	2200      	movs	r2, #0
 80027cc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80027ce:	7bfa      	ldrb	r2, [r7, #15]
 80027d0:	6879      	ldr	r1, [r7, #4]
 80027d2:	4613      	mov	r3, r2
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	4413      	add	r3, r2
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	440b      	add	r3, r1
 80027dc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80027e0:	7bfa      	ldrb	r2, [r7, #15]
 80027e2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80027e4:	7bfa      	ldrb	r2, [r7, #15]
 80027e6:	6879      	ldr	r1, [r7, #4]
 80027e8:	4613      	mov	r3, r2
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	4413      	add	r3, r2
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	440b      	add	r3, r1
 80027f2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80027f6:	2200      	movs	r2, #0
 80027f8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80027fa:	7bfa      	ldrb	r2, [r7, #15]
 80027fc:	6879      	ldr	r1, [r7, #4]
 80027fe:	4613      	mov	r3, r2
 8002800:	00db      	lsls	r3, r3, #3
 8002802:	4413      	add	r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	440b      	add	r3, r1
 8002808:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800280c:	2200      	movs	r2, #0
 800280e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002810:	7bfa      	ldrb	r2, [r7, #15]
 8002812:	6879      	ldr	r1, [r7, #4]
 8002814:	4613      	mov	r3, r2
 8002816:	00db      	lsls	r3, r3, #3
 8002818:	4413      	add	r3, r2
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	440b      	add	r3, r1
 800281e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002822:	2200      	movs	r2, #0
 8002824:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002826:	7bfa      	ldrb	r2, [r7, #15]
 8002828:	6879      	ldr	r1, [r7, #4]
 800282a:	4613      	mov	r3, r2
 800282c:	00db      	lsls	r3, r3, #3
 800282e:	4413      	add	r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	440b      	add	r3, r1
 8002834:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002838:	2200      	movs	r2, #0
 800283a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800283c:	7bfb      	ldrb	r3, [r7, #15]
 800283e:	3301      	adds	r3, #1
 8002840:	73fb      	strb	r3, [r7, #15]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	791b      	ldrb	r3, [r3, #4]
 8002846:	7bfa      	ldrb	r2, [r7, #15]
 8002848:	429a      	cmp	r2, r3
 800284a:	d3b5      	bcc.n	80027b8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6818      	ldr	r0, [r3, #0]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	7c1a      	ldrb	r2, [r3, #16]
 8002854:	f88d 2000 	strb.w	r2, [sp]
 8002858:	3304      	adds	r3, #4
 800285a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800285c:	f005 fbd2 	bl	8008004 <USB_DevInit>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d005      	beq.n	8002872 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2202      	movs	r2, #2
 800286a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e013      	b.n	800289a <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	7b1b      	ldrb	r3, [r3, #12]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d102      	bne.n	800288e <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	f000 f80a 	bl	80028a2 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4618      	mov	r0, r3
 8002894:	f005 fd8d 	bl	80083b2 <USB_DevDisconnect>

  return HAL_OK;
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3710      	adds	r7, #16
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80028a2:	b480      	push	{r7}
 80028a4:	b085      	sub	sp, #20
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2201      	movs	r2, #1
 80028b4:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2200      	movs	r2, #0
 80028bc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028d4:	f043 0303 	orr.w	r3, r3, #3
 80028d8:	68fa      	ldr	r2, [r7, #12]
 80028da:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80028dc:	2300      	movs	r3, #0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3714      	adds	r7, #20
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
	...

080028ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d101      	bne.n	8002900 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e0cc      	b.n	8002a9a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002900:	4b68      	ldr	r3, [pc, #416]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1b8>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 030f 	and.w	r3, r3, #15
 8002908:	683a      	ldr	r2, [r7, #0]
 800290a:	429a      	cmp	r2, r3
 800290c:	d90c      	bls.n	8002928 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800290e:	4b65      	ldr	r3, [pc, #404]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1b8>)
 8002910:	683a      	ldr	r2, [r7, #0]
 8002912:	b2d2      	uxtb	r2, r2
 8002914:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002916:	4b63      	ldr	r3, [pc, #396]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1b8>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 030f 	and.w	r3, r3, #15
 800291e:	683a      	ldr	r2, [r7, #0]
 8002920:	429a      	cmp	r2, r3
 8002922:	d001      	beq.n	8002928 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e0b8      	b.n	8002a9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0302 	and.w	r3, r3, #2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d020      	beq.n	8002976 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0304 	and.w	r3, r3, #4
 800293c:	2b00      	cmp	r3, #0
 800293e:	d005      	beq.n	800294c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002940:	4b59      	ldr	r3, [pc, #356]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	4a58      	ldr	r2, [pc, #352]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002946:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800294a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 0308 	and.w	r3, r3, #8
 8002954:	2b00      	cmp	r3, #0
 8002956:	d005      	beq.n	8002964 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002958:	4b53      	ldr	r3, [pc, #332]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	4a52      	ldr	r2, [pc, #328]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 800295e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002962:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002964:	4b50      	ldr	r3, [pc, #320]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	494d      	ldr	r1, [pc, #308]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002972:	4313      	orrs	r3, r2
 8002974:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	2b00      	cmp	r3, #0
 8002980:	d044      	beq.n	8002a0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b01      	cmp	r3, #1
 8002988:	d107      	bne.n	800299a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800298a:	4b47      	ldr	r3, [pc, #284]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d119      	bne.n	80029ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e07f      	b.n	8002a9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d003      	beq.n	80029aa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029a6:	2b03      	cmp	r3, #3
 80029a8:	d107      	bne.n	80029ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029aa:	4b3f      	ldr	r3, [pc, #252]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d109      	bne.n	80029ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e06f      	b.n	8002a9a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029ba:	4b3b      	ldr	r3, [pc, #236]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0302 	and.w	r3, r3, #2
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e067      	b.n	8002a9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029ca:	4b37      	ldr	r3, [pc, #220]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f023 0203 	bic.w	r2, r3, #3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	4934      	ldr	r1, [pc, #208]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 80029d8:	4313      	orrs	r3, r2
 80029da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029dc:	f7fe ff36 	bl	800184c <HAL_GetTick>
 80029e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029e2:	e00a      	b.n	80029fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029e4:	f7fe ff32 	bl	800184c <HAL_GetTick>
 80029e8:	4602      	mov	r2, r0
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d901      	bls.n	80029fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e04f      	b.n	8002a9a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029fa:	4b2b      	ldr	r3, [pc, #172]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f003 020c 	and.w	r2, r3, #12
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d1eb      	bne.n	80029e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a0c:	4b25      	ldr	r3, [pc, #148]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 030f 	and.w	r3, r3, #15
 8002a14:	683a      	ldr	r2, [r7, #0]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d20c      	bcs.n	8002a34 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a1a:	4b22      	ldr	r3, [pc, #136]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	b2d2      	uxtb	r2, r2
 8002a20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a22:	4b20      	ldr	r3, [pc, #128]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 030f 	and.w	r3, r3, #15
 8002a2a:	683a      	ldr	r2, [r7, #0]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d001      	beq.n	8002a34 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e032      	b.n	8002a9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0304 	and.w	r3, r3, #4
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d008      	beq.n	8002a52 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a40:	4b19      	ldr	r3, [pc, #100]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	4916      	ldr	r1, [pc, #88]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0308 	and.w	r3, r3, #8
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d009      	beq.n	8002a72 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a5e:	4b12      	ldr	r3, [pc, #72]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	00db      	lsls	r3, r3, #3
 8002a6c:	490e      	ldr	r1, [pc, #56]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a72:	f000 fb7f 	bl	8003174 <HAL_RCC_GetSysClockFreq>
 8002a76:	4602      	mov	r2, r0
 8002a78:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	091b      	lsrs	r3, r3, #4
 8002a7e:	f003 030f 	and.w	r3, r3, #15
 8002a82:	490a      	ldr	r1, [pc, #40]	@ (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002a84:	5ccb      	ldrb	r3, [r1, r3]
 8002a86:	fa22 f303 	lsr.w	r3, r2, r3
 8002a8a:	4a09      	ldr	r2, [pc, #36]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002a8e:	4b09      	ldr	r3, [pc, #36]	@ (8002ab4 <HAL_RCC_ClockConfig+0x1c8>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7fe fe96 	bl	80017c4 <HAL_InitTick>

  return HAL_OK;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3710      	adds	r7, #16
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	40023c00 	.word	0x40023c00
 8002aa8:	40023800 	.word	0x40023800
 8002aac:	0800ca68 	.word	0x0800ca68
 8002ab0:	20000004 	.word	0x20000004
 8002ab4:	20000008 	.word	0x20000008

08002ab8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002abc:	4b03      	ldr	r3, [pc, #12]	@ (8002acc <HAL_RCC_GetHCLKFreq+0x14>)
 8002abe:	681b      	ldr	r3, [r3, #0]
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	20000004 	.word	0x20000004

08002ad0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ad4:	f7ff fff0 	bl	8002ab8 <HAL_RCC_GetHCLKFreq>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	4b05      	ldr	r3, [pc, #20]	@ (8002af0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	0a9b      	lsrs	r3, r3, #10
 8002ae0:	f003 0307 	and.w	r3, r3, #7
 8002ae4:	4903      	ldr	r1, [pc, #12]	@ (8002af4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ae6:	5ccb      	ldrb	r3, [r1, r3]
 8002ae8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	40023800 	.word	0x40023800
 8002af4:	0800ca78 	.word	0x0800ca78

08002af8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002afc:	f7ff ffdc 	bl	8002ab8 <HAL_RCC_GetHCLKFreq>
 8002b00:	4602      	mov	r2, r0
 8002b02:	4b05      	ldr	r3, [pc, #20]	@ (8002b18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	0b5b      	lsrs	r3, r3, #13
 8002b08:	f003 0307 	and.w	r3, r3, #7
 8002b0c:	4903      	ldr	r1, [pc, #12]	@ (8002b1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b0e:	5ccb      	ldrb	r3, [r1, r3]
 8002b10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	40023800 	.word	0x40023800
 8002b1c:	0800ca78 	.word	0x0800ca78

08002b20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b08c      	sub	sp, #48	@ 0x30
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8002b30:	2300      	movs	r3, #0
 8002b32:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8002b34:	2300      	movs	r3, #0
 8002b36:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8002b40:	2300      	movs	r3, #0
 8002b42:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8002b44:	2300      	movs	r3, #0
 8002b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d010      	beq.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8002b58:	4b6f      	ldr	r3, [pc, #444]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002b5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b5e:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b66:	496c      	ldr	r1, [pc, #432]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d101      	bne.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8002b76:	2301      	movs	r3, #1
 8002b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0302 	and.w	r3, r3, #2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d010      	beq.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8002b86:	4b64      	ldr	r3, [pc, #400]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002b88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b8c:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b94:	4960      	ldr	r1, [pc, #384]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d101      	bne.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0304 	and.w	r3, r3, #4
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d017      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bb4:	4b58      	ldr	r3, [pc, #352]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002bb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002bba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc2:	4955      	ldr	r1, [pc, #340]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002bd2:	d101      	bne.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d101      	bne.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8002be0:	2301      	movs	r3, #1
 8002be2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0308 	and.w	r3, r3, #8
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d017      	beq.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002bf0:	4b49      	ldr	r3, [pc, #292]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002bf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002bf6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bfe:	4946      	ldr	r1, [pc, #280]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002c00:	4313      	orrs	r3, r2
 8002c02:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c0e:	d101      	bne.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8002c10:	2301      	movs	r3, #1
 8002c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d101      	bne.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0320 	and.w	r3, r3, #32
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	f000 808a 	beq.w	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c2e:	2300      	movs	r3, #0
 8002c30:	60bb      	str	r3, [r7, #8]
 8002c32:	4b39      	ldr	r3, [pc, #228]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c36:	4a38      	ldr	r2, [pc, #224]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002c38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c3e:	4b36      	ldr	r3, [pc, #216]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c46:	60bb      	str	r3, [r7, #8]
 8002c48:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002c4a:	4b34      	ldr	r3, [pc, #208]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a33      	ldr	r2, [pc, #204]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002c50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c54:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002c56:	f7fe fdf9 	bl	800184c <HAL_GetTick>
 8002c5a:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002c5c:	e008      	b.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c5e:	f7fe fdf5 	bl	800184c <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d901      	bls.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e278      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002c70:	4b2a      	ldr	r3, [pc, #168]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0f0      	beq.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c7c:	4b26      	ldr	r3, [pc, #152]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002c7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c84:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c86:	6a3b      	ldr	r3, [r7, #32]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d02f      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c94:	6a3a      	ldr	r2, [r7, #32]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d028      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ca2:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ca4:	4b1e      	ldr	r3, [pc, #120]	@ (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002caa:	4b1d      	ldr	r3, [pc, #116]	@ (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002cb0:	4a19      	ldr	r2, [pc, #100]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002cb2:	6a3b      	ldr	r3, [r7, #32]
 8002cb4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002cb6:	4b18      	ldr	r3, [pc, #96]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d114      	bne.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002cc2:	f7fe fdc3 	bl	800184c <HAL_GetTick>
 8002cc6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cc8:	e00a      	b.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cca:	f7fe fdbf 	bl	800184c <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d901      	bls.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e240      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ce0:	4b0d      	ldr	r3, [pc, #52]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002ce2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce4:	f003 0302 	and.w	r3, r3, #2
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d0ee      	beq.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cf4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002cf8:	d114      	bne.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8002cfa:	4b07      	ldr	r3, [pc, #28]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d06:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8002d0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d0e:	4902      	ldr	r1, [pc, #8]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	608b      	str	r3, [r1, #8]
 8002d14:	e00c      	b.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8002d16:	bf00      	nop
 8002d18:	40023800 	.word	0x40023800
 8002d1c:	40007000 	.word	0x40007000
 8002d20:	42470e40 	.word	0x42470e40
 8002d24:	4b4a      	ldr	r3, [pc, #296]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	4a49      	ldr	r2, [pc, #292]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d2a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002d2e:	6093      	str	r3, [r2, #8]
 8002d30:	4b47      	ldr	r3, [pc, #284]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d32:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d3c:	4944      	ldr	r1, [pc, #272]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0310 	and.w	r3, r3, #16
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d004      	beq.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8002d54:	4b3f      	ldr	r3, [pc, #252]	@ (8002e54 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002d56:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d00a      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8002d64:	4b3a      	ldr	r3, [pc, #232]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d6a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d72:	4937      	ldr	r1, [pc, #220]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d74:	4313      	orrs	r3, r2
 8002d76:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d00a      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002d86:	4b32      	ldr	r3, [pc, #200]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d8c:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d94:	492e      	ldr	r1, [pc, #184]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d011      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002da8:	4b29      	ldr	r3, [pc, #164]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002daa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dae:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002db6:	4926      	ldr	r1, [pc, #152]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002db8:	4313      	orrs	r3, r2
 8002dba:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002dc6:	d101      	bne.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00a      	beq.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8002dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002dda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dde:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de6:	491a      	ldr	r1, [pc, #104]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d011      	beq.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8002dfa:	4b15      	ldr	r3, [pc, #84]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002dfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e00:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e08:	4911      	ldr	r1, [pc, #68]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e18:	d101      	bne.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002e1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d005      	beq.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e2c:	f040 80ff 	bne.w	800302e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002e30:	4b09      	ldr	r3, [pc, #36]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002e36:	f7fe fd09 	bl	800184c <HAL_GetTick>
 8002e3a:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002e3c:	e00e      	b.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002e3e:	f7fe fd05 	bl	800184c <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d907      	bls.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e188      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002e50:	40023800 	.word	0x40023800
 8002e54:	424711e0 	.word	0x424711e0
 8002e58:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002e5c:	4b7e      	ldr	r3, [pc, #504]	@ (8003058 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d1ea      	bne.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0301 	and.w	r3, r3, #1
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d003      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d009      	beq.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d028      	beq.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d124      	bne.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002e90:	4b71      	ldr	r3, [pc, #452]	@ (8003058 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002e92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e96:	0c1b      	lsrs	r3, r3, #16
 8002e98:	f003 0303 	and.w	r3, r3, #3
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	005b      	lsls	r3, r3, #1
 8002ea0:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002ea2:	4b6d      	ldr	r3, [pc, #436]	@ (8003058 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002ea4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ea8:	0e1b      	lsrs	r3, r3, #24
 8002eaa:	f003 030f 	and.w	r3, r3, #15
 8002eae:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	685a      	ldr	r2, [r3, #4]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	019b      	lsls	r3, r3, #6
 8002eba:	431a      	orrs	r2, r3
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	085b      	lsrs	r3, r3, #1
 8002ec0:	3b01      	subs	r3, #1
 8002ec2:	041b      	lsls	r3, r3, #16
 8002ec4:	431a      	orrs	r2, r3
 8002ec6:	69bb      	ldr	r3, [r7, #24]
 8002ec8:	061b      	lsls	r3, r3, #24
 8002eca:	431a      	orrs	r2, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	695b      	ldr	r3, [r3, #20]
 8002ed0:	071b      	lsls	r3, r3, #28
 8002ed2:	4961      	ldr	r1, [pc, #388]	@ (8003058 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0304 	and.w	r3, r3, #4
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d004      	beq.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002eee:	d00a      	beq.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d035      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f04:	d130      	bne.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002f06:	4b54      	ldr	r3, [pc, #336]	@ (8003058 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002f08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f0c:	0c1b      	lsrs	r3, r3, #16
 8002f0e:	f003 0303 	and.w	r3, r3, #3
 8002f12:	3301      	adds	r3, #1
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002f18:	4b4f      	ldr	r3, [pc, #316]	@ (8003058 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002f1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f1e:	0f1b      	lsrs	r3, r3, #28
 8002f20:	f003 0307 	and.w	r3, r3, #7
 8002f24:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685a      	ldr	r2, [r3, #4]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	019b      	lsls	r3, r3, #6
 8002f30:	431a      	orrs	r2, r3
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	085b      	lsrs	r3, r3, #1
 8002f36:	3b01      	subs	r3, #1
 8002f38:	041b      	lsls	r3, r3, #16
 8002f3a:	431a      	orrs	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	061b      	lsls	r3, r3, #24
 8002f42:	431a      	orrs	r2, r3
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	071b      	lsls	r3, r3, #28
 8002f48:	4943      	ldr	r1, [pc, #268]	@ (8003058 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002f50:	4b41      	ldr	r3, [pc, #260]	@ (8003058 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002f52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f56:	f023 021f 	bic.w	r2, r3, #31
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	493d      	ldr	r1, [pc, #244]	@ (8003058 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d029      	beq.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f7c:	d124      	bne.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002f7e:	4b36      	ldr	r3, [pc, #216]	@ (8003058 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002f80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f84:	0c1b      	lsrs	r3, r3, #16
 8002f86:	f003 0303 	and.w	r3, r3, #3
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002f90:	4b31      	ldr	r3, [pc, #196]	@ (8003058 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002f92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f96:	0f1b      	lsrs	r3, r3, #28
 8002f98:	f003 0307 	and.w	r3, r3, #7
 8002f9c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685a      	ldr	r2, [r3, #4]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	019b      	lsls	r3, r3, #6
 8002fa8:	431a      	orrs	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	085b      	lsrs	r3, r3, #1
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	041b      	lsls	r3, r3, #16
 8002fb4:	431a      	orrs	r2, r3
 8002fb6:	69bb      	ldr	r3, [r7, #24]
 8002fb8:	061b      	lsls	r3, r3, #24
 8002fba:	431a      	orrs	r2, r3
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	071b      	lsls	r3, r3, #28
 8002fc0:	4925      	ldr	r1, [pc, #148]	@ (8003058 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d016      	beq.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685a      	ldr	r2, [r3, #4]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	019b      	lsls	r3, r3, #6
 8002fde:	431a      	orrs	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	085b      	lsrs	r3, r3, #1
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	041b      	lsls	r3, r3, #16
 8002fea:	431a      	orrs	r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	061b      	lsls	r3, r3, #24
 8002ff2:	431a      	orrs	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	695b      	ldr	r3, [r3, #20]
 8002ff8:	071b      	lsls	r3, r3, #28
 8002ffa:	4917      	ldr	r1, [pc, #92]	@ (8003058 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003002:	4b16      	ldr	r3, [pc, #88]	@ (800305c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8003004:	2201      	movs	r2, #1
 8003006:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003008:	f7fe fc20 	bl	800184c <HAL_GetTick>
 800300c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800300e:	e008      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003010:	f7fe fc1c 	bl	800184c <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	2b02      	cmp	r3, #2
 800301c:	d901      	bls.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e09f      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003022:	4b0d      	ldr	r3, [pc, #52]	@ (8003058 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d0f0      	beq.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 800302e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003030:	2b01      	cmp	r3, #1
 8003032:	f040 8095 	bne.w	8003160 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003036:	4b0a      	ldr	r3, [pc, #40]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003038:	2200      	movs	r2, #0
 800303a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800303c:	f7fe fc06 	bl	800184c <HAL_GetTick>
 8003040:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003042:	e00f      	b.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003044:	f7fe fc02 	bl	800184c <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	2b02      	cmp	r3, #2
 8003050:	d908      	bls.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e085      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003056:	bf00      	nop
 8003058:	40023800 	.word	0x40023800
 800305c:	42470068 	.word	0x42470068
 8003060:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003064:	4b41      	ldr	r3, [pc, #260]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800306c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003070:	d0e8      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0304 	and.w	r3, r3, #4
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003082:	2b00      	cmp	r3, #0
 8003084:	d009      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800308e:	2b00      	cmp	r3, #0
 8003090:	d02b      	beq.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003096:	2b00      	cmp	r3, #0
 8003098:	d127      	bne.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800309a:	4b34      	ldr	r3, [pc, #208]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800309c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030a0:	0c1b      	lsrs	r3, r3, #16
 80030a2:	f003 0303 	and.w	r3, r3, #3
 80030a6:	3301      	adds	r3, #1
 80030a8:	005b      	lsls	r3, r3, #1
 80030aa:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	699a      	ldr	r2, [r3, #24]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	69db      	ldr	r3, [r3, #28]
 80030b4:	019b      	lsls	r3, r3, #6
 80030b6:	431a      	orrs	r2, r3
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	085b      	lsrs	r3, r3, #1
 80030bc:	3b01      	subs	r3, #1
 80030be:	041b      	lsls	r3, r3, #16
 80030c0:	431a      	orrs	r2, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c6:	061b      	lsls	r3, r3, #24
 80030c8:	4928      	ldr	r1, [pc, #160]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80030d0:	4b26      	ldr	r3, [pc, #152]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80030d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80030d6:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030de:	3b01      	subs	r3, #1
 80030e0:	021b      	lsls	r3, r3, #8
 80030e2:	4922      	ldr	r1, [pc, #136]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d01d      	beq.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80030fe:	d118      	bne.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003100:	4b1a      	ldr	r3, [pc, #104]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003106:	0e1b      	lsrs	r3, r3, #24
 8003108:	f003 030f 	and.w	r3, r3, #15
 800310c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	699a      	ldr	r2, [r3, #24]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	69db      	ldr	r3, [r3, #28]
 8003116:	019b      	lsls	r3, r3, #6
 8003118:	431a      	orrs	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a1b      	ldr	r3, [r3, #32]
 800311e:	085b      	lsrs	r3, r3, #1
 8003120:	3b01      	subs	r3, #1
 8003122:	041b      	lsls	r3, r3, #16
 8003124:	431a      	orrs	r2, r3
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	061b      	lsls	r3, r3, #24
 800312a:	4910      	ldr	r1, [pc, #64]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800312c:	4313      	orrs	r3, r2
 800312e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003132:	4b0f      	ldr	r3, [pc, #60]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8003134:	2201      	movs	r2, #1
 8003136:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003138:	f7fe fb88 	bl	800184c <HAL_GetTick>
 800313c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800313e:	e008      	b.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003140:	f7fe fb84 	bl	800184c <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	2b02      	cmp	r3, #2
 800314c:	d901      	bls.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e007      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003152:	4b06      	ldr	r3, [pc, #24]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800315a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800315e:	d1ef      	bne.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3730      	adds	r7, #48	@ 0x30
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	40023800 	.word	0x40023800
 8003170:	42470070 	.word	0x42470070

08003174 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003174:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003178:	b0ae      	sub	sp, #184	@ 0xb8
 800317a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800317c:	2300      	movs	r3, #0
 800317e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003182:	2300      	movs	r3, #0
 8003184:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003188:	2300      	movs	r3, #0
 800318a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800318e:	2300      	movs	r3, #0
 8003190:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003194:	2300      	movs	r3, #0
 8003196:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800319a:	4bcb      	ldr	r3, [pc, #812]	@ (80034c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f003 030c 	and.w	r3, r3, #12
 80031a2:	2b0c      	cmp	r3, #12
 80031a4:	f200 8206 	bhi.w	80035b4 <HAL_RCC_GetSysClockFreq+0x440>
 80031a8:	a201      	add	r2, pc, #4	@ (adr r2, 80031b0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80031aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ae:	bf00      	nop
 80031b0:	080031e5 	.word	0x080031e5
 80031b4:	080035b5 	.word	0x080035b5
 80031b8:	080035b5 	.word	0x080035b5
 80031bc:	080035b5 	.word	0x080035b5
 80031c0:	080031ed 	.word	0x080031ed
 80031c4:	080035b5 	.word	0x080035b5
 80031c8:	080035b5 	.word	0x080035b5
 80031cc:	080035b5 	.word	0x080035b5
 80031d0:	080031f5 	.word	0x080031f5
 80031d4:	080035b5 	.word	0x080035b5
 80031d8:	080035b5 	.word	0x080035b5
 80031dc:	080035b5 	.word	0x080035b5
 80031e0:	080033e5 	.word	0x080033e5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031e4:	4bb9      	ldr	r3, [pc, #740]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x358>)
 80031e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80031ea:	e1e7      	b.n	80035bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031ec:	4bb8      	ldr	r3, [pc, #736]	@ (80034d0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80031ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80031f2:	e1e3      	b.n	80035bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031f4:	4bb4      	ldr	r3, [pc, #720]	@ (80034c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003200:	4bb1      	ldr	r3, [pc, #708]	@ (80034c8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d071      	beq.n	80032f0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800320c:	4bae      	ldr	r3, [pc, #696]	@ (80034c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	099b      	lsrs	r3, r3, #6
 8003212:	2200      	movs	r2, #0
 8003214:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003218:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800321c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003220:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003224:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003228:	2300      	movs	r3, #0
 800322a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800322e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003232:	4622      	mov	r2, r4
 8003234:	462b      	mov	r3, r5
 8003236:	f04f 0000 	mov.w	r0, #0
 800323a:	f04f 0100 	mov.w	r1, #0
 800323e:	0159      	lsls	r1, r3, #5
 8003240:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003244:	0150      	lsls	r0, r2, #5
 8003246:	4602      	mov	r2, r0
 8003248:	460b      	mov	r3, r1
 800324a:	4621      	mov	r1, r4
 800324c:	1a51      	subs	r1, r2, r1
 800324e:	6439      	str	r1, [r7, #64]	@ 0x40
 8003250:	4629      	mov	r1, r5
 8003252:	eb63 0301 	sbc.w	r3, r3, r1
 8003256:	647b      	str	r3, [r7, #68]	@ 0x44
 8003258:	f04f 0200 	mov.w	r2, #0
 800325c:	f04f 0300 	mov.w	r3, #0
 8003260:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003264:	4649      	mov	r1, r9
 8003266:	018b      	lsls	r3, r1, #6
 8003268:	4641      	mov	r1, r8
 800326a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800326e:	4641      	mov	r1, r8
 8003270:	018a      	lsls	r2, r1, #6
 8003272:	4641      	mov	r1, r8
 8003274:	1a51      	subs	r1, r2, r1
 8003276:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003278:	4649      	mov	r1, r9
 800327a:	eb63 0301 	sbc.w	r3, r3, r1
 800327e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003280:	f04f 0200 	mov.w	r2, #0
 8003284:	f04f 0300 	mov.w	r3, #0
 8003288:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800328c:	4649      	mov	r1, r9
 800328e:	00cb      	lsls	r3, r1, #3
 8003290:	4641      	mov	r1, r8
 8003292:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003296:	4641      	mov	r1, r8
 8003298:	00ca      	lsls	r2, r1, #3
 800329a:	4610      	mov	r0, r2
 800329c:	4619      	mov	r1, r3
 800329e:	4603      	mov	r3, r0
 80032a0:	4622      	mov	r2, r4
 80032a2:	189b      	adds	r3, r3, r2
 80032a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80032a6:	462b      	mov	r3, r5
 80032a8:	460a      	mov	r2, r1
 80032aa:	eb42 0303 	adc.w	r3, r2, r3
 80032ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80032b0:	f04f 0200 	mov.w	r2, #0
 80032b4:	f04f 0300 	mov.w	r3, #0
 80032b8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80032bc:	4629      	mov	r1, r5
 80032be:	024b      	lsls	r3, r1, #9
 80032c0:	4621      	mov	r1, r4
 80032c2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80032c6:	4621      	mov	r1, r4
 80032c8:	024a      	lsls	r2, r1, #9
 80032ca:	4610      	mov	r0, r2
 80032cc:	4619      	mov	r1, r3
 80032ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80032d2:	2200      	movs	r2, #0
 80032d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80032d8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80032dc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80032e0:	f7fc ffe6 	bl	80002b0 <__aeabi_uldivmod>
 80032e4:	4602      	mov	r2, r0
 80032e6:	460b      	mov	r3, r1
 80032e8:	4613      	mov	r3, r2
 80032ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80032ee:	e067      	b.n	80033c0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032f0:	4b75      	ldr	r3, [pc, #468]	@ (80034c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	099b      	lsrs	r3, r3, #6
 80032f6:	2200      	movs	r2, #0
 80032f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80032fc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003300:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003304:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003308:	67bb      	str	r3, [r7, #120]	@ 0x78
 800330a:	2300      	movs	r3, #0
 800330c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800330e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003312:	4622      	mov	r2, r4
 8003314:	462b      	mov	r3, r5
 8003316:	f04f 0000 	mov.w	r0, #0
 800331a:	f04f 0100 	mov.w	r1, #0
 800331e:	0159      	lsls	r1, r3, #5
 8003320:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003324:	0150      	lsls	r0, r2, #5
 8003326:	4602      	mov	r2, r0
 8003328:	460b      	mov	r3, r1
 800332a:	4621      	mov	r1, r4
 800332c:	1a51      	subs	r1, r2, r1
 800332e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003330:	4629      	mov	r1, r5
 8003332:	eb63 0301 	sbc.w	r3, r3, r1
 8003336:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003338:	f04f 0200 	mov.w	r2, #0
 800333c:	f04f 0300 	mov.w	r3, #0
 8003340:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003344:	4649      	mov	r1, r9
 8003346:	018b      	lsls	r3, r1, #6
 8003348:	4641      	mov	r1, r8
 800334a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800334e:	4641      	mov	r1, r8
 8003350:	018a      	lsls	r2, r1, #6
 8003352:	4641      	mov	r1, r8
 8003354:	ebb2 0a01 	subs.w	sl, r2, r1
 8003358:	4649      	mov	r1, r9
 800335a:	eb63 0b01 	sbc.w	fp, r3, r1
 800335e:	f04f 0200 	mov.w	r2, #0
 8003362:	f04f 0300 	mov.w	r3, #0
 8003366:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800336a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800336e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003372:	4692      	mov	sl, r2
 8003374:	469b      	mov	fp, r3
 8003376:	4623      	mov	r3, r4
 8003378:	eb1a 0303 	adds.w	r3, sl, r3
 800337c:	623b      	str	r3, [r7, #32]
 800337e:	462b      	mov	r3, r5
 8003380:	eb4b 0303 	adc.w	r3, fp, r3
 8003384:	627b      	str	r3, [r7, #36]	@ 0x24
 8003386:	f04f 0200 	mov.w	r2, #0
 800338a:	f04f 0300 	mov.w	r3, #0
 800338e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003392:	4629      	mov	r1, r5
 8003394:	028b      	lsls	r3, r1, #10
 8003396:	4621      	mov	r1, r4
 8003398:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800339c:	4621      	mov	r1, r4
 800339e:	028a      	lsls	r2, r1, #10
 80033a0:	4610      	mov	r0, r2
 80033a2:	4619      	mov	r1, r3
 80033a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033a8:	2200      	movs	r2, #0
 80033aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80033ac:	677a      	str	r2, [r7, #116]	@ 0x74
 80033ae:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80033b2:	f7fc ff7d 	bl	80002b0 <__aeabi_uldivmod>
 80033b6:	4602      	mov	r2, r0
 80033b8:	460b      	mov	r3, r1
 80033ba:	4613      	mov	r3, r2
 80033bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80033c0:	4b41      	ldr	r3, [pc, #260]	@ (80034c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	0c1b      	lsrs	r3, r3, #16
 80033c6:	f003 0303 	and.w	r3, r3, #3
 80033ca:	3301      	adds	r3, #1
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80033d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80033d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80033da:	fbb2 f3f3 	udiv	r3, r2, r3
 80033de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80033e2:	e0eb      	b.n	80035bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033e4:	4b38      	ldr	r3, [pc, #224]	@ (80034c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033f0:	4b35      	ldr	r3, [pc, #212]	@ (80034c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d06b      	beq.n	80034d4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033fc:	4b32      	ldr	r3, [pc, #200]	@ (80034c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	099b      	lsrs	r3, r3, #6
 8003402:	2200      	movs	r2, #0
 8003404:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003406:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003408:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800340a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800340e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003410:	2300      	movs	r3, #0
 8003412:	667b      	str	r3, [r7, #100]	@ 0x64
 8003414:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003418:	4622      	mov	r2, r4
 800341a:	462b      	mov	r3, r5
 800341c:	f04f 0000 	mov.w	r0, #0
 8003420:	f04f 0100 	mov.w	r1, #0
 8003424:	0159      	lsls	r1, r3, #5
 8003426:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800342a:	0150      	lsls	r0, r2, #5
 800342c:	4602      	mov	r2, r0
 800342e:	460b      	mov	r3, r1
 8003430:	4621      	mov	r1, r4
 8003432:	1a51      	subs	r1, r2, r1
 8003434:	61b9      	str	r1, [r7, #24]
 8003436:	4629      	mov	r1, r5
 8003438:	eb63 0301 	sbc.w	r3, r3, r1
 800343c:	61fb      	str	r3, [r7, #28]
 800343e:	f04f 0200 	mov.w	r2, #0
 8003442:	f04f 0300 	mov.w	r3, #0
 8003446:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800344a:	4659      	mov	r1, fp
 800344c:	018b      	lsls	r3, r1, #6
 800344e:	4651      	mov	r1, sl
 8003450:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003454:	4651      	mov	r1, sl
 8003456:	018a      	lsls	r2, r1, #6
 8003458:	4651      	mov	r1, sl
 800345a:	ebb2 0801 	subs.w	r8, r2, r1
 800345e:	4659      	mov	r1, fp
 8003460:	eb63 0901 	sbc.w	r9, r3, r1
 8003464:	f04f 0200 	mov.w	r2, #0
 8003468:	f04f 0300 	mov.w	r3, #0
 800346c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003470:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003474:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003478:	4690      	mov	r8, r2
 800347a:	4699      	mov	r9, r3
 800347c:	4623      	mov	r3, r4
 800347e:	eb18 0303 	adds.w	r3, r8, r3
 8003482:	613b      	str	r3, [r7, #16]
 8003484:	462b      	mov	r3, r5
 8003486:	eb49 0303 	adc.w	r3, r9, r3
 800348a:	617b      	str	r3, [r7, #20]
 800348c:	f04f 0200 	mov.w	r2, #0
 8003490:	f04f 0300 	mov.w	r3, #0
 8003494:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003498:	4629      	mov	r1, r5
 800349a:	024b      	lsls	r3, r1, #9
 800349c:	4621      	mov	r1, r4
 800349e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80034a2:	4621      	mov	r1, r4
 80034a4:	024a      	lsls	r2, r1, #9
 80034a6:	4610      	mov	r0, r2
 80034a8:	4619      	mov	r1, r3
 80034aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80034ae:	2200      	movs	r2, #0
 80034b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80034b2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80034b4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80034b8:	f7fc fefa 	bl	80002b0 <__aeabi_uldivmod>
 80034bc:	4602      	mov	r2, r0
 80034be:	460b      	mov	r3, r1
 80034c0:	4613      	mov	r3, r2
 80034c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80034c6:	e065      	b.n	8003594 <HAL_RCC_GetSysClockFreq+0x420>
 80034c8:	40023800 	.word	0x40023800
 80034cc:	00f42400 	.word	0x00f42400
 80034d0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034d4:	4b3d      	ldr	r3, [pc, #244]	@ (80035cc <HAL_RCC_GetSysClockFreq+0x458>)
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	099b      	lsrs	r3, r3, #6
 80034da:	2200      	movs	r2, #0
 80034dc:	4618      	mov	r0, r3
 80034de:	4611      	mov	r1, r2
 80034e0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80034e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80034e6:	2300      	movs	r3, #0
 80034e8:	657b      	str	r3, [r7, #84]	@ 0x54
 80034ea:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80034ee:	4642      	mov	r2, r8
 80034f0:	464b      	mov	r3, r9
 80034f2:	f04f 0000 	mov.w	r0, #0
 80034f6:	f04f 0100 	mov.w	r1, #0
 80034fa:	0159      	lsls	r1, r3, #5
 80034fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003500:	0150      	lsls	r0, r2, #5
 8003502:	4602      	mov	r2, r0
 8003504:	460b      	mov	r3, r1
 8003506:	4641      	mov	r1, r8
 8003508:	1a51      	subs	r1, r2, r1
 800350a:	60b9      	str	r1, [r7, #8]
 800350c:	4649      	mov	r1, r9
 800350e:	eb63 0301 	sbc.w	r3, r3, r1
 8003512:	60fb      	str	r3, [r7, #12]
 8003514:	f04f 0200 	mov.w	r2, #0
 8003518:	f04f 0300 	mov.w	r3, #0
 800351c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003520:	4659      	mov	r1, fp
 8003522:	018b      	lsls	r3, r1, #6
 8003524:	4651      	mov	r1, sl
 8003526:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800352a:	4651      	mov	r1, sl
 800352c:	018a      	lsls	r2, r1, #6
 800352e:	4651      	mov	r1, sl
 8003530:	1a54      	subs	r4, r2, r1
 8003532:	4659      	mov	r1, fp
 8003534:	eb63 0501 	sbc.w	r5, r3, r1
 8003538:	f04f 0200 	mov.w	r2, #0
 800353c:	f04f 0300 	mov.w	r3, #0
 8003540:	00eb      	lsls	r3, r5, #3
 8003542:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003546:	00e2      	lsls	r2, r4, #3
 8003548:	4614      	mov	r4, r2
 800354a:	461d      	mov	r5, r3
 800354c:	4643      	mov	r3, r8
 800354e:	18e3      	adds	r3, r4, r3
 8003550:	603b      	str	r3, [r7, #0]
 8003552:	464b      	mov	r3, r9
 8003554:	eb45 0303 	adc.w	r3, r5, r3
 8003558:	607b      	str	r3, [r7, #4]
 800355a:	f04f 0200 	mov.w	r2, #0
 800355e:	f04f 0300 	mov.w	r3, #0
 8003562:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003566:	4629      	mov	r1, r5
 8003568:	028b      	lsls	r3, r1, #10
 800356a:	4621      	mov	r1, r4
 800356c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003570:	4621      	mov	r1, r4
 8003572:	028a      	lsls	r2, r1, #10
 8003574:	4610      	mov	r0, r2
 8003576:	4619      	mov	r1, r3
 8003578:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800357c:	2200      	movs	r2, #0
 800357e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003580:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003582:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003586:	f7fc fe93 	bl	80002b0 <__aeabi_uldivmod>
 800358a:	4602      	mov	r2, r0
 800358c:	460b      	mov	r3, r1
 800358e:	4613      	mov	r3, r2
 8003590:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003594:	4b0d      	ldr	r3, [pc, #52]	@ (80035cc <HAL_RCC_GetSysClockFreq+0x458>)
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	0f1b      	lsrs	r3, r3, #28
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80035a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80035a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80035aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80035b2:	e003      	b.n	80035bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035b4:	4b06      	ldr	r3, [pc, #24]	@ (80035d0 <HAL_RCC_GetSysClockFreq+0x45c>)
 80035b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80035ba:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	37b8      	adds	r7, #184	@ 0xb8
 80035c4:	46bd      	mov	sp, r7
 80035c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035ca:	bf00      	nop
 80035cc:	40023800 	.word	0x40023800
 80035d0:	00f42400 	.word	0x00f42400

080035d4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b086      	sub	sp, #24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e28d      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 8083 	beq.w	80036fa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80035f4:	4b94      	ldr	r3, [pc, #592]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	f003 030c 	and.w	r3, r3, #12
 80035fc:	2b04      	cmp	r3, #4
 80035fe:	d019      	beq.n	8003634 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003600:	4b91      	ldr	r3, [pc, #580]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f003 030c 	and.w	r3, r3, #12
        || \
 8003608:	2b08      	cmp	r3, #8
 800360a:	d106      	bne.n	800361a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800360c:	4b8e      	ldr	r3, [pc, #568]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003614:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003618:	d00c      	beq.n	8003634 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800361a:	4b8b      	ldr	r3, [pc, #556]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003622:	2b0c      	cmp	r3, #12
 8003624:	d112      	bne.n	800364c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003626:	4b88      	ldr	r3, [pc, #544]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800362e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003632:	d10b      	bne.n	800364c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003634:	4b84      	ldr	r3, [pc, #528]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d05b      	beq.n	80036f8 <HAL_RCC_OscConfig+0x124>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d157      	bne.n	80036f8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e25a      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003654:	d106      	bne.n	8003664 <HAL_RCC_OscConfig+0x90>
 8003656:	4b7c      	ldr	r3, [pc, #496]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a7b      	ldr	r2, [pc, #492]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 800365c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003660:	6013      	str	r3, [r2, #0]
 8003662:	e01d      	b.n	80036a0 <HAL_RCC_OscConfig+0xcc>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800366c:	d10c      	bne.n	8003688 <HAL_RCC_OscConfig+0xb4>
 800366e:	4b76      	ldr	r3, [pc, #472]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a75      	ldr	r2, [pc, #468]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 8003674:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003678:	6013      	str	r3, [r2, #0]
 800367a:	4b73      	ldr	r3, [pc, #460]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a72      	ldr	r2, [pc, #456]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 8003680:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003684:	6013      	str	r3, [r2, #0]
 8003686:	e00b      	b.n	80036a0 <HAL_RCC_OscConfig+0xcc>
 8003688:	4b6f      	ldr	r3, [pc, #444]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a6e      	ldr	r2, [pc, #440]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 800368e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003692:	6013      	str	r3, [r2, #0]
 8003694:	4b6c      	ldr	r3, [pc, #432]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a6b      	ldr	r2, [pc, #428]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 800369a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800369e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d013      	beq.n	80036d0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a8:	f7fe f8d0 	bl	800184c <HAL_GetTick>
 80036ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ae:	e008      	b.n	80036c2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036b0:	f7fe f8cc 	bl	800184c <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	2b64      	cmp	r3, #100	@ 0x64
 80036bc:	d901      	bls.n	80036c2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e21f      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036c2:	4b61      	ldr	r3, [pc, #388]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d0f0      	beq.n	80036b0 <HAL_RCC_OscConfig+0xdc>
 80036ce:	e014      	b.n	80036fa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d0:	f7fe f8bc 	bl	800184c <HAL_GetTick>
 80036d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036d6:	e008      	b.n	80036ea <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036d8:	f7fe f8b8 	bl	800184c <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b64      	cmp	r3, #100	@ 0x64
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e20b      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036ea:	4b57      	ldr	r3, [pc, #348]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1f0      	bne.n	80036d8 <HAL_RCC_OscConfig+0x104>
 80036f6:	e000      	b.n	80036fa <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0302 	and.w	r3, r3, #2
 8003702:	2b00      	cmp	r3, #0
 8003704:	d06f      	beq.n	80037e6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003706:	4b50      	ldr	r3, [pc, #320]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f003 030c 	and.w	r3, r3, #12
 800370e:	2b00      	cmp	r3, #0
 8003710:	d017      	beq.n	8003742 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003712:	4b4d      	ldr	r3, [pc, #308]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f003 030c 	and.w	r3, r3, #12
        || \
 800371a:	2b08      	cmp	r3, #8
 800371c:	d105      	bne.n	800372a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800371e:	4b4a      	ldr	r3, [pc, #296]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d00b      	beq.n	8003742 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800372a:	4b47      	ldr	r3, [pc, #284]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003732:	2b0c      	cmp	r3, #12
 8003734:	d11c      	bne.n	8003770 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003736:	4b44      	ldr	r3, [pc, #272]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800373e:	2b00      	cmp	r3, #0
 8003740:	d116      	bne.n	8003770 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003742:	4b41      	ldr	r3, [pc, #260]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d005      	beq.n	800375a <HAL_RCC_OscConfig+0x186>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	2b01      	cmp	r3, #1
 8003754:	d001      	beq.n	800375a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e1d3      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800375a:	4b3b      	ldr	r3, [pc, #236]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	691b      	ldr	r3, [r3, #16]
 8003766:	00db      	lsls	r3, r3, #3
 8003768:	4937      	ldr	r1, [pc, #220]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 800376a:	4313      	orrs	r3, r2
 800376c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800376e:	e03a      	b.n	80037e6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d020      	beq.n	80037ba <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003778:	4b34      	ldr	r3, [pc, #208]	@ (800384c <HAL_RCC_OscConfig+0x278>)
 800377a:	2201      	movs	r2, #1
 800377c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800377e:	f7fe f865 	bl	800184c <HAL_GetTick>
 8003782:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003784:	e008      	b.n	8003798 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003786:	f7fe f861 	bl	800184c <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d901      	bls.n	8003798 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e1b4      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003798:	4b2b      	ldr	r3, [pc, #172]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0302 	and.w	r3, r3, #2
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d0f0      	beq.n	8003786 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037a4:	4b28      	ldr	r3, [pc, #160]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	691b      	ldr	r3, [r3, #16]
 80037b0:	00db      	lsls	r3, r3, #3
 80037b2:	4925      	ldr	r1, [pc, #148]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	600b      	str	r3, [r1, #0]
 80037b8:	e015      	b.n	80037e6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037ba:	4b24      	ldr	r3, [pc, #144]	@ (800384c <HAL_RCC_OscConfig+0x278>)
 80037bc:	2200      	movs	r2, #0
 80037be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c0:	f7fe f844 	bl	800184c <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037c6:	e008      	b.n	80037da <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037c8:	f7fe f840 	bl	800184c <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d901      	bls.n	80037da <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e193      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037da:	4b1b      	ldr	r3, [pc, #108]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0302 	and.w	r3, r3, #2
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1f0      	bne.n	80037c8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0308 	and.w	r3, r3, #8
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d036      	beq.n	8003860 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d016      	beq.n	8003828 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037fa:	4b15      	ldr	r3, [pc, #84]	@ (8003850 <HAL_RCC_OscConfig+0x27c>)
 80037fc:	2201      	movs	r2, #1
 80037fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003800:	f7fe f824 	bl	800184c <HAL_GetTick>
 8003804:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003806:	e008      	b.n	800381a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003808:	f7fe f820 	bl	800184c <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b02      	cmp	r3, #2
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e173      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800381a:	4b0b      	ldr	r3, [pc, #44]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 800381c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b00      	cmp	r3, #0
 8003824:	d0f0      	beq.n	8003808 <HAL_RCC_OscConfig+0x234>
 8003826:	e01b      	b.n	8003860 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003828:	4b09      	ldr	r3, [pc, #36]	@ (8003850 <HAL_RCC_OscConfig+0x27c>)
 800382a:	2200      	movs	r2, #0
 800382c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800382e:	f7fe f80d 	bl	800184c <HAL_GetTick>
 8003832:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003834:	e00e      	b.n	8003854 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003836:	f7fe f809 	bl	800184c <HAL_GetTick>
 800383a:	4602      	mov	r2, r0
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	2b02      	cmp	r3, #2
 8003842:	d907      	bls.n	8003854 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003844:	2303      	movs	r3, #3
 8003846:	e15c      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
 8003848:	40023800 	.word	0x40023800
 800384c:	42470000 	.word	0x42470000
 8003850:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003854:	4b8a      	ldr	r3, [pc, #552]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003856:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003858:	f003 0302 	and.w	r3, r3, #2
 800385c:	2b00      	cmp	r3, #0
 800385e:	d1ea      	bne.n	8003836 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 0304 	and.w	r3, r3, #4
 8003868:	2b00      	cmp	r3, #0
 800386a:	f000 8097 	beq.w	800399c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800386e:	2300      	movs	r3, #0
 8003870:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003872:	4b83      	ldr	r3, [pc, #524]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003876:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d10f      	bne.n	800389e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800387e:	2300      	movs	r3, #0
 8003880:	60bb      	str	r3, [r7, #8]
 8003882:	4b7f      	ldr	r3, [pc, #508]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003886:	4a7e      	ldr	r2, [pc, #504]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003888:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800388c:	6413      	str	r3, [r2, #64]	@ 0x40
 800388e:	4b7c      	ldr	r3, [pc, #496]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003892:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003896:	60bb      	str	r3, [r7, #8]
 8003898:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800389a:	2301      	movs	r3, #1
 800389c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800389e:	4b79      	ldr	r3, [pc, #484]	@ (8003a84 <HAL_RCC_OscConfig+0x4b0>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d118      	bne.n	80038dc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038aa:	4b76      	ldr	r3, [pc, #472]	@ (8003a84 <HAL_RCC_OscConfig+0x4b0>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a75      	ldr	r2, [pc, #468]	@ (8003a84 <HAL_RCC_OscConfig+0x4b0>)
 80038b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038b6:	f7fd ffc9 	bl	800184c <HAL_GetTick>
 80038ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038bc:	e008      	b.n	80038d0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038be:	f7fd ffc5 	bl	800184c <HAL_GetTick>
 80038c2:	4602      	mov	r2, r0
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	2b02      	cmp	r3, #2
 80038ca:	d901      	bls.n	80038d0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80038cc:	2303      	movs	r3, #3
 80038ce:	e118      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038d0:	4b6c      	ldr	r3, [pc, #432]	@ (8003a84 <HAL_RCC_OscConfig+0x4b0>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d0f0      	beq.n	80038be <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d106      	bne.n	80038f2 <HAL_RCC_OscConfig+0x31e>
 80038e4:	4b66      	ldr	r3, [pc, #408]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 80038e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e8:	4a65      	ldr	r2, [pc, #404]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 80038ea:	f043 0301 	orr.w	r3, r3, #1
 80038ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80038f0:	e01c      	b.n	800392c <HAL_RCC_OscConfig+0x358>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	2b05      	cmp	r3, #5
 80038f8:	d10c      	bne.n	8003914 <HAL_RCC_OscConfig+0x340>
 80038fa:	4b61      	ldr	r3, [pc, #388]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 80038fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038fe:	4a60      	ldr	r2, [pc, #384]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003900:	f043 0304 	orr.w	r3, r3, #4
 8003904:	6713      	str	r3, [r2, #112]	@ 0x70
 8003906:	4b5e      	ldr	r3, [pc, #376]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800390a:	4a5d      	ldr	r2, [pc, #372]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 800390c:	f043 0301 	orr.w	r3, r3, #1
 8003910:	6713      	str	r3, [r2, #112]	@ 0x70
 8003912:	e00b      	b.n	800392c <HAL_RCC_OscConfig+0x358>
 8003914:	4b5a      	ldr	r3, [pc, #360]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003916:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003918:	4a59      	ldr	r2, [pc, #356]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 800391a:	f023 0301 	bic.w	r3, r3, #1
 800391e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003920:	4b57      	ldr	r3, [pc, #348]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003922:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003924:	4a56      	ldr	r2, [pc, #344]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003926:	f023 0304 	bic.w	r3, r3, #4
 800392a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d015      	beq.n	8003960 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003934:	f7fd ff8a 	bl	800184c <HAL_GetTick>
 8003938:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800393a:	e00a      	b.n	8003952 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800393c:	f7fd ff86 	bl	800184c <HAL_GetTick>
 8003940:	4602      	mov	r2, r0
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	1ad3      	subs	r3, r2, r3
 8003946:	f241 3288 	movw	r2, #5000	@ 0x1388
 800394a:	4293      	cmp	r3, r2
 800394c:	d901      	bls.n	8003952 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e0d7      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003952:	4b4b      	ldr	r3, [pc, #300]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003954:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d0ee      	beq.n	800393c <HAL_RCC_OscConfig+0x368>
 800395e:	e014      	b.n	800398a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003960:	f7fd ff74 	bl	800184c <HAL_GetTick>
 8003964:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003966:	e00a      	b.n	800397e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003968:	f7fd ff70 	bl	800184c <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003976:	4293      	cmp	r3, r2
 8003978:	d901      	bls.n	800397e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e0c1      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800397e:	4b40      	ldr	r3, [pc, #256]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003980:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003982:	f003 0302 	and.w	r3, r3, #2
 8003986:	2b00      	cmp	r3, #0
 8003988:	d1ee      	bne.n	8003968 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800398a:	7dfb      	ldrb	r3, [r7, #23]
 800398c:	2b01      	cmp	r3, #1
 800398e:	d105      	bne.n	800399c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003990:	4b3b      	ldr	r3, [pc, #236]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003994:	4a3a      	ldr	r2, [pc, #232]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003996:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800399a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	f000 80ad 	beq.w	8003b00 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039a6:	4b36      	ldr	r3, [pc, #216]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f003 030c 	and.w	r3, r3, #12
 80039ae:	2b08      	cmp	r3, #8
 80039b0:	d060      	beq.n	8003a74 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	699b      	ldr	r3, [r3, #24]
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d145      	bne.n	8003a46 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ba:	4b33      	ldr	r3, [pc, #204]	@ (8003a88 <HAL_RCC_OscConfig+0x4b4>)
 80039bc:	2200      	movs	r2, #0
 80039be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039c0:	f7fd ff44 	bl	800184c <HAL_GetTick>
 80039c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039c6:	e008      	b.n	80039da <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039c8:	f7fd ff40 	bl	800184c <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	2b02      	cmp	r3, #2
 80039d4:	d901      	bls.n	80039da <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e093      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039da:	4b29      	ldr	r3, [pc, #164]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1f0      	bne.n	80039c8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	69da      	ldr	r2, [r3, #28]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	431a      	orrs	r2, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f4:	019b      	lsls	r3, r3, #6
 80039f6:	431a      	orrs	r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039fc:	085b      	lsrs	r3, r3, #1
 80039fe:	3b01      	subs	r3, #1
 8003a00:	041b      	lsls	r3, r3, #16
 8003a02:	431a      	orrs	r2, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a08:	061b      	lsls	r3, r3, #24
 8003a0a:	431a      	orrs	r2, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a10:	071b      	lsls	r3, r3, #28
 8003a12:	491b      	ldr	r1, [pc, #108]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003a14:	4313      	orrs	r3, r2
 8003a16:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a18:	4b1b      	ldr	r3, [pc, #108]	@ (8003a88 <HAL_RCC_OscConfig+0x4b4>)
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a1e:	f7fd ff15 	bl	800184c <HAL_GetTick>
 8003a22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a24:	e008      	b.n	8003a38 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a26:	f7fd ff11 	bl	800184c <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d901      	bls.n	8003a38 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e064      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a38:	4b11      	ldr	r3, [pc, #68]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d0f0      	beq.n	8003a26 <HAL_RCC_OscConfig+0x452>
 8003a44:	e05c      	b.n	8003b00 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a46:	4b10      	ldr	r3, [pc, #64]	@ (8003a88 <HAL_RCC_OscConfig+0x4b4>)
 8003a48:	2200      	movs	r2, #0
 8003a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a4c:	f7fd fefe 	bl	800184c <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a52:	e008      	b.n	8003a66 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a54:	f7fd fefa 	bl	800184c <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d901      	bls.n	8003a66 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e04d      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a66:	4b06      	ldr	r3, [pc, #24]	@ (8003a80 <HAL_RCC_OscConfig+0x4ac>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d1f0      	bne.n	8003a54 <HAL_RCC_OscConfig+0x480>
 8003a72:	e045      	b.n	8003b00 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d107      	bne.n	8003a8c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e040      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
 8003a80:	40023800 	.word	0x40023800
 8003a84:	40007000 	.word	0x40007000
 8003a88:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a8c:	4b1f      	ldr	r3, [pc, #124]	@ (8003b0c <HAL_RCC_OscConfig+0x538>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d030      	beq.n	8003afc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d129      	bne.n	8003afc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d122      	bne.n	8003afc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ab6:	68fa      	ldr	r2, [r7, #12]
 8003ab8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003abc:	4013      	ands	r3, r2
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ac2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d119      	bne.n	8003afc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad2:	085b      	lsrs	r3, r3, #1
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d10f      	bne.n	8003afc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d107      	bne.n	8003afc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d001      	beq.n	8003b00 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e000      	b.n	8003b02 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3718      	adds	r7, #24
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	40023800 	.word	0x40023800

08003b10 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e022      	b.n	8003b68 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d105      	bne.n	8003b3a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f7fd f9f5 	bl	8000f24 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2203      	movs	r2, #3
 8003b3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 f814 	bl	8003b70 <HAL_SD_InitCard>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e00a      	b.n	8003b68 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3708      	adds	r7, #8
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003b70:	b5b0      	push	{r4, r5, r7, lr}
 8003b72:	b08e      	sub	sp, #56	@ 0x38
 8003b74:	af04      	add	r7, sp, #16
 8003b76:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003b80:	2300      	movs	r3, #0
 8003b82:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8003b84:	2300      	movs	r3, #0
 8003b86:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8003b8c:	2376      	movs	r3, #118	@ 0x76
 8003b8e:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681d      	ldr	r5, [r3, #0]
 8003b94:	466c      	mov	r4, sp
 8003b96:	f107 0318 	add.w	r3, r7, #24
 8003b9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003b9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003ba2:	f107 030c 	add.w	r3, r7, #12
 8003ba6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ba8:	4628      	mov	r0, r5
 8003baa:	f003 fbf5 	bl	8007398 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8003bae:	4b2a      	ldr	r3, [pc, #168]	@ (8003c58 <HAL_SD_InitCard+0xe8>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f003 fc36 	bl	800742a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8003bbe:	4b26      	ldr	r3, [pc, #152]	@ (8003c58 <HAL_SD_InitCard+0xe8>)
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8003bc4:	2002      	movs	r0, #2
 8003bc6:	f7fd fe4d 	bl	8001864 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 fff0 	bl	8004bb0 <SD_PowerON>
 8003bd0:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d00b      	beq.n	8003bf0 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be6:	431a      	orrs	r2, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e02e      	b.n	8003c4e <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f000 ff0f 	bl	8004a14 <SD_InitCard>
 8003bf6:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00b      	beq.n	8003c16 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0c:	431a      	orrs	r2, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e01b      	b.n	8003c4e <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f003 fc95 	bl	800754e <SDMMC_CmdBlockLength>
 8003c24:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00f      	beq.n	8003c4c <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a0a      	ldr	r2, [pc, #40]	@ (8003c5c <HAL_SD_InitCard+0xec>)
 8003c32:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c3a:	431a      	orrs	r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e000      	b.n	8003c4e <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3728      	adds	r7, #40	@ 0x28
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bdb0      	pop	{r4, r5, r7, pc}
 8003c56:	bf00      	nop
 8003c58:	422580a0 	.word	0x422580a0
 8003c5c:	004005ff 	.word	0x004005ff

08003c60 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b08c      	sub	sp, #48	@ 0x30
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
 8003c6c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d107      	bne.n	8003c88 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c7c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e0be      	b.n	8003e06 <HAL_SD_ReadBlocks_DMA+0x1a6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	f040 80b7 	bne.w	8003e04 <HAL_SD_ReadBlocks_DMA+0x1a4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003c9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	441a      	add	r2, r3
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d907      	bls.n	8003cba <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cae:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e0a5      	b.n	8003e06 <HAL_SD_ReadBlocks_DMA+0x1a6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2203      	movs	r2, #3
 8003cbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8003cd8:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cde:	4a4c      	ldr	r2, [pc, #304]	@ (8003e10 <HAL_SD_ReadBlocks_DMA+0x1b0>)
 8003ce0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce6:	4a4b      	ldr	r2, [pc, #300]	@ (8003e14 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8003ce8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cee:	2200      	movs	r2, #0
 8003cf0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0a:	689a      	ldr	r2, [r3, #8]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	430a      	orrs	r2, r1
 8003d14:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	3380      	adds	r3, #128	@ 0x80
 8003d20:	4619      	mov	r1, r3
 8003d22:	68ba      	ldr	r2, [r7, #8]
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	025b      	lsls	r3, r3, #9
 8003d28:	089b      	lsrs	r3, r3, #2
 8003d2a:	f7fd ff7f 	bl	8001c2c <HAL_DMA_Start_IT>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d017      	beq.n	8003d64 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8003d42:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a33      	ldr	r2, [pc, #204]	@ (8003e18 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8003d4a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d50:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e050      	b.n	8003e06 <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8003d64:	4b2d      	ldr	r3, [pc, #180]	@ (8003e1c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8003d66:	2201      	movs	r2, #1
 8003d68:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d002      	beq.n	8003d78 <HAL_SD_ReadBlocks_DMA+0x118>
      {
        add *= 512U;
 8003d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d74:	025b      	lsls	r3, r3, #9
 8003d76:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003d78:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003d7c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	025b      	lsls	r3, r3, #9
 8003d82:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003d84:	2390      	movs	r3, #144	@ 0x90
 8003d86:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003d88:	2302      	movs	r3, #2
 8003d8a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8003d90:	2301      	movs	r3, #1
 8003d92:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f107 0210 	add.w	r2, r7, #16
 8003d9c:	4611      	mov	r1, r2
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f003 fba9 	bl	80074f6 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d90a      	bls.n	8003dc0 <HAL_SD_ReadBlocks_DMA+0x160>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2282      	movs	r2, #130	@ 0x82
 8003dae:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003db6:	4618      	mov	r0, r3
 8003db8:	f003 fc0d 	bl	80075d6 <SDMMC_CmdReadMultiBlock>
 8003dbc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003dbe:	e009      	b.n	8003dd4 <HAL_SD_ReadBlocks_DMA+0x174>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2281      	movs	r2, #129	@ 0x81
 8003dc4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f003 fbe0 	bl	8007592 <SDMMC_CmdReadSingleBlock>
 8003dd2:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8003dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d012      	beq.n	8003e00 <HAL_SD_ReadBlocks_DMA+0x1a0>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a0e      	ldr	r2, [pc, #56]	@ (8003e18 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8003de0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003de6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003de8:	431a      	orrs	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2201      	movs	r2, #1
 8003df2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e002      	b.n	8003e06 <HAL_SD_ReadBlocks_DMA+0x1a6>
      }

      return HAL_OK;
 8003e00:	2300      	movs	r3, #0
 8003e02:	e000      	b.n	8003e06 <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8003e04:	2302      	movs	r3, #2
  }
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3730      	adds	r7, #48	@ 0x30
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	08004823 	.word	0x08004823
 8003e14:	08004895 	.word	0x08004895
 8003e18:	004005ff 	.word	0x004005ff
 8003e1c:	4225858c 	.word	0x4225858c

08003e20 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b08c      	sub	sp, #48	@ 0x30
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	60f8      	str	r0, [r7, #12]
 8003e28:	60b9      	str	r1, [r7, #8]
 8003e2a:	607a      	str	r2, [r7, #4]
 8003e2c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d107      	bne.n	8003e48 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e3c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e0c1      	b.n	8003fcc <HAL_SD_WriteBlocks_DMA+0x1ac>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	f040 80ba 	bne.w	8003fca <HAL_SD_WriteBlocks_DMA+0x1aa>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003e5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	441a      	add	r2, r3
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d907      	bls.n	8003e7a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e6e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e0a8      	b.n	8003fcc <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2203      	movs	r2, #3
 8003e7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2200      	movs	r2, #0
 8003e88:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f042 021a 	orr.w	r2, r2, #26
 8003e98:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e9e:	4a4d      	ldr	r2, [pc, #308]	@ (8003fd4 <HAL_SD_WriteBlocks_DMA+0x1b4>)
 8003ea0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ea6:	4a4c      	ldr	r2, [pc, #304]	@ (8003fd8 <HAL_SD_WriteBlocks_DMA+0x1b8>)
 8003ea8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eae:	2200      	movs	r2, #0
 8003eb0:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d002      	beq.n	8003ec0 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8003eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ebc:	025b      	lsls	r3, r3, #9
 8003ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d90a      	bls.n	8003edc <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	22a0      	movs	r2, #160	@ 0xa0
 8003eca:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f003 fbc3 	bl	800765e <SDMMC_CmdWriteMultiBlock>
 8003ed8:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003eda:	e009      	b.n	8003ef0 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2290      	movs	r2, #144	@ 0x90
 8003ee0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f003 fb96 	bl	800761a <SDMMC_CmdWriteSingleBlock>
 8003eee:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d012      	beq.n	8003f1c <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a38      	ldr	r2, [pc, #224]	@ (8003fdc <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8003efc:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f04:	431a      	orrs	r2, r3
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2200      	movs	r2, #0
 8003f16:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e057      	b.n	8003fcc <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8003f1c:	4b30      	ldr	r3, [pc, #192]	@ (8003fe0 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8003f1e:	2201      	movs	r2, #1
 8003f20:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f26:	2240      	movs	r2, #64	@ 0x40
 8003f28:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f3a:	689a      	ldr	r2, [r3, #8]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	430a      	orrs	r2, r1
 8003f44:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003f4a:	68b9      	ldr	r1, [r7, #8]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	3380      	adds	r3, #128	@ 0x80
 8003f52:	461a      	mov	r2, r3
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	025b      	lsls	r3, r3, #9
 8003f58:	089b      	lsrs	r3, r3, #2
 8003f5a:	f7fd fe67 	bl	8001c2c <HAL_DMA_Start_IT>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d01a      	beq.n	8003f9a <HAL_SD_WriteBlocks_DMA+0x17a>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f022 021a 	bic.w	r2, r2, #26
 8003f72:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a18      	ldr	r2, [pc, #96]	@ (8003fdc <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8003f7a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f80:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e018      	b.n	8003fcc <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003f9a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003f9e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	025b      	lsls	r3, r3, #9
 8003fa4:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003fa6:	2390      	movs	r3, #144	@ 0x90
 8003fa8:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8003faa:	2300      	movs	r3, #0
 8003fac:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f107 0210 	add.w	r2, r7, #16
 8003fbe:	4611      	mov	r1, r2
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f003 fa98 	bl	80074f6 <SDIO_ConfigData>

      return HAL_OK;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	e000      	b.n	8003fcc <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
  }
  else
  {
    return HAL_BUSY;
 8003fca:	2302      	movs	r3, #2
  }
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3730      	adds	r7, #48	@ 0x30
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	080047f9 	.word	0x080047f9
 8003fd8:	08004895 	.word	0x08004895
 8003fdc:	004005ff 	.word	0x004005ff
 8003fe0:	4225858c 	.word	0x4225858c

08003fe4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ff0:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ff8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d008      	beq.n	8004012 <HAL_SD_IRQHandler+0x2e>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f003 0308 	and.w	r3, r3, #8
 8004006:	2b00      	cmp	r3, #0
 8004008:	d003      	beq.n	8004012 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 ffef 	bl	8004fee <SD_Read_IT>
 8004010:	e155      	b.n	80042be <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800401c:	2b00      	cmp	r3, #0
 800401e:	f000 808f 	beq.w	8004140 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800402a:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	6812      	ldr	r2, [r2, #0]
 8004036:	f423 4341 	bic.w	r3, r3, #49408	@ 0xc100
 800403a:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 800403e:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f022 0201 	bic.w	r2, r2, #1
 800404e:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f003 0308 	and.w	r3, r3, #8
 8004056:	2b00      	cmp	r3, #0
 8004058:	d039      	beq.n	80040ce <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	f003 0302 	and.w	r3, r3, #2
 8004060:	2b00      	cmp	r3, #0
 8004062:	d104      	bne.n	800406e <HAL_SD_IRQHandler+0x8a>
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f003 0320 	and.w	r3, r3, #32
 800406a:	2b00      	cmp	r3, #0
 800406c:	d011      	beq.n	8004092 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4618      	mov	r0, r3
 8004074:	f003 fb16 	bl	80076a4 <SDMMC_CmdStopTransfer>
 8004078:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d008      	beq.n	8004092 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	431a      	orrs	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f000 f91f 	bl	80042d0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f240 523a 	movw	r2, #1338	@ 0x53a
 800409a:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f003 0301 	and.w	r3, r3, #1
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d104      	bne.n	80040be <HAL_SD_IRQHandler+0xda>
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d003      	beq.n	80040c6 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f004 fa84 	bl	80085cc <HAL_SD_RxCpltCallback>
 80040c4:	e0fb      	b.n	80042be <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f004 fa76 	bl	80085b8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80040cc:	e0f7      	b.n	80042be <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	f000 80f2 	beq.w	80042be <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f003 0320 	and.w	r3, r3, #32
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d011      	beq.n	8004108 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4618      	mov	r0, r3
 80040ea:	f003 fadb 	bl	80076a4 <SDMMC_CmdStopTransfer>
 80040ee:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d008      	beq.n	8004108 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	431a      	orrs	r2, r3
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 f8e4 	bl	80042d0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	2b00      	cmp	r3, #0
 8004110:	f040 80d5 	bne.w	80042be <HAL_SD_IRQHandler+0x2da>
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	2b00      	cmp	r3, #0
 800411c:	f040 80cf 	bne.w	80042be <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f022 0208 	bic.w	r2, r2, #8
 800412e:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f004 fa3d 	bl	80085b8 <HAL_SD_TxCpltCallback>
}
 800413e:	e0be      	b.n	80042be <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004146:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d008      	beq.n	8004160 <HAL_SD_IRQHandler+0x17c>
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f003 0308 	and.w	r3, r3, #8
 8004154:	2b00      	cmp	r3, #0
 8004156:	d003      	beq.n	8004160 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f000 ff99 	bl	8005090 <SD_Write_IT>
 800415e:	e0ae      	b.n	80042be <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004166:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800416a:	2b00      	cmp	r3, #0
 800416c:	f000 80a7 	beq.w	80042be <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	2b00      	cmp	r3, #0
 800417c:	d005      	beq.n	800418a <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004182:	f043 0202 	orr.w	r2, r3, #2
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004190:	f003 0308 	and.w	r3, r3, #8
 8004194:	2b00      	cmp	r3, #0
 8004196:	d005      	beq.n	80041a4 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800419c:	f043 0208 	orr.w	r2, r3, #8
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041aa:	f003 0320 	and.w	r3, r3, #32
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d005      	beq.n	80041be <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041b6:	f043 0220 	orr.w	r2, r3, #32
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041c4:	f003 0310 	and.w	r3, r3, #16
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d005      	beq.n	80041d8 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041d0:	f043 0210 	orr.w	r2, r3, #16
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f240 523a 	movw	r2, #1338	@ 0x53a
 80041e0:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80041f0:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4618      	mov	r0, r3
 80041f8:	f003 fa54 	bl	80076a4 <SDMMC_CmdStopTransfer>
 80041fc:	4602      	mov	r2, r0
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004202:	431a      	orrs	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f003 0308 	and.w	r3, r3, #8
 800420e:	2b00      	cmp	r3, #0
 8004210:	d00a      	beq.n	8004228 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2201      	movs	r2, #1
 8004216:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f000 f855 	bl	80042d0 <HAL_SD_ErrorCallback>
}
 8004226:	e04a      	b.n	80042be <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800422e:	2b00      	cmp	r3, #0
 8004230:	d045      	beq.n	80042be <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f003 0310 	and.w	r3, r3, #16
 8004238:	2b00      	cmp	r3, #0
 800423a:	d104      	bne.n	8004246 <HAL_SD_IRQHandler+0x262>
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f003 0320 	and.w	r3, r3, #32
 8004242:	2b00      	cmp	r3, #0
 8004244:	d011      	beq.n	800426a <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800424a:	4a1f      	ldr	r2, [pc, #124]	@ (80042c8 <HAL_SD_IRQHandler+0x2e4>)
 800424c:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004252:	4618      	mov	r0, r3
 8004254:	f7fd fdb2 	bl	8001dbc <HAL_DMA_Abort_IT>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d02f      	beq.n	80042be <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004262:	4618      	mov	r0, r3
 8004264:	f000 fb68 	bl	8004938 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004268:	e029      	b.n	80042be <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	2b00      	cmp	r3, #0
 8004272:	d104      	bne.n	800427e <HAL_SD_IRQHandler+0x29a>
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	2b00      	cmp	r3, #0
 800427c:	d011      	beq.n	80042a2 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004282:	4a12      	ldr	r2, [pc, #72]	@ (80042cc <HAL_SD_IRQHandler+0x2e8>)
 8004284:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428a:	4618      	mov	r0, r3
 800428c:	f7fd fd96 	bl	8001dbc <HAL_DMA_Abort_IT>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d013      	beq.n	80042be <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429a:	4618      	mov	r0, r3
 800429c:	f000 fb83 	bl	80049a6 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80042a0:	e00d      	b.n	80042be <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f004 f974 	bl	80085a4 <HAL_SD_AbortCallback>
}
 80042bc:	e7ff      	b.n	80042be <HAL_SD_IRQHandler+0x2da>
 80042be:	bf00      	nop
 80042c0:	3710      	adds	r7, #16
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop
 80042c8:	08004939 	.word	0x08004939
 80042cc:	080049a7 	.word	0x080049a7

080042d0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80042d8:	bf00      	nop
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042f2:	0f9b      	lsrs	r3, r3, #30
 80042f4:	b2da      	uxtb	r2, r3
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042fe:	0e9b      	lsrs	r3, r3, #26
 8004300:	b2db      	uxtb	r3, r3
 8004302:	f003 030f 	and.w	r3, r3, #15
 8004306:	b2da      	uxtb	r2, r3
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004310:	0e1b      	lsrs	r3, r3, #24
 8004312:	b2db      	uxtb	r3, r3
 8004314:	f003 0303 	and.w	r3, r3, #3
 8004318:	b2da      	uxtb	r2, r3
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004322:	0c1b      	lsrs	r3, r3, #16
 8004324:	b2da      	uxtb	r2, r3
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800432e:	0a1b      	lsrs	r3, r3, #8
 8004330:	b2da      	uxtb	r2, r3
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800433a:	b2da      	uxtb	r2, r3
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004344:	0d1b      	lsrs	r3, r3, #20
 8004346:	b29a      	uxth	r2, r3
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004350:	0c1b      	lsrs	r3, r3, #16
 8004352:	b2db      	uxtb	r3, r3
 8004354:	f003 030f 	and.w	r3, r3, #15
 8004358:	b2da      	uxtb	r2, r3
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004362:	0bdb      	lsrs	r3, r3, #15
 8004364:	b2db      	uxtb	r3, r3
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	b2da      	uxtb	r2, r3
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004374:	0b9b      	lsrs	r3, r3, #14
 8004376:	b2db      	uxtb	r3, r3
 8004378:	f003 0301 	and.w	r3, r3, #1
 800437c:	b2da      	uxtb	r2, r3
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004386:	0b5b      	lsrs	r3, r3, #13
 8004388:	b2db      	uxtb	r3, r3
 800438a:	f003 0301 	and.w	r3, r3, #1
 800438e:	b2da      	uxtb	r2, r3
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004398:	0b1b      	lsrs	r3, r3, #12
 800439a:	b2db      	uxtb	r3, r3
 800439c:	f003 0301 	and.w	r3, r3, #1
 80043a0:	b2da      	uxtb	r2, r3
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	2200      	movs	r2, #0
 80043aa:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d163      	bne.n	800447c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80043b8:	009a      	lsls	r2, r3, #2
 80043ba:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80043be:	4013      	ands	r3, r2
 80043c0:	687a      	ldr	r2, [r7, #4]
 80043c2:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80043c4:	0f92      	lsrs	r2, r2, #30
 80043c6:	431a      	orrs	r2, r3
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043d0:	0edb      	lsrs	r3, r3, #27
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	f003 0307 	and.w	r3, r3, #7
 80043d8:	b2da      	uxtb	r2, r3
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043e2:	0e1b      	lsrs	r3, r3, #24
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	f003 0307 	and.w	r3, r3, #7
 80043ea:	b2da      	uxtb	r2, r3
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043f4:	0d5b      	lsrs	r3, r3, #21
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	f003 0307 	and.w	r3, r3, #7
 80043fc:	b2da      	uxtb	r2, r3
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004406:	0c9b      	lsrs	r3, r3, #18
 8004408:	b2db      	uxtb	r3, r3
 800440a:	f003 0307 	and.w	r3, r3, #7
 800440e:	b2da      	uxtb	r2, r3
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004418:	0bdb      	lsrs	r3, r3, #15
 800441a:	b2db      	uxtb	r3, r3
 800441c:	f003 0307 	and.w	r3, r3, #7
 8004420:	b2da      	uxtb	r2, r3
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	1c5a      	adds	r2, r3, #1
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	7e1b      	ldrb	r3, [r3, #24]
 8004434:	b2db      	uxtb	r3, r3
 8004436:	f003 0307 	and.w	r3, r3, #7
 800443a:	3302      	adds	r3, #2
 800443c:	2201      	movs	r2, #1
 800443e:	fa02 f303 	lsl.w	r3, r2, r3
 8004442:	687a      	ldr	r2, [r7, #4]
 8004444:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004446:	fb03 f202 	mul.w	r2, r3, r2
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	7a1b      	ldrb	r3, [r3, #8]
 8004452:	b2db      	uxtb	r3, r3
 8004454:	f003 030f 	and.w	r3, r3, #15
 8004458:	2201      	movs	r2, #1
 800445a:	409a      	lsls	r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004468:	0a52      	lsrs	r2, r2, #9
 800446a:	fb03 f202 	mul.w	r2, r3, r2
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004478:	661a      	str	r2, [r3, #96]	@ 0x60
 800447a:	e031      	b.n	80044e0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004480:	2b01      	cmp	r3, #1
 8004482:	d11d      	bne.n	80044c0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004488:	041b      	lsls	r3, r3, #16
 800448a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004492:	0c1b      	lsrs	r3, r3, #16
 8004494:	431a      	orrs	r2, r3
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	3301      	adds	r3, #1
 80044a0:	029a      	lsls	r2, r3, #10
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044b4:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	661a      	str	r2, [r3, #96]	@ 0x60
 80044be:	e00f      	b.n	80044e0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a58      	ldr	r2, [pc, #352]	@ (8004628 <HAL_SD_GetCardCSD+0x344>)
 80044c6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044cc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e09d      	b.n	800461c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044e4:	0b9b      	lsrs	r3, r3, #14
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	f003 0301 	and.w	r3, r3, #1
 80044ec:	b2da      	uxtb	r2, r3
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044f6:	09db      	lsrs	r3, r3, #7
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044fe:	b2da      	uxtb	r2, r3
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004508:	b2db      	uxtb	r3, r3
 800450a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800450e:	b2da      	uxtb	r2, r3
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004518:	0fdb      	lsrs	r3, r3, #31
 800451a:	b2da      	uxtb	r2, r3
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004524:	0f5b      	lsrs	r3, r3, #29
 8004526:	b2db      	uxtb	r3, r3
 8004528:	f003 0303 	and.w	r3, r3, #3
 800452c:	b2da      	uxtb	r2, r3
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004536:	0e9b      	lsrs	r3, r3, #26
 8004538:	b2db      	uxtb	r3, r3
 800453a:	f003 0307 	and.w	r3, r3, #7
 800453e:	b2da      	uxtb	r2, r3
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004548:	0d9b      	lsrs	r3, r3, #22
 800454a:	b2db      	uxtb	r3, r3
 800454c:	f003 030f 	and.w	r3, r3, #15
 8004550:	b2da      	uxtb	r2, r3
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800455a:	0d5b      	lsrs	r3, r3, #21
 800455c:	b2db      	uxtb	r3, r3
 800455e:	f003 0301 	and.w	r3, r3, #1
 8004562:	b2da      	uxtb	r2, r3
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004576:	0c1b      	lsrs	r3, r3, #16
 8004578:	b2db      	uxtb	r3, r3
 800457a:	f003 0301 	and.w	r3, r3, #1
 800457e:	b2da      	uxtb	r2, r3
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800458a:	0bdb      	lsrs	r3, r3, #15
 800458c:	b2db      	uxtb	r3, r3
 800458e:	f003 0301 	and.w	r3, r3, #1
 8004592:	b2da      	uxtb	r2, r3
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800459e:	0b9b      	lsrs	r3, r3, #14
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	b2da      	uxtb	r2, r3
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045b2:	0b5b      	lsrs	r3, r3, #13
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	b2da      	uxtb	r2, r3
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045c6:	0b1b      	lsrs	r3, r3, #12
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	f003 0301 	and.w	r3, r3, #1
 80045ce:	b2da      	uxtb	r2, r3
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045da:	0a9b      	lsrs	r3, r3, #10
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	f003 0303 	and.w	r3, r3, #3
 80045e2:	b2da      	uxtb	r2, r3
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ee:	0a1b      	lsrs	r3, r3, #8
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	f003 0303 	and.w	r3, r3, #3
 80045f6:	b2da      	uxtb	r2, r3
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004602:	085b      	lsrs	r3, r3, #1
 8004604:	b2db      	uxtb	r3, r3
 8004606:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800460a:	b2da      	uxtb	r2, r3
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	2201      	movs	r2, #1
 8004616:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	370c      	adds	r7, #12
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr
 8004628:	004005ff 	.word	0x004005ff

0800462c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800462c:	b480      	push	{r7}
 800462e:	b083      	sub	sp, #12
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
 8004634:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8004676:	2300      	movs	r3, #0
}
 8004678:	4618      	mov	r0, r3
 800467a:	370c      	adds	r7, #12
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr

08004684 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004684:	b5b0      	push	{r4, r5, r7, lr}
 8004686:	b08e      	sub	sp, #56	@ 0x38
 8004688:	af04      	add	r7, sp, #16
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800468e:	2300      	movs	r3, #0
 8004690:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2203      	movs	r2, #3
 8004698:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046a0:	2b03      	cmp	r3, #3
 80046a2:	d02e      	beq.n	8004702 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046aa:	d106      	bne.n	80046ba <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	639a      	str	r2, [r3, #56]	@ 0x38
 80046b8:	e029      	b.n	800470e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046c0:	d10a      	bne.n	80046d8 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 fb2a 	bl	8004d1c <SD_WideBus_Enable>
 80046c8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046ce:	6a3b      	ldr	r3, [r7, #32]
 80046d0:	431a      	orrs	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	639a      	str	r2, [r3, #56]	@ 0x38
 80046d6:	e01a      	b.n	800470e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d10a      	bne.n	80046f4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f000 fb67 	bl	8004db2 <SD_WideBus_Disable>
 80046e4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046ea:	6a3b      	ldr	r3, [r7, #32]
 80046ec:	431a      	orrs	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	639a      	str	r2, [r3, #56]	@ 0x38
 80046f2:	e00c      	b.n	800470e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	639a      	str	r2, [r3, #56]	@ 0x38
 8004700:	e005      	b.n	800470e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004706:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00b      	beq.n	800472e <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a26      	ldr	r2, [pc, #152]	@ (80047b4 <HAL_SD_ConfigWideBusOperation+0x130>)
 800471c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2201      	movs	r2, #1
 8004722:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800472c:	e01f      	b.n	800476e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	68db      	ldr	r3, [r3, #12]
 800473e:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	695b      	ldr	r3, [r3, #20]
 8004748:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	699b      	ldr	r3, [r3, #24]
 800474e:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681d      	ldr	r5, [r3, #0]
 8004754:	466c      	mov	r4, sp
 8004756:	f107 0314 	add.w	r3, r7, #20
 800475a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800475e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004762:	f107 0308 	add.w	r3, r7, #8
 8004766:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004768:	4628      	mov	r0, r5
 800476a:	f002 fe15 	bl	8007398 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004776:	4618      	mov	r0, r3
 8004778:	f002 fee9 	bl	800754e <SDMMC_CmdBlockLength>
 800477c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800477e:	6a3b      	ldr	r3, [r7, #32]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d00c      	beq.n	800479e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a0a      	ldr	r2, [pc, #40]	@ (80047b4 <HAL_SD_ConfigWideBusOperation+0x130>)
 800478a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004790:	6a3b      	ldr	r3, [r7, #32]
 8004792:	431a      	orrs	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2201      	movs	r2, #1
 80047a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 80047a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3728      	adds	r7, #40	@ 0x28
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bdb0      	pop	{r4, r5, r7, pc}
 80047b2:	bf00      	nop
 80047b4:	004005ff 	.word	0x004005ff

080047b8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b086      	sub	sp, #24
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80047c0:	2300      	movs	r3, #0
 80047c2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80047c4:	f107 030c 	add.w	r3, r7, #12
 80047c8:	4619      	mov	r1, r3
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f000 fa7e 	bl	8004ccc <SD_SendStatus>
 80047d0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d005      	beq.n	80047e4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	431a      	orrs	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	0a5b      	lsrs	r3, r3, #9
 80047e8:	f003 030f 	and.w	r3, r3, #15
 80047ec:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80047ee:	693b      	ldr	r3, [r7, #16]
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3718      	adds	r7, #24
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b085      	sub	sp, #20
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004804:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004814:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8004816:	bf00      	nop
 8004818:	3714      	adds	r7, #20
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr

08004822 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004822:	b580      	push	{r7, lr}
 8004824:	b084      	sub	sp, #16
 8004826:	af00      	add	r7, sp, #0
 8004828:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800482e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004834:	2b82      	cmp	r3, #130	@ 0x82
 8004836:	d111      	bne.n	800485c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4618      	mov	r0, r3
 800483e:	f002 ff31 	bl	80076a4 <SDMMC_CmdStopTransfer>
 8004842:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d008      	beq.n	800485c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	431a      	orrs	r2, r3
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8004856:	68f8      	ldr	r0, [r7, #12]
 8004858:	f7ff fd3a 	bl	80042d0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f022 0208 	bic.w	r2, r2, #8
 800486a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004874:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2201      	movs	r2, #1
 800487a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2200      	movs	r2, #0
 8004882:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8004884:	68f8      	ldr	r0, [r7, #12]
 8004886:	f003 fea1 	bl	80085cc <HAL_SD_RxCpltCallback>
#endif
}
 800488a:	bf00      	nop
 800488c:	3710      	adds	r7, #16
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
	...

08004894 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b086      	sub	sp, #24
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a0:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f7fd fc36 	bl	8002114 <HAL_DMA_GetError>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d03e      	beq.n	800492c <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048b4:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048bc:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d002      	beq.n	80048ca <SD_DMAError+0x36>
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d12d      	bne.n	8004926 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a19      	ldr	r2, [pc, #100]	@ (8004934 <SD_DMAError+0xa0>)
 80048d0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80048e0:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80048ee:	6978      	ldr	r0, [r7, #20]
 80048f0:	f7ff ff62 	bl	80047b8 <HAL_SD_GetCardState>
 80048f4:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	2b06      	cmp	r3, #6
 80048fa:	d002      	beq.n	8004902 <SD_DMAError+0x6e>
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	2b05      	cmp	r3, #5
 8004900:	d10a      	bne.n	8004918 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4618      	mov	r0, r3
 8004908:	f002 fecc 	bl	80076a4 <SDMMC_CmdStopTransfer>
 800490c:	4602      	mov	r2, r0
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004912:	431a      	orrs	r2, r3
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	2200      	movs	r2, #0
 8004924:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8004926:	6978      	ldr	r0, [r7, #20]
 8004928:	f7ff fcd2 	bl	80042d0 <HAL_SD_ErrorCallback>
#endif
  }
}
 800492c:	bf00      	nop
 800492e:	3718      	adds	r7, #24
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}
 8004934:	004005ff 	.word	0x004005ff

08004938 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004944:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f240 523a 	movw	r2, #1338	@ 0x53a
 800494e:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004950:	68f8      	ldr	r0, [r7, #12]
 8004952:	f7ff ff31 	bl	80047b8 <HAL_SD_GetCardState>
 8004956:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2200      	movs	r2, #0
 8004964:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	2b06      	cmp	r3, #6
 800496a:	d002      	beq.n	8004972 <SD_DMATxAbort+0x3a>
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	2b05      	cmp	r3, #5
 8004970:	d10a      	bne.n	8004988 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4618      	mov	r0, r3
 8004978:	f002 fe94 	bl	80076a4 <SDMMC_CmdStopTransfer>
 800497c:	4602      	mov	r2, r0
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004982:	431a      	orrs	r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800498c:	2b00      	cmp	r3, #0
 800498e:	d103      	bne.n	8004998 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004990:	68f8      	ldr	r0, [r7, #12]
 8004992:	f003 fe07 	bl	80085a4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004996:	e002      	b.n	800499e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004998:	68f8      	ldr	r0, [r7, #12]
 800499a:	f7ff fc99 	bl	80042d0 <HAL_SD_ErrorCallback>
}
 800499e:	bf00      	nop
 80049a0:	3710      	adds	r7, #16
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}

080049a6 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80049a6:	b580      	push	{r7, lr}
 80049a8:	b084      	sub	sp, #16
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b2:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f240 523a 	movw	r2, #1338	@ 0x53a
 80049bc:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80049be:	68f8      	ldr	r0, [r7, #12]
 80049c0:	f7ff fefa 	bl	80047b8 <HAL_SD_GetCardState>
 80049c4:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2201      	movs	r2, #1
 80049ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2200      	movs	r2, #0
 80049d2:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	2b06      	cmp	r3, #6
 80049d8:	d002      	beq.n	80049e0 <SD_DMARxAbort+0x3a>
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	2b05      	cmp	r3, #5
 80049de:	d10a      	bne.n	80049f6 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4618      	mov	r0, r3
 80049e6:	f002 fe5d 	bl	80076a4 <SDMMC_CmdStopTransfer>
 80049ea:	4602      	mov	r2, r0
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f0:	431a      	orrs	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d103      	bne.n	8004a06 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80049fe:	68f8      	ldr	r0, [r7, #12]
 8004a00:	f003 fdd0 	bl	80085a4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004a04:	e002      	b.n	8004a0c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004a06:	68f8      	ldr	r0, [r7, #12]
 8004a08:	f7ff fc62 	bl	80042d0 <HAL_SD_ErrorCallback>
}
 8004a0c:	bf00      	nop
 8004a0e:	3710      	adds	r7, #16
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004a14:	b5b0      	push	{r4, r5, r7, lr}
 8004a16:	b094      	sub	sp, #80	@ 0x50
 8004a18:	af04      	add	r7, sp, #16
 8004a1a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4618      	mov	r0, r3
 8004a26:	f002 fd0e 	bl	8007446 <SDIO_GetPowerState>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d102      	bne.n	8004a36 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004a30:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004a34:	e0b8      	b.n	8004ba8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a3a:	2b03      	cmp	r3, #3
 8004a3c:	d02f      	beq.n	8004a9e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4618      	mov	r0, r3
 8004a44:	f002 ff38 	bl	80078b8 <SDMMC_CmdSendCID>
 8004a48:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d001      	beq.n	8004a54 <SD_InitCard+0x40>
    {
      return errorstate;
 8004a50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a52:	e0a9      	b.n	8004ba8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2100      	movs	r1, #0
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f002 fd38 	bl	80074d0 <SDIO_GetResponse>
 8004a60:	4602      	mov	r2, r0
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	2104      	movs	r1, #4
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f002 fd2f 	bl	80074d0 <SDIO_GetResponse>
 8004a72:	4602      	mov	r2, r0
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2108      	movs	r1, #8
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f002 fd26 	bl	80074d0 <SDIO_GetResponse>
 8004a84:	4602      	mov	r2, r0
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	210c      	movs	r1, #12
 8004a90:	4618      	mov	r0, r3
 8004a92:	f002 fd1d 	bl	80074d0 <SDIO_GetResponse>
 8004a96:	4602      	mov	r2, r0
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aa2:	2b03      	cmp	r3, #3
 8004aa4:	d00d      	beq.n	8004ac2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f107 020e 	add.w	r2, r7, #14
 8004aae:	4611      	mov	r1, r2
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f002 ff3e 	bl	8007932 <SDMMC_CmdSetRelAdd>
 8004ab6:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004ab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d001      	beq.n	8004ac2 <SD_InitCard+0xae>
    {
      return errorstate;
 8004abe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ac0:	e072      	b.n	8004ba8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ac6:	2b03      	cmp	r3, #3
 8004ac8:	d036      	beq.n	8004b38 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004aca:	89fb      	ldrh	r3, [r7, #14]
 8004acc:	461a      	mov	r2, r3
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ada:	041b      	lsls	r3, r3, #16
 8004adc:	4619      	mov	r1, r3
 8004ade:	4610      	mov	r0, r2
 8004ae0:	f002 ff08 	bl	80078f4 <SDMMC_CmdSendCSD>
 8004ae4:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004ae6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d001      	beq.n	8004af0 <SD_InitCard+0xdc>
    {
      return errorstate;
 8004aec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aee:	e05b      	b.n	8004ba8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	2100      	movs	r1, #0
 8004af6:	4618      	mov	r0, r3
 8004af8:	f002 fcea 	bl	80074d0 <SDIO_GetResponse>
 8004afc:	4602      	mov	r2, r0
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	2104      	movs	r1, #4
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f002 fce1 	bl	80074d0 <SDIO_GetResponse>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2108      	movs	r1, #8
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f002 fcd8 	bl	80074d0 <SDIO_GetResponse>
 8004b20:	4602      	mov	r2, r0
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	210c      	movs	r1, #12
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f002 fccf 	bl	80074d0 <SDIO_GetResponse>
 8004b32:	4602      	mov	r2, r0
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2104      	movs	r1, #4
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f002 fcc6 	bl	80074d0 <SDIO_GetResponse>
 8004b44:	4603      	mov	r3, r0
 8004b46:	0d1a      	lsrs	r2, r3, #20
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004b4c:	f107 0310 	add.w	r3, r7, #16
 8004b50:	4619      	mov	r1, r3
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f7ff fbc6 	bl	80042e4 <HAL_SD_GetCardCSD>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d002      	beq.n	8004b64 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004b5e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004b62:	e021      	b.n	8004ba8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6819      	ldr	r1, [r3, #0]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b6c:	041b      	lsls	r3, r3, #16
 8004b6e:	2200      	movs	r2, #0
 8004b70:	461c      	mov	r4, r3
 8004b72:	4615      	mov	r5, r2
 8004b74:	4622      	mov	r2, r4
 8004b76:	462b      	mov	r3, r5
 8004b78:	4608      	mov	r0, r1
 8004b7a:	f002 fdb5 	bl	80076e8 <SDMMC_CmdSelDesel>
 8004b7e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004b80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d001      	beq.n	8004b8a <SD_InitCard+0x176>
  {
    return errorstate;
 8004b86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b88:	e00e      	b.n	8004ba8 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681d      	ldr	r5, [r3, #0]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	466c      	mov	r4, sp
 8004b92:	f103 0210 	add.w	r2, r3, #16
 8004b96:	ca07      	ldmia	r2, {r0, r1, r2}
 8004b98:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004b9c:	3304      	adds	r3, #4
 8004b9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ba0:	4628      	mov	r0, r5
 8004ba2:	f002 fbf9 	bl	8007398 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004ba6:	2300      	movs	r3, #0
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3740      	adds	r7, #64	@ 0x40
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bdb0      	pop	{r4, r5, r7, pc}

08004bb0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b086      	sub	sp, #24
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	617b      	str	r3, [r7, #20]
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f002 fdb0 	bl	800772e <SDMMC_CmdGoIdleState>
 8004bce:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d001      	beq.n	8004bda <SD_PowerON+0x2a>
  {
    return errorstate;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	e072      	b.n	8004cc0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4618      	mov	r0, r3
 8004be0:	f002 fdc3 	bl	800776a <SDMMC_CmdOperCond>
 8004be4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d00d      	beq.n	8004c08 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f002 fd99 	bl	800772e <SDMMC_CmdGoIdleState>
 8004bfc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d004      	beq.n	8004c0e <SD_PowerON+0x5e>
    {
      return errorstate;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	e05b      	b.n	8004cc0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d137      	bne.n	8004c86 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2100      	movs	r1, #0
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f002 fdc3 	bl	80077a8 <SDMMC_CmdAppCommand>
 8004c22:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d02d      	beq.n	8004c86 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004c2a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004c2e:	e047      	b.n	8004cc0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2100      	movs	r1, #0
 8004c36:	4618      	mov	r0, r3
 8004c38:	f002 fdb6 	bl	80077a8 <SDMMC_CmdAppCommand>
 8004c3c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d001      	beq.n	8004c48 <SD_PowerON+0x98>
    {
      return errorstate;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	e03b      	b.n	8004cc0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	491e      	ldr	r1, [pc, #120]	@ (8004cc8 <SD_PowerON+0x118>)
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f002 fdcc 	bl	80077ec <SDMMC_CmdAppOperCommand>
 8004c54:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d002      	beq.n	8004c62 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004c5c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004c60:	e02e      	b.n	8004cc0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2100      	movs	r1, #0
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f002 fc31 	bl	80074d0 <SDIO_GetResponse>
 8004c6e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	0fdb      	lsrs	r3, r3, #31
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d101      	bne.n	8004c7c <SD_PowerON+0xcc>
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e000      	b.n	8004c7e <SD_PowerON+0xce>
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	613b      	str	r3, [r7, #16]

    count++;
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	3301      	adds	r3, #1
 8004c84:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d802      	bhi.n	8004c96 <SD_PowerON+0xe6>
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d0cc      	beq.n	8004c30 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d902      	bls.n	8004ca6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004ca0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ca4:	e00c      	b.n	8004cc0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d003      	beq.n	8004cb8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	645a      	str	r2, [r3, #68]	@ 0x44
 8004cb6:	e002      	b.n	8004cbe <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3718      	adds	r7, #24
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}
 8004cc8:	c1100000 	.word	0xc1100000

08004ccc <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b084      	sub	sp, #16
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
 8004cd4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d102      	bne.n	8004ce2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8004cdc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004ce0:	e018      	b.n	8004d14 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cea:	041b      	lsls	r3, r3, #16
 8004cec:	4619      	mov	r1, r3
 8004cee:	4610      	mov	r0, r2
 8004cf0:	f002 fe40 	bl	8007974 <SDMMC_CmdSendStatus>
 8004cf4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d001      	beq.n	8004d00 <SD_SendStatus+0x34>
  {
    return errorstate;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	e009      	b.n	8004d14 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	2100      	movs	r1, #0
 8004d06:	4618      	mov	r0, r3
 8004d08:	f002 fbe2 	bl	80074d0 <SDIO_GetResponse>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8004d12:	2300      	movs	r3, #0
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3710      	adds	r7, #16
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b086      	sub	sp, #24
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004d24:	2300      	movs	r3, #0
 8004d26:	60fb      	str	r3, [r7, #12]
 8004d28:	2300      	movs	r3, #0
 8004d2a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2100      	movs	r1, #0
 8004d32:	4618      	mov	r0, r3
 8004d34:	f002 fbcc 	bl	80074d0 <SDIO_GetResponse>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d3e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d42:	d102      	bne.n	8004d4a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004d44:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004d48:	e02f      	b.n	8004daa <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004d4a:	f107 030c 	add.w	r3, r7, #12
 8004d4e:	4619      	mov	r1, r3
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 f879 	bl	8004e48 <SD_FindSCR>
 8004d56:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d001      	beq.n	8004d62 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	e023      	b.n	8004daa <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d01c      	beq.n	8004da6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d74:	041b      	lsls	r3, r3, #16
 8004d76:	4619      	mov	r1, r3
 8004d78:	4610      	mov	r0, r2
 8004d7a:	f002 fd15 	bl	80077a8 <SDMMC_CmdAppCommand>
 8004d7e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d001      	beq.n	8004d8a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	e00f      	b.n	8004daa <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	2102      	movs	r1, #2
 8004d90:	4618      	mov	r0, r3
 8004d92:	f002 fd4e 	bl	8007832 <SDMMC_CmdBusWidth>
 8004d96:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d001      	beq.n	8004da2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	e003      	b.n	8004daa <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8004da2:	2300      	movs	r3, #0
 8004da4:	e001      	b.n	8004daa <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004da6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3718      	adds	r7, #24
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b086      	sub	sp, #24
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004dba:	2300      	movs	r3, #0
 8004dbc:	60fb      	str	r3, [r7, #12]
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2100      	movs	r1, #0
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f002 fb81 	bl	80074d0 <SDIO_GetResponse>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dd4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004dd8:	d102      	bne.n	8004de0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004dda:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004dde:	e02f      	b.n	8004e40 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004de0:	f107 030c 	add.w	r3, r7, #12
 8004de4:	4619      	mov	r1, r3
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f000 f82e 	bl	8004e48 <SD_FindSCR>
 8004dec:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	e023      	b.n	8004e40 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d01c      	beq.n	8004e3c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e0a:	041b      	lsls	r3, r3, #16
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	4610      	mov	r0, r2
 8004e10:	f002 fcca 	bl	80077a8 <SDMMC_CmdAppCommand>
 8004e14:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d001      	beq.n	8004e20 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	e00f      	b.n	8004e40 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2100      	movs	r1, #0
 8004e26:	4618      	mov	r0, r3
 8004e28:	f002 fd03 	bl	8007832 <SDMMC_CmdBusWidth>
 8004e2c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d001      	beq.n	8004e38 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	e003      	b.n	8004e40 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	e001      	b.n	8004e40 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004e3c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3718      	adds	r7, #24
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}

08004e48 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8004e48:	b590      	push	{r4, r7, lr}
 8004e4a:	b08f      	sub	sp, #60	@ 0x3c
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
 8004e50:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004e52:	f7fc fcfb 	bl	800184c <HAL_GetTick>
 8004e56:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	60bb      	str	r3, [r7, #8]
 8004e60:	2300      	movs	r3, #0
 8004e62:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2108      	movs	r1, #8
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f002 fb6d 	bl	800754e <SDMMC_CmdBlockLength>
 8004e74:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d001      	beq.n	8004e80 <SD_FindSCR+0x38>
  {
    return errorstate;
 8004e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e7e:	e0b2      	b.n	8004fe6 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e88:	041b      	lsls	r3, r3, #16
 8004e8a:	4619      	mov	r1, r3
 8004e8c:	4610      	mov	r0, r2
 8004e8e:	f002 fc8b 	bl	80077a8 <SDMMC_CmdAppCommand>
 8004e92:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d001      	beq.n	8004e9e <SD_FindSCR+0x56>
  {
    return errorstate;
 8004e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e9c:	e0a3      	b.n	8004fe6 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004e9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004ea2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8004ea4:	2308      	movs	r3, #8
 8004ea6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8004ea8:	2330      	movs	r3, #48	@ 0x30
 8004eaa:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004eac:	2302      	movs	r3, #2
 8004eae:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f107 0210 	add.w	r2, r7, #16
 8004ec0:	4611      	mov	r1, r2
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f002 fb17 	bl	80074f6 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f002 fcd2 	bl	8007876 <SDMMC_CmdSendSCR>
 8004ed2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d02a      	beq.n	8004f30 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8004eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004edc:	e083      	b.n	8004fe6 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ee4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d00f      	beq.n	8004f0c <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6819      	ldr	r1, [r3, #0]
 8004ef0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	f107 0208 	add.w	r2, r7, #8
 8004ef8:	18d4      	adds	r4, r2, r3
 8004efa:	4608      	mov	r0, r1
 8004efc:	f002 fa77 	bl	80073ee <SDIO_ReadFIFO>
 8004f00:	4603      	mov	r3, r0
 8004f02:	6023      	str	r3, [r4, #0]
      index++;
 8004f04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f06:	3301      	adds	r3, #1
 8004f08:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f0a:	e006      	b.n	8004f1a <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d012      	beq.n	8004f40 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8004f1a:	f7fc fc97 	bl	800184c <HAL_GetTick>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f22:	1ad3      	subs	r3, r2, r3
 8004f24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f28:	d102      	bne.n	8004f30 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8004f2a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004f2e:	e05a      	b.n	8004fe6 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f36:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d0cf      	beq.n	8004ede <SD_FindSCR+0x96>
 8004f3e:	e000      	b.n	8004f42 <SD_FindSCR+0xfa>
      break;
 8004f40:	bf00      	nop
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f48:	f003 0308 	and.w	r3, r3, #8
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d005      	beq.n	8004f5c <SD_FindSCR+0x114>
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2208      	movs	r2, #8
 8004f56:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8004f58:	2308      	movs	r3, #8
 8004f5a:	e044      	b.n	8004fe6 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f62:	f003 0302 	and.w	r3, r3, #2
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d005      	beq.n	8004f76 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	2202      	movs	r2, #2
 8004f70:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8004f72:	2302      	movs	r3, #2
 8004f74:	e037      	b.n	8004fe6 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f7c:	f003 0320 	and.w	r3, r3, #32
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d005      	beq.n	8004f90 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	2220      	movs	r2, #32
 8004f8a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8004f8c:	2320      	movs	r3, #32
 8004f8e:	e02a      	b.n	8004fe6 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004f98:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	061a      	lsls	r2, r3, #24
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	021b      	lsls	r3, r3, #8
 8004fa2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004fa6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	0a1b      	lsrs	r3, r3, #8
 8004fac:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004fb0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	0e1b      	lsrs	r3, r3, #24
 8004fb6:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fba:	601a      	str	r2, [r3, #0]
    scr++;
 8004fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fbe:	3304      	adds	r3, #4
 8004fc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	061a      	lsls	r2, r3, #24
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	021b      	lsls	r3, r3, #8
 8004fca:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004fce:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	0a1b      	lsrs	r3, r3, #8
 8004fd4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004fd8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	0e1b      	lsrs	r3, r3, #24
 8004fde:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fe2:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8004fe4:	2300      	movs	r3, #0
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	373c      	adds	r7, #60	@ 0x3c
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd90      	pop	{r4, r7, pc}

08004fee <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8004fee:	b580      	push	{r7, lr}
 8004ff0:	b086      	sub	sp, #24
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ffa:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005000:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d03f      	beq.n	8005088 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8005008:	2300      	movs	r3, #0
 800500a:	617b      	str	r3, [r7, #20]
 800500c:	e033      	b.n	8005076 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4618      	mov	r0, r3
 8005014:	f002 f9eb 	bl	80073ee <SDIO_ReadFIFO>
 8005018:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	b2da      	uxtb	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	3301      	adds	r3, #1
 8005026:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	3b01      	subs	r3, #1
 800502c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	0a1b      	lsrs	r3, r3, #8
 8005032:	b2da      	uxtb	r2, r3
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	3301      	adds	r3, #1
 800503c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	3b01      	subs	r3, #1
 8005042:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	0c1b      	lsrs	r3, r3, #16
 8005048:	b2da      	uxtb	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	3301      	adds	r3, #1
 8005052:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	3b01      	subs	r3, #1
 8005058:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	0e1b      	lsrs	r3, r3, #24
 800505e:	b2da      	uxtb	r2, r3
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	3301      	adds	r3, #1
 8005068:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	3b01      	subs	r3, #1
 800506e:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	3301      	adds	r3, #1
 8005074:	617b      	str	r3, [r7, #20]
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	2b07      	cmp	r3, #7
 800507a:	d9c8      	bls.n	800500e <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	68fa      	ldr	r2, [r7, #12]
 8005080:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8005088:	bf00      	nop
 800508a:	3718      	adds	r7, #24
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6a1b      	ldr	r3, [r3, #32]
 800509c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a2:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d043      	beq.n	8005132 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80050aa:	2300      	movs	r3, #0
 80050ac:	617b      	str	r3, [r7, #20]
 80050ae:	e037      	b.n	8005120 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	781b      	ldrb	r3, [r3, #0]
 80050b4:	60bb      	str	r3, [r7, #8]
      tmp++;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	3301      	adds	r3, #1
 80050ba:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	3b01      	subs	r3, #1
 80050c0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	781b      	ldrb	r3, [r3, #0]
 80050c6:	021a      	lsls	r2, r3, #8
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	60bb      	str	r3, [r7, #8]
      tmp++;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	3301      	adds	r3, #1
 80050d2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	3b01      	subs	r3, #1
 80050d8:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	781b      	ldrb	r3, [r3, #0]
 80050de:	041a      	lsls	r2, r3, #16
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	60bb      	str	r3, [r7, #8]
      tmp++;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	3301      	adds	r3, #1
 80050ea:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	3b01      	subs	r3, #1
 80050f0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	781b      	ldrb	r3, [r3, #0]
 80050f6:	061a      	lsls	r2, r3, #24
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	60bb      	str	r3, [r7, #8]
      tmp++;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	3301      	adds	r3, #1
 8005102:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	3b01      	subs	r3, #1
 8005108:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f107 0208 	add.w	r2, r7, #8
 8005112:	4611      	mov	r1, r2
 8005114:	4618      	mov	r0, r3
 8005116:	f002 f977 	bl	8007408 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	3301      	adds	r3, #1
 800511e:	617b      	str	r3, [r7, #20]
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	2b07      	cmp	r3, #7
 8005124:	d9c4      	bls.n	80050b0 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	68fa      	ldr	r2, [r7, #12]
 800512a:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	693a      	ldr	r2, [r7, #16]
 8005130:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8005132:	bf00      	nop
 8005134:	3718      	adds	r7, #24
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}

0800513a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800513a:	b580      	push	{r7, lr}
 800513c:	b082      	sub	sp, #8
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d101      	bne.n	800514c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	e07b      	b.n	8005244 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005150:	2b00      	cmp	r3, #0
 8005152:	d108      	bne.n	8005166 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800515c:	d009      	beq.n	8005172 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	61da      	str	r2, [r3, #28]
 8005164:	e005      	b.n	8005172 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b00      	cmp	r3, #0
 8005182:	d106      	bne.n	8005192 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f7fb fff7 	bl	8001180 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2202      	movs	r2, #2
 8005196:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051a8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80051ba:	431a      	orrs	r2, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051c4:	431a      	orrs	r2, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	691b      	ldr	r3, [r3, #16]
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	431a      	orrs	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	695b      	ldr	r3, [r3, #20]
 80051d4:	f003 0301 	and.w	r3, r3, #1
 80051d8:	431a      	orrs	r2, r3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	699b      	ldr	r3, [r3, #24]
 80051de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051e2:	431a      	orrs	r2, r3
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	69db      	ldr	r3, [r3, #28]
 80051e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80051ec:	431a      	orrs	r2, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a1b      	ldr	r3, [r3, #32]
 80051f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051f6:	ea42 0103 	orr.w	r1, r2, r3
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051fe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	430a      	orrs	r2, r1
 8005208:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	699b      	ldr	r3, [r3, #24]
 800520e:	0c1b      	lsrs	r3, r3, #16
 8005210:	f003 0104 	and.w	r1, r3, #4
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005218:	f003 0210 	and.w	r2, r3, #16
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	430a      	orrs	r2, r1
 8005222:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	69da      	ldr	r2, [r3, #28]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005232:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2201      	movs	r2, #1
 800523e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005242:	2300      	movs	r3, #0
}
 8005244:	4618      	mov	r0, r3
 8005246:	3708      	adds	r7, #8
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}

0800524c <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b088      	sub	sp, #32
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	603b      	str	r3, [r7, #0]
 8005258:	4613      	mov	r3, r2
 800525a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800525c:	f7fc faf6 	bl	800184c <HAL_GetTick>
 8005260:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005262:	88fb      	ldrh	r3, [r7, #6]
 8005264:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800526c:	b2db      	uxtb	r3, r3
 800526e:	2b01      	cmp	r3, #1
 8005270:	d001      	beq.n	8005276 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005272:	2302      	movs	r3, #2
 8005274:	e12a      	b.n	80054cc <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d002      	beq.n	8005282 <HAL_SPI_Transmit+0x36>
 800527c:	88fb      	ldrh	r3, [r7, #6]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d101      	bne.n	8005286 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e122      	b.n	80054cc <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800528c:	2b01      	cmp	r3, #1
 800528e:	d101      	bne.n	8005294 <HAL_SPI_Transmit+0x48>
 8005290:	2302      	movs	r3, #2
 8005292:	e11b      	b.n	80054cc <HAL_SPI_Transmit+0x280>
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2203      	movs	r2, #3
 80052a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2200      	movs	r2, #0
 80052a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	68ba      	ldr	r2, [r7, #8]
 80052ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	88fa      	ldrh	r2, [r7, #6]
 80052b4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	88fa      	ldrh	r2, [r7, #6]
 80052ba:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2200      	movs	r2, #0
 80052c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2200      	movs	r2, #0
 80052c6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2200      	movs	r2, #0
 80052d8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052e2:	d10f      	bne.n	8005304 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052f2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005302:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800530e:	2b40      	cmp	r3, #64	@ 0x40
 8005310:	d007      	beq.n	8005322 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005320:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800532a:	d152      	bne.n	80053d2 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d002      	beq.n	800533a <HAL_SPI_Transmit+0xee>
 8005334:	8b7b      	ldrh	r3, [r7, #26]
 8005336:	2b01      	cmp	r3, #1
 8005338:	d145      	bne.n	80053c6 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800533e:	881a      	ldrh	r2, [r3, #0]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800534a:	1c9a      	adds	r2, r3, #2
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005354:	b29b      	uxth	r3, r3
 8005356:	3b01      	subs	r3, #1
 8005358:	b29a      	uxth	r2, r3
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800535e:	e032      	b.n	80053c6 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	f003 0302 	and.w	r3, r3, #2
 800536a:	2b02      	cmp	r3, #2
 800536c:	d112      	bne.n	8005394 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005372:	881a      	ldrh	r2, [r3, #0]
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800537e:	1c9a      	adds	r2, r3, #2
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005388:	b29b      	uxth	r3, r3
 800538a:	3b01      	subs	r3, #1
 800538c:	b29a      	uxth	r2, r3
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005392:	e018      	b.n	80053c6 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005394:	f7fc fa5a 	bl	800184c <HAL_GetTick>
 8005398:	4602      	mov	r2, r0
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	683a      	ldr	r2, [r7, #0]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d803      	bhi.n	80053ac <HAL_SPI_Transmit+0x160>
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80053aa:	d102      	bne.n	80053b2 <HAL_SPI_Transmit+0x166>
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d109      	bne.n	80053c6 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2201      	movs	r2, #1
 80053b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e082      	b.n	80054cc <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d1c7      	bne.n	8005360 <HAL_SPI_Transmit+0x114>
 80053d0:	e053      	b.n	800547a <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d002      	beq.n	80053e0 <HAL_SPI_Transmit+0x194>
 80053da:	8b7b      	ldrh	r3, [r7, #26]
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d147      	bne.n	8005470 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	330c      	adds	r3, #12
 80053ea:	7812      	ldrb	r2, [r2, #0]
 80053ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f2:	1c5a      	adds	r2, r3, #1
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	3b01      	subs	r3, #1
 8005400:	b29a      	uxth	r2, r3
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005406:	e033      	b.n	8005470 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	f003 0302 	and.w	r3, r3, #2
 8005412:	2b02      	cmp	r3, #2
 8005414:	d113      	bne.n	800543e <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	330c      	adds	r3, #12
 8005420:	7812      	ldrb	r2, [r2, #0]
 8005422:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005428:	1c5a      	adds	r2, r3, #1
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005432:	b29b      	uxth	r3, r3
 8005434:	3b01      	subs	r3, #1
 8005436:	b29a      	uxth	r2, r3
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800543c:	e018      	b.n	8005470 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800543e:	f7fc fa05 	bl	800184c <HAL_GetTick>
 8005442:	4602      	mov	r2, r0
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	1ad3      	subs	r3, r2, r3
 8005448:	683a      	ldr	r2, [r7, #0]
 800544a:	429a      	cmp	r2, r3
 800544c:	d803      	bhi.n	8005456 <HAL_SPI_Transmit+0x20a>
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005454:	d102      	bne.n	800545c <HAL_SPI_Transmit+0x210>
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d109      	bne.n	8005470 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2200      	movs	r2, #0
 8005468:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800546c:	2303      	movs	r3, #3
 800546e:	e02d      	b.n	80054cc <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005474:	b29b      	uxth	r3, r3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d1c6      	bne.n	8005408 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800547a:	69fa      	ldr	r2, [r7, #28]
 800547c:	6839      	ldr	r1, [r7, #0]
 800547e:	68f8      	ldr	r0, [r7, #12]
 8005480:	f000 ff1e 	bl	80062c0 <SPI_EndRxTxTransaction>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d002      	beq.n	8005490 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2220      	movs	r2, #32
 800548e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d10a      	bne.n	80054ae <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005498:	2300      	movs	r3, #0
 800549a:	617b      	str	r3, [r7, #20]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	617b      	str	r3, [r7, #20]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	617b      	str	r3, [r7, #20]
 80054ac:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2201      	movs	r2, #1
 80054b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d001      	beq.n	80054ca <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e000      	b.n	80054cc <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80054ca:	2300      	movs	r3, #0
  }
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3720      	adds	r7, #32
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b088      	sub	sp, #32
 80054d8:	af02      	add	r7, sp, #8
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	603b      	str	r3, [r7, #0]
 80054e0:	4613      	mov	r3, r2
 80054e2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d001      	beq.n	80054f4 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80054f0:	2302      	movs	r3, #2
 80054f2:	e104      	b.n	80056fe <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d002      	beq.n	8005500 <HAL_SPI_Receive+0x2c>
 80054fa:	88fb      	ldrh	r3, [r7, #6]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d101      	bne.n	8005504 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	e0fc      	b.n	80056fe <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800550c:	d112      	bne.n	8005534 <HAL_SPI_Receive+0x60>
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d10e      	bne.n	8005534 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2204      	movs	r2, #4
 800551a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800551e:	88fa      	ldrh	r2, [r7, #6]
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	9300      	str	r3, [sp, #0]
 8005524:	4613      	mov	r3, r2
 8005526:	68ba      	ldr	r2, [r7, #8]
 8005528:	68b9      	ldr	r1, [r7, #8]
 800552a:	68f8      	ldr	r0, [r7, #12]
 800552c:	f000 f8eb 	bl	8005706 <HAL_SPI_TransmitReceive>
 8005530:	4603      	mov	r3, r0
 8005532:	e0e4      	b.n	80056fe <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005534:	f7fc f98a 	bl	800184c <HAL_GetTick>
 8005538:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005540:	2b01      	cmp	r3, #1
 8005542:	d101      	bne.n	8005548 <HAL_SPI_Receive+0x74>
 8005544:	2302      	movs	r3, #2
 8005546:	e0da      	b.n	80056fe <HAL_SPI_Receive+0x22a>
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2204      	movs	r2, #4
 8005554:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2200      	movs	r2, #0
 800555c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	68ba      	ldr	r2, [r7, #8]
 8005562:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	88fa      	ldrh	r2, [r7, #6]
 8005568:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	88fa      	ldrh	r2, [r7, #6]
 800556e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2200      	movs	r2, #0
 8005574:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2200      	movs	r2, #0
 800557a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2200      	movs	r2, #0
 800558c:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005596:	d10f      	bne.n	80055b8 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055a6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80055b6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055c2:	2b40      	cmp	r3, #64	@ 0x40
 80055c4:	d007      	beq.n	80055d6 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055d4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d170      	bne.n	80056c0 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80055de:	e035      	b.n	800564c <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	f003 0301 	and.w	r3, r3, #1
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d115      	bne.n	800561a <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f103 020c 	add.w	r2, r3, #12
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055fa:	7812      	ldrb	r2, [r2, #0]
 80055fc:	b2d2      	uxtb	r2, r2
 80055fe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005604:	1c5a      	adds	r2, r3, #1
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800560e:	b29b      	uxth	r3, r3
 8005610:	3b01      	subs	r3, #1
 8005612:	b29a      	uxth	r2, r3
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005618:	e018      	b.n	800564c <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800561a:	f7fc f917 	bl	800184c <HAL_GetTick>
 800561e:	4602      	mov	r2, r0
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	1ad3      	subs	r3, r2, r3
 8005624:	683a      	ldr	r2, [r7, #0]
 8005626:	429a      	cmp	r2, r3
 8005628:	d803      	bhi.n	8005632 <HAL_SPI_Receive+0x15e>
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005630:	d102      	bne.n	8005638 <HAL_SPI_Receive+0x164>
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d109      	bne.n	800564c <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2201      	movs	r2, #1
 800563c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005648:	2303      	movs	r3, #3
 800564a:	e058      	b.n	80056fe <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005650:	b29b      	uxth	r3, r3
 8005652:	2b00      	cmp	r3, #0
 8005654:	d1c4      	bne.n	80055e0 <HAL_SPI_Receive+0x10c>
 8005656:	e038      	b.n	80056ca <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f003 0301 	and.w	r3, r3, #1
 8005662:	2b01      	cmp	r3, #1
 8005664:	d113      	bne.n	800568e <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	68da      	ldr	r2, [r3, #12]
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005670:	b292      	uxth	r2, r2
 8005672:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005678:	1c9a      	adds	r2, r3, #2
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005682:	b29b      	uxth	r3, r3
 8005684:	3b01      	subs	r3, #1
 8005686:	b29a      	uxth	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800568c:	e018      	b.n	80056c0 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800568e:	f7fc f8dd 	bl	800184c <HAL_GetTick>
 8005692:	4602      	mov	r2, r0
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	1ad3      	subs	r3, r2, r3
 8005698:	683a      	ldr	r2, [r7, #0]
 800569a:	429a      	cmp	r2, r3
 800569c:	d803      	bhi.n	80056a6 <HAL_SPI_Receive+0x1d2>
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80056a4:	d102      	bne.n	80056ac <HAL_SPI_Receive+0x1d8>
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d109      	bne.n	80056c0 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2200      	movs	r2, #0
 80056b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80056bc:	2303      	movs	r3, #3
 80056be:	e01e      	b.n	80056fe <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056c4:	b29b      	uxth	r3, r3
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d1c6      	bne.n	8005658 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056ca:	697a      	ldr	r2, [r7, #20]
 80056cc:	6839      	ldr	r1, [r7, #0]
 80056ce:	68f8      	ldr	r0, [r7, #12]
 80056d0:	f000 fd90 	bl	80061f4 <SPI_EndRxTransaction>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d002      	beq.n	80056e0 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2220      	movs	r2, #32
 80056de:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2200      	movs	r2, #0
 80056ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d001      	beq.n	80056fc <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e000      	b.n	80056fe <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80056fc:	2300      	movs	r3, #0
  }
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3718      	adds	r7, #24
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}

08005706 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005706:	b580      	push	{r7, lr}
 8005708:	b08a      	sub	sp, #40	@ 0x28
 800570a:	af00      	add	r7, sp, #0
 800570c:	60f8      	str	r0, [r7, #12]
 800570e:	60b9      	str	r1, [r7, #8]
 8005710:	607a      	str	r2, [r7, #4]
 8005712:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005714:	2301      	movs	r3, #1
 8005716:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005718:	f7fc f898 	bl	800184c <HAL_GetTick>
 800571c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005724:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800572c:	887b      	ldrh	r3, [r7, #2]
 800572e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005730:	7ffb      	ldrb	r3, [r7, #31]
 8005732:	2b01      	cmp	r3, #1
 8005734:	d00c      	beq.n	8005750 <HAL_SPI_TransmitReceive+0x4a>
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800573c:	d106      	bne.n	800574c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d102      	bne.n	800574c <HAL_SPI_TransmitReceive+0x46>
 8005746:	7ffb      	ldrb	r3, [r7, #31]
 8005748:	2b04      	cmp	r3, #4
 800574a:	d001      	beq.n	8005750 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800574c:	2302      	movs	r3, #2
 800574e:	e17f      	b.n	8005a50 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d005      	beq.n	8005762 <HAL_SPI_TransmitReceive+0x5c>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d002      	beq.n	8005762 <HAL_SPI_TransmitReceive+0x5c>
 800575c:	887b      	ldrh	r3, [r7, #2]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d101      	bne.n	8005766 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	e174      	b.n	8005a50 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800576c:	2b01      	cmp	r3, #1
 800576e:	d101      	bne.n	8005774 <HAL_SPI_TransmitReceive+0x6e>
 8005770:	2302      	movs	r3, #2
 8005772:	e16d      	b.n	8005a50 <HAL_SPI_TransmitReceive+0x34a>
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005782:	b2db      	uxtb	r3, r3
 8005784:	2b04      	cmp	r3, #4
 8005786:	d003      	beq.n	8005790 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2205      	movs	r2, #5
 800578c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2200      	movs	r2, #0
 8005794:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	887a      	ldrh	r2, [r7, #2]
 80057a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	887a      	ldrh	r2, [r7, #2]
 80057a6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	68ba      	ldr	r2, [r7, #8]
 80057ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	887a      	ldrh	r2, [r7, #2]
 80057b2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	887a      	ldrh	r2, [r7, #2]
 80057b8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2200      	movs	r2, #0
 80057c4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057d0:	2b40      	cmp	r3, #64	@ 0x40
 80057d2:	d007      	beq.n	80057e4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80057e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057ec:	d17e      	bne.n	80058ec <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d002      	beq.n	80057fc <HAL_SPI_TransmitReceive+0xf6>
 80057f6:	8afb      	ldrh	r3, [r7, #22]
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d16c      	bne.n	80058d6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005800:	881a      	ldrh	r2, [r3, #0]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800580c:	1c9a      	adds	r2, r3, #2
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005816:	b29b      	uxth	r3, r3
 8005818:	3b01      	subs	r3, #1
 800581a:	b29a      	uxth	r2, r3
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005820:	e059      	b.n	80058d6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	f003 0302 	and.w	r3, r3, #2
 800582c:	2b02      	cmp	r3, #2
 800582e:	d11b      	bne.n	8005868 <HAL_SPI_TransmitReceive+0x162>
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005834:	b29b      	uxth	r3, r3
 8005836:	2b00      	cmp	r3, #0
 8005838:	d016      	beq.n	8005868 <HAL_SPI_TransmitReceive+0x162>
 800583a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800583c:	2b01      	cmp	r3, #1
 800583e:	d113      	bne.n	8005868 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005844:	881a      	ldrh	r2, [r3, #0]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005850:	1c9a      	adds	r2, r3, #2
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800585a:	b29b      	uxth	r3, r3
 800585c:	3b01      	subs	r3, #1
 800585e:	b29a      	uxth	r2, r3
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005864:	2300      	movs	r3, #0
 8005866:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	f003 0301 	and.w	r3, r3, #1
 8005872:	2b01      	cmp	r3, #1
 8005874:	d119      	bne.n	80058aa <HAL_SPI_TransmitReceive+0x1a4>
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800587a:	b29b      	uxth	r3, r3
 800587c:	2b00      	cmp	r3, #0
 800587e:	d014      	beq.n	80058aa <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	68da      	ldr	r2, [r3, #12]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800588a:	b292      	uxth	r2, r2
 800588c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005892:	1c9a      	adds	r2, r3, #2
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800589c:	b29b      	uxth	r3, r3
 800589e:	3b01      	subs	r3, #1
 80058a0:	b29a      	uxth	r2, r3
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80058a6:	2301      	movs	r3, #1
 80058a8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80058aa:	f7fb ffcf 	bl	800184c <HAL_GetTick>
 80058ae:	4602      	mov	r2, r0
 80058b0:	6a3b      	ldr	r3, [r7, #32]
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d80d      	bhi.n	80058d6 <HAL_SPI_TransmitReceive+0x1d0>
 80058ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058c0:	d009      	beq.n	80058d6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2201      	movs	r2, #1
 80058c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	e0bc      	b.n	8005a50 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058da:	b29b      	uxth	r3, r3
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d1a0      	bne.n	8005822 <HAL_SPI_TransmitReceive+0x11c>
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d19b      	bne.n	8005822 <HAL_SPI_TransmitReceive+0x11c>
 80058ea:	e082      	b.n	80059f2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d002      	beq.n	80058fa <HAL_SPI_TransmitReceive+0x1f4>
 80058f4:	8afb      	ldrh	r3, [r7, #22]
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d171      	bne.n	80059de <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	330c      	adds	r3, #12
 8005904:	7812      	ldrb	r2, [r2, #0]
 8005906:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800590c:	1c5a      	adds	r2, r3, #1
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005916:	b29b      	uxth	r3, r3
 8005918:	3b01      	subs	r3, #1
 800591a:	b29a      	uxth	r2, r3
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005920:	e05d      	b.n	80059de <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	f003 0302 	and.w	r3, r3, #2
 800592c:	2b02      	cmp	r3, #2
 800592e:	d11c      	bne.n	800596a <HAL_SPI_TransmitReceive+0x264>
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005934:	b29b      	uxth	r3, r3
 8005936:	2b00      	cmp	r3, #0
 8005938:	d017      	beq.n	800596a <HAL_SPI_TransmitReceive+0x264>
 800593a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593c:	2b01      	cmp	r3, #1
 800593e:	d114      	bne.n	800596a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	330c      	adds	r3, #12
 800594a:	7812      	ldrb	r2, [r2, #0]
 800594c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005952:	1c5a      	adds	r2, r3, #1
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800595c:	b29b      	uxth	r3, r3
 800595e:	3b01      	subs	r3, #1
 8005960:	b29a      	uxth	r2, r3
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005966:	2300      	movs	r3, #0
 8005968:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	f003 0301 	and.w	r3, r3, #1
 8005974:	2b01      	cmp	r3, #1
 8005976:	d119      	bne.n	80059ac <HAL_SPI_TransmitReceive+0x2a6>
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800597c:	b29b      	uxth	r3, r3
 800597e:	2b00      	cmp	r3, #0
 8005980:	d014      	beq.n	80059ac <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68da      	ldr	r2, [r3, #12]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800598c:	b2d2      	uxtb	r2, r2
 800598e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005994:	1c5a      	adds	r2, r3, #1
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800599e:	b29b      	uxth	r3, r3
 80059a0:	3b01      	subs	r3, #1
 80059a2:	b29a      	uxth	r2, r3
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059a8:	2301      	movs	r3, #1
 80059aa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80059ac:	f7fb ff4e 	bl	800184c <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	6a3b      	ldr	r3, [r7, #32]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d803      	bhi.n	80059c4 <HAL_SPI_TransmitReceive+0x2be>
 80059bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059c2:	d102      	bne.n	80059ca <HAL_SPI_TransmitReceive+0x2c4>
 80059c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d109      	bne.n	80059de <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e038      	b.n	8005a50 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d19c      	bne.n	8005922 <HAL_SPI_TransmitReceive+0x21c>
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059ec:	b29b      	uxth	r3, r3
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d197      	bne.n	8005922 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059f2:	6a3a      	ldr	r2, [r7, #32]
 80059f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80059f6:	68f8      	ldr	r0, [r7, #12]
 80059f8:	f000 fc62 	bl	80062c0 <SPI_EndRxTxTransaction>
 80059fc:	4603      	mov	r3, r0
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d008      	beq.n	8005a14 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2220      	movs	r2, #32
 8005a06:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	e01d      	b.n	8005a50 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d10a      	bne.n	8005a32 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	613b      	str	r3, [r7, #16]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	613b      	str	r3, [r7, #16]
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	613b      	str	r3, [r7, #16]
 8005a30:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2201      	movs	r2, #1
 8005a36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d001      	beq.n	8005a4e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e000      	b.n	8005a50 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
  }
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3728      	adds	r7, #40	@ 0x28
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}

08005a58 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b086      	sub	sp, #24
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	60f8      	str	r0, [r7, #12]
 8005a60:	60b9      	str	r1, [r7, #8]
 8005a62:	607a      	str	r2, [r7, #4]
 8005a64:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a6c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005a74:	7dfb      	ldrb	r3, [r7, #23]
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	d00c      	beq.n	8005a94 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a80:	d106      	bne.n	8005a90 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d102      	bne.n	8005a90 <HAL_SPI_TransmitReceive_DMA+0x38>
 8005a8a:	7dfb      	ldrb	r3, [r7, #23]
 8005a8c:	2b04      	cmp	r3, #4
 8005a8e:	d001      	beq.n	8005a94 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005a90:	2302      	movs	r3, #2
 8005a92:	e0cf      	b.n	8005c34 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d005      	beq.n	8005aa6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d002      	beq.n	8005aa6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005aa0:	887b      	ldrh	r3, [r7, #2]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d101      	bne.n	8005aaa <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	e0c4      	b.n	8005c34 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d101      	bne.n	8005ab8 <HAL_SPI_TransmitReceive_DMA+0x60>
 8005ab4:	2302      	movs	r3, #2
 8005ab6:	e0bd      	b.n	8005c34 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	2b04      	cmp	r3, #4
 8005aca:	d003      	beq.n	8005ad4 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2205      	movs	r2, #5
 8005ad0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	68ba      	ldr	r2, [r7, #8]
 8005ade:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	887a      	ldrh	r2, [r7, #2]
 8005ae4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	887a      	ldrh	r2, [r7, #2]
 8005aea:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	887a      	ldrh	r2, [r7, #2]
 8005af6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	887a      	ldrh	r2, [r7, #2]
 8005afc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005b10:	b2db      	uxtb	r3, r3
 8005b12:	2b04      	cmp	r3, #4
 8005b14:	d108      	bne.n	8005b28 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b1a:	4a48      	ldr	r2, [pc, #288]	@ (8005c3c <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8005b1c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b22:	4a47      	ldr	r2, [pc, #284]	@ (8005c40 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8005b24:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005b26:	e007      	b.n	8005b38 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b2c:	4a45      	ldr	r2, [pc, #276]	@ (8005c44 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8005b2e:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b34:	4a44      	ldr	r2, [pc, #272]	@ (8005c48 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8005b36:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b3c:	4a43      	ldr	r2, [pc, #268]	@ (8005c4c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8005b3e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b44:	2200      	movs	r2, #0
 8005b46:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	330c      	adds	r3, #12
 8005b52:	4619      	mov	r1, r3
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b58:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b5e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005b60:	f7fc f864 	bl	8001c2c <HAL_DMA_Start_IT>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d00b      	beq.n	8005b82 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b6e:	f043 0210 	orr.w	r2, r3, #16
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e058      	b.n	8005c34 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	685a      	ldr	r2, [r3, #4]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f042 0201 	orr.w	r2, r2, #1
 8005b90:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b96:	2200      	movs	r2, #0
 8005b98:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bae:	2200      	movs	r2, #0
 8005bb0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bba:	4619      	mov	r1, r3
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	330c      	adds	r3, #12
 8005bc2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bc8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005bca:	f7fc f82f 	bl	8001c2c <HAL_DMA_Start_IT>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d00b      	beq.n	8005bec <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bd8:	f043 0210 	orr.w	r2, r3, #16
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2200      	movs	r2, #0
 8005be4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e023      	b.n	8005c34 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bf6:	2b40      	cmp	r3, #64	@ 0x40
 8005bf8:	d007      	beq.n	8005c0a <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c08:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	685a      	ldr	r2, [r3, #4]
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f042 0220 	orr.w	r2, r2, #32
 8005c20:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	685a      	ldr	r2, [r3, #4]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f042 0202 	orr.w	r2, r2, #2
 8005c30:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005c32:	2300      	movs	r3, #0
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3718      	adds	r7, #24
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}
 8005c3c:	08006045 	.word	0x08006045
 8005c40:	08005f0d 	.word	0x08005f0d
 8005c44:	08006061 	.word	0x08006061
 8005c48:	08005fb5 	.word	0x08005fb5
 8005c4c:	0800607d 	.word	0x0800607d

08005c50 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b084      	sub	sp, #16
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	73fb      	strb	r3, [r7, #15]
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or
     HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d00f      	beq.n	8005c84 <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f7fc f837 	bl	8001cdc <HAL_DMA_Abort>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d007      	beq.n	8005c84 <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c78:	f043 0210 	orr.w	r2, r3, #16
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
 8005c82:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d00f      	beq.n	8005cac <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c90:	4618      	mov	r0, r3
 8005c92:	f7fc f823 	bl	8001cdc <HAL_DMA_Abort>
 8005c96:	4603      	mov	r3, r0
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d007      	beq.n	8005cac <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ca0:	f043 0210 	orr.w	r2, r3, #16
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	685a      	ldr	r2, [r3, #4]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f022 0203 	bic.w	r2, r2, #3
 8005cba:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  return errorcode;
 8005cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3710      	adds	r7, #16
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
	...

08005cd0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b088      	sub	sp, #32
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	689b      	ldr	r3, [r3, #8]
 8005ce6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005ce8:	69bb      	ldr	r3, [r7, #24]
 8005cea:	099b      	lsrs	r3, r3, #6
 8005cec:	f003 0301 	and.w	r3, r3, #1
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d10f      	bne.n	8005d14 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d00a      	beq.n	8005d14 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	099b      	lsrs	r3, r3, #6
 8005d02:	f003 0301 	and.w	r3, r3, #1
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d004      	beq.n	8005d14 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	4798      	blx	r3
    return;
 8005d12:	e0d7      	b.n	8005ec4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	085b      	lsrs	r3, r3, #1
 8005d18:	f003 0301 	and.w	r3, r3, #1
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d00a      	beq.n	8005d36 <HAL_SPI_IRQHandler+0x66>
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	09db      	lsrs	r3, r3, #7
 8005d24:	f003 0301 	and.w	r3, r3, #1
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d004      	beq.n	8005d36 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d30:	6878      	ldr	r0, [r7, #4]
 8005d32:	4798      	blx	r3
    return;
 8005d34:	e0c6      	b.n	8005ec4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005d36:	69bb      	ldr	r3, [r7, #24]
 8005d38:	095b      	lsrs	r3, r3, #5
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d10c      	bne.n	8005d5c <HAL_SPI_IRQHandler+0x8c>
 8005d42:	69bb      	ldr	r3, [r7, #24]
 8005d44:	099b      	lsrs	r3, r3, #6
 8005d46:	f003 0301 	and.w	r3, r3, #1
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d106      	bne.n	8005d5c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005d4e:	69bb      	ldr	r3, [r7, #24]
 8005d50:	0a1b      	lsrs	r3, r3, #8
 8005d52:	f003 0301 	and.w	r3, r3, #1
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	f000 80b4 	beq.w	8005ec4 <HAL_SPI_IRQHandler+0x1f4>
 8005d5c:	69fb      	ldr	r3, [r7, #28]
 8005d5e:	095b      	lsrs	r3, r3, #5
 8005d60:	f003 0301 	and.w	r3, r3, #1
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f000 80ad 	beq.w	8005ec4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005d6a:	69bb      	ldr	r3, [r7, #24]
 8005d6c:	099b      	lsrs	r3, r3, #6
 8005d6e:	f003 0301 	and.w	r3, r3, #1
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d023      	beq.n	8005dbe <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	2b03      	cmp	r3, #3
 8005d80:	d011      	beq.n	8005da6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d86:	f043 0204 	orr.w	r2, r3, #4
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d8e:	2300      	movs	r3, #0
 8005d90:	617b      	str	r3, [r7, #20]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	617b      	str	r3, [r7, #20]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	617b      	str	r3, [r7, #20]
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	e00b      	b.n	8005dbe <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005da6:	2300      	movs	r3, #0
 8005da8:	613b      	str	r3, [r7, #16]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	613b      	str	r3, [r7, #16]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	613b      	str	r3, [r7, #16]
 8005dba:	693b      	ldr	r3, [r7, #16]
        return;
 8005dbc:	e082      	b.n	8005ec4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005dbe:	69bb      	ldr	r3, [r7, #24]
 8005dc0:	095b      	lsrs	r3, r3, #5
 8005dc2:	f003 0301 	and.w	r3, r3, #1
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d014      	beq.n	8005df4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dce:	f043 0201 	orr.w	r2, r3, #1
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	60fb      	str	r3, [r7, #12]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	60fb      	str	r3, [r7, #12]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005df0:	601a      	str	r2, [r3, #0]
 8005df2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005df4:	69bb      	ldr	r3, [r7, #24]
 8005df6:	0a1b      	lsrs	r3, r3, #8
 8005df8:	f003 0301 	and.w	r3, r3, #1
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d00c      	beq.n	8005e1a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e04:	f043 0208 	orr.w	r2, r3, #8
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	60bb      	str	r3, [r7, #8]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	60bb      	str	r3, [r7, #8]
 8005e18:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d04f      	beq.n	8005ec2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	685a      	ldr	r2, [r3, #4]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005e30:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2201      	movs	r2, #1
 8005e36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005e3a:	69fb      	ldr	r3, [r7, #28]
 8005e3c:	f003 0302 	and.w	r3, r3, #2
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d104      	bne.n	8005e4e <HAL_SPI_IRQHandler+0x17e>
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	f003 0301 	and.w	r3, r3, #1
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d034      	beq.n	8005eb8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	685a      	ldr	r2, [r3, #4]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f022 0203 	bic.w	r2, r2, #3
 8005e5c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d011      	beq.n	8005e8a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e6a:	4a18      	ldr	r2, [pc, #96]	@ (8005ecc <HAL_SPI_IRQHandler+0x1fc>)
 8005e6c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e72:	4618      	mov	r0, r3
 8005e74:	f7fb ffa2 	bl	8001dbc <HAL_DMA_Abort_IT>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d005      	beq.n	8005e8a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e82:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d016      	beq.n	8005ec0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e96:	4a0d      	ldr	r2, [pc, #52]	@ (8005ecc <HAL_SPI_IRQHandler+0x1fc>)
 8005e98:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f7fb ff8c 	bl	8001dbc <HAL_DMA_Abort_IT>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d00a      	beq.n	8005ec0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005eb6:	e003      	b.n	8005ec0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f000 f81d 	bl	8005ef8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005ebe:	e000      	b.n	8005ec2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005ec0:	bf00      	nop
    return;
 8005ec2:	bf00      	nop
  }
}
 8005ec4:	3720      	adds	r7, #32
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop
 8005ecc:	080060bd 	.word	0x080060bd

08005ed0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005ed8:	bf00      	nop
 8005eda:	370c      	adds	r7, #12
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr

08005ee4 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b083      	sub	sp, #12
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005eec:	bf00      	nop
 8005eee:	370c      	adds	r7, #12
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr

08005ef8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b083      	sub	sp, #12
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005f00:	bf00      	nop
 8005f02:	370c      	adds	r7, #12
 8005f04:	46bd      	mov	sp, r7
 8005f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0a:	4770      	bx	lr

08005f0c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f18:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f1a:	f7fb fc97 	bl	800184c <HAL_GetTick>
 8005f1e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f2e:	d03b      	beq.n	8005fa8 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	685a      	ldr	r2, [r3, #4]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f022 0220 	bic.w	r2, r2, #32
 8005f3e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d10d      	bne.n	8005f64 <SPI_DMAReceiveCplt+0x58>
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f50:	d108      	bne.n	8005f64 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	685a      	ldr	r2, [r3, #4]
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f022 0203 	bic.w	r2, r2, #3
 8005f60:	605a      	str	r2, [r3, #4]
 8005f62:	e007      	b.n	8005f74 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	685a      	ldr	r2, [r3, #4]
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f022 0201 	bic.w	r2, r2, #1
 8005f72:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005f74:	68ba      	ldr	r2, [r7, #8]
 8005f76:	2164      	movs	r1, #100	@ 0x64
 8005f78:	68f8      	ldr	r0, [r7, #12]
 8005f7a:	f000 f93b 	bl	80061f4 <SPI_EndRxTransaction>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d002      	beq.n	8005f8a <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2220      	movs	r2, #32
 8005f88:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2201      	movs	r2, #1
 8005f94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d003      	beq.n	8005fa8 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005fa0:	68f8      	ldr	r0, [r7, #12]
 8005fa2:	f7ff ffa9 	bl	8005ef8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005fa6:	e002      	b.n	8005fae <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005fa8:	68f8      	ldr	r0, [r7, #12]
 8005faa:	f7ff ff91 	bl	8005ed0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005fae:	3710      	adds	r7, #16
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fc0:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005fc2:	f7fb fc43 	bl	800184c <HAL_GetTick>
 8005fc6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fd6:	d02f      	beq.n	8006038 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	685a      	ldr	r2, [r3, #4]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f022 0220 	bic.w	r2, r2, #32
 8005fe6:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005fe8:	68ba      	ldr	r2, [r7, #8]
 8005fea:	2164      	movs	r1, #100	@ 0x64
 8005fec:	68f8      	ldr	r0, [r7, #12]
 8005fee:	f000 f967 	bl	80062c0 <SPI_EndRxTxTransaction>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d005      	beq.n	8006004 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ffc:	f043 0220 	orr.w	r2, r3, #32
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	685a      	ldr	r2, [r3, #4]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f022 0203 	bic.w	r2, r2, #3
 8006012:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2200      	movs	r2, #0
 800601e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800602c:	2b00      	cmp	r3, #0
 800602e:	d003      	beq.n	8006038 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006030:	68f8      	ldr	r0, [r7, #12]
 8006032:	f7ff ff61 	bl	8005ef8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006036:	e002      	b.n	800603e <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006038:	68f8      	ldr	r0, [r7, #12]
 800603a:	f7fa faeb 	bl	8000614 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800603e:	3710      	adds	r7, #16
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}

08006044 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b084      	sub	sp, #16
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006050:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006052:	68f8      	ldr	r0, [r7, #12]
 8006054:	f7ff ff46 	bl	8005ee4 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006058:	bf00      	nop
 800605a:	3710      	adds	r7, #16
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b084      	sub	sp, #16
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800606c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800606e:	68f8      	ldr	r0, [r7, #12]
 8006070:	f7fa fab4 	bl	80005dc <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006074:	bf00      	nop
 8006076:	3710      	adds	r7, #16
 8006078:	46bd      	mov	sp, r7
 800607a:	bd80      	pop	{r7, pc}

0800607c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b084      	sub	sp, #16
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006088:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	685a      	ldr	r2, [r3, #4]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f022 0203 	bic.w	r2, r2, #3
 8006098:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800609e:	f043 0210 	orr.w	r2, r3, #16
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2201      	movs	r2, #1
 80060aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80060ae:	68f8      	ldr	r0, [r7, #12]
 80060b0:	f7ff ff22 	bl	8005ef8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80060b4:	bf00      	nop
 80060b6:	3710      	adds	r7, #16
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}

080060bc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b084      	sub	sp, #16
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060c8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2200      	movs	r2, #0
 80060d4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	f7ff ff0e 	bl	8005ef8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80060dc:	bf00      	nop
 80060de:	3710      	adds	r7, #16
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b088      	sub	sp, #32
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	60f8      	str	r0, [r7, #12]
 80060ec:	60b9      	str	r1, [r7, #8]
 80060ee:	603b      	str	r3, [r7, #0]
 80060f0:	4613      	mov	r3, r2
 80060f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80060f4:	f7fb fbaa 	bl	800184c <HAL_GetTick>
 80060f8:	4602      	mov	r2, r0
 80060fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060fc:	1a9b      	subs	r3, r3, r2
 80060fe:	683a      	ldr	r2, [r7, #0]
 8006100:	4413      	add	r3, r2
 8006102:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006104:	f7fb fba2 	bl	800184c <HAL_GetTick>
 8006108:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800610a:	4b39      	ldr	r3, [pc, #228]	@ (80061f0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	015b      	lsls	r3, r3, #5
 8006110:	0d1b      	lsrs	r3, r3, #20
 8006112:	69fa      	ldr	r2, [r7, #28]
 8006114:	fb02 f303 	mul.w	r3, r2, r3
 8006118:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800611a:	e055      	b.n	80061c8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006122:	d051      	beq.n	80061c8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006124:	f7fb fb92 	bl	800184c <HAL_GetTick>
 8006128:	4602      	mov	r2, r0
 800612a:	69bb      	ldr	r3, [r7, #24]
 800612c:	1ad3      	subs	r3, r2, r3
 800612e:	69fa      	ldr	r2, [r7, #28]
 8006130:	429a      	cmp	r2, r3
 8006132:	d902      	bls.n	800613a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d13d      	bne.n	80061b6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	685a      	ldr	r2, [r3, #4]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006148:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006152:	d111      	bne.n	8006178 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800615c:	d004      	beq.n	8006168 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006166:	d107      	bne.n	8006178 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006176:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800617c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006180:	d10f      	bne.n	80061a2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006190:	601a      	str	r2, [r3, #0]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80061a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2201      	movs	r2, #1
 80061a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2200      	movs	r2, #0
 80061ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80061b2:	2303      	movs	r3, #3
 80061b4:	e018      	b.n	80061e8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d102      	bne.n	80061c2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80061bc:	2300      	movs	r3, #0
 80061be:	61fb      	str	r3, [r7, #28]
 80061c0:	e002      	b.n	80061c8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	3b01      	subs	r3, #1
 80061c6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	689a      	ldr	r2, [r3, #8]
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	4013      	ands	r3, r2
 80061d2:	68ba      	ldr	r2, [r7, #8]
 80061d4:	429a      	cmp	r2, r3
 80061d6:	bf0c      	ite	eq
 80061d8:	2301      	moveq	r3, #1
 80061da:	2300      	movne	r3, #0
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	461a      	mov	r2, r3
 80061e0:	79fb      	ldrb	r3, [r7, #7]
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d19a      	bne.n	800611c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3720      	adds	r7, #32
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}
 80061f0:	20000004 	.word	0x20000004

080061f4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b086      	sub	sp, #24
 80061f8:	af02      	add	r7, sp, #8
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	60b9      	str	r1, [r7, #8]
 80061fe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006208:	d111      	bne.n	800622e <SPI_EndRxTransaction+0x3a>
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006212:	d004      	beq.n	800621e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800621c:	d107      	bne.n	800622e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800622c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006236:	d12a      	bne.n	800628e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	689b      	ldr	r3, [r3, #8]
 800623c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006240:	d012      	beq.n	8006268 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	9300      	str	r3, [sp, #0]
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	2200      	movs	r2, #0
 800624a:	2180      	movs	r1, #128	@ 0x80
 800624c:	68f8      	ldr	r0, [r7, #12]
 800624e:	f7ff ff49 	bl	80060e4 <SPI_WaitFlagStateUntilTimeout>
 8006252:	4603      	mov	r3, r0
 8006254:	2b00      	cmp	r3, #0
 8006256:	d02d      	beq.n	80062b4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800625c:	f043 0220 	orr.w	r2, r3, #32
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006264:	2303      	movs	r3, #3
 8006266:	e026      	b.n	80062b6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	9300      	str	r3, [sp, #0]
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	2200      	movs	r2, #0
 8006270:	2101      	movs	r1, #1
 8006272:	68f8      	ldr	r0, [r7, #12]
 8006274:	f7ff ff36 	bl	80060e4 <SPI_WaitFlagStateUntilTimeout>
 8006278:	4603      	mov	r3, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	d01a      	beq.n	80062b4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006282:	f043 0220 	orr.w	r2, r3, #32
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800628a:	2303      	movs	r3, #3
 800628c:	e013      	b.n	80062b6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	9300      	str	r3, [sp, #0]
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	2200      	movs	r2, #0
 8006296:	2101      	movs	r1, #1
 8006298:	68f8      	ldr	r0, [r7, #12]
 800629a:	f7ff ff23 	bl	80060e4 <SPI_WaitFlagStateUntilTimeout>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d007      	beq.n	80062b4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062a8:	f043 0220 	orr.w	r2, r3, #32
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80062b0:	2303      	movs	r3, #3
 80062b2:	e000      	b.n	80062b6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80062b4:	2300      	movs	r3, #0
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3710      	adds	r7, #16
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
	...

080062c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b088      	sub	sp, #32
 80062c4:	af02      	add	r7, sp, #8
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	9300      	str	r3, [sp, #0]
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	2201      	movs	r2, #1
 80062d4:	2102      	movs	r1, #2
 80062d6:	68f8      	ldr	r0, [r7, #12]
 80062d8:	f7ff ff04 	bl	80060e4 <SPI_WaitFlagStateUntilTimeout>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d007      	beq.n	80062f2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062e6:	f043 0220 	orr.w	r2, r3, #32
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80062ee:	2303      	movs	r3, #3
 80062f0:	e032      	b.n	8006358 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80062f2:	4b1b      	ldr	r3, [pc, #108]	@ (8006360 <SPI_EndRxTxTransaction+0xa0>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4a1b      	ldr	r2, [pc, #108]	@ (8006364 <SPI_EndRxTxTransaction+0xa4>)
 80062f8:	fba2 2303 	umull	r2, r3, r2, r3
 80062fc:	0d5b      	lsrs	r3, r3, #21
 80062fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006302:	fb02 f303 	mul.w	r3, r2, r3
 8006306:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006310:	d112      	bne.n	8006338 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	9300      	str	r3, [sp, #0]
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	2200      	movs	r2, #0
 800631a:	2180      	movs	r1, #128	@ 0x80
 800631c:	68f8      	ldr	r0, [r7, #12]
 800631e:	f7ff fee1 	bl	80060e4 <SPI_WaitFlagStateUntilTimeout>
 8006322:	4603      	mov	r3, r0
 8006324:	2b00      	cmp	r3, #0
 8006326:	d016      	beq.n	8006356 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800632c:	f043 0220 	orr.w	r2, r3, #32
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006334:	2303      	movs	r3, #3
 8006336:	e00f      	b.n	8006358 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d00a      	beq.n	8006354 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	3b01      	subs	r3, #1
 8006342:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800634e:	2b80      	cmp	r3, #128	@ 0x80
 8006350:	d0f2      	beq.n	8006338 <SPI_EndRxTxTransaction+0x78>
 8006352:	e000      	b.n	8006356 <SPI_EndRxTxTransaction+0x96>
        break;
 8006354:	bf00      	nop
  }

  return HAL_OK;
 8006356:	2300      	movs	r3, #0
}
 8006358:	4618      	mov	r0, r3
 800635a:	3718      	adds	r7, #24
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}
 8006360:	20000004 	.word	0x20000004
 8006364:	165e9f81 	.word	0x165e9f81

08006368 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d101      	bne.n	800637a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	e042      	b.n	8006400 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006380:	b2db      	uxtb	r3, r3
 8006382:	2b00      	cmp	r3, #0
 8006384:	d106      	bne.n	8006394 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f7fa ffac 	bl	80012ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2224      	movs	r2, #36	@ 0x24
 8006398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	68da      	ldr	r2, [r3, #12]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f000 fd7f 	bl	8006eb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	691a      	ldr	r2, [r3, #16]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	695a      	ldr	r2, [r3, #20]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68da      	ldr	r2, [r3, #12]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2220      	movs	r2, #32
 80063ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2220      	movs	r2, #32
 80063f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80063fe:	2300      	movs	r3, #0
}
 8006400:	4618      	mov	r0, r3
 8006402:	3708      	adds	r7, #8
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}

08006408 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b08a      	sub	sp, #40	@ 0x28
 800640c:	af02      	add	r7, sp, #8
 800640e:	60f8      	str	r0, [r7, #12]
 8006410:	60b9      	str	r1, [r7, #8]
 8006412:	603b      	str	r3, [r7, #0]
 8006414:	4613      	mov	r3, r2
 8006416:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006418:	2300      	movs	r3, #0
 800641a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006422:	b2db      	uxtb	r3, r3
 8006424:	2b20      	cmp	r3, #32
 8006426:	d175      	bne.n	8006514 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d002      	beq.n	8006434 <HAL_UART_Transmit+0x2c>
 800642e:	88fb      	ldrh	r3, [r7, #6]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d101      	bne.n	8006438 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	e06e      	b.n	8006516 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2200      	movs	r2, #0
 800643c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2221      	movs	r2, #33	@ 0x21
 8006442:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006446:	f7fb fa01 	bl	800184c <HAL_GetTick>
 800644a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	88fa      	ldrh	r2, [r7, #6]
 8006450:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	88fa      	ldrh	r2, [r7, #6]
 8006456:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006460:	d108      	bne.n	8006474 <HAL_UART_Transmit+0x6c>
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	691b      	ldr	r3, [r3, #16]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d104      	bne.n	8006474 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800646a:	2300      	movs	r3, #0
 800646c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	61bb      	str	r3, [r7, #24]
 8006472:	e003      	b.n	800647c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006478:	2300      	movs	r3, #0
 800647a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800647c:	e02e      	b.n	80064dc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	9300      	str	r3, [sp, #0]
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	2200      	movs	r2, #0
 8006486:	2180      	movs	r1, #128	@ 0x80
 8006488:	68f8      	ldr	r0, [r7, #12]
 800648a:	f000 fb1d 	bl	8006ac8 <UART_WaitOnFlagUntilTimeout>
 800648e:	4603      	mov	r3, r0
 8006490:	2b00      	cmp	r3, #0
 8006492:	d005      	beq.n	80064a0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2220      	movs	r2, #32
 8006498:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800649c:	2303      	movs	r3, #3
 800649e:	e03a      	b.n	8006516 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10b      	bne.n	80064be <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	881b      	ldrh	r3, [r3, #0]
 80064aa:	461a      	mov	r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	3302      	adds	r3, #2
 80064ba:	61bb      	str	r3, [r7, #24]
 80064bc:	e007      	b.n	80064ce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80064be:	69fb      	ldr	r3, [r7, #28]
 80064c0:	781a      	ldrb	r2, [r3, #0]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80064c8:	69fb      	ldr	r3, [r7, #28]
 80064ca:	3301      	adds	r3, #1
 80064cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	3b01      	subs	r3, #1
 80064d6:	b29a      	uxth	r2, r3
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064e0:	b29b      	uxth	r3, r3
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d1cb      	bne.n	800647e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	9300      	str	r3, [sp, #0]
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	2200      	movs	r2, #0
 80064ee:	2140      	movs	r1, #64	@ 0x40
 80064f0:	68f8      	ldr	r0, [r7, #12]
 80064f2:	f000 fae9 	bl	8006ac8 <UART_WaitOnFlagUntilTimeout>
 80064f6:	4603      	mov	r3, r0
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d005      	beq.n	8006508 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2220      	movs	r2, #32
 8006500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006504:	2303      	movs	r3, #3
 8006506:	e006      	b.n	8006516 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2220      	movs	r2, #32
 800650c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006510:	2300      	movs	r3, #0
 8006512:	e000      	b.n	8006516 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006514:	2302      	movs	r3, #2
  }
}
 8006516:	4618      	mov	r0, r3
 8006518:	3720      	adds	r7, #32
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
	...

08006520 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b0ba      	sub	sp, #232	@ 0xe8
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	695b      	ldr	r3, [r3, #20]
 8006542:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006546:	2300      	movs	r3, #0
 8006548:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800654c:	2300      	movs	r3, #0
 800654e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006552:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006556:	f003 030f 	and.w	r3, r3, #15
 800655a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800655e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006562:	2b00      	cmp	r3, #0
 8006564:	d10f      	bne.n	8006586 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800656a:	f003 0320 	and.w	r3, r3, #32
 800656e:	2b00      	cmp	r3, #0
 8006570:	d009      	beq.n	8006586 <HAL_UART_IRQHandler+0x66>
 8006572:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006576:	f003 0320 	and.w	r3, r3, #32
 800657a:	2b00      	cmp	r3, #0
 800657c:	d003      	beq.n	8006586 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f000 fbd7 	bl	8006d32 <UART_Receive_IT>
      return;
 8006584:	e273      	b.n	8006a6e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006586:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800658a:	2b00      	cmp	r3, #0
 800658c:	f000 80de 	beq.w	800674c <HAL_UART_IRQHandler+0x22c>
 8006590:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006594:	f003 0301 	and.w	r3, r3, #1
 8006598:	2b00      	cmp	r3, #0
 800659a:	d106      	bne.n	80065aa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800659c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065a0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	f000 80d1 	beq.w	800674c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80065aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065ae:	f003 0301 	and.w	r3, r3, #1
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d00b      	beq.n	80065ce <HAL_UART_IRQHandler+0xae>
 80065b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d005      	beq.n	80065ce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065c6:	f043 0201 	orr.w	r2, r3, #1
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065d2:	f003 0304 	and.w	r3, r3, #4
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d00b      	beq.n	80065f2 <HAL_UART_IRQHandler+0xd2>
 80065da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065de:	f003 0301 	and.w	r3, r3, #1
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d005      	beq.n	80065f2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065ea:	f043 0202 	orr.w	r2, r3, #2
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065f6:	f003 0302 	and.w	r3, r3, #2
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d00b      	beq.n	8006616 <HAL_UART_IRQHandler+0xf6>
 80065fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006602:	f003 0301 	and.w	r3, r3, #1
 8006606:	2b00      	cmp	r3, #0
 8006608:	d005      	beq.n	8006616 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800660e:	f043 0204 	orr.w	r2, r3, #4
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006616:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800661a:	f003 0308 	and.w	r3, r3, #8
 800661e:	2b00      	cmp	r3, #0
 8006620:	d011      	beq.n	8006646 <HAL_UART_IRQHandler+0x126>
 8006622:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006626:	f003 0320 	and.w	r3, r3, #32
 800662a:	2b00      	cmp	r3, #0
 800662c:	d105      	bne.n	800663a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800662e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006632:	f003 0301 	and.w	r3, r3, #1
 8006636:	2b00      	cmp	r3, #0
 8006638:	d005      	beq.n	8006646 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800663e:	f043 0208 	orr.w	r2, r3, #8
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800664a:	2b00      	cmp	r3, #0
 800664c:	f000 820a 	beq.w	8006a64 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006650:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006654:	f003 0320 	and.w	r3, r3, #32
 8006658:	2b00      	cmp	r3, #0
 800665a:	d008      	beq.n	800666e <HAL_UART_IRQHandler+0x14e>
 800665c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006660:	f003 0320 	and.w	r3, r3, #32
 8006664:	2b00      	cmp	r3, #0
 8006666:	d002      	beq.n	800666e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f000 fb62 	bl	8006d32 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	695b      	ldr	r3, [r3, #20]
 8006674:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006678:	2b40      	cmp	r3, #64	@ 0x40
 800667a:	bf0c      	ite	eq
 800667c:	2301      	moveq	r3, #1
 800667e:	2300      	movne	r3, #0
 8006680:	b2db      	uxtb	r3, r3
 8006682:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800668a:	f003 0308 	and.w	r3, r3, #8
 800668e:	2b00      	cmp	r3, #0
 8006690:	d103      	bne.n	800669a <HAL_UART_IRQHandler+0x17a>
 8006692:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006696:	2b00      	cmp	r3, #0
 8006698:	d04f      	beq.n	800673a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f000 fa6d 	bl	8006b7a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	695b      	ldr	r3, [r3, #20]
 80066a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066aa:	2b40      	cmp	r3, #64	@ 0x40
 80066ac:	d141      	bne.n	8006732 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	3314      	adds	r3, #20
 80066b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80066bc:	e853 3f00 	ldrex	r3, [r3]
 80066c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80066c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80066c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	3314      	adds	r3, #20
 80066d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80066da:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80066de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80066e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80066ea:	e841 2300 	strex	r3, r2, [r1]
 80066ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80066f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d1d9      	bne.n	80066ae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d013      	beq.n	800672a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006706:	4a8a      	ldr	r2, [pc, #552]	@ (8006930 <HAL_UART_IRQHandler+0x410>)
 8006708:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800670e:	4618      	mov	r0, r3
 8006710:	f7fb fb54 	bl	8001dbc <HAL_DMA_Abort_IT>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d016      	beq.n	8006748 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800671e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006724:	4610      	mov	r0, r2
 8006726:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006728:	e00e      	b.n	8006748 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 f9b6 	bl	8006a9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006730:	e00a      	b.n	8006748 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 f9b2 	bl	8006a9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006738:	e006      	b.n	8006748 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 f9ae 	bl	8006a9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006746:	e18d      	b.n	8006a64 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006748:	bf00      	nop
    return;
 800674a:	e18b      	b.n	8006a64 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006750:	2b01      	cmp	r3, #1
 8006752:	f040 8167 	bne.w	8006a24 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800675a:	f003 0310 	and.w	r3, r3, #16
 800675e:	2b00      	cmp	r3, #0
 8006760:	f000 8160 	beq.w	8006a24 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006768:	f003 0310 	and.w	r3, r3, #16
 800676c:	2b00      	cmp	r3, #0
 800676e:	f000 8159 	beq.w	8006a24 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006772:	2300      	movs	r3, #0
 8006774:	60bb      	str	r3, [r7, #8]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	60bb      	str	r3, [r7, #8]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	60bb      	str	r3, [r7, #8]
 8006786:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	695b      	ldr	r3, [r3, #20]
 800678e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006792:	2b40      	cmp	r3, #64	@ 0x40
 8006794:	f040 80ce 	bne.w	8006934 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80067a4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	f000 80a9 	beq.w	8006900 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80067b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067b6:	429a      	cmp	r2, r3
 80067b8:	f080 80a2 	bcs.w	8006900 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067c2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067c8:	69db      	ldr	r3, [r3, #28]
 80067ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067ce:	f000 8088 	beq.w	80068e2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	330c      	adds	r3, #12
 80067d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80067e0:	e853 3f00 	ldrex	r3, [r3]
 80067e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80067e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80067ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	330c      	adds	r3, #12
 80067fa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80067fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006802:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006806:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800680a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800680e:	e841 2300 	strex	r3, r2, [r1]
 8006812:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006816:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800681a:	2b00      	cmp	r3, #0
 800681c:	d1d9      	bne.n	80067d2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	3314      	adds	r3, #20
 8006824:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006826:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006828:	e853 3f00 	ldrex	r3, [r3]
 800682c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800682e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006830:	f023 0301 	bic.w	r3, r3, #1
 8006834:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	3314      	adds	r3, #20
 800683e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006842:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006846:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006848:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800684a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800684e:	e841 2300 	strex	r3, r2, [r1]
 8006852:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006854:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006856:	2b00      	cmp	r3, #0
 8006858:	d1e1      	bne.n	800681e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	3314      	adds	r3, #20
 8006860:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006862:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006864:	e853 3f00 	ldrex	r3, [r3]
 8006868:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800686a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800686c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006870:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	3314      	adds	r3, #20
 800687a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800687e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006880:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006882:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006884:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006886:	e841 2300 	strex	r3, r2, [r1]
 800688a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800688c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800688e:	2b00      	cmp	r3, #0
 8006890:	d1e3      	bne.n	800685a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2220      	movs	r2, #32
 8006896:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2200      	movs	r2, #0
 800689e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	330c      	adds	r3, #12
 80068a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068aa:	e853 3f00 	ldrex	r3, [r3]
 80068ae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80068b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068b2:	f023 0310 	bic.w	r3, r3, #16
 80068b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	330c      	adds	r3, #12
 80068c0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80068c4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80068c6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80068ca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80068cc:	e841 2300 	strex	r3, r2, [r1]
 80068d0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80068d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d1e3      	bne.n	80068a0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068dc:	4618      	mov	r0, r3
 80068de:	f7fb f9fd 	bl	8001cdc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2202      	movs	r2, #2
 80068e6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	1ad3      	subs	r3, r2, r3
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	4619      	mov	r1, r3
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f000 f8d9 	bl	8006ab0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80068fe:	e0b3      	b.n	8006a68 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006904:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006908:	429a      	cmp	r2, r3
 800690a:	f040 80ad 	bne.w	8006a68 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006912:	69db      	ldr	r3, [r3, #28]
 8006914:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006918:	f040 80a6 	bne.w	8006a68 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2202      	movs	r2, #2
 8006920:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006926:	4619      	mov	r1, r3
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f000 f8c1 	bl	8006ab0 <HAL_UARTEx_RxEventCallback>
      return;
 800692e:	e09b      	b.n	8006a68 <HAL_UART_IRQHandler+0x548>
 8006930:	08006c41 	.word	0x08006c41
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800693c:	b29b      	uxth	r3, r3
 800693e:	1ad3      	subs	r3, r2, r3
 8006940:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006948:	b29b      	uxth	r3, r3
 800694a:	2b00      	cmp	r3, #0
 800694c:	f000 808e 	beq.w	8006a6c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006950:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006954:	2b00      	cmp	r3, #0
 8006956:	f000 8089 	beq.w	8006a6c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	330c      	adds	r3, #12
 8006960:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006964:	e853 3f00 	ldrex	r3, [r3]
 8006968:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800696a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800696c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006970:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	330c      	adds	r3, #12
 800697a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800697e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006980:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006982:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006984:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006986:	e841 2300 	strex	r3, r2, [r1]
 800698a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800698c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800698e:	2b00      	cmp	r3, #0
 8006990:	d1e3      	bne.n	800695a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	3314      	adds	r3, #20
 8006998:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800699a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699c:	e853 3f00 	ldrex	r3, [r3]
 80069a0:	623b      	str	r3, [r7, #32]
   return(result);
 80069a2:	6a3b      	ldr	r3, [r7, #32]
 80069a4:	f023 0301 	bic.w	r3, r3, #1
 80069a8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	3314      	adds	r3, #20
 80069b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80069b6:	633a      	str	r2, [r7, #48]	@ 0x30
 80069b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069be:	e841 2300 	strex	r3, r2, [r1]
 80069c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d1e3      	bne.n	8006992 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2220      	movs	r2, #32
 80069ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2200      	movs	r2, #0
 80069d6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	330c      	adds	r3, #12
 80069de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	e853 3f00 	ldrex	r3, [r3]
 80069e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f023 0310 	bic.w	r3, r3, #16
 80069ee:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	330c      	adds	r3, #12
 80069f8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80069fc:	61fa      	str	r2, [r7, #28]
 80069fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a00:	69b9      	ldr	r1, [r7, #24]
 8006a02:	69fa      	ldr	r2, [r7, #28]
 8006a04:	e841 2300 	strex	r3, r2, [r1]
 8006a08:	617b      	str	r3, [r7, #20]
   return(result);
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1e3      	bne.n	80069d8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2202      	movs	r2, #2
 8006a14:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006a16:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a1a:	4619      	mov	r1, r3
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f000 f847 	bl	8006ab0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006a22:	e023      	b.n	8006a6c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006a24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d009      	beq.n	8006a44 <HAL_UART_IRQHandler+0x524>
 8006a30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d003      	beq.n	8006a44 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f000 f910 	bl	8006c62 <UART_Transmit_IT>
    return;
 8006a42:	e014      	b.n	8006a6e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006a44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d00e      	beq.n	8006a6e <HAL_UART_IRQHandler+0x54e>
 8006a50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d008      	beq.n	8006a6e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f000 f950 	bl	8006d02 <UART_EndTransmit_IT>
    return;
 8006a62:	e004      	b.n	8006a6e <HAL_UART_IRQHandler+0x54e>
    return;
 8006a64:	bf00      	nop
 8006a66:	e002      	b.n	8006a6e <HAL_UART_IRQHandler+0x54e>
      return;
 8006a68:	bf00      	nop
 8006a6a:	e000      	b.n	8006a6e <HAL_UART_IRQHandler+0x54e>
      return;
 8006a6c:	bf00      	nop
  }
}
 8006a6e:	37e8      	adds	r7, #232	@ 0xe8
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b083      	sub	sp, #12
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006a7c:	bf00      	nop
 8006a7e:	370c      	adds	r7, #12
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr

08006a88 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b083      	sub	sp, #12
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006a90:	bf00      	nop
 8006a92:	370c      	adds	r7, #12
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b083      	sub	sp, #12
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006aa4:	bf00      	nop
 8006aa6:	370c      	adds	r7, #12
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	460b      	mov	r3, r1
 8006aba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006abc:	bf00      	nop
 8006abe:	370c      	adds	r7, #12
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr

08006ac8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b086      	sub	sp, #24
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	60f8      	str	r0, [r7, #12]
 8006ad0:	60b9      	str	r1, [r7, #8]
 8006ad2:	603b      	str	r3, [r7, #0]
 8006ad4:	4613      	mov	r3, r2
 8006ad6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ad8:	e03b      	b.n	8006b52 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ada:	6a3b      	ldr	r3, [r7, #32]
 8006adc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ae0:	d037      	beq.n	8006b52 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ae2:	f7fa feb3 	bl	800184c <HAL_GetTick>
 8006ae6:	4602      	mov	r2, r0
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	1ad3      	subs	r3, r2, r3
 8006aec:	6a3a      	ldr	r2, [r7, #32]
 8006aee:	429a      	cmp	r2, r3
 8006af0:	d302      	bcc.n	8006af8 <UART_WaitOnFlagUntilTimeout+0x30>
 8006af2:	6a3b      	ldr	r3, [r7, #32]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d101      	bne.n	8006afc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	e03a      	b.n	8006b72 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	68db      	ldr	r3, [r3, #12]
 8006b02:	f003 0304 	and.w	r3, r3, #4
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d023      	beq.n	8006b52 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	2b80      	cmp	r3, #128	@ 0x80
 8006b0e:	d020      	beq.n	8006b52 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	2b40      	cmp	r3, #64	@ 0x40
 8006b14:	d01d      	beq.n	8006b52 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f003 0308 	and.w	r3, r3, #8
 8006b20:	2b08      	cmp	r3, #8
 8006b22:	d116      	bne.n	8006b52 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006b24:	2300      	movs	r3, #0
 8006b26:	617b      	str	r3, [r7, #20]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	617b      	str	r3, [r7, #20]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	617b      	str	r3, [r7, #20]
 8006b38:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	f000 f81d 	bl	8006b7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	2208      	movs	r2, #8
 8006b44:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	e00f      	b.n	8006b72 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	681a      	ldr	r2, [r3, #0]
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	4013      	ands	r3, r2
 8006b5c:	68ba      	ldr	r2, [r7, #8]
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	bf0c      	ite	eq
 8006b62:	2301      	moveq	r3, #1
 8006b64:	2300      	movne	r3, #0
 8006b66:	b2db      	uxtb	r3, r3
 8006b68:	461a      	mov	r2, r3
 8006b6a:	79fb      	ldrb	r3, [r7, #7]
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d0b4      	beq.n	8006ada <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b70:	2300      	movs	r3, #0
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3718      	adds	r7, #24
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}

08006b7a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b095      	sub	sp, #84	@ 0x54
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	330c      	adds	r3, #12
 8006b88:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b8c:	e853 3f00 	ldrex	r3, [r3]
 8006b90:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b98:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	330c      	adds	r3, #12
 8006ba0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ba2:	643a      	str	r2, [r7, #64]	@ 0x40
 8006ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ba8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006baa:	e841 2300 	strex	r3, r2, [r1]
 8006bae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1e5      	bne.n	8006b82 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	3314      	adds	r3, #20
 8006bbc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bbe:	6a3b      	ldr	r3, [r7, #32]
 8006bc0:	e853 3f00 	ldrex	r3, [r3]
 8006bc4:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bc6:	69fb      	ldr	r3, [r7, #28]
 8006bc8:	f023 0301 	bic.w	r3, r3, #1
 8006bcc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	3314      	adds	r3, #20
 8006bd4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006bd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bda:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006bdc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006bde:	e841 2300 	strex	r3, r2, [r1]
 8006be2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1e5      	bne.n	8006bb6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	d119      	bne.n	8006c26 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	330c      	adds	r3, #12
 8006bf8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	e853 3f00 	ldrex	r3, [r3]
 8006c00:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	f023 0310 	bic.w	r3, r3, #16
 8006c08:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	330c      	adds	r3, #12
 8006c10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c12:	61ba      	str	r2, [r7, #24]
 8006c14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c16:	6979      	ldr	r1, [r7, #20]
 8006c18:	69ba      	ldr	r2, [r7, #24]
 8006c1a:	e841 2300 	strex	r3, r2, [r1]
 8006c1e:	613b      	str	r3, [r7, #16]
   return(result);
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1e5      	bne.n	8006bf2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2220      	movs	r2, #32
 8006c2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2200      	movs	r2, #0
 8006c32:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006c34:	bf00      	nop
 8006c36:	3754      	adds	r7, #84	@ 0x54
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c4c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2200      	movs	r2, #0
 8006c52:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c54:	68f8      	ldr	r0, [r7, #12]
 8006c56:	f7ff ff21 	bl	8006a9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c5a:	bf00      	nop
 8006c5c:	3710      	adds	r7, #16
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}

08006c62 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006c62:	b480      	push	{r7}
 8006c64:	b085      	sub	sp, #20
 8006c66:	af00      	add	r7, sp, #0
 8006c68:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c70:	b2db      	uxtb	r3, r3
 8006c72:	2b21      	cmp	r3, #33	@ 0x21
 8006c74:	d13e      	bne.n	8006cf4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c7e:	d114      	bne.n	8006caa <UART_Transmit_IT+0x48>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	691b      	ldr	r3, [r3, #16]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d110      	bne.n	8006caa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6a1b      	ldr	r3, [r3, #32]
 8006c8c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	881b      	ldrh	r3, [r3, #0]
 8006c92:	461a      	mov	r2, r3
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c9c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6a1b      	ldr	r3, [r3, #32]
 8006ca2:	1c9a      	adds	r2, r3, #2
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	621a      	str	r2, [r3, #32]
 8006ca8:	e008      	b.n	8006cbc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6a1b      	ldr	r3, [r3, #32]
 8006cae:	1c59      	adds	r1, r3, #1
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	6211      	str	r1, [r2, #32]
 8006cb4:	781a      	ldrb	r2, [r3, #0]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	3b01      	subs	r3, #1
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	687a      	ldr	r2, [r7, #4]
 8006cc8:	4619      	mov	r1, r3
 8006cca:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d10f      	bne.n	8006cf0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	68da      	ldr	r2, [r3, #12]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006cde:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	68da      	ldr	r2, [r3, #12]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006cee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	e000      	b.n	8006cf6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006cf4:	2302      	movs	r3, #2
  }
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3714      	adds	r7, #20
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d00:	4770      	bx	lr

08006d02 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006d02:	b580      	push	{r7, lr}
 8006d04:	b082      	sub	sp, #8
 8006d06:	af00      	add	r7, sp, #0
 8006d08:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	68da      	ldr	r2, [r3, #12]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d18:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2220      	movs	r2, #32
 8006d1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f7ff fea6 	bl	8006a74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3708      	adds	r7, #8
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}

08006d32 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006d32:	b580      	push	{r7, lr}
 8006d34:	b08c      	sub	sp, #48	@ 0x30
 8006d36:	af00      	add	r7, sp, #0
 8006d38:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	2b22      	cmp	r3, #34	@ 0x22
 8006d4c:	f040 80aa 	bne.w	8006ea4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d58:	d115      	bne.n	8006d86 <UART_Receive_IT+0x54>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	691b      	ldr	r3, [r3, #16]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d111      	bne.n	8006d86 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d66:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	b29b      	uxth	r3, r3
 8006d70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d74:	b29a      	uxth	r2, r3
 8006d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d78:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d7e:	1c9a      	adds	r2, r3, #2
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	629a      	str	r2, [r3, #40]	@ 0x28
 8006d84:	e024      	b.n	8006dd0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d94:	d007      	beq.n	8006da6 <UART_Receive_IT+0x74>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d10a      	bne.n	8006db4 <UART_Receive_IT+0x82>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	691b      	ldr	r3, [r3, #16]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d106      	bne.n	8006db4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	b2da      	uxtb	r2, r3
 8006dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006db0:	701a      	strb	r2, [r3, #0]
 8006db2:	e008      	b.n	8006dc6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	685b      	ldr	r3, [r3, #4]
 8006dba:	b2db      	uxtb	r3, r3
 8006dbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006dc0:	b2da      	uxtb	r2, r3
 8006dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dc4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dca:	1c5a      	adds	r2, r3, #1
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	3b01      	subs	r3, #1
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	687a      	ldr	r2, [r7, #4]
 8006ddc:	4619      	mov	r1, r3
 8006dde:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d15d      	bne.n	8006ea0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	68da      	ldr	r2, [r3, #12]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f022 0220 	bic.w	r2, r2, #32
 8006df2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	68da      	ldr	r2, [r3, #12]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e02:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	695a      	ldr	r2, [r3, #20]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f022 0201 	bic.w	r2, r2, #1
 8006e12:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2220      	movs	r2, #32
 8006e18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d135      	bne.n	8006e96 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	330c      	adds	r3, #12
 8006e36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	e853 3f00 	ldrex	r3, [r3]
 8006e3e:	613b      	str	r3, [r7, #16]
   return(result);
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	f023 0310 	bic.w	r3, r3, #16
 8006e46:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	330c      	adds	r3, #12
 8006e4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e50:	623a      	str	r2, [r7, #32]
 8006e52:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e54:	69f9      	ldr	r1, [r7, #28]
 8006e56:	6a3a      	ldr	r2, [r7, #32]
 8006e58:	e841 2300 	strex	r3, r2, [r1]
 8006e5c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e5e:	69bb      	ldr	r3, [r7, #24]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d1e5      	bne.n	8006e30 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f003 0310 	and.w	r3, r3, #16
 8006e6e:	2b10      	cmp	r3, #16
 8006e70:	d10a      	bne.n	8006e88 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006e72:	2300      	movs	r3, #0
 8006e74:	60fb      	str	r3, [r7, #12]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	60fb      	str	r3, [r7, #12]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	60fb      	str	r3, [r7, #12]
 8006e86:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f7ff fe0e 	bl	8006ab0 <HAL_UARTEx_RxEventCallback>
 8006e94:	e002      	b.n	8006e9c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f7ff fdf6 	bl	8006a88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	e002      	b.n	8006ea6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	e000      	b.n	8006ea6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006ea4:	2302      	movs	r3, #2
  }
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3730      	adds	r7, #48	@ 0x30
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}
	...

08006eb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006eb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006eb4:	b0c0      	sub	sp, #256	@ 0x100
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	691b      	ldr	r3, [r3, #16]
 8006ec4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ecc:	68d9      	ldr	r1, [r3, #12]
 8006ece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	ea40 0301 	orr.w	r3, r0, r1
 8006ed8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ede:	689a      	ldr	r2, [r3, #8]
 8006ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ee4:	691b      	ldr	r3, [r3, #16]
 8006ee6:	431a      	orrs	r2, r3
 8006ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eec:	695b      	ldr	r3, [r3, #20]
 8006eee:	431a      	orrs	r2, r3
 8006ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ef4:	69db      	ldr	r3, [r3, #28]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	68db      	ldr	r3, [r3, #12]
 8006f04:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006f08:	f021 010c 	bic.w	r1, r1, #12
 8006f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f10:	681a      	ldr	r2, [r3, #0]
 8006f12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006f16:	430b      	orrs	r3, r1
 8006f18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	695b      	ldr	r3, [r3, #20]
 8006f22:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f2a:	6999      	ldr	r1, [r3, #24]
 8006f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f30:	681a      	ldr	r2, [r3, #0]
 8006f32:	ea40 0301 	orr.w	r3, r0, r1
 8006f36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	4b8f      	ldr	r3, [pc, #572]	@ (800717c <UART_SetConfig+0x2cc>)
 8006f40:	429a      	cmp	r2, r3
 8006f42:	d005      	beq.n	8006f50 <UART_SetConfig+0xa0>
 8006f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	4b8d      	ldr	r3, [pc, #564]	@ (8007180 <UART_SetConfig+0x2d0>)
 8006f4c:	429a      	cmp	r2, r3
 8006f4e:	d104      	bne.n	8006f5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006f50:	f7fb fdd2 	bl	8002af8 <HAL_RCC_GetPCLK2Freq>
 8006f54:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006f58:	e003      	b.n	8006f62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006f5a:	f7fb fdb9 	bl	8002ad0 <HAL_RCC_GetPCLK1Freq>
 8006f5e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f66:	69db      	ldr	r3, [r3, #28]
 8006f68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f6c:	f040 810c 	bne.w	8007188 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006f70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f74:	2200      	movs	r2, #0
 8006f76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006f7a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006f7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006f82:	4622      	mov	r2, r4
 8006f84:	462b      	mov	r3, r5
 8006f86:	1891      	adds	r1, r2, r2
 8006f88:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006f8a:	415b      	adcs	r3, r3
 8006f8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006f8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006f92:	4621      	mov	r1, r4
 8006f94:	eb12 0801 	adds.w	r8, r2, r1
 8006f98:	4629      	mov	r1, r5
 8006f9a:	eb43 0901 	adc.w	r9, r3, r1
 8006f9e:	f04f 0200 	mov.w	r2, #0
 8006fa2:	f04f 0300 	mov.w	r3, #0
 8006fa6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006faa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006fae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006fb2:	4690      	mov	r8, r2
 8006fb4:	4699      	mov	r9, r3
 8006fb6:	4623      	mov	r3, r4
 8006fb8:	eb18 0303 	adds.w	r3, r8, r3
 8006fbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006fc0:	462b      	mov	r3, r5
 8006fc2:	eb49 0303 	adc.w	r3, r9, r3
 8006fc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006fca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006fd6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006fda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006fde:	460b      	mov	r3, r1
 8006fe0:	18db      	adds	r3, r3, r3
 8006fe2:	653b      	str	r3, [r7, #80]	@ 0x50
 8006fe4:	4613      	mov	r3, r2
 8006fe6:	eb42 0303 	adc.w	r3, r2, r3
 8006fea:	657b      	str	r3, [r7, #84]	@ 0x54
 8006fec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006ff0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006ff4:	f7f9 f95c 	bl	80002b0 <__aeabi_uldivmod>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	460b      	mov	r3, r1
 8006ffc:	4b61      	ldr	r3, [pc, #388]	@ (8007184 <UART_SetConfig+0x2d4>)
 8006ffe:	fba3 2302 	umull	r2, r3, r3, r2
 8007002:	095b      	lsrs	r3, r3, #5
 8007004:	011c      	lsls	r4, r3, #4
 8007006:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800700a:	2200      	movs	r2, #0
 800700c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007010:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007014:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007018:	4642      	mov	r2, r8
 800701a:	464b      	mov	r3, r9
 800701c:	1891      	adds	r1, r2, r2
 800701e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007020:	415b      	adcs	r3, r3
 8007022:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007024:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007028:	4641      	mov	r1, r8
 800702a:	eb12 0a01 	adds.w	sl, r2, r1
 800702e:	4649      	mov	r1, r9
 8007030:	eb43 0b01 	adc.w	fp, r3, r1
 8007034:	f04f 0200 	mov.w	r2, #0
 8007038:	f04f 0300 	mov.w	r3, #0
 800703c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007040:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007044:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007048:	4692      	mov	sl, r2
 800704a:	469b      	mov	fp, r3
 800704c:	4643      	mov	r3, r8
 800704e:	eb1a 0303 	adds.w	r3, sl, r3
 8007052:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007056:	464b      	mov	r3, r9
 8007058:	eb4b 0303 	adc.w	r3, fp, r3
 800705c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800706c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007070:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007074:	460b      	mov	r3, r1
 8007076:	18db      	adds	r3, r3, r3
 8007078:	643b      	str	r3, [r7, #64]	@ 0x40
 800707a:	4613      	mov	r3, r2
 800707c:	eb42 0303 	adc.w	r3, r2, r3
 8007080:	647b      	str	r3, [r7, #68]	@ 0x44
 8007082:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007086:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800708a:	f7f9 f911 	bl	80002b0 <__aeabi_uldivmod>
 800708e:	4602      	mov	r2, r0
 8007090:	460b      	mov	r3, r1
 8007092:	4611      	mov	r1, r2
 8007094:	4b3b      	ldr	r3, [pc, #236]	@ (8007184 <UART_SetConfig+0x2d4>)
 8007096:	fba3 2301 	umull	r2, r3, r3, r1
 800709a:	095b      	lsrs	r3, r3, #5
 800709c:	2264      	movs	r2, #100	@ 0x64
 800709e:	fb02 f303 	mul.w	r3, r2, r3
 80070a2:	1acb      	subs	r3, r1, r3
 80070a4:	00db      	lsls	r3, r3, #3
 80070a6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80070aa:	4b36      	ldr	r3, [pc, #216]	@ (8007184 <UART_SetConfig+0x2d4>)
 80070ac:	fba3 2302 	umull	r2, r3, r3, r2
 80070b0:	095b      	lsrs	r3, r3, #5
 80070b2:	005b      	lsls	r3, r3, #1
 80070b4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80070b8:	441c      	add	r4, r3
 80070ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070be:	2200      	movs	r2, #0
 80070c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80070c4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80070c8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80070cc:	4642      	mov	r2, r8
 80070ce:	464b      	mov	r3, r9
 80070d0:	1891      	adds	r1, r2, r2
 80070d2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80070d4:	415b      	adcs	r3, r3
 80070d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070d8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80070dc:	4641      	mov	r1, r8
 80070de:	1851      	adds	r1, r2, r1
 80070e0:	6339      	str	r1, [r7, #48]	@ 0x30
 80070e2:	4649      	mov	r1, r9
 80070e4:	414b      	adcs	r3, r1
 80070e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80070e8:	f04f 0200 	mov.w	r2, #0
 80070ec:	f04f 0300 	mov.w	r3, #0
 80070f0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80070f4:	4659      	mov	r1, fp
 80070f6:	00cb      	lsls	r3, r1, #3
 80070f8:	4651      	mov	r1, sl
 80070fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070fe:	4651      	mov	r1, sl
 8007100:	00ca      	lsls	r2, r1, #3
 8007102:	4610      	mov	r0, r2
 8007104:	4619      	mov	r1, r3
 8007106:	4603      	mov	r3, r0
 8007108:	4642      	mov	r2, r8
 800710a:	189b      	adds	r3, r3, r2
 800710c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007110:	464b      	mov	r3, r9
 8007112:	460a      	mov	r2, r1
 8007114:	eb42 0303 	adc.w	r3, r2, r3
 8007118:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800711c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	2200      	movs	r2, #0
 8007124:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007128:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800712c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007130:	460b      	mov	r3, r1
 8007132:	18db      	adds	r3, r3, r3
 8007134:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007136:	4613      	mov	r3, r2
 8007138:	eb42 0303 	adc.w	r3, r2, r3
 800713c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800713e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007142:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007146:	f7f9 f8b3 	bl	80002b0 <__aeabi_uldivmod>
 800714a:	4602      	mov	r2, r0
 800714c:	460b      	mov	r3, r1
 800714e:	4b0d      	ldr	r3, [pc, #52]	@ (8007184 <UART_SetConfig+0x2d4>)
 8007150:	fba3 1302 	umull	r1, r3, r3, r2
 8007154:	095b      	lsrs	r3, r3, #5
 8007156:	2164      	movs	r1, #100	@ 0x64
 8007158:	fb01 f303 	mul.w	r3, r1, r3
 800715c:	1ad3      	subs	r3, r2, r3
 800715e:	00db      	lsls	r3, r3, #3
 8007160:	3332      	adds	r3, #50	@ 0x32
 8007162:	4a08      	ldr	r2, [pc, #32]	@ (8007184 <UART_SetConfig+0x2d4>)
 8007164:	fba2 2303 	umull	r2, r3, r2, r3
 8007168:	095b      	lsrs	r3, r3, #5
 800716a:	f003 0207 	and.w	r2, r3, #7
 800716e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4422      	add	r2, r4
 8007176:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007178:	e106      	b.n	8007388 <UART_SetConfig+0x4d8>
 800717a:	bf00      	nop
 800717c:	40011000 	.word	0x40011000
 8007180:	40011400 	.word	0x40011400
 8007184:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007188:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800718c:	2200      	movs	r2, #0
 800718e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007192:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007196:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800719a:	4642      	mov	r2, r8
 800719c:	464b      	mov	r3, r9
 800719e:	1891      	adds	r1, r2, r2
 80071a0:	6239      	str	r1, [r7, #32]
 80071a2:	415b      	adcs	r3, r3
 80071a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80071a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80071aa:	4641      	mov	r1, r8
 80071ac:	1854      	adds	r4, r2, r1
 80071ae:	4649      	mov	r1, r9
 80071b0:	eb43 0501 	adc.w	r5, r3, r1
 80071b4:	f04f 0200 	mov.w	r2, #0
 80071b8:	f04f 0300 	mov.w	r3, #0
 80071bc:	00eb      	lsls	r3, r5, #3
 80071be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80071c2:	00e2      	lsls	r2, r4, #3
 80071c4:	4614      	mov	r4, r2
 80071c6:	461d      	mov	r5, r3
 80071c8:	4643      	mov	r3, r8
 80071ca:	18e3      	adds	r3, r4, r3
 80071cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80071d0:	464b      	mov	r3, r9
 80071d2:	eb45 0303 	adc.w	r3, r5, r3
 80071d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80071da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	2200      	movs	r2, #0
 80071e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80071e6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80071ea:	f04f 0200 	mov.w	r2, #0
 80071ee:	f04f 0300 	mov.w	r3, #0
 80071f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80071f6:	4629      	mov	r1, r5
 80071f8:	008b      	lsls	r3, r1, #2
 80071fa:	4621      	mov	r1, r4
 80071fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007200:	4621      	mov	r1, r4
 8007202:	008a      	lsls	r2, r1, #2
 8007204:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007208:	f7f9 f852 	bl	80002b0 <__aeabi_uldivmod>
 800720c:	4602      	mov	r2, r0
 800720e:	460b      	mov	r3, r1
 8007210:	4b60      	ldr	r3, [pc, #384]	@ (8007394 <UART_SetConfig+0x4e4>)
 8007212:	fba3 2302 	umull	r2, r3, r3, r2
 8007216:	095b      	lsrs	r3, r3, #5
 8007218:	011c      	lsls	r4, r3, #4
 800721a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800721e:	2200      	movs	r2, #0
 8007220:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007224:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007228:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800722c:	4642      	mov	r2, r8
 800722e:	464b      	mov	r3, r9
 8007230:	1891      	adds	r1, r2, r2
 8007232:	61b9      	str	r1, [r7, #24]
 8007234:	415b      	adcs	r3, r3
 8007236:	61fb      	str	r3, [r7, #28]
 8007238:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800723c:	4641      	mov	r1, r8
 800723e:	1851      	adds	r1, r2, r1
 8007240:	6139      	str	r1, [r7, #16]
 8007242:	4649      	mov	r1, r9
 8007244:	414b      	adcs	r3, r1
 8007246:	617b      	str	r3, [r7, #20]
 8007248:	f04f 0200 	mov.w	r2, #0
 800724c:	f04f 0300 	mov.w	r3, #0
 8007250:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007254:	4659      	mov	r1, fp
 8007256:	00cb      	lsls	r3, r1, #3
 8007258:	4651      	mov	r1, sl
 800725a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800725e:	4651      	mov	r1, sl
 8007260:	00ca      	lsls	r2, r1, #3
 8007262:	4610      	mov	r0, r2
 8007264:	4619      	mov	r1, r3
 8007266:	4603      	mov	r3, r0
 8007268:	4642      	mov	r2, r8
 800726a:	189b      	adds	r3, r3, r2
 800726c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007270:	464b      	mov	r3, r9
 8007272:	460a      	mov	r2, r1
 8007274:	eb42 0303 	adc.w	r3, r2, r3
 8007278:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800727c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007286:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007288:	f04f 0200 	mov.w	r2, #0
 800728c:	f04f 0300 	mov.w	r3, #0
 8007290:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007294:	4649      	mov	r1, r9
 8007296:	008b      	lsls	r3, r1, #2
 8007298:	4641      	mov	r1, r8
 800729a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800729e:	4641      	mov	r1, r8
 80072a0:	008a      	lsls	r2, r1, #2
 80072a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80072a6:	f7f9 f803 	bl	80002b0 <__aeabi_uldivmod>
 80072aa:	4602      	mov	r2, r0
 80072ac:	460b      	mov	r3, r1
 80072ae:	4611      	mov	r1, r2
 80072b0:	4b38      	ldr	r3, [pc, #224]	@ (8007394 <UART_SetConfig+0x4e4>)
 80072b2:	fba3 2301 	umull	r2, r3, r3, r1
 80072b6:	095b      	lsrs	r3, r3, #5
 80072b8:	2264      	movs	r2, #100	@ 0x64
 80072ba:	fb02 f303 	mul.w	r3, r2, r3
 80072be:	1acb      	subs	r3, r1, r3
 80072c0:	011b      	lsls	r3, r3, #4
 80072c2:	3332      	adds	r3, #50	@ 0x32
 80072c4:	4a33      	ldr	r2, [pc, #204]	@ (8007394 <UART_SetConfig+0x4e4>)
 80072c6:	fba2 2303 	umull	r2, r3, r2, r3
 80072ca:	095b      	lsrs	r3, r3, #5
 80072cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80072d0:	441c      	add	r4, r3
 80072d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072d6:	2200      	movs	r2, #0
 80072d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80072da:	677a      	str	r2, [r7, #116]	@ 0x74
 80072dc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80072e0:	4642      	mov	r2, r8
 80072e2:	464b      	mov	r3, r9
 80072e4:	1891      	adds	r1, r2, r2
 80072e6:	60b9      	str	r1, [r7, #8]
 80072e8:	415b      	adcs	r3, r3
 80072ea:	60fb      	str	r3, [r7, #12]
 80072ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80072f0:	4641      	mov	r1, r8
 80072f2:	1851      	adds	r1, r2, r1
 80072f4:	6039      	str	r1, [r7, #0]
 80072f6:	4649      	mov	r1, r9
 80072f8:	414b      	adcs	r3, r1
 80072fa:	607b      	str	r3, [r7, #4]
 80072fc:	f04f 0200 	mov.w	r2, #0
 8007300:	f04f 0300 	mov.w	r3, #0
 8007304:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007308:	4659      	mov	r1, fp
 800730a:	00cb      	lsls	r3, r1, #3
 800730c:	4651      	mov	r1, sl
 800730e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007312:	4651      	mov	r1, sl
 8007314:	00ca      	lsls	r2, r1, #3
 8007316:	4610      	mov	r0, r2
 8007318:	4619      	mov	r1, r3
 800731a:	4603      	mov	r3, r0
 800731c:	4642      	mov	r2, r8
 800731e:	189b      	adds	r3, r3, r2
 8007320:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007322:	464b      	mov	r3, r9
 8007324:	460a      	mov	r2, r1
 8007326:	eb42 0303 	adc.w	r3, r2, r3
 800732a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800732c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	663b      	str	r3, [r7, #96]	@ 0x60
 8007336:	667a      	str	r2, [r7, #100]	@ 0x64
 8007338:	f04f 0200 	mov.w	r2, #0
 800733c:	f04f 0300 	mov.w	r3, #0
 8007340:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007344:	4649      	mov	r1, r9
 8007346:	008b      	lsls	r3, r1, #2
 8007348:	4641      	mov	r1, r8
 800734a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800734e:	4641      	mov	r1, r8
 8007350:	008a      	lsls	r2, r1, #2
 8007352:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007356:	f7f8 ffab 	bl	80002b0 <__aeabi_uldivmod>
 800735a:	4602      	mov	r2, r0
 800735c:	460b      	mov	r3, r1
 800735e:	4b0d      	ldr	r3, [pc, #52]	@ (8007394 <UART_SetConfig+0x4e4>)
 8007360:	fba3 1302 	umull	r1, r3, r3, r2
 8007364:	095b      	lsrs	r3, r3, #5
 8007366:	2164      	movs	r1, #100	@ 0x64
 8007368:	fb01 f303 	mul.w	r3, r1, r3
 800736c:	1ad3      	subs	r3, r2, r3
 800736e:	011b      	lsls	r3, r3, #4
 8007370:	3332      	adds	r3, #50	@ 0x32
 8007372:	4a08      	ldr	r2, [pc, #32]	@ (8007394 <UART_SetConfig+0x4e4>)
 8007374:	fba2 2303 	umull	r2, r3, r2, r3
 8007378:	095b      	lsrs	r3, r3, #5
 800737a:	f003 020f 	and.w	r2, r3, #15
 800737e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4422      	add	r2, r4
 8007386:	609a      	str	r2, [r3, #8]
}
 8007388:	bf00      	nop
 800738a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800738e:	46bd      	mov	sp, r7
 8007390:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007394:	51eb851f 	.word	0x51eb851f

08007398 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8007398:	b084      	sub	sp, #16
 800739a:	b480      	push	{r7}
 800739c:	b085      	sub	sp, #20
 800739e:	af00      	add	r7, sp, #0
 80073a0:	6078      	str	r0, [r7, #4]
 80073a2:	f107 001c 	add.w	r0, r7, #28
 80073a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80073aa:	2300      	movs	r3, #0
 80073ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80073ae:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80073b0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80073b2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80073b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 80073b6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80073b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 80073ba:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80073bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 80073be:	431a      	orrs	r2, r3
             Init.ClockDiv
 80073c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 80073c2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80073c4:	68fa      	ldr	r2, [r7, #12]
 80073c6:	4313      	orrs	r3, r2
 80073c8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 80073d2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80073d6:	68fa      	ldr	r2, [r7, #12]
 80073d8:	431a      	orrs	r2, r3
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80073de:	2300      	movs	r3, #0
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3714      	adds	r7, #20
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	b004      	add	sp, #16
 80073ec:	4770      	bx	lr

080073ee <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80073ee:	b480      	push	{r7}
 80073f0:	b083      	sub	sp, #12
 80073f2:	af00      	add	r7, sp, #0
 80073f4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	370c      	adds	r7, #12
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
 8007410:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	681a      	ldr	r2, [r3, #0]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800741c:	2300      	movs	r3, #0
}
 800741e:	4618      	mov	r0, r3
 8007420:	370c      	adds	r7, #12
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr

0800742a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800742a:	b480      	push	{r7}
 800742c:	b083      	sub	sp, #12
 800742e:	af00      	add	r7, sp, #0
 8007430:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2203      	movs	r2, #3
 8007436:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007438:	2300      	movs	r3, #0
}
 800743a:	4618      	mov	r0, r3
 800743c:	370c      	adds	r7, #12
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr

08007446 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8007446:	b480      	push	{r7}
 8007448:	b083      	sub	sp, #12
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f003 0303 	and.w	r3, r3, #3
}
 8007456:	4618      	mov	r0, r3
 8007458:	370c      	adds	r7, #12
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr

08007462 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8007462:	b480      	push	{r7}
 8007464:	b085      	sub	sp, #20
 8007466:	af00      	add	r7, sp, #0
 8007468:	6078      	str	r0, [r7, #4]
 800746a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800746c:	2300      	movs	r3, #0
 800746e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007480:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8007486:	431a      	orrs	r2, r3
                       Command->CPSM);
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800748c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800748e:	68fa      	ldr	r2, [r7, #12]
 8007490:	4313      	orrs	r3, r2
 8007492:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	68db      	ldr	r3, [r3, #12]
 8007498:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800749c:	f023 030f 	bic.w	r3, r3, #15
 80074a0:	68fa      	ldr	r2, [r7, #12]
 80074a2:	431a      	orrs	r2, r3
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80074a8:	2300      	movs	r3, #0
}
 80074aa:	4618      	mov	r0, r3
 80074ac:	3714      	adds	r7, #20
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr

080074b6 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80074b6:	b480      	push	{r7}
 80074b8:	b083      	sub	sp, #12
 80074ba:	af00      	add	r7, sp, #0
 80074bc:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	691b      	ldr	r3, [r3, #16]
 80074c2:	b2db      	uxtb	r3, r3
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	370c      	adds	r7, #12
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr

080074d0 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b085      	sub	sp, #20
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
 80074d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	3314      	adds	r3, #20
 80074de:	461a      	mov	r2, r3
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	4413      	add	r3, r2
 80074e4:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
}  
 80074ea:	4618      	mov	r0, r3
 80074ec:	3714      	adds	r7, #20
 80074ee:	46bd      	mov	sp, r7
 80074f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f4:	4770      	bx	lr

080074f6 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80074f6:	b480      	push	{r7}
 80074f8:	b085      	sub	sp, #20
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
 80074fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007500:	2300      	movs	r3, #0
 8007502:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	681a      	ldr	r2, [r3, #0]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	685a      	ldr	r2, [r3, #4]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800751c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007522:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8007528:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800752a:	68fa      	ldr	r2, [r7, #12]
 800752c:	4313      	orrs	r3, r2
 800752e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007534:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	431a      	orrs	r2, r3
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007540:	2300      	movs	r3, #0

}
 8007542:	4618      	mov	r0, r3
 8007544:	3714      	adds	r7, #20
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr

0800754e <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800754e:	b580      	push	{r7, lr}
 8007550:	b088      	sub	sp, #32
 8007552:	af00      	add	r7, sp, #0
 8007554:	6078      	str	r0, [r7, #4]
 8007556:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800755c:	2310      	movs	r3, #16
 800755e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007560:	2340      	movs	r3, #64	@ 0x40
 8007562:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007564:	2300      	movs	r3, #0
 8007566:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007568:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800756c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800756e:	f107 0308 	add.w	r3, r7, #8
 8007572:	4619      	mov	r1, r3
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f7ff ff74 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800757a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800757e:	2110      	movs	r1, #16
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f000 fa19 	bl	80079b8 <SDMMC_GetCmdResp1>
 8007586:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007588:	69fb      	ldr	r3, [r7, #28]
}
 800758a:	4618      	mov	r0, r3
 800758c:	3720      	adds	r7, #32
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}

08007592 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007592:	b580      	push	{r7, lr}
 8007594:	b088      	sub	sp, #32
 8007596:	af00      	add	r7, sp, #0
 8007598:	6078      	str	r0, [r7, #4]
 800759a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80075a0:	2311      	movs	r3, #17
 80075a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80075a4:	2340      	movs	r3, #64	@ 0x40
 80075a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80075a8:	2300      	movs	r3, #0
 80075aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80075ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075b0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80075b2:	f107 0308 	add.w	r3, r7, #8
 80075b6:	4619      	mov	r1, r3
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f7ff ff52 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80075be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075c2:	2111      	movs	r1, #17
 80075c4:	6878      	ldr	r0, [r7, #4]
 80075c6:	f000 f9f7 	bl	80079b8 <SDMMC_GetCmdResp1>
 80075ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80075cc:	69fb      	ldr	r3, [r7, #28]
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3720      	adds	r7, #32
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}

080075d6 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80075d6:	b580      	push	{r7, lr}
 80075d8:	b088      	sub	sp, #32
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]
 80075de:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80075e4:	2312      	movs	r3, #18
 80075e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80075e8:	2340      	movs	r3, #64	@ 0x40
 80075ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80075ec:	2300      	movs	r3, #0
 80075ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80075f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80075f6:	f107 0308 	add.w	r3, r7, #8
 80075fa:	4619      	mov	r1, r3
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	f7ff ff30 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007602:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007606:	2112      	movs	r1, #18
 8007608:	6878      	ldr	r0, [r7, #4]
 800760a:	f000 f9d5 	bl	80079b8 <SDMMC_GetCmdResp1>
 800760e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007610:	69fb      	ldr	r3, [r7, #28]
}
 8007612:	4618      	mov	r0, r3
 8007614:	3720      	adds	r7, #32
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}

0800761a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800761a:	b580      	push	{r7, lr}
 800761c:	b088      	sub	sp, #32
 800761e:	af00      	add	r7, sp, #0
 8007620:	6078      	str	r0, [r7, #4]
 8007622:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8007628:	2318      	movs	r3, #24
 800762a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800762c:	2340      	movs	r3, #64	@ 0x40
 800762e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007630:	2300      	movs	r3, #0
 8007632:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007634:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007638:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800763a:	f107 0308 	add.w	r3, r7, #8
 800763e:	4619      	mov	r1, r3
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f7ff ff0e 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800764a:	2118      	movs	r1, #24
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f000 f9b3 	bl	80079b8 <SDMMC_GetCmdResp1>
 8007652:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007654:	69fb      	ldr	r3, [r7, #28]
}
 8007656:	4618      	mov	r0, r3
 8007658:	3720      	adds	r7, #32
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}

0800765e <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800765e:	b580      	push	{r7, lr}
 8007660:	b088      	sub	sp, #32
 8007662:	af00      	add	r7, sp, #0
 8007664:	6078      	str	r0, [r7, #4]
 8007666:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800766c:	2319      	movs	r3, #25
 800766e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007670:	2340      	movs	r3, #64	@ 0x40
 8007672:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007674:	2300      	movs	r3, #0
 8007676:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007678:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800767c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800767e:	f107 0308 	add.w	r3, r7, #8
 8007682:	4619      	mov	r1, r3
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f7ff feec 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800768a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800768e:	2119      	movs	r1, #25
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f000 f991 	bl	80079b8 <SDMMC_GetCmdResp1>
 8007696:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007698:	69fb      	ldr	r3, [r7, #28]
}
 800769a:	4618      	mov	r0, r3
 800769c:	3720      	adds	r7, #32
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}
	...

080076a4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b088      	sub	sp, #32
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80076ac:	2300      	movs	r3, #0
 80076ae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80076b0:	230c      	movs	r3, #12
 80076b2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80076b4:	2340      	movs	r3, #64	@ 0x40
 80076b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80076b8:	2300      	movs	r3, #0
 80076ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80076c0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076c2:	f107 0308 	add.w	r3, r7, #8
 80076c6:	4619      	mov	r1, r3
 80076c8:	6878      	ldr	r0, [r7, #4]
 80076ca:	f7ff feca 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80076ce:	4a05      	ldr	r2, [pc, #20]	@ (80076e4 <SDMMC_CmdStopTransfer+0x40>)
 80076d0:	210c      	movs	r1, #12
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f000 f970 	bl	80079b8 <SDMMC_GetCmdResp1>
 80076d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076da:	69fb      	ldr	r3, [r7, #28]
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3720      	adds	r7, #32
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}
 80076e4:	05f5e100 	.word	0x05f5e100

080076e8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b08a      	sub	sp, #40	@ 0x28
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	60f8      	str	r0, [r7, #12]
 80076f0:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80076f8:	2307      	movs	r3, #7
 80076fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80076fc:	2340      	movs	r3, #64	@ 0x40
 80076fe:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007700:	2300      	movs	r3, #0
 8007702:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007704:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007708:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800770a:	f107 0310 	add.w	r3, r7, #16
 800770e:	4619      	mov	r1, r3
 8007710:	68f8      	ldr	r0, [r7, #12]
 8007712:	f7ff fea6 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8007716:	f241 3288 	movw	r2, #5000	@ 0x1388
 800771a:	2107      	movs	r1, #7
 800771c:	68f8      	ldr	r0, [r7, #12]
 800771e:	f000 f94b 	bl	80079b8 <SDMMC_GetCmdResp1>
 8007722:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8007724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007726:	4618      	mov	r0, r3
 8007728:	3728      	adds	r7, #40	@ 0x28
 800772a:	46bd      	mov	sp, r7
 800772c:	bd80      	pop	{r7, pc}

0800772e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800772e:	b580      	push	{r7, lr}
 8007730:	b088      	sub	sp, #32
 8007732:	af00      	add	r7, sp, #0
 8007734:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8007736:	2300      	movs	r3, #0
 8007738:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800773a:	2300      	movs	r3, #0
 800773c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800773e:	2300      	movs	r3, #0
 8007740:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007742:	2300      	movs	r3, #0
 8007744:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007746:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800774a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800774c:	f107 0308 	add.w	r3, r7, #8
 8007750:	4619      	mov	r1, r3
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f7ff fe85 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	f000 fb65 	bl	8007e28 <SDMMC_GetCmdError>
 800775e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007760:	69fb      	ldr	r3, [r7, #28]
}
 8007762:	4618      	mov	r0, r3
 8007764:	3720      	adds	r7, #32
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}

0800776a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800776a:	b580      	push	{r7, lr}
 800776c:	b088      	sub	sp, #32
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8007772:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8007776:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007778:	2308      	movs	r3, #8
 800777a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800777c:	2340      	movs	r3, #64	@ 0x40
 800777e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007780:	2300      	movs	r3, #0
 8007782:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007784:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007788:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800778a:	f107 0308 	add.w	r3, r7, #8
 800778e:	4619      	mov	r1, r3
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f7ff fe66 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	f000 faf8 	bl	8007d8c <SDMMC_GetCmdResp7>
 800779c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800779e:	69fb      	ldr	r3, [r7, #28]
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3720      	adds	r7, #32
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}

080077a8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b088      	sub	sp, #32
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
 80077b0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80077b6:	2337      	movs	r3, #55	@ 0x37
 80077b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80077ba:	2340      	movs	r3, #64	@ 0x40
 80077bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077be:	2300      	movs	r3, #0
 80077c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80077c6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077c8:	f107 0308 	add.w	r3, r7, #8
 80077cc:	4619      	mov	r1, r3
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f7ff fe47 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80077d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077d8:	2137      	movs	r1, #55	@ 0x37
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f000 f8ec 	bl	80079b8 <SDMMC_GetCmdResp1>
 80077e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077e2:	69fb      	ldr	r3, [r7, #28]
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3720      	adds	r7, #32
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}

080077ec <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b088      	sub	sp, #32
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80077fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007800:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007802:	2329      	movs	r3, #41	@ 0x29
 8007804:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007806:	2340      	movs	r3, #64	@ 0x40
 8007808:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800780a:	2300      	movs	r3, #0
 800780c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800780e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007812:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007814:	f107 0308 	add.w	r3, r7, #8
 8007818:	4619      	mov	r1, r3
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f7ff fe21 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f000 f9ff 	bl	8007c24 <SDMMC_GetCmdResp3>
 8007826:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007828:	69fb      	ldr	r3, [r7, #28]
}
 800782a:	4618      	mov	r0, r3
 800782c:	3720      	adds	r7, #32
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}

08007832 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8007832:	b580      	push	{r7, lr}
 8007834:	b088      	sub	sp, #32
 8007836:	af00      	add	r7, sp, #0
 8007838:	6078      	str	r0, [r7, #4]
 800783a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8007840:	2306      	movs	r3, #6
 8007842:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007844:	2340      	movs	r3, #64	@ 0x40
 8007846:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007848:	2300      	movs	r3, #0
 800784a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800784c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007850:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007852:	f107 0308 	add.w	r3, r7, #8
 8007856:	4619      	mov	r1, r3
 8007858:	6878      	ldr	r0, [r7, #4]
 800785a:	f7ff fe02 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800785e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007862:	2106      	movs	r1, #6
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f000 f8a7 	bl	80079b8 <SDMMC_GetCmdResp1>
 800786a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800786c:	69fb      	ldr	r3, [r7, #28]
}
 800786e:	4618      	mov	r0, r3
 8007870:	3720      	adds	r7, #32
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}

08007876 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8007876:	b580      	push	{r7, lr}
 8007878:	b088      	sub	sp, #32
 800787a:	af00      	add	r7, sp, #0
 800787c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800787e:	2300      	movs	r3, #0
 8007880:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8007882:	2333      	movs	r3, #51	@ 0x33
 8007884:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007886:	2340      	movs	r3, #64	@ 0x40
 8007888:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800788a:	2300      	movs	r3, #0
 800788c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800788e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007892:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007894:	f107 0308 	add.w	r3, r7, #8
 8007898:	4619      	mov	r1, r3
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f7ff fde1 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80078a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078a4:	2133      	movs	r1, #51	@ 0x33
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	f000 f886 	bl	80079b8 <SDMMC_GetCmdResp1>
 80078ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078ae:	69fb      	ldr	r3, [r7, #28]
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3720      	adds	r7, #32
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b088      	sub	sp, #32
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80078c0:	2300      	movs	r3, #0
 80078c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80078c4:	2302      	movs	r3, #2
 80078c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80078c8:	23c0      	movs	r3, #192	@ 0xc0
 80078ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80078cc:	2300      	movs	r3, #0
 80078ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80078d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80078d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80078d6:	f107 0308 	add.w	r3, r7, #8
 80078da:	4619      	mov	r1, r3
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f7ff fdc0 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f000 f956 	bl	8007b94 <SDMMC_GetCmdResp2>
 80078e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078ea:	69fb      	ldr	r3, [r7, #28]
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3720      	adds	r7, #32
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}

080078f4 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b088      	sub	sp, #32
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
 80078fc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007902:	2309      	movs	r3, #9
 8007904:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007906:	23c0      	movs	r3, #192	@ 0xc0
 8007908:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800790a:	2300      	movs	r3, #0
 800790c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800790e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007912:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007914:	f107 0308 	add.w	r3, r7, #8
 8007918:	4619      	mov	r1, r3
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f7ff fda1 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f000 f937 	bl	8007b94 <SDMMC_GetCmdResp2>
 8007926:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007928:	69fb      	ldr	r3, [r7, #28]
}
 800792a:	4618      	mov	r0, r3
 800792c:	3720      	adds	r7, #32
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}

08007932 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8007932:	b580      	push	{r7, lr}
 8007934:	b088      	sub	sp, #32
 8007936:	af00      	add	r7, sp, #0
 8007938:	6078      	str	r0, [r7, #4]
 800793a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800793c:	2300      	movs	r3, #0
 800793e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007940:	2303      	movs	r3, #3
 8007942:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007944:	2340      	movs	r3, #64	@ 0x40
 8007946:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007948:	2300      	movs	r3, #0
 800794a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800794c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007950:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007952:	f107 0308 	add.w	r3, r7, #8
 8007956:	4619      	mov	r1, r3
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f7ff fd82 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800795e:	683a      	ldr	r2, [r7, #0]
 8007960:	2103      	movs	r1, #3
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f000 f99c 	bl	8007ca0 <SDMMC_GetCmdResp6>
 8007968:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800796a:	69fb      	ldr	r3, [r7, #28]
}
 800796c:	4618      	mov	r0, r3
 800796e:	3720      	adds	r7, #32
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}

08007974 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b088      	sub	sp, #32
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007982:	230d      	movs	r3, #13
 8007984:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007986:	2340      	movs	r3, #64	@ 0x40
 8007988:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800798a:	2300      	movs	r3, #0
 800798c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800798e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007992:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007994:	f107 0308 	add.w	r3, r7, #8
 8007998:	4619      	mov	r1, r3
 800799a:	6878      	ldr	r0, [r7, #4]
 800799c:	f7ff fd61 	bl	8007462 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80079a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079a4:	210d      	movs	r1, #13
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f000 f806 	bl	80079b8 <SDMMC_GetCmdResp1>
 80079ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80079ae:	69fb      	ldr	r3, [r7, #28]
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3720      	adds	r7, #32
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}

080079b8 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b088      	sub	sp, #32
 80079bc:	af00      	add	r7, sp, #0
 80079be:	60f8      	str	r0, [r7, #12]
 80079c0:	460b      	mov	r3, r1
 80079c2:	607a      	str	r2, [r7, #4]
 80079c4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80079c6:	4b70      	ldr	r3, [pc, #448]	@ (8007b88 <SDMMC_GetCmdResp1+0x1d0>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a70      	ldr	r2, [pc, #448]	@ (8007b8c <SDMMC_GetCmdResp1+0x1d4>)
 80079cc:	fba2 2303 	umull	r2, r3, r2, r3
 80079d0:	0a5a      	lsrs	r2, r3, #9
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	fb02 f303 	mul.w	r3, r2, r3
 80079d8:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80079da:	69fb      	ldr	r3, [r7, #28]
 80079dc:	1e5a      	subs	r2, r3, #1
 80079de:	61fa      	str	r2, [r7, #28]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d102      	bne.n	80079ea <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80079e4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80079e8:	e0c9      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079ee:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80079f0:	69bb      	ldr	r3, [r7, #24]
 80079f2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d0ef      	beq.n	80079da <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80079fa:	69bb      	ldr	r3, [r7, #24]
 80079fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d1ea      	bne.n	80079da <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a08:	f003 0304 	and.w	r3, r3, #4
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d004      	beq.n	8007a1a <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2204      	movs	r2, #4
 8007a14:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007a16:	2304      	movs	r3, #4
 8007a18:	e0b1      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a1e:	f003 0301 	and.w	r3, r3, #1
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d004      	beq.n	8007a30 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2201      	movs	r2, #1
 8007a2a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	e0a6      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	22c5      	movs	r2, #197	@ 0xc5
 8007a34:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007a36:	68f8      	ldr	r0, [r7, #12]
 8007a38:	f7ff fd3d 	bl	80074b6 <SDIO_GetCommandResponse>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	461a      	mov	r2, r3
 8007a40:	7afb      	ldrb	r3, [r7, #11]
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d001      	beq.n	8007a4a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007a46:	2301      	movs	r3, #1
 8007a48:	e099      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007a4a:	2100      	movs	r1, #0
 8007a4c:	68f8      	ldr	r0, [r7, #12]
 8007a4e:	f7ff fd3f 	bl	80074d0 <SDIO_GetResponse>
 8007a52:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007a54:	697a      	ldr	r2, [r7, #20]
 8007a56:	4b4e      	ldr	r3, [pc, #312]	@ (8007b90 <SDMMC_GetCmdResp1+0x1d8>)
 8007a58:	4013      	ands	r3, r2
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d101      	bne.n	8007a62 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	e08d      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007a62:	697b      	ldr	r3, [r7, #20]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	da02      	bge.n	8007a6e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007a68:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007a6c:	e087      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d001      	beq.n	8007a7c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007a78:	2340      	movs	r3, #64	@ 0x40
 8007a7a:	e080      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d001      	beq.n	8007a8a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007a86:	2380      	movs	r3, #128	@ 0x80
 8007a88:	e079      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d002      	beq.n	8007a9a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007a94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007a98:	e071      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d002      	beq.n	8007aaa <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007aa4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007aa8:	e069      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d002      	beq.n	8007aba <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007ab4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ab8:	e061      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d002      	beq.n	8007aca <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007ac4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007ac8:	e059      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d002      	beq.n	8007ada <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007ad4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007ad8:	e051      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d002      	beq.n	8007aea <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007ae4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007ae8:	e049      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d002      	beq.n	8007afa <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007af4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007af8:	e041      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d002      	beq.n	8007b0a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8007b04:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b08:	e039      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d002      	beq.n	8007b1a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007b14:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007b18:	e031      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d002      	beq.n	8007b2a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007b24:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8007b28:	e029      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d002      	beq.n	8007b3a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007b34:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007b38:	e021      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d002      	beq.n	8007b4a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007b44:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007b48:	e019      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d002      	beq.n	8007b5a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007b54:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007b58:	e011      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d002      	beq.n	8007b6a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007b64:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007b68:	e009      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	f003 0308 	and.w	r3, r3, #8
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d002      	beq.n	8007b7a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007b74:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8007b78:	e001      	b.n	8007b7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007b7a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3720      	adds	r7, #32
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop
 8007b88:	20000004 	.word	0x20000004
 8007b8c:	10624dd3 	.word	0x10624dd3
 8007b90:	fdffe008 	.word	0xfdffe008

08007b94 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b085      	sub	sp, #20
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007b9c:	4b1f      	ldr	r3, [pc, #124]	@ (8007c1c <SDMMC_GetCmdResp2+0x88>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a1f      	ldr	r2, [pc, #124]	@ (8007c20 <SDMMC_GetCmdResp2+0x8c>)
 8007ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ba6:	0a5b      	lsrs	r3, r3, #9
 8007ba8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bac:	fb02 f303 	mul.w	r3, r2, r3
 8007bb0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	1e5a      	subs	r2, r3, #1
 8007bb6:	60fa      	str	r2, [r7, #12]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d102      	bne.n	8007bc2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007bbc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007bc0:	e026      	b.n	8007c10 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bc6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d0ef      	beq.n	8007bb2 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d1ea      	bne.n	8007bb2 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007be0:	f003 0304 	and.w	r3, r3, #4
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d004      	beq.n	8007bf2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2204      	movs	r2, #4
 8007bec:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007bee:	2304      	movs	r3, #4
 8007bf0:	e00e      	b.n	8007c10 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bf6:	f003 0301 	and.w	r3, r3, #1
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d004      	beq.n	8007c08 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2201      	movs	r2, #1
 8007c02:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007c04:	2301      	movs	r3, #1
 8007c06:	e003      	b.n	8007c10 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	22c5      	movs	r2, #197	@ 0xc5
 8007c0c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8007c0e:	2300      	movs	r3, #0
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3714      	adds	r7, #20
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr
 8007c1c:	20000004 	.word	0x20000004
 8007c20:	10624dd3 	.word	0x10624dd3

08007c24 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b085      	sub	sp, #20
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8007c98 <SDMMC_GetCmdResp3+0x74>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a1a      	ldr	r2, [pc, #104]	@ (8007c9c <SDMMC_GetCmdResp3+0x78>)
 8007c32:	fba2 2303 	umull	r2, r3, r2, r3
 8007c36:	0a5b      	lsrs	r3, r3, #9
 8007c38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c3c:	fb02 f303 	mul.w	r3, r2, r3
 8007c40:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	1e5a      	subs	r2, r3, #1
 8007c46:	60fa      	str	r2, [r7, #12]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d102      	bne.n	8007c52 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007c4c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007c50:	e01b      	b.n	8007c8a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c56:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d0ef      	beq.n	8007c42 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d1ea      	bne.n	8007c42 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c70:	f003 0304 	and.w	r3, r3, #4
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d004      	beq.n	8007c82 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2204      	movs	r2, #4
 8007c7c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007c7e:	2304      	movs	r3, #4
 8007c80:	e003      	b.n	8007c8a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	22c5      	movs	r2, #197	@ 0xc5
 8007c86:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007c88:	2300      	movs	r3, #0
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3714      	adds	r7, #20
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c94:	4770      	bx	lr
 8007c96:	bf00      	nop
 8007c98:	20000004 	.word	0x20000004
 8007c9c:	10624dd3 	.word	0x10624dd3

08007ca0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b088      	sub	sp, #32
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	60f8      	str	r0, [r7, #12]
 8007ca8:	460b      	mov	r3, r1
 8007caa:	607a      	str	r2, [r7, #4]
 8007cac:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007cae:	4b35      	ldr	r3, [pc, #212]	@ (8007d84 <SDMMC_GetCmdResp6+0xe4>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	4a35      	ldr	r2, [pc, #212]	@ (8007d88 <SDMMC_GetCmdResp6+0xe8>)
 8007cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8007cb8:	0a5b      	lsrs	r3, r3, #9
 8007cba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007cbe:	fb02 f303 	mul.w	r3, r2, r3
 8007cc2:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007cc4:	69fb      	ldr	r3, [r7, #28]
 8007cc6:	1e5a      	subs	r2, r3, #1
 8007cc8:	61fa      	str	r2, [r7, #28]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d102      	bne.n	8007cd4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007cce:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007cd2:	e052      	b.n	8007d7a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cd8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007cda:	69bb      	ldr	r3, [r7, #24]
 8007cdc:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d0ef      	beq.n	8007cc4 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007ce4:	69bb      	ldr	r3, [r7, #24]
 8007ce6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d1ea      	bne.n	8007cc4 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cf2:	f003 0304 	and.w	r3, r3, #4
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d004      	beq.n	8007d04 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2204      	movs	r2, #4
 8007cfe:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007d00:	2304      	movs	r3, #4
 8007d02:	e03a      	b.n	8007d7a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d08:	f003 0301 	and.w	r3, r3, #1
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d004      	beq.n	8007d1a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2201      	movs	r2, #1
 8007d14:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007d16:	2301      	movs	r3, #1
 8007d18:	e02f      	b.n	8007d7a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007d1a:	68f8      	ldr	r0, [r7, #12]
 8007d1c:	f7ff fbcb 	bl	80074b6 <SDIO_GetCommandResponse>
 8007d20:	4603      	mov	r3, r0
 8007d22:	461a      	mov	r2, r3
 8007d24:	7afb      	ldrb	r3, [r7, #11]
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d001      	beq.n	8007d2e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	e025      	b.n	8007d7a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	22c5      	movs	r2, #197	@ 0xc5
 8007d32:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007d34:	2100      	movs	r1, #0
 8007d36:	68f8      	ldr	r0, [r7, #12]
 8007d38:	f7ff fbca 	bl	80074d0 <SDIO_GetResponse>
 8007d3c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d106      	bne.n	8007d56 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007d48:	697b      	ldr	r3, [r7, #20]
 8007d4a:	0c1b      	lsrs	r3, r3, #16
 8007d4c:	b29a      	uxth	r2, r3
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007d52:	2300      	movs	r3, #0
 8007d54:	e011      	b.n	8007d7a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d002      	beq.n	8007d66 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007d60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007d64:	e009      	b.n	8007d7a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007d66:	697b      	ldr	r3, [r7, #20]
 8007d68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d002      	beq.n	8007d76 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007d70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007d74:	e001      	b.n	8007d7a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007d76:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3720      	adds	r7, #32
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}
 8007d82:	bf00      	nop
 8007d84:	20000004 	.word	0x20000004
 8007d88:	10624dd3 	.word	0x10624dd3

08007d8c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b085      	sub	sp, #20
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007d94:	4b22      	ldr	r3, [pc, #136]	@ (8007e20 <SDMMC_GetCmdResp7+0x94>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4a22      	ldr	r2, [pc, #136]	@ (8007e24 <SDMMC_GetCmdResp7+0x98>)
 8007d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d9e:	0a5b      	lsrs	r3, r3, #9
 8007da0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007da4:	fb02 f303 	mul.w	r3, r2, r3
 8007da8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	1e5a      	subs	r2, r3, #1
 8007dae:	60fa      	str	r2, [r7, #12]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d102      	bne.n	8007dba <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007db4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007db8:	e02c      	b.n	8007e14 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dbe:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d0ef      	beq.n	8007daa <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d1ea      	bne.n	8007daa <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dd8:	f003 0304 	and.w	r3, r3, #4
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d004      	beq.n	8007dea <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2204      	movs	r2, #4
 8007de4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007de6:	2304      	movs	r3, #4
 8007de8:	e014      	b.n	8007e14 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dee:	f003 0301 	and.w	r3, r3, #1
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d004      	beq.n	8007e00 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2201      	movs	r2, #1
 8007dfa:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	e009      	b.n	8007e14 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d002      	beq.n	8007e12 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2240      	movs	r2, #64	@ 0x40
 8007e10:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007e12:	2300      	movs	r3, #0
  
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3714      	adds	r7, #20
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr
 8007e20:	20000004 	.word	0x20000004
 8007e24:	10624dd3 	.word	0x10624dd3

08007e28 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b085      	sub	sp, #20
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007e30:	4b11      	ldr	r3, [pc, #68]	@ (8007e78 <SDMMC_GetCmdError+0x50>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4a11      	ldr	r2, [pc, #68]	@ (8007e7c <SDMMC_GetCmdError+0x54>)
 8007e36:	fba2 2303 	umull	r2, r3, r2, r3
 8007e3a:	0a5b      	lsrs	r3, r3, #9
 8007e3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e40:	fb02 f303 	mul.w	r3, r2, r3
 8007e44:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	1e5a      	subs	r2, r3, #1
 8007e4a:	60fa      	str	r2, [r7, #12]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d102      	bne.n	8007e56 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007e50:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007e54:	e009      	b.n	8007e6a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d0f1      	beq.n	8007e46 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	22c5      	movs	r2, #197	@ 0xc5
 8007e66:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8007e68:	2300      	movs	r3, #0
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	3714      	adds	r7, #20
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e74:	4770      	bx	lr
 8007e76:	bf00      	nop
 8007e78:	20000004 	.word	0x20000004
 8007e7c:	10624dd3 	.word	0x10624dd3

08007e80 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007e80:	b084      	sub	sp, #16
 8007e82:	b580      	push	{r7, lr}
 8007e84:	b084      	sub	sp, #16
 8007e86:	af00      	add	r7, sp, #0
 8007e88:	6078      	str	r0, [r7, #4]
 8007e8a:	f107 001c 	add.w	r0, r7, #28
 8007e8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007e92:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007e96:	2b01      	cmp	r3, #1
 8007e98:	d123      	bne.n	8007ee2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e9e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	68db      	ldr	r3, [r3, #12]
 8007eaa:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007eae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007eb2:	687a      	ldr	r2, [r7, #4]
 8007eb4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	68db      	ldr	r3, [r3, #12]
 8007eba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007ec2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ec6:	2b01      	cmp	r3, #1
 8007ec8:	d105      	bne.n	8007ed6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	68db      	ldr	r3, [r3, #12]
 8007ece:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	f000 fa9a 	bl	8008410 <USB_CoreReset>
 8007edc:	4603      	mov	r3, r0
 8007ede:	73fb      	strb	r3, [r7, #15]
 8007ee0:	e01b      	b.n	8007f1a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	68db      	ldr	r3, [r3, #12]
 8007ee6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f000 fa8e 	bl	8008410 <USB_CoreReset>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007ef8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d106      	bne.n	8007f0e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f04:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	639a      	str	r2, [r3, #56]	@ 0x38
 8007f0c:	e005      	b.n	8007f1a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f12:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007f1a:	7fbb      	ldrb	r3, [r7, #30]
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	d10b      	bne.n	8007f38 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	f043 0206 	orr.w	r2, r3, #6
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	f043 0220 	orr.w	r2, r3, #32
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	3710      	adds	r7, #16
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007f44:	b004      	add	sp, #16
 8007f46:	4770      	bx	lr

08007f48 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b083      	sub	sp, #12
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	689b      	ldr	r3, [r3, #8]
 8007f54:	f023 0201 	bic.w	r2, r3, #1
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007f5c:	2300      	movs	r3, #0
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	370c      	adds	r7, #12
 8007f62:	46bd      	mov	sp, r7
 8007f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f68:	4770      	bx	lr

08007f6a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007f6a:	b580      	push	{r7, lr}
 8007f6c:	b084      	sub	sp, #16
 8007f6e:	af00      	add	r7, sp, #0
 8007f70:	6078      	str	r0, [r7, #4]
 8007f72:	460b      	mov	r3, r1
 8007f74:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007f76:	2300      	movs	r3, #0
 8007f78:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	68db      	ldr	r3, [r3, #12]
 8007f7e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007f86:	78fb      	ldrb	r3, [r7, #3]
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d115      	bne.n	8007fb8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	68db      	ldr	r3, [r3, #12]
 8007f90:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007f98:	200a      	movs	r0, #10
 8007f9a:	f7f9 fc63 	bl	8001864 <HAL_Delay>
      ms += 10U;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	330a      	adds	r3, #10
 8007fa2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f000 fa25 	bl	80083f4 <USB_GetMode>
 8007faa:	4603      	mov	r3, r0
 8007fac:	2b01      	cmp	r3, #1
 8007fae:	d01e      	beq.n	8007fee <USB_SetCurrentMode+0x84>
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2bc7      	cmp	r3, #199	@ 0xc7
 8007fb4:	d9f0      	bls.n	8007f98 <USB_SetCurrentMode+0x2e>
 8007fb6:	e01a      	b.n	8007fee <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007fb8:	78fb      	ldrb	r3, [r7, #3]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d115      	bne.n	8007fea <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	68db      	ldr	r3, [r3, #12]
 8007fc2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007fca:	200a      	movs	r0, #10
 8007fcc:	f7f9 fc4a 	bl	8001864 <HAL_Delay>
      ms += 10U;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	330a      	adds	r3, #10
 8007fd4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f000 fa0c 	bl	80083f4 <USB_GetMode>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d005      	beq.n	8007fee <USB_SetCurrentMode+0x84>
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	2bc7      	cmp	r3, #199	@ 0xc7
 8007fe6:	d9f0      	bls.n	8007fca <USB_SetCurrentMode+0x60>
 8007fe8:	e001      	b.n	8007fee <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007fea:	2301      	movs	r3, #1
 8007fec:	e005      	b.n	8007ffa <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2bc8      	cmp	r3, #200	@ 0xc8
 8007ff2:	d101      	bne.n	8007ff8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	e000      	b.n	8007ffa <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007ff8:	2300      	movs	r3, #0
}
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	3710      	adds	r7, #16
 8007ffe:	46bd      	mov	sp, r7
 8008000:	bd80      	pop	{r7, pc}
	...

08008004 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008004:	b084      	sub	sp, #16
 8008006:	b580      	push	{r7, lr}
 8008008:	b086      	sub	sp, #24
 800800a:	af00      	add	r7, sp, #0
 800800c:	6078      	str	r0, [r7, #4]
 800800e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008012:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008016:	2300      	movs	r3, #0
 8008018:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800801e:	2300      	movs	r3, #0
 8008020:	613b      	str	r3, [r7, #16]
 8008022:	e009      	b.n	8008038 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008024:	687a      	ldr	r2, [r7, #4]
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	3340      	adds	r3, #64	@ 0x40
 800802a:	009b      	lsls	r3, r3, #2
 800802c:	4413      	add	r3, r2
 800802e:	2200      	movs	r2, #0
 8008030:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	3301      	adds	r3, #1
 8008036:	613b      	str	r3, [r7, #16]
 8008038:	693b      	ldr	r3, [r7, #16]
 800803a:	2b0e      	cmp	r3, #14
 800803c:	d9f2      	bls.n	8008024 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800803e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008042:	2b00      	cmp	r3, #0
 8008044:	d11c      	bne.n	8008080 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	68fa      	ldr	r2, [r7, #12]
 8008050:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008054:	f043 0302 	orr.w	r3, r3, #2
 8008058:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800805e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	601a      	str	r2, [r3, #0]
 800807e:	e005      	b.n	800808c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008084:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008092:	461a      	mov	r2, r3
 8008094:	2300      	movs	r3, #0
 8008096:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008098:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800809c:	2b01      	cmp	r3, #1
 800809e:	d10d      	bne.n	80080bc <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80080a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d104      	bne.n	80080b2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80080a8:	2100      	movs	r1, #0
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f000 f968 	bl	8008380 <USB_SetDevSpeed>
 80080b0:	e008      	b.n	80080c4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80080b2:	2101      	movs	r1, #1
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f000 f963 	bl	8008380 <USB_SetDevSpeed>
 80080ba:	e003      	b.n	80080c4 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80080bc:	2103      	movs	r1, #3
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 f95e 	bl	8008380 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80080c4:	2110      	movs	r1, #16
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f000 f8fa 	bl	80082c0 <USB_FlushTxFifo>
 80080cc:	4603      	mov	r3, r0
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d001      	beq.n	80080d6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	f000 f924 	bl	8008324 <USB_FlushRxFifo>
 80080dc:	4603      	mov	r3, r0
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d001      	beq.n	80080e6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080ec:	461a      	mov	r2, r3
 80080ee:	2300      	movs	r3, #0
 80080f0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080f8:	461a      	mov	r2, r3
 80080fa:	2300      	movs	r3, #0
 80080fc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008104:	461a      	mov	r2, r3
 8008106:	2300      	movs	r3, #0
 8008108:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800810a:	2300      	movs	r3, #0
 800810c:	613b      	str	r3, [r7, #16]
 800810e:	e043      	b.n	8008198 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	015a      	lsls	r2, r3, #5
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	4413      	add	r3, r2
 8008118:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008122:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008126:	d118      	bne.n	800815a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d10a      	bne.n	8008144 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800812e:	693b      	ldr	r3, [r7, #16]
 8008130:	015a      	lsls	r2, r3, #5
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	4413      	add	r3, r2
 8008136:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800813a:	461a      	mov	r2, r3
 800813c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008140:	6013      	str	r3, [r2, #0]
 8008142:	e013      	b.n	800816c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008144:	693b      	ldr	r3, [r7, #16]
 8008146:	015a      	lsls	r2, r3, #5
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	4413      	add	r3, r2
 800814c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008150:	461a      	mov	r2, r3
 8008152:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008156:	6013      	str	r3, [r2, #0]
 8008158:	e008      	b.n	800816c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800815a:	693b      	ldr	r3, [r7, #16]
 800815c:	015a      	lsls	r2, r3, #5
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	4413      	add	r3, r2
 8008162:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008166:	461a      	mov	r2, r3
 8008168:	2300      	movs	r3, #0
 800816a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	015a      	lsls	r2, r3, #5
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	4413      	add	r3, r2
 8008174:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008178:	461a      	mov	r2, r3
 800817a:	2300      	movs	r3, #0
 800817c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	015a      	lsls	r2, r3, #5
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	4413      	add	r3, r2
 8008186:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800818a:	461a      	mov	r2, r3
 800818c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008190:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	3301      	adds	r3, #1
 8008196:	613b      	str	r3, [r7, #16]
 8008198:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800819c:	461a      	mov	r2, r3
 800819e:	693b      	ldr	r3, [r7, #16]
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d3b5      	bcc.n	8008110 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80081a4:	2300      	movs	r3, #0
 80081a6:	613b      	str	r3, [r7, #16]
 80081a8:	e043      	b.n	8008232 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	015a      	lsls	r2, r3, #5
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	4413      	add	r3, r2
 80081b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80081bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80081c0:	d118      	bne.n	80081f4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d10a      	bne.n	80081de <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	015a      	lsls	r2, r3, #5
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	4413      	add	r3, r2
 80081d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081d4:	461a      	mov	r2, r3
 80081d6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80081da:	6013      	str	r3, [r2, #0]
 80081dc:	e013      	b.n	8008206 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80081de:	693b      	ldr	r3, [r7, #16]
 80081e0:	015a      	lsls	r2, r3, #5
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	4413      	add	r3, r2
 80081e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081ea:	461a      	mov	r2, r3
 80081ec:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80081f0:	6013      	str	r3, [r2, #0]
 80081f2:	e008      	b.n	8008206 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80081f4:	693b      	ldr	r3, [r7, #16]
 80081f6:	015a      	lsls	r2, r3, #5
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	4413      	add	r3, r2
 80081fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008200:	461a      	mov	r2, r3
 8008202:	2300      	movs	r3, #0
 8008204:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	015a      	lsls	r2, r3, #5
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	4413      	add	r3, r2
 800820e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008212:	461a      	mov	r2, r3
 8008214:	2300      	movs	r3, #0
 8008216:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	015a      	lsls	r2, r3, #5
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	4413      	add	r3, r2
 8008220:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008224:	461a      	mov	r2, r3
 8008226:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800822a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	3301      	adds	r3, #1
 8008230:	613b      	str	r3, [r7, #16]
 8008232:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008236:	461a      	mov	r2, r3
 8008238:	693b      	ldr	r3, [r7, #16]
 800823a:	4293      	cmp	r3, r2
 800823c:	d3b5      	bcc.n	80081aa <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008244:	691b      	ldr	r3, [r3, #16]
 8008246:	68fa      	ldr	r2, [r7, #12]
 8008248:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800824c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008250:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2200      	movs	r2, #0
 8008256:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800825e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008260:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008264:	2b00      	cmp	r3, #0
 8008266:	d105      	bne.n	8008274 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	699b      	ldr	r3, [r3, #24]
 800826c:	f043 0210 	orr.w	r2, r3, #16
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	699a      	ldr	r2, [r3, #24]
 8008278:	4b10      	ldr	r3, [pc, #64]	@ (80082bc <USB_DevInit+0x2b8>)
 800827a:	4313      	orrs	r3, r2
 800827c:	687a      	ldr	r2, [r7, #4]
 800827e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008280:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008284:	2b00      	cmp	r3, #0
 8008286:	d005      	beq.n	8008294 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	699b      	ldr	r3, [r3, #24]
 800828c:	f043 0208 	orr.w	r2, r3, #8
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008294:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008298:	2b01      	cmp	r3, #1
 800829a:	d107      	bne.n	80082ac <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	699b      	ldr	r3, [r3, #24]
 80082a0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80082a4:	f043 0304 	orr.w	r3, r3, #4
 80082a8:	687a      	ldr	r2, [r7, #4]
 80082aa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80082ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	3718      	adds	r7, #24
 80082b2:	46bd      	mov	sp, r7
 80082b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80082b8:	b004      	add	sp, #16
 80082ba:	4770      	bx	lr
 80082bc:	803c3800 	.word	0x803c3800

080082c0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80082c0:	b480      	push	{r7}
 80082c2:	b085      	sub	sp, #20
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
 80082c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80082ca:	2300      	movs	r3, #0
 80082cc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	3301      	adds	r3, #1
 80082d2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082da:	d901      	bls.n	80082e0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80082dc:	2303      	movs	r3, #3
 80082de:	e01b      	b.n	8008318 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	691b      	ldr	r3, [r3, #16]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	daf2      	bge.n	80082ce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80082e8:	2300      	movs	r3, #0
 80082ea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	019b      	lsls	r3, r3, #6
 80082f0:	f043 0220 	orr.w	r2, r3, #32
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	3301      	adds	r3, #1
 80082fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008304:	d901      	bls.n	800830a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008306:	2303      	movs	r3, #3
 8008308:	e006      	b.n	8008318 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	691b      	ldr	r3, [r3, #16]
 800830e:	f003 0320 	and.w	r3, r3, #32
 8008312:	2b20      	cmp	r3, #32
 8008314:	d0f0      	beq.n	80082f8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008316:	2300      	movs	r3, #0
}
 8008318:	4618      	mov	r0, r3
 800831a:	3714      	adds	r7, #20
 800831c:	46bd      	mov	sp, r7
 800831e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008322:	4770      	bx	lr

08008324 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008324:	b480      	push	{r7}
 8008326:	b085      	sub	sp, #20
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800832c:	2300      	movs	r3, #0
 800832e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	3301      	adds	r3, #1
 8008334:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800833c:	d901      	bls.n	8008342 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800833e:	2303      	movs	r3, #3
 8008340:	e018      	b.n	8008374 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	691b      	ldr	r3, [r3, #16]
 8008346:	2b00      	cmp	r3, #0
 8008348:	daf2      	bge.n	8008330 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800834a:	2300      	movs	r3, #0
 800834c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2210      	movs	r2, #16
 8008352:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	3301      	adds	r3, #1
 8008358:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008360:	d901      	bls.n	8008366 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008362:	2303      	movs	r3, #3
 8008364:	e006      	b.n	8008374 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	691b      	ldr	r3, [r3, #16]
 800836a:	f003 0310 	and.w	r3, r3, #16
 800836e:	2b10      	cmp	r3, #16
 8008370:	d0f0      	beq.n	8008354 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008372:	2300      	movs	r3, #0
}
 8008374:	4618      	mov	r0, r3
 8008376:	3714      	adds	r7, #20
 8008378:	46bd      	mov	sp, r7
 800837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837e:	4770      	bx	lr

08008380 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008380:	b480      	push	{r7}
 8008382:	b085      	sub	sp, #20
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
 8008388:	460b      	mov	r3, r1
 800838a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008396:	681a      	ldr	r2, [r3, #0]
 8008398:	78fb      	ldrb	r3, [r7, #3]
 800839a:	68f9      	ldr	r1, [r7, #12]
 800839c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80083a0:	4313      	orrs	r3, r2
 80083a2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80083a4:	2300      	movs	r3, #0
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3714      	adds	r7, #20
 80083aa:	46bd      	mov	sp, r7
 80083ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b0:	4770      	bx	lr

080083b2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80083b2:	b480      	push	{r7}
 80083b4:	b085      	sub	sp, #20
 80083b6:	af00      	add	r7, sp, #0
 80083b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	68fa      	ldr	r2, [r7, #12]
 80083c8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80083cc:	f023 0303 	bic.w	r3, r3, #3
 80083d0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083d8:	685b      	ldr	r3, [r3, #4]
 80083da:	68fa      	ldr	r2, [r7, #12]
 80083dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80083e0:	f043 0302 	orr.w	r3, r3, #2
 80083e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80083e6:	2300      	movs	r3, #0
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3714      	adds	r7, #20
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr

080083f4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b083      	sub	sp, #12
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	695b      	ldr	r3, [r3, #20]
 8008400:	f003 0301 	and.w	r3, r3, #1
}
 8008404:	4618      	mov	r0, r3
 8008406:	370c      	adds	r7, #12
 8008408:	46bd      	mov	sp, r7
 800840a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840e:	4770      	bx	lr

08008410 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008410:	b480      	push	{r7}
 8008412:	b085      	sub	sp, #20
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008418:	2300      	movs	r3, #0
 800841a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	3301      	adds	r3, #1
 8008420:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008428:	d901      	bls.n	800842e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800842a:	2303      	movs	r3, #3
 800842c:	e022      	b.n	8008474 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	691b      	ldr	r3, [r3, #16]
 8008432:	2b00      	cmp	r3, #0
 8008434:	daf2      	bge.n	800841c <USB_CoreReset+0xc>

  count = 10U;
 8008436:	230a      	movs	r3, #10
 8008438:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800843a:	e002      	b.n	8008442 <USB_CoreReset+0x32>
  {
    count--;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	3b01      	subs	r3, #1
 8008440:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d1f9      	bne.n	800843c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	691b      	ldr	r3, [r3, #16]
 800844c:	f043 0201 	orr.w	r2, r3, #1
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	3301      	adds	r3, #1
 8008458:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008460:	d901      	bls.n	8008466 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008462:	2303      	movs	r3, #3
 8008464:	e006      	b.n	8008474 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	691b      	ldr	r3, [r3, #16]
 800846a:	f003 0301 	and.w	r3, r3, #1
 800846e:	2b01      	cmp	r3, #1
 8008470:	d0f0      	beq.n	8008454 <USB_CoreReset+0x44>

  return HAL_OK;
 8008472:	2300      	movs	r3, #0
}
 8008474:	4618      	mov	r0, r3
 8008476:	3714      	adds	r7, #20
 8008478:	46bd      	mov	sp, r7
 800847a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847e:	4770      	bx	lr

08008480 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8008484:	4904      	ldr	r1, [pc, #16]	@ (8008498 <MX_FATFS_Init+0x18>)
 8008486:	4805      	ldr	r0, [pc, #20]	@ (800849c <MX_FATFS_Init+0x1c>)
 8008488:	f003 f8d6 	bl	800b638 <FATFS_LinkDriver>
 800848c:	4603      	mov	r3, r0
 800848e:	461a      	mov	r2, r3
 8008490:	4b03      	ldr	r3, [pc, #12]	@ (80084a0 <MX_FATFS_Init+0x20>)
 8008492:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008494:	bf00      	nop
 8008496:	bd80      	pop	{r7, pc}
 8008498:	20008868 	.word	0x20008868
 800849c:	0800ca88 	.word	0x0800ca88
 80084a0:	20008864 	.word	0x20008864

080084a4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80084a4:	b480      	push	{r7}
 80084a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80084a8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	46bd      	mov	sp, r7
 80084ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b2:	4770      	bx	lr

080084b4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b082      	sub	sp, #8
 80084b8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80084ba:	2300      	movs	r3, #0
 80084bc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80084be:	f000 f896 	bl	80085ee <BSP_SD_IsDetected>
 80084c2:	4603      	mov	r3, r0
 80084c4:	2b01      	cmp	r3, #1
 80084c6:	d001      	beq.n	80084cc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 80084c8:	2301      	movs	r3, #1
 80084ca:	e012      	b.n	80084f2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80084cc:	480b      	ldr	r0, [pc, #44]	@ (80084fc <BSP_SD_Init+0x48>)
 80084ce:	f7fb fb1f 	bl	8003b10 <HAL_SD_Init>
 80084d2:	4603      	mov	r3, r0
 80084d4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80084d6:	79fb      	ldrb	r3, [r7, #7]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d109      	bne.n	80084f0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 80084dc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80084e0:	4806      	ldr	r0, [pc, #24]	@ (80084fc <BSP_SD_Init+0x48>)
 80084e2:	f7fc f8cf 	bl	8004684 <HAL_SD_ConfigWideBusOperation>
 80084e6:	4603      	mov	r3, r0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d001      	beq.n	80084f0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80084ec:	2301      	movs	r3, #1
 80084ee:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80084f0:	79fb      	ldrb	r3, [r7, #7]
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3708      	adds	r7, #8
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}
 80084fa:	bf00      	nop
 80084fc:	20000088 	.word	0x20000088

08008500 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b086      	sub	sp, #24
 8008504:	af00      	add	r7, sp, #0
 8008506:	60f8      	str	r0, [r7, #12]
 8008508:	60b9      	str	r1, [r7, #8]
 800850a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800850c:	2300      	movs	r3, #0
 800850e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	68ba      	ldr	r2, [r7, #8]
 8008514:	68f9      	ldr	r1, [r7, #12]
 8008516:	4806      	ldr	r0, [pc, #24]	@ (8008530 <BSP_SD_ReadBlocks_DMA+0x30>)
 8008518:	f7fb fba2 	bl	8003c60 <HAL_SD_ReadBlocks_DMA>
 800851c:	4603      	mov	r3, r0
 800851e:	2b00      	cmp	r3, #0
 8008520:	d001      	beq.n	8008526 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8008522:	2301      	movs	r3, #1
 8008524:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8008526:	7dfb      	ldrb	r3, [r7, #23]
}
 8008528:	4618      	mov	r0, r3
 800852a:	3718      	adds	r7, #24
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}
 8008530:	20000088 	.word	0x20000088

08008534 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b086      	sub	sp, #24
 8008538:	af00      	add	r7, sp, #0
 800853a:	60f8      	str	r0, [r7, #12]
 800853c:	60b9      	str	r1, [r7, #8]
 800853e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8008540:	2300      	movs	r3, #0
 8008542:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	68ba      	ldr	r2, [r7, #8]
 8008548:	68f9      	ldr	r1, [r7, #12]
 800854a:	4806      	ldr	r0, [pc, #24]	@ (8008564 <BSP_SD_WriteBlocks_DMA+0x30>)
 800854c:	f7fb fc68 	bl	8003e20 <HAL_SD_WriteBlocks_DMA>
 8008550:	4603      	mov	r3, r0
 8008552:	2b00      	cmp	r3, #0
 8008554:	d001      	beq.n	800855a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8008556:	2301      	movs	r3, #1
 8008558:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800855a:	7dfb      	ldrb	r3, [r7, #23]
}
 800855c:	4618      	mov	r0, r3
 800855e:	3718      	adds	r7, #24
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}
 8008564:	20000088 	.word	0x20000088

08008568 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800856c:	4805      	ldr	r0, [pc, #20]	@ (8008584 <BSP_SD_GetCardState+0x1c>)
 800856e:	f7fc f923 	bl	80047b8 <HAL_SD_GetCardState>
 8008572:	4603      	mov	r3, r0
 8008574:	2b04      	cmp	r3, #4
 8008576:	bf14      	ite	ne
 8008578:	2301      	movne	r3, #1
 800857a:	2300      	moveq	r3, #0
 800857c:	b2db      	uxtb	r3, r3
}
 800857e:	4618      	mov	r0, r3
 8008580:	bd80      	pop	{r7, pc}
 8008582:	bf00      	nop
 8008584:	20000088 	.word	0x20000088

08008588 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b082      	sub	sp, #8
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8008590:	6879      	ldr	r1, [r7, #4]
 8008592:	4803      	ldr	r0, [pc, #12]	@ (80085a0 <BSP_SD_GetCardInfo+0x18>)
 8008594:	f7fc f84a 	bl	800462c <HAL_SD_GetCardInfo>
}
 8008598:	bf00      	nop
 800859a:	3708      	adds	r7, #8
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}
 80085a0:	20000088 	.word	0x20000088

080085a4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b082      	sub	sp, #8
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 80085ac:	f000 f818 	bl	80085e0 <BSP_SD_AbortCallback>
}
 80085b0:	bf00      	nop
 80085b2:	3708      	adds	r7, #8
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}

080085b8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b082      	sub	sp, #8
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80085c0:	f000 f9a8 	bl	8008914 <BSP_SD_WriteCpltCallback>
}
 80085c4:	bf00      	nop
 80085c6:	3708      	adds	r7, #8
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b082      	sub	sp, #8
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80085d4:	f000 f9aa 	bl	800892c <BSP_SD_ReadCpltCallback>
}
 80085d8:	bf00      	nop
 80085da:	3708      	adds	r7, #8
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 80085e0:	b480      	push	{r7}
 80085e2:	af00      	add	r7, sp, #0

}
 80085e4:	bf00      	nop
 80085e6:	46bd      	mov	sp, r7
 80085e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ec:	4770      	bx	lr

080085ee <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80085ee:	b580      	push	{r7, lr}
 80085f0:	b082      	sub	sp, #8
 80085f2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80085f4:	2301      	movs	r3, #1
 80085f6:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80085f8:	f000 f80c 	bl	8008614 <BSP_PlatformIsDetected>
 80085fc:	4603      	mov	r3, r0
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d101      	bne.n	8008606 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8008602:	2300      	movs	r3, #0
 8008604:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8008606:	79fb      	ldrb	r3, [r7, #7]
 8008608:	b2db      	uxtb	r3, r3
}
 800860a:	4618      	mov	r0, r3
 800860c:	3708      	adds	r7, #8
 800860e:	46bd      	mov	sp, r7
 8008610:	bd80      	pop	{r7, pc}
	...

08008614 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8008614:	b580      	push	{r7, lr}
 8008616:	b082      	sub	sp, #8
 8008618:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800861a:	2301      	movs	r3, #1
 800861c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800861e:	2108      	movs	r1, #8
 8008620:	4806      	ldr	r0, [pc, #24]	@ (800863c <BSP_PlatformIsDetected+0x28>)
 8008622:	f7f9 fff7 	bl	8002614 <HAL_GPIO_ReadPin>
 8008626:	4603      	mov	r3, r0
 8008628:	2b00      	cmp	r3, #0
 800862a:	d001      	beq.n	8008630 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800862c:	2300      	movs	r3, #0
 800862e:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8008630:	79fb      	ldrb	r3, [r7, #7]
}
 8008632:	4618      	mov	r0, r3
 8008634:	3708      	adds	r7, #8
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
 800863a:	bf00      	nop
 800863c:	40020000 	.word	0x40020000

08008640 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b084      	sub	sp, #16
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8008648:	f7f9 f900 	bl	800184c <HAL_GetTick>
 800864c:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800864e:	e006      	b.n	800865e <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008650:	f7ff ff8a 	bl	8008568 <BSP_SD_GetCardState>
 8008654:	4603      	mov	r3, r0
 8008656:	2b00      	cmp	r3, #0
 8008658:	d101      	bne.n	800865e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800865a:	2300      	movs	r3, #0
 800865c:	e009      	b.n	8008672 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800865e:	f7f9 f8f5 	bl	800184c <HAL_GetTick>
 8008662:	4602      	mov	r2, r0
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	1ad3      	subs	r3, r2, r3
 8008668:	687a      	ldr	r2, [r7, #4]
 800866a:	429a      	cmp	r2, r3
 800866c:	d8f0      	bhi.n	8008650 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800866e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8008672:	4618      	mov	r0, r3
 8008674:	3710      	adds	r7, #16
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}
	...

0800867c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b082      	sub	sp, #8
 8008680:	af00      	add	r7, sp, #0
 8008682:	4603      	mov	r3, r0
 8008684:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8008686:	4b0b      	ldr	r3, [pc, #44]	@ (80086b4 <SD_CheckStatus+0x38>)
 8008688:	2201      	movs	r2, #1
 800868a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800868c:	f7ff ff6c 	bl	8008568 <BSP_SD_GetCardState>
 8008690:	4603      	mov	r3, r0
 8008692:	2b00      	cmp	r3, #0
 8008694:	d107      	bne.n	80086a6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8008696:	4b07      	ldr	r3, [pc, #28]	@ (80086b4 <SD_CheckStatus+0x38>)
 8008698:	781b      	ldrb	r3, [r3, #0]
 800869a:	b2db      	uxtb	r3, r3
 800869c:	f023 0301 	bic.w	r3, r3, #1
 80086a0:	b2da      	uxtb	r2, r3
 80086a2:	4b04      	ldr	r3, [pc, #16]	@ (80086b4 <SD_CheckStatus+0x38>)
 80086a4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80086a6:	4b03      	ldr	r3, [pc, #12]	@ (80086b4 <SD_CheckStatus+0x38>)
 80086a8:	781b      	ldrb	r3, [r3, #0]
 80086aa:	b2db      	uxtb	r3, r3
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3708      	adds	r7, #8
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}
 80086b4:	2000000d 	.word	0x2000000d

080086b8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b082      	sub	sp, #8
 80086bc:	af00      	add	r7, sp, #0
 80086be:	4603      	mov	r3, r0
 80086c0:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80086c2:	f7ff fef7 	bl	80084b4 <BSP_SD_Init>
 80086c6:	4603      	mov	r3, r0
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d107      	bne.n	80086dc <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 80086cc:	79fb      	ldrb	r3, [r7, #7]
 80086ce:	4618      	mov	r0, r3
 80086d0:	f7ff ffd4 	bl	800867c <SD_CheckStatus>
 80086d4:	4603      	mov	r3, r0
 80086d6:	461a      	mov	r2, r3
 80086d8:	4b04      	ldr	r3, [pc, #16]	@ (80086ec <SD_initialize+0x34>)
 80086da:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80086dc:	4b03      	ldr	r3, [pc, #12]	@ (80086ec <SD_initialize+0x34>)
 80086de:	781b      	ldrb	r3, [r3, #0]
 80086e0:	b2db      	uxtb	r3, r3
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	3708      	adds	r7, #8
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}
 80086ea:	bf00      	nop
 80086ec:	2000000d 	.word	0x2000000d

080086f0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b082      	sub	sp, #8
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	4603      	mov	r3, r0
 80086f8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80086fa:	79fb      	ldrb	r3, [r7, #7]
 80086fc:	4618      	mov	r0, r3
 80086fe:	f7ff ffbd 	bl	800867c <SD_CheckStatus>
 8008702:	4603      	mov	r3, r0
}
 8008704:	4618      	mov	r0, r3
 8008706:	3708      	adds	r7, #8
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}

0800870c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b086      	sub	sp, #24
 8008710:	af00      	add	r7, sp, #0
 8008712:	60b9      	str	r1, [r7, #8]
 8008714:	607a      	str	r2, [r7, #4]
 8008716:	603b      	str	r3, [r7, #0]
 8008718:	4603      	mov	r3, r0
 800871a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800871c:	2301      	movs	r3, #1
 800871e:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8008720:	f247 5030 	movw	r0, #30000	@ 0x7530
 8008724:	f7ff ff8c 	bl	8008640 <SD_CheckStatusWithTimeout>
 8008728:	4603      	mov	r3, r0
 800872a:	2b00      	cmp	r3, #0
 800872c:	da01      	bge.n	8008732 <SD_read+0x26>
  {
    return res;
 800872e:	7dfb      	ldrb	r3, [r7, #23]
 8008730:	e03b      	b.n	80087aa <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8008732:	683a      	ldr	r2, [r7, #0]
 8008734:	6879      	ldr	r1, [r7, #4]
 8008736:	68b8      	ldr	r0, [r7, #8]
 8008738:	f7ff fee2 	bl	8008500 <BSP_SD_ReadBlocks_DMA>
 800873c:	4603      	mov	r3, r0
 800873e:	2b00      	cmp	r3, #0
 8008740:	d132      	bne.n	80087a8 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8008742:	4b1c      	ldr	r3, [pc, #112]	@ (80087b4 <SD_read+0xa8>)
 8008744:	2200      	movs	r2, #0
 8008746:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8008748:	f7f9 f880 	bl	800184c <HAL_GetTick>
 800874c:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800874e:	bf00      	nop
 8008750:	4b18      	ldr	r3, [pc, #96]	@ (80087b4 <SD_read+0xa8>)
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d108      	bne.n	800876a <SD_read+0x5e>
 8008758:	f7f9 f878 	bl	800184c <HAL_GetTick>
 800875c:	4602      	mov	r2, r0
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	1ad3      	subs	r3, r2, r3
 8008762:	f247 522f 	movw	r2, #29999	@ 0x752f
 8008766:	4293      	cmp	r3, r2
 8008768:	d9f2      	bls.n	8008750 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800876a:	4b12      	ldr	r3, [pc, #72]	@ (80087b4 <SD_read+0xa8>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d102      	bne.n	8008778 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8008772:	2301      	movs	r3, #1
 8008774:	75fb      	strb	r3, [r7, #23]
 8008776:	e017      	b.n	80087a8 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8008778:	4b0e      	ldr	r3, [pc, #56]	@ (80087b4 <SD_read+0xa8>)
 800877a:	2200      	movs	r2, #0
 800877c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800877e:	f7f9 f865 	bl	800184c <HAL_GetTick>
 8008782:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008784:	e007      	b.n	8008796 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008786:	f7ff feef 	bl	8008568 <BSP_SD_GetCardState>
 800878a:	4603      	mov	r3, r0
 800878c:	2b00      	cmp	r3, #0
 800878e:	d102      	bne.n	8008796 <SD_read+0x8a>
          {
            res = RES_OK;
 8008790:	2300      	movs	r3, #0
 8008792:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8008794:	e008      	b.n	80087a8 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008796:	f7f9 f859 	bl	800184c <HAL_GetTick>
 800879a:	4602      	mov	r2, r0
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	1ad3      	subs	r3, r2, r3
 80087a0:	f247 522f 	movw	r2, #29999	@ 0x752f
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d9ee      	bls.n	8008786 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 80087a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3718      	adds	r7, #24
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}
 80087b2:	bf00      	nop
 80087b4:	20008870 	.word	0x20008870

080087b8 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b086      	sub	sp, #24
 80087bc:	af00      	add	r7, sp, #0
 80087be:	60b9      	str	r1, [r7, #8]
 80087c0:	607a      	str	r2, [r7, #4]
 80087c2:	603b      	str	r3, [r7, #0]
 80087c4:	4603      	mov	r3, r0
 80087c6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80087c8:	2301      	movs	r3, #1
 80087ca:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 80087cc:	4b24      	ldr	r3, [pc, #144]	@ (8008860 <SD_write+0xa8>)
 80087ce:	2200      	movs	r2, #0
 80087d0:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80087d2:	f247 5030 	movw	r0, #30000	@ 0x7530
 80087d6:	f7ff ff33 	bl	8008640 <SD_CheckStatusWithTimeout>
 80087da:	4603      	mov	r3, r0
 80087dc:	2b00      	cmp	r3, #0
 80087de:	da01      	bge.n	80087e4 <SD_write+0x2c>
  {
    return res;
 80087e0:	7dfb      	ldrb	r3, [r7, #23]
 80087e2:	e038      	b.n	8008856 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80087e4:	683a      	ldr	r2, [r7, #0]
 80087e6:	6879      	ldr	r1, [r7, #4]
 80087e8:	68b8      	ldr	r0, [r7, #8]
 80087ea:	f7ff fea3 	bl	8008534 <BSP_SD_WriteBlocks_DMA>
 80087ee:	4603      	mov	r3, r0
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d12f      	bne.n	8008854 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80087f4:	f7f9 f82a 	bl	800184c <HAL_GetTick>
 80087f8:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80087fa:	bf00      	nop
 80087fc:	4b18      	ldr	r3, [pc, #96]	@ (8008860 <SD_write+0xa8>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d108      	bne.n	8008816 <SD_write+0x5e>
 8008804:	f7f9 f822 	bl	800184c <HAL_GetTick>
 8008808:	4602      	mov	r2, r0
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	1ad3      	subs	r3, r2, r3
 800880e:	f247 522f 	movw	r2, #29999	@ 0x752f
 8008812:	4293      	cmp	r3, r2
 8008814:	d9f2      	bls.n	80087fc <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8008816:	4b12      	ldr	r3, [pc, #72]	@ (8008860 <SD_write+0xa8>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d102      	bne.n	8008824 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800881e:	2301      	movs	r3, #1
 8008820:	75fb      	strb	r3, [r7, #23]
 8008822:	e017      	b.n	8008854 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8008824:	4b0e      	ldr	r3, [pc, #56]	@ (8008860 <SD_write+0xa8>)
 8008826:	2200      	movs	r2, #0
 8008828:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800882a:	f7f9 f80f 	bl	800184c <HAL_GetTick>
 800882e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008830:	e007      	b.n	8008842 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008832:	f7ff fe99 	bl	8008568 <BSP_SD_GetCardState>
 8008836:	4603      	mov	r3, r0
 8008838:	2b00      	cmp	r3, #0
 800883a:	d102      	bne.n	8008842 <SD_write+0x8a>
          {
            res = RES_OK;
 800883c:	2300      	movs	r3, #0
 800883e:	75fb      	strb	r3, [r7, #23]
            break;
 8008840:	e008      	b.n	8008854 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008842:	f7f9 f803 	bl	800184c <HAL_GetTick>
 8008846:	4602      	mov	r2, r0
 8008848:	693b      	ldr	r3, [r7, #16]
 800884a:	1ad3      	subs	r3, r2, r3
 800884c:	f247 522f 	movw	r2, #29999	@ 0x752f
 8008850:	4293      	cmp	r3, r2
 8008852:	d9ee      	bls.n	8008832 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8008854:	7dfb      	ldrb	r3, [r7, #23]
}
 8008856:	4618      	mov	r0, r3
 8008858:	3718      	adds	r7, #24
 800885a:	46bd      	mov	sp, r7
 800885c:	bd80      	pop	{r7, pc}
 800885e:	bf00      	nop
 8008860:	2000886c 	.word	0x2000886c

08008864 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b08c      	sub	sp, #48	@ 0x30
 8008868:	af00      	add	r7, sp, #0
 800886a:	4603      	mov	r3, r0
 800886c:	603a      	str	r2, [r7, #0]
 800886e:	71fb      	strb	r3, [r7, #7]
 8008870:	460b      	mov	r3, r1
 8008872:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8008874:	2301      	movs	r3, #1
 8008876:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800887a:	4b25      	ldr	r3, [pc, #148]	@ (8008910 <SD_ioctl+0xac>)
 800887c:	781b      	ldrb	r3, [r3, #0]
 800887e:	b2db      	uxtb	r3, r3
 8008880:	f003 0301 	and.w	r3, r3, #1
 8008884:	2b00      	cmp	r3, #0
 8008886:	d001      	beq.n	800888c <SD_ioctl+0x28>
 8008888:	2303      	movs	r3, #3
 800888a:	e03c      	b.n	8008906 <SD_ioctl+0xa2>

  switch (cmd)
 800888c:	79bb      	ldrb	r3, [r7, #6]
 800888e:	2b03      	cmp	r3, #3
 8008890:	d834      	bhi.n	80088fc <SD_ioctl+0x98>
 8008892:	a201      	add	r2, pc, #4	@ (adr r2, 8008898 <SD_ioctl+0x34>)
 8008894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008898:	080088a9 	.word	0x080088a9
 800889c:	080088b1 	.word	0x080088b1
 80088a0:	080088c9 	.word	0x080088c9
 80088a4:	080088e3 	.word	0x080088e3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80088a8:	2300      	movs	r3, #0
 80088aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80088ae:	e028      	b.n	8008902 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80088b0:	f107 030c 	add.w	r3, r7, #12
 80088b4:	4618      	mov	r0, r3
 80088b6:	f7ff fe67 	bl	8008588 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80088ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80088c0:	2300      	movs	r3, #0
 80088c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80088c6:	e01c      	b.n	8008902 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80088c8:	f107 030c 	add.w	r3, r7, #12
 80088cc:	4618      	mov	r0, r3
 80088ce:	f7ff fe5b 	bl	8008588 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80088d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d4:	b29a      	uxth	r2, r3
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80088da:	2300      	movs	r3, #0
 80088dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80088e0:	e00f      	b.n	8008902 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80088e2:	f107 030c 	add.w	r3, r7, #12
 80088e6:	4618      	mov	r0, r3
 80088e8:	f7ff fe4e 	bl	8008588 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80088ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ee:	0a5a      	lsrs	r2, r3, #9
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80088f4:	2300      	movs	r3, #0
 80088f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80088fa:	e002      	b.n	8008902 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80088fc:	2304      	movs	r3, #4
 80088fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8008902:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008906:	4618      	mov	r0, r3
 8008908:	3730      	adds	r7, #48	@ 0x30
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	2000000d 	.word	0x2000000d

08008914 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8008914:	b480      	push	{r7}
 8008916:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8008918:	4b03      	ldr	r3, [pc, #12]	@ (8008928 <BSP_SD_WriteCpltCallback+0x14>)
 800891a:	2201      	movs	r2, #1
 800891c:	601a      	str	r2, [r3, #0]
}
 800891e:	bf00      	nop
 8008920:	46bd      	mov	sp, r7
 8008922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008926:	4770      	bx	lr
 8008928:	2000886c 	.word	0x2000886c

0800892c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800892c:	b480      	push	{r7}
 800892e:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8008930:	4b03      	ldr	r3, [pc, #12]	@ (8008940 <BSP_SD_ReadCpltCallback+0x14>)
 8008932:	2201      	movs	r2, #1
 8008934:	601a      	str	r2, [r3, #0]
}
 8008936:	bf00      	nop
 8008938:	46bd      	mov	sp, r7
 800893a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893e:	4770      	bx	lr
 8008940:	20008870 	.word	0x20008870

08008944 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b084      	sub	sp, #16
 8008948:	af00      	add	r7, sp, #0
 800894a:	4603      	mov	r3, r0
 800894c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800894e:	79fb      	ldrb	r3, [r7, #7]
 8008950:	4a08      	ldr	r2, [pc, #32]	@ (8008974 <disk_status+0x30>)
 8008952:	009b      	lsls	r3, r3, #2
 8008954:	4413      	add	r3, r2
 8008956:	685b      	ldr	r3, [r3, #4]
 8008958:	685b      	ldr	r3, [r3, #4]
 800895a:	79fa      	ldrb	r2, [r7, #7]
 800895c:	4905      	ldr	r1, [pc, #20]	@ (8008974 <disk_status+0x30>)
 800895e:	440a      	add	r2, r1
 8008960:	7a12      	ldrb	r2, [r2, #8]
 8008962:	4610      	mov	r0, r2
 8008964:	4798      	blx	r3
 8008966:	4603      	mov	r3, r0
 8008968:	73fb      	strb	r3, [r7, #15]
  return stat;
 800896a:	7bfb      	ldrb	r3, [r7, #15]
}
 800896c:	4618      	mov	r0, r3
 800896e:	3710      	adds	r7, #16
 8008970:	46bd      	mov	sp, r7
 8008972:	bd80      	pop	{r7, pc}
 8008974:	2000889c 	.word	0x2000889c

08008978 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b084      	sub	sp, #16
 800897c:	af00      	add	r7, sp, #0
 800897e:	4603      	mov	r3, r0
 8008980:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8008982:	2300      	movs	r3, #0
 8008984:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8008986:	79fb      	ldrb	r3, [r7, #7]
 8008988:	4a0e      	ldr	r2, [pc, #56]	@ (80089c4 <disk_initialize+0x4c>)
 800898a:	5cd3      	ldrb	r3, [r2, r3]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d114      	bne.n	80089ba <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008990:	79fb      	ldrb	r3, [r7, #7]
 8008992:	4a0c      	ldr	r2, [pc, #48]	@ (80089c4 <disk_initialize+0x4c>)
 8008994:	009b      	lsls	r3, r3, #2
 8008996:	4413      	add	r3, r2
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	79fa      	ldrb	r2, [r7, #7]
 800899e:	4909      	ldr	r1, [pc, #36]	@ (80089c4 <disk_initialize+0x4c>)
 80089a0:	440a      	add	r2, r1
 80089a2:	7a12      	ldrb	r2, [r2, #8]
 80089a4:	4610      	mov	r0, r2
 80089a6:	4798      	blx	r3
 80089a8:	4603      	mov	r3, r0
 80089aa:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80089ac:	7bfb      	ldrb	r3, [r7, #15]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d103      	bne.n	80089ba <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80089b2:	79fb      	ldrb	r3, [r7, #7]
 80089b4:	4a03      	ldr	r2, [pc, #12]	@ (80089c4 <disk_initialize+0x4c>)
 80089b6:	2101      	movs	r1, #1
 80089b8:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80089ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80089bc:	4618      	mov	r0, r3
 80089be:	3710      	adds	r7, #16
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}
 80089c4:	2000889c 	.word	0x2000889c

080089c8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80089c8:	b590      	push	{r4, r7, lr}
 80089ca:	b087      	sub	sp, #28
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	60b9      	str	r1, [r7, #8]
 80089d0:	607a      	str	r2, [r7, #4]
 80089d2:	603b      	str	r3, [r7, #0]
 80089d4:	4603      	mov	r3, r0
 80089d6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80089d8:	7bfb      	ldrb	r3, [r7, #15]
 80089da:	4a0a      	ldr	r2, [pc, #40]	@ (8008a04 <disk_read+0x3c>)
 80089dc:	009b      	lsls	r3, r3, #2
 80089de:	4413      	add	r3, r2
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	689c      	ldr	r4, [r3, #8]
 80089e4:	7bfb      	ldrb	r3, [r7, #15]
 80089e6:	4a07      	ldr	r2, [pc, #28]	@ (8008a04 <disk_read+0x3c>)
 80089e8:	4413      	add	r3, r2
 80089ea:	7a18      	ldrb	r0, [r3, #8]
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	687a      	ldr	r2, [r7, #4]
 80089f0:	68b9      	ldr	r1, [r7, #8]
 80089f2:	47a0      	blx	r4
 80089f4:	4603      	mov	r3, r0
 80089f6:	75fb      	strb	r3, [r7, #23]
  return res;
 80089f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	371c      	adds	r7, #28
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd90      	pop	{r4, r7, pc}
 8008a02:	bf00      	nop
 8008a04:	2000889c 	.word	0x2000889c

08008a08 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8008a08:	b590      	push	{r4, r7, lr}
 8008a0a:	b087      	sub	sp, #28
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	60b9      	str	r1, [r7, #8]
 8008a10:	607a      	str	r2, [r7, #4]
 8008a12:	603b      	str	r3, [r7, #0]
 8008a14:	4603      	mov	r3, r0
 8008a16:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008a18:	7bfb      	ldrb	r3, [r7, #15]
 8008a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8008a44 <disk_write+0x3c>)
 8008a1c:	009b      	lsls	r3, r3, #2
 8008a1e:	4413      	add	r3, r2
 8008a20:	685b      	ldr	r3, [r3, #4]
 8008a22:	68dc      	ldr	r4, [r3, #12]
 8008a24:	7bfb      	ldrb	r3, [r7, #15]
 8008a26:	4a07      	ldr	r2, [pc, #28]	@ (8008a44 <disk_write+0x3c>)
 8008a28:	4413      	add	r3, r2
 8008a2a:	7a18      	ldrb	r0, [r3, #8]
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	687a      	ldr	r2, [r7, #4]
 8008a30:	68b9      	ldr	r1, [r7, #8]
 8008a32:	47a0      	blx	r4
 8008a34:	4603      	mov	r3, r0
 8008a36:	75fb      	strb	r3, [r7, #23]
  return res;
 8008a38:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	371c      	adds	r7, #28
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd90      	pop	{r4, r7, pc}
 8008a42:	bf00      	nop
 8008a44:	2000889c 	.word	0x2000889c

08008a48 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b084      	sub	sp, #16
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	4603      	mov	r3, r0
 8008a50:	603a      	str	r2, [r7, #0]
 8008a52:	71fb      	strb	r3, [r7, #7]
 8008a54:	460b      	mov	r3, r1
 8008a56:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008a58:	79fb      	ldrb	r3, [r7, #7]
 8008a5a:	4a09      	ldr	r2, [pc, #36]	@ (8008a80 <disk_ioctl+0x38>)
 8008a5c:	009b      	lsls	r3, r3, #2
 8008a5e:	4413      	add	r3, r2
 8008a60:	685b      	ldr	r3, [r3, #4]
 8008a62:	691b      	ldr	r3, [r3, #16]
 8008a64:	79fa      	ldrb	r2, [r7, #7]
 8008a66:	4906      	ldr	r1, [pc, #24]	@ (8008a80 <disk_ioctl+0x38>)
 8008a68:	440a      	add	r2, r1
 8008a6a:	7a10      	ldrb	r0, [r2, #8]
 8008a6c:	79b9      	ldrb	r1, [r7, #6]
 8008a6e:	683a      	ldr	r2, [r7, #0]
 8008a70:	4798      	blx	r3
 8008a72:	4603      	mov	r3, r0
 8008a74:	73fb      	strb	r3, [r7, #15]
  return res;
 8008a76:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3710      	adds	r7, #16
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}
 8008a80:	2000889c 	.word	0x2000889c

08008a84 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008a84:	b480      	push	{r7}
 8008a86:	b085      	sub	sp, #20
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	3301      	adds	r3, #1
 8008a90:	781b      	ldrb	r3, [r3, #0]
 8008a92:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008a94:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008a98:	021b      	lsls	r3, r3, #8
 8008a9a:	b21a      	sxth	r2, r3
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	781b      	ldrb	r3, [r3, #0]
 8008aa0:	b21b      	sxth	r3, r3
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	b21b      	sxth	r3, r3
 8008aa6:	81fb      	strh	r3, [r7, #14]
	return rv;
 8008aa8:	89fb      	ldrh	r3, [r7, #14]
}
 8008aaa:	4618      	mov	r0, r3
 8008aac:	3714      	adds	r7, #20
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab4:	4770      	bx	lr

08008ab6 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008ab6:	b480      	push	{r7}
 8008ab8:	b085      	sub	sp, #20
 8008aba:	af00      	add	r7, sp, #0
 8008abc:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	3303      	adds	r3, #3
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	021b      	lsls	r3, r3, #8
 8008aca:	687a      	ldr	r2, [r7, #4]
 8008acc:	3202      	adds	r2, #2
 8008ace:	7812      	ldrb	r2, [r2, #0]
 8008ad0:	4313      	orrs	r3, r2
 8008ad2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	021b      	lsls	r3, r3, #8
 8008ad8:	687a      	ldr	r2, [r7, #4]
 8008ada:	3201      	adds	r2, #1
 8008adc:	7812      	ldrb	r2, [r2, #0]
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	021b      	lsls	r3, r3, #8
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	7812      	ldrb	r2, [r2, #0]
 8008aea:	4313      	orrs	r3, r2
 8008aec:	60fb      	str	r3, [r7, #12]
	return rv;
 8008aee:	68fb      	ldr	r3, [r7, #12]
}
 8008af0:	4618      	mov	r0, r3
 8008af2:	3714      	adds	r7, #20
 8008af4:	46bd      	mov	sp, r7
 8008af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afa:	4770      	bx	lr

08008afc <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8008afc:	b480      	push	{r7}
 8008afe:	b083      	sub	sp, #12
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
 8008b04:	460b      	mov	r3, r1
 8008b06:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	1c5a      	adds	r2, r3, #1
 8008b0c:	607a      	str	r2, [r7, #4]
 8008b0e:	887a      	ldrh	r2, [r7, #2]
 8008b10:	b2d2      	uxtb	r2, r2
 8008b12:	701a      	strb	r2, [r3, #0]
 8008b14:	887b      	ldrh	r3, [r7, #2]
 8008b16:	0a1b      	lsrs	r3, r3, #8
 8008b18:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	1c5a      	adds	r2, r3, #1
 8008b1e:	607a      	str	r2, [r7, #4]
 8008b20:	887a      	ldrh	r2, [r7, #2]
 8008b22:	b2d2      	uxtb	r2, r2
 8008b24:	701a      	strb	r2, [r3, #0]
}
 8008b26:	bf00      	nop
 8008b28:	370c      	adds	r7, #12
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b30:	4770      	bx	lr

08008b32 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008b32:	b480      	push	{r7}
 8008b34:	b083      	sub	sp, #12
 8008b36:	af00      	add	r7, sp, #0
 8008b38:	6078      	str	r0, [r7, #4]
 8008b3a:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	1c5a      	adds	r2, r3, #1
 8008b40:	607a      	str	r2, [r7, #4]
 8008b42:	683a      	ldr	r2, [r7, #0]
 8008b44:	b2d2      	uxtb	r2, r2
 8008b46:	701a      	strb	r2, [r3, #0]
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	0a1b      	lsrs	r3, r3, #8
 8008b4c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	1c5a      	adds	r2, r3, #1
 8008b52:	607a      	str	r2, [r7, #4]
 8008b54:	683a      	ldr	r2, [r7, #0]
 8008b56:	b2d2      	uxtb	r2, r2
 8008b58:	701a      	strb	r2, [r3, #0]
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	0a1b      	lsrs	r3, r3, #8
 8008b5e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	1c5a      	adds	r2, r3, #1
 8008b64:	607a      	str	r2, [r7, #4]
 8008b66:	683a      	ldr	r2, [r7, #0]
 8008b68:	b2d2      	uxtb	r2, r2
 8008b6a:	701a      	strb	r2, [r3, #0]
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	0a1b      	lsrs	r3, r3, #8
 8008b70:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	1c5a      	adds	r2, r3, #1
 8008b76:	607a      	str	r2, [r7, #4]
 8008b78:	683a      	ldr	r2, [r7, #0]
 8008b7a:	b2d2      	uxtb	r2, r2
 8008b7c:	701a      	strb	r2, [r3, #0]
}
 8008b7e:	bf00      	nop
 8008b80:	370c      	adds	r7, #12
 8008b82:	46bd      	mov	sp, r7
 8008b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b88:	4770      	bx	lr

08008b8a <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008b8a:	b480      	push	{r7}
 8008b8c:	b087      	sub	sp, #28
 8008b8e:	af00      	add	r7, sp, #0
 8008b90:	60f8      	str	r0, [r7, #12]
 8008b92:	60b9      	str	r1, [r7, #8]
 8008b94:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d00d      	beq.n	8008bc0 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008ba4:	693a      	ldr	r2, [r7, #16]
 8008ba6:	1c53      	adds	r3, r2, #1
 8008ba8:	613b      	str	r3, [r7, #16]
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	1c59      	adds	r1, r3, #1
 8008bae:	6179      	str	r1, [r7, #20]
 8008bb0:	7812      	ldrb	r2, [r2, #0]
 8008bb2:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	3b01      	subs	r3, #1
 8008bb8:	607b      	str	r3, [r7, #4]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d1f1      	bne.n	8008ba4 <mem_cpy+0x1a>
	}
}
 8008bc0:	bf00      	nop
 8008bc2:	371c      	adds	r7, #28
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bca:	4770      	bx	lr

08008bcc <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008bcc:	b480      	push	{r7}
 8008bce:	b087      	sub	sp, #28
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	60f8      	str	r0, [r7, #12]
 8008bd4:	60b9      	str	r1, [r7, #8]
 8008bd6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008bdc:	697b      	ldr	r3, [r7, #20]
 8008bde:	1c5a      	adds	r2, r3, #1
 8008be0:	617a      	str	r2, [r7, #20]
 8008be2:	68ba      	ldr	r2, [r7, #8]
 8008be4:	b2d2      	uxtb	r2, r2
 8008be6:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	3b01      	subs	r3, #1
 8008bec:	607b      	str	r3, [r7, #4]
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d1f3      	bne.n	8008bdc <mem_set+0x10>
}
 8008bf4:	bf00      	nop
 8008bf6:	bf00      	nop
 8008bf8:	371c      	adds	r7, #28
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c00:	4770      	bx	lr

08008c02 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008c02:	b480      	push	{r7}
 8008c04:	b089      	sub	sp, #36	@ 0x24
 8008c06:	af00      	add	r7, sp, #0
 8008c08:	60f8      	str	r0, [r7, #12]
 8008c0a:	60b9      	str	r1, [r7, #8]
 8008c0c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	61fb      	str	r3, [r7, #28]
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008c16:	2300      	movs	r3, #0
 8008c18:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008c1a:	69fb      	ldr	r3, [r7, #28]
 8008c1c:	1c5a      	adds	r2, r3, #1
 8008c1e:	61fa      	str	r2, [r7, #28]
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	4619      	mov	r1, r3
 8008c24:	69bb      	ldr	r3, [r7, #24]
 8008c26:	1c5a      	adds	r2, r3, #1
 8008c28:	61ba      	str	r2, [r7, #24]
 8008c2a:	781b      	ldrb	r3, [r3, #0]
 8008c2c:	1acb      	subs	r3, r1, r3
 8008c2e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	3b01      	subs	r3, #1
 8008c34:	607b      	str	r3, [r7, #4]
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d002      	beq.n	8008c42 <mem_cmp+0x40>
 8008c3c:	697b      	ldr	r3, [r7, #20]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d0eb      	beq.n	8008c1a <mem_cmp+0x18>

	return r;
 8008c42:	697b      	ldr	r3, [r7, #20]
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	3724      	adds	r7, #36	@ 0x24
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4e:	4770      	bx	lr

08008c50 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008c50:	b480      	push	{r7}
 8008c52:	b083      	sub	sp, #12
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008c5a:	e002      	b.n	8008c62 <chk_chr+0x12>
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	3301      	adds	r3, #1
 8008c60:	607b      	str	r3, [r7, #4]
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	781b      	ldrb	r3, [r3, #0]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d005      	beq.n	8008c76 <chk_chr+0x26>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	781b      	ldrb	r3, [r3, #0]
 8008c6e:	461a      	mov	r2, r3
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	4293      	cmp	r3, r2
 8008c74:	d1f2      	bne.n	8008c5c <chk_chr+0xc>
	return *str;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	781b      	ldrb	r3, [r3, #0]
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	370c      	adds	r7, #12
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c84:	4770      	bx	lr
	...

08008c88 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b085      	sub	sp, #20
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
 8008c90:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008c92:	2300      	movs	r3, #0
 8008c94:	60bb      	str	r3, [r7, #8]
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	60fb      	str	r3, [r7, #12]
 8008c9a:	e029      	b.n	8008cf0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008c9c:	4a27      	ldr	r2, [pc, #156]	@ (8008d3c <chk_lock+0xb4>)
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	011b      	lsls	r3, r3, #4
 8008ca2:	4413      	add	r3, r2
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d01d      	beq.n	8008ce6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008caa:	4a24      	ldr	r2, [pc, #144]	@ (8008d3c <chk_lock+0xb4>)
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	011b      	lsls	r3, r3, #4
 8008cb0:	4413      	add	r3, r2
 8008cb2:	681a      	ldr	r2, [r3, #0]
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	429a      	cmp	r2, r3
 8008cba:	d116      	bne.n	8008cea <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008cbc:	4a1f      	ldr	r2, [pc, #124]	@ (8008d3c <chk_lock+0xb4>)
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	011b      	lsls	r3, r3, #4
 8008cc2:	4413      	add	r3, r2
 8008cc4:	3304      	adds	r3, #4
 8008cc6:	681a      	ldr	r2, [r3, #0]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008ccc:	429a      	cmp	r2, r3
 8008cce:	d10c      	bne.n	8008cea <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008cd0:	4a1a      	ldr	r2, [pc, #104]	@ (8008d3c <chk_lock+0xb4>)
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	011b      	lsls	r3, r3, #4
 8008cd6:	4413      	add	r3, r2
 8008cd8:	3308      	adds	r3, #8
 8008cda:	681a      	ldr	r2, [r3, #0]
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008ce0:	429a      	cmp	r2, r3
 8008ce2:	d102      	bne.n	8008cea <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008ce4:	e007      	b.n	8008cf6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	3301      	adds	r3, #1
 8008cee:	60fb      	str	r3, [r7, #12]
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	2b01      	cmp	r3, #1
 8008cf4:	d9d2      	bls.n	8008c9c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	2b02      	cmp	r3, #2
 8008cfa:	d109      	bne.n	8008d10 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d102      	bne.n	8008d08 <chk_lock+0x80>
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	2b02      	cmp	r3, #2
 8008d06:	d101      	bne.n	8008d0c <chk_lock+0x84>
 8008d08:	2300      	movs	r3, #0
 8008d0a:	e010      	b.n	8008d2e <chk_lock+0xa6>
 8008d0c:	2312      	movs	r3, #18
 8008d0e:	e00e      	b.n	8008d2e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d108      	bne.n	8008d28 <chk_lock+0xa0>
 8008d16:	4a09      	ldr	r2, [pc, #36]	@ (8008d3c <chk_lock+0xb4>)
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	011b      	lsls	r3, r3, #4
 8008d1c:	4413      	add	r3, r2
 8008d1e:	330c      	adds	r3, #12
 8008d20:	881b      	ldrh	r3, [r3, #0]
 8008d22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d26:	d101      	bne.n	8008d2c <chk_lock+0xa4>
 8008d28:	2310      	movs	r3, #16
 8008d2a:	e000      	b.n	8008d2e <chk_lock+0xa6>
 8008d2c:	2300      	movs	r3, #0
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	3714      	adds	r7, #20
 8008d32:	46bd      	mov	sp, r7
 8008d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d38:	4770      	bx	lr
 8008d3a:	bf00      	nop
 8008d3c:	2000887c 	.word	0x2000887c

08008d40 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008d40:	b480      	push	{r7}
 8008d42:	b083      	sub	sp, #12
 8008d44:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008d46:	2300      	movs	r3, #0
 8008d48:	607b      	str	r3, [r7, #4]
 8008d4a:	e002      	b.n	8008d52 <enq_lock+0x12>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	3301      	adds	r3, #1
 8008d50:	607b      	str	r3, [r7, #4]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2b01      	cmp	r3, #1
 8008d56:	d806      	bhi.n	8008d66 <enq_lock+0x26>
 8008d58:	4a09      	ldr	r2, [pc, #36]	@ (8008d80 <enq_lock+0x40>)
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	011b      	lsls	r3, r3, #4
 8008d5e:	4413      	add	r3, r2
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d1f2      	bne.n	8008d4c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2b02      	cmp	r3, #2
 8008d6a:	bf14      	ite	ne
 8008d6c:	2301      	movne	r3, #1
 8008d6e:	2300      	moveq	r3, #0
 8008d70:	b2db      	uxtb	r3, r3
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	370c      	adds	r7, #12
 8008d76:	46bd      	mov	sp, r7
 8008d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7c:	4770      	bx	lr
 8008d7e:	bf00      	nop
 8008d80:	2000887c 	.word	0x2000887c

08008d84 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008d84:	b480      	push	{r7}
 8008d86:	b085      	sub	sp, #20
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
 8008d8c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008d8e:	2300      	movs	r3, #0
 8008d90:	60fb      	str	r3, [r7, #12]
 8008d92:	e01f      	b.n	8008dd4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008d94:	4a41      	ldr	r2, [pc, #260]	@ (8008e9c <inc_lock+0x118>)
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	011b      	lsls	r3, r3, #4
 8008d9a:	4413      	add	r3, r2
 8008d9c:	681a      	ldr	r2, [r3, #0]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	429a      	cmp	r2, r3
 8008da4:	d113      	bne.n	8008dce <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008da6:	4a3d      	ldr	r2, [pc, #244]	@ (8008e9c <inc_lock+0x118>)
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	011b      	lsls	r3, r3, #4
 8008dac:	4413      	add	r3, r2
 8008dae:	3304      	adds	r3, #4
 8008db0:	681a      	ldr	r2, [r3, #0]
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008db6:	429a      	cmp	r2, r3
 8008db8:	d109      	bne.n	8008dce <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008dba:	4a38      	ldr	r2, [pc, #224]	@ (8008e9c <inc_lock+0x118>)
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	011b      	lsls	r3, r3, #4
 8008dc0:	4413      	add	r3, r2
 8008dc2:	3308      	adds	r3, #8
 8008dc4:	681a      	ldr	r2, [r3, #0]
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008dca:	429a      	cmp	r2, r3
 8008dcc:	d006      	beq.n	8008ddc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	3301      	adds	r3, #1
 8008dd2:	60fb      	str	r3, [r7, #12]
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	2b01      	cmp	r3, #1
 8008dd8:	d9dc      	bls.n	8008d94 <inc_lock+0x10>
 8008dda:	e000      	b.n	8008dde <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008ddc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	2b02      	cmp	r3, #2
 8008de2:	d132      	bne.n	8008e4a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008de4:	2300      	movs	r3, #0
 8008de6:	60fb      	str	r3, [r7, #12]
 8008de8:	e002      	b.n	8008df0 <inc_lock+0x6c>
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	3301      	adds	r3, #1
 8008dee:	60fb      	str	r3, [r7, #12]
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2b01      	cmp	r3, #1
 8008df4:	d806      	bhi.n	8008e04 <inc_lock+0x80>
 8008df6:	4a29      	ldr	r2, [pc, #164]	@ (8008e9c <inc_lock+0x118>)
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	011b      	lsls	r3, r3, #4
 8008dfc:	4413      	add	r3, r2
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d1f2      	bne.n	8008dea <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2b02      	cmp	r3, #2
 8008e08:	d101      	bne.n	8008e0e <inc_lock+0x8a>
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	e040      	b.n	8008e90 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681a      	ldr	r2, [r3, #0]
 8008e12:	4922      	ldr	r1, [pc, #136]	@ (8008e9c <inc_lock+0x118>)
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	011b      	lsls	r3, r3, #4
 8008e18:	440b      	add	r3, r1
 8008e1a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	689a      	ldr	r2, [r3, #8]
 8008e20:	491e      	ldr	r1, [pc, #120]	@ (8008e9c <inc_lock+0x118>)
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	011b      	lsls	r3, r3, #4
 8008e26:	440b      	add	r3, r1
 8008e28:	3304      	adds	r3, #4
 8008e2a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	695a      	ldr	r2, [r3, #20]
 8008e30:	491a      	ldr	r1, [pc, #104]	@ (8008e9c <inc_lock+0x118>)
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	011b      	lsls	r3, r3, #4
 8008e36:	440b      	add	r3, r1
 8008e38:	3308      	adds	r3, #8
 8008e3a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008e3c:	4a17      	ldr	r2, [pc, #92]	@ (8008e9c <inc_lock+0x118>)
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	011b      	lsls	r3, r3, #4
 8008e42:	4413      	add	r3, r2
 8008e44:	330c      	adds	r3, #12
 8008e46:	2200      	movs	r2, #0
 8008e48:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d009      	beq.n	8008e64 <inc_lock+0xe0>
 8008e50:	4a12      	ldr	r2, [pc, #72]	@ (8008e9c <inc_lock+0x118>)
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	011b      	lsls	r3, r3, #4
 8008e56:	4413      	add	r3, r2
 8008e58:	330c      	adds	r3, #12
 8008e5a:	881b      	ldrh	r3, [r3, #0]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d001      	beq.n	8008e64 <inc_lock+0xe0>
 8008e60:	2300      	movs	r3, #0
 8008e62:	e015      	b.n	8008e90 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d108      	bne.n	8008e7c <inc_lock+0xf8>
 8008e6a:	4a0c      	ldr	r2, [pc, #48]	@ (8008e9c <inc_lock+0x118>)
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	011b      	lsls	r3, r3, #4
 8008e70:	4413      	add	r3, r2
 8008e72:	330c      	adds	r3, #12
 8008e74:	881b      	ldrh	r3, [r3, #0]
 8008e76:	3301      	adds	r3, #1
 8008e78:	b29a      	uxth	r2, r3
 8008e7a:	e001      	b.n	8008e80 <inc_lock+0xfc>
 8008e7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008e80:	4906      	ldr	r1, [pc, #24]	@ (8008e9c <inc_lock+0x118>)
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	011b      	lsls	r3, r3, #4
 8008e86:	440b      	add	r3, r1
 8008e88:	330c      	adds	r3, #12
 8008e8a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	3301      	adds	r3, #1
}
 8008e90:	4618      	mov	r0, r3
 8008e92:	3714      	adds	r7, #20
 8008e94:	46bd      	mov	sp, r7
 8008e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9a:	4770      	bx	lr
 8008e9c:	2000887c 	.word	0x2000887c

08008ea0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b085      	sub	sp, #20
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	3b01      	subs	r3, #1
 8008eac:	607b      	str	r3, [r7, #4]
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2b01      	cmp	r3, #1
 8008eb2:	d825      	bhi.n	8008f00 <dec_lock+0x60>
		n = Files[i].ctr;
 8008eb4:	4a17      	ldr	r2, [pc, #92]	@ (8008f14 <dec_lock+0x74>)
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	011b      	lsls	r3, r3, #4
 8008eba:	4413      	add	r3, r2
 8008ebc:	330c      	adds	r3, #12
 8008ebe:	881b      	ldrh	r3, [r3, #0]
 8008ec0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008ec2:	89fb      	ldrh	r3, [r7, #14]
 8008ec4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ec8:	d101      	bne.n	8008ece <dec_lock+0x2e>
 8008eca:	2300      	movs	r3, #0
 8008ecc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008ece:	89fb      	ldrh	r3, [r7, #14]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d002      	beq.n	8008eda <dec_lock+0x3a>
 8008ed4:	89fb      	ldrh	r3, [r7, #14]
 8008ed6:	3b01      	subs	r3, #1
 8008ed8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8008eda:	4a0e      	ldr	r2, [pc, #56]	@ (8008f14 <dec_lock+0x74>)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	011b      	lsls	r3, r3, #4
 8008ee0:	4413      	add	r3, r2
 8008ee2:	330c      	adds	r3, #12
 8008ee4:	89fa      	ldrh	r2, [r7, #14]
 8008ee6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008ee8:	89fb      	ldrh	r3, [r7, #14]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d105      	bne.n	8008efa <dec_lock+0x5a>
 8008eee:	4a09      	ldr	r2, [pc, #36]	@ (8008f14 <dec_lock+0x74>)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	011b      	lsls	r3, r3, #4
 8008ef4:	4413      	add	r3, r2
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8008efa:	2300      	movs	r3, #0
 8008efc:	737b      	strb	r3, [r7, #13]
 8008efe:	e001      	b.n	8008f04 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008f00:	2302      	movs	r3, #2
 8008f02:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008f04:	7b7b      	ldrb	r3, [r7, #13]
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	3714      	adds	r7, #20
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr
 8008f12:	bf00      	nop
 8008f14:	2000887c 	.word	0x2000887c

08008f18 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b085      	sub	sp, #20
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008f20:	2300      	movs	r3, #0
 8008f22:	60fb      	str	r3, [r7, #12]
 8008f24:	e010      	b.n	8008f48 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008f26:	4a0d      	ldr	r2, [pc, #52]	@ (8008f5c <clear_lock+0x44>)
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	011b      	lsls	r3, r3, #4
 8008f2c:	4413      	add	r3, r2
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	687a      	ldr	r2, [r7, #4]
 8008f32:	429a      	cmp	r2, r3
 8008f34:	d105      	bne.n	8008f42 <clear_lock+0x2a>
 8008f36:	4a09      	ldr	r2, [pc, #36]	@ (8008f5c <clear_lock+0x44>)
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	011b      	lsls	r3, r3, #4
 8008f3c:	4413      	add	r3, r2
 8008f3e:	2200      	movs	r2, #0
 8008f40:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	3301      	adds	r3, #1
 8008f46:	60fb      	str	r3, [r7, #12]
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	2b01      	cmp	r3, #1
 8008f4c:	d9eb      	bls.n	8008f26 <clear_lock+0xe>
	}
}
 8008f4e:	bf00      	nop
 8008f50:	bf00      	nop
 8008f52:	3714      	adds	r7, #20
 8008f54:	46bd      	mov	sp, r7
 8008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5a:	4770      	bx	lr
 8008f5c:	2000887c 	.word	0x2000887c

08008f60 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b086      	sub	sp, #24
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008f68:	2300      	movs	r3, #0
 8008f6a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	78db      	ldrb	r3, [r3, #3]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d034      	beq.n	8008fde <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f78:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	7858      	ldrb	r0, [r3, #1]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008f84:	2301      	movs	r3, #1
 8008f86:	697a      	ldr	r2, [r7, #20]
 8008f88:	f7ff fd3e 	bl	8008a08 <disk_write>
 8008f8c:	4603      	mov	r3, r0
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d002      	beq.n	8008f98 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008f92:	2301      	movs	r3, #1
 8008f94:	73fb      	strb	r3, [r7, #15]
 8008f96:	e022      	b.n	8008fde <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fa2:	697a      	ldr	r2, [r7, #20]
 8008fa4:	1ad2      	subs	r2, r2, r3
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6a1b      	ldr	r3, [r3, #32]
 8008faa:	429a      	cmp	r2, r3
 8008fac:	d217      	bcs.n	8008fde <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	789b      	ldrb	r3, [r3, #2]
 8008fb2:	613b      	str	r3, [r7, #16]
 8008fb4:	e010      	b.n	8008fd8 <sync_window+0x78>
					wsect += fs->fsize;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6a1b      	ldr	r3, [r3, #32]
 8008fba:	697a      	ldr	r2, [r7, #20]
 8008fbc:	4413      	add	r3, r2
 8008fbe:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	7858      	ldrb	r0, [r3, #1]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008fca:	2301      	movs	r3, #1
 8008fcc:	697a      	ldr	r2, [r7, #20]
 8008fce:	f7ff fd1b 	bl	8008a08 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008fd2:	693b      	ldr	r3, [r7, #16]
 8008fd4:	3b01      	subs	r3, #1
 8008fd6:	613b      	str	r3, [r7, #16]
 8008fd8:	693b      	ldr	r3, [r7, #16]
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d8eb      	bhi.n	8008fb6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	3718      	adds	r7, #24
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	bd80      	pop	{r7, pc}

08008fe8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b084      	sub	sp, #16
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
 8008ff0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ffa:	683a      	ldr	r2, [r7, #0]
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	d01b      	beq.n	8009038 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f7ff ffad 	bl	8008f60 <sync_window>
 8009006:	4603      	mov	r3, r0
 8009008:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800900a:	7bfb      	ldrb	r3, [r7, #15]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d113      	bne.n	8009038 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	7858      	ldrb	r0, [r3, #1]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800901a:	2301      	movs	r3, #1
 800901c:	683a      	ldr	r2, [r7, #0]
 800901e:	f7ff fcd3 	bl	80089c8 <disk_read>
 8009022:	4603      	mov	r3, r0
 8009024:	2b00      	cmp	r3, #0
 8009026:	d004      	beq.n	8009032 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8009028:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800902c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800902e:	2301      	movs	r3, #1
 8009030:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	683a      	ldr	r2, [r7, #0]
 8009036:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8009038:	7bfb      	ldrb	r3, [r7, #15]
}
 800903a:	4618      	mov	r0, r3
 800903c:	3710      	adds	r7, #16
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}
	...

08009044 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b084      	sub	sp, #16
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f7ff ff87 	bl	8008f60 <sync_window>
 8009052:	4603      	mov	r3, r0
 8009054:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009056:	7bfb      	ldrb	r3, [r7, #15]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d159      	bne.n	8009110 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	781b      	ldrb	r3, [r3, #0]
 8009060:	2b03      	cmp	r3, #3
 8009062:	d149      	bne.n	80090f8 <sync_fs+0xb4>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	791b      	ldrb	r3, [r3, #4]
 8009068:	2b01      	cmp	r3, #1
 800906a:	d145      	bne.n	80090f8 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	899b      	ldrh	r3, [r3, #12]
 8009076:	461a      	mov	r2, r3
 8009078:	2100      	movs	r1, #0
 800907a:	f7ff fda7 	bl	8008bcc <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	3338      	adds	r3, #56	@ 0x38
 8009082:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009086:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800908a:	4618      	mov	r0, r3
 800908c:	f7ff fd36 	bl	8008afc <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	3338      	adds	r3, #56	@ 0x38
 8009094:	4921      	ldr	r1, [pc, #132]	@ (800911c <sync_fs+0xd8>)
 8009096:	4618      	mov	r0, r3
 8009098:	f7ff fd4b 	bl	8008b32 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	3338      	adds	r3, #56	@ 0x38
 80090a0:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80090a4:	491e      	ldr	r1, [pc, #120]	@ (8009120 <sync_fs+0xdc>)
 80090a6:	4618      	mov	r0, r3
 80090a8:	f7ff fd43 	bl	8008b32 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	3338      	adds	r3, #56	@ 0x38
 80090b0:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	699b      	ldr	r3, [r3, #24]
 80090b8:	4619      	mov	r1, r3
 80090ba:	4610      	mov	r0, r2
 80090bc:	f7ff fd39 	bl	8008b32 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	3338      	adds	r3, #56	@ 0x38
 80090c4:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	695b      	ldr	r3, [r3, #20]
 80090cc:	4619      	mov	r1, r3
 80090ce:	4610      	mov	r0, r2
 80090d0:	f7ff fd2f 	bl	8008b32 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090d8:	1c5a      	adds	r2, r3, #1
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	7858      	ldrb	r0, [r3, #1]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80090ec:	2301      	movs	r3, #1
 80090ee:	f7ff fc8b 	bl	8008a08 <disk_write>
			fs->fsi_flag = 0;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2200      	movs	r2, #0
 80090f6:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	785b      	ldrb	r3, [r3, #1]
 80090fc:	2200      	movs	r2, #0
 80090fe:	2100      	movs	r1, #0
 8009100:	4618      	mov	r0, r3
 8009102:	f7ff fca1 	bl	8008a48 <disk_ioctl>
 8009106:	4603      	mov	r3, r0
 8009108:	2b00      	cmp	r3, #0
 800910a:	d001      	beq.n	8009110 <sync_fs+0xcc>
 800910c:	2301      	movs	r3, #1
 800910e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8009110:	7bfb      	ldrb	r3, [r7, #15]
}
 8009112:	4618      	mov	r0, r3
 8009114:	3710      	adds	r7, #16
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}
 800911a:	bf00      	nop
 800911c:	41615252 	.word	0x41615252
 8009120:	61417272 	.word	0x61417272

08009124 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8009124:	b480      	push	{r7}
 8009126:	b083      	sub	sp, #12
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
 800912c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	3b02      	subs	r3, #2
 8009132:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	69db      	ldr	r3, [r3, #28]
 8009138:	3b02      	subs	r3, #2
 800913a:	683a      	ldr	r2, [r7, #0]
 800913c:	429a      	cmp	r2, r3
 800913e:	d301      	bcc.n	8009144 <clust2sect+0x20>
 8009140:	2300      	movs	r3, #0
 8009142:	e008      	b.n	8009156 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	895b      	ldrh	r3, [r3, #10]
 8009148:	461a      	mov	r2, r3
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	fb03 f202 	mul.w	r2, r3, r2
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009154:	4413      	add	r3, r2
}
 8009156:	4618      	mov	r0, r3
 8009158:	370c      	adds	r7, #12
 800915a:	46bd      	mov	sp, r7
 800915c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009160:	4770      	bx	lr

08009162 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8009162:	b580      	push	{r7, lr}
 8009164:	b086      	sub	sp, #24
 8009166:	af00      	add	r7, sp, #0
 8009168:	6078      	str	r0, [r7, #4]
 800916a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	2b01      	cmp	r3, #1
 8009176:	d904      	bls.n	8009182 <get_fat+0x20>
 8009178:	693b      	ldr	r3, [r7, #16]
 800917a:	69db      	ldr	r3, [r3, #28]
 800917c:	683a      	ldr	r2, [r7, #0]
 800917e:	429a      	cmp	r2, r3
 8009180:	d302      	bcc.n	8009188 <get_fat+0x26>
		val = 1;	/* Internal error */
 8009182:	2301      	movs	r3, #1
 8009184:	617b      	str	r3, [r7, #20]
 8009186:	e0ba      	b.n	80092fe <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009188:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800918c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800918e:	693b      	ldr	r3, [r7, #16]
 8009190:	781b      	ldrb	r3, [r3, #0]
 8009192:	2b03      	cmp	r3, #3
 8009194:	f000 8082 	beq.w	800929c <get_fat+0x13a>
 8009198:	2b03      	cmp	r3, #3
 800919a:	f300 80a6 	bgt.w	80092ea <get_fat+0x188>
 800919e:	2b01      	cmp	r3, #1
 80091a0:	d002      	beq.n	80091a8 <get_fat+0x46>
 80091a2:	2b02      	cmp	r3, #2
 80091a4:	d055      	beq.n	8009252 <get_fat+0xf0>
 80091a6:	e0a0      	b.n	80092ea <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	60fb      	str	r3, [r7, #12]
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	085b      	lsrs	r3, r3, #1
 80091b0:	68fa      	ldr	r2, [r7, #12]
 80091b2:	4413      	add	r3, r2
 80091b4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80091b6:	693b      	ldr	r3, [r7, #16]
 80091b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	899b      	ldrh	r3, [r3, #12]
 80091be:	4619      	mov	r1, r3
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80091c6:	4413      	add	r3, r2
 80091c8:	4619      	mov	r1, r3
 80091ca:	6938      	ldr	r0, [r7, #16]
 80091cc:	f7ff ff0c 	bl	8008fe8 <move_window>
 80091d0:	4603      	mov	r3, r0
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	f040 808c 	bne.w	80092f0 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	1c5a      	adds	r2, r3, #1
 80091dc:	60fa      	str	r2, [r7, #12]
 80091de:	693a      	ldr	r2, [r7, #16]
 80091e0:	8992      	ldrh	r2, [r2, #12]
 80091e2:	fbb3 f1f2 	udiv	r1, r3, r2
 80091e6:	fb01 f202 	mul.w	r2, r1, r2
 80091ea:	1a9b      	subs	r3, r3, r2
 80091ec:	693a      	ldr	r2, [r7, #16]
 80091ee:	4413      	add	r3, r2
 80091f0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80091f4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80091f6:	693b      	ldr	r3, [r7, #16]
 80091f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	899b      	ldrh	r3, [r3, #12]
 80091fe:	4619      	mov	r1, r3
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	fbb3 f3f1 	udiv	r3, r3, r1
 8009206:	4413      	add	r3, r2
 8009208:	4619      	mov	r1, r3
 800920a:	6938      	ldr	r0, [r7, #16]
 800920c:	f7ff feec 	bl	8008fe8 <move_window>
 8009210:	4603      	mov	r3, r0
 8009212:	2b00      	cmp	r3, #0
 8009214:	d16e      	bne.n	80092f4 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 8009216:	693b      	ldr	r3, [r7, #16]
 8009218:	899b      	ldrh	r3, [r3, #12]
 800921a:	461a      	mov	r2, r3
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009222:	fb01 f202 	mul.w	r2, r1, r2
 8009226:	1a9b      	subs	r3, r3, r2
 8009228:	693a      	ldr	r2, [r7, #16]
 800922a:	4413      	add	r3, r2
 800922c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009230:	021b      	lsls	r3, r3, #8
 8009232:	68ba      	ldr	r2, [r7, #8]
 8009234:	4313      	orrs	r3, r2
 8009236:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	f003 0301 	and.w	r3, r3, #1
 800923e:	2b00      	cmp	r3, #0
 8009240:	d002      	beq.n	8009248 <get_fat+0xe6>
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	091b      	lsrs	r3, r3, #4
 8009246:	e002      	b.n	800924e <get_fat+0xec>
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800924e:	617b      	str	r3, [r7, #20]
			break;
 8009250:	e055      	b.n	80092fe <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009256:	693b      	ldr	r3, [r7, #16]
 8009258:	899b      	ldrh	r3, [r3, #12]
 800925a:	085b      	lsrs	r3, r3, #1
 800925c:	b29b      	uxth	r3, r3
 800925e:	4619      	mov	r1, r3
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	fbb3 f3f1 	udiv	r3, r3, r1
 8009266:	4413      	add	r3, r2
 8009268:	4619      	mov	r1, r3
 800926a:	6938      	ldr	r0, [r7, #16]
 800926c:	f7ff febc 	bl	8008fe8 <move_window>
 8009270:	4603      	mov	r3, r0
 8009272:	2b00      	cmp	r3, #0
 8009274:	d140      	bne.n	80092f8 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8009276:	693b      	ldr	r3, [r7, #16]
 8009278:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	005b      	lsls	r3, r3, #1
 8009280:	693a      	ldr	r2, [r7, #16]
 8009282:	8992      	ldrh	r2, [r2, #12]
 8009284:	fbb3 f0f2 	udiv	r0, r3, r2
 8009288:	fb00 f202 	mul.w	r2, r0, r2
 800928c:	1a9b      	subs	r3, r3, r2
 800928e:	440b      	add	r3, r1
 8009290:	4618      	mov	r0, r3
 8009292:	f7ff fbf7 	bl	8008a84 <ld_word>
 8009296:	4603      	mov	r3, r0
 8009298:	617b      	str	r3, [r7, #20]
			break;
 800929a:	e030      	b.n	80092fe <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	899b      	ldrh	r3, [r3, #12]
 80092a4:	089b      	lsrs	r3, r3, #2
 80092a6:	b29b      	uxth	r3, r3
 80092a8:	4619      	mov	r1, r3
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	fbb3 f3f1 	udiv	r3, r3, r1
 80092b0:	4413      	add	r3, r2
 80092b2:	4619      	mov	r1, r3
 80092b4:	6938      	ldr	r0, [r7, #16]
 80092b6:	f7ff fe97 	bl	8008fe8 <move_window>
 80092ba:	4603      	mov	r3, r0
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d11d      	bne.n	80092fc <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	009b      	lsls	r3, r3, #2
 80092ca:	693a      	ldr	r2, [r7, #16]
 80092cc:	8992      	ldrh	r2, [r2, #12]
 80092ce:	fbb3 f0f2 	udiv	r0, r3, r2
 80092d2:	fb00 f202 	mul.w	r2, r0, r2
 80092d6:	1a9b      	subs	r3, r3, r2
 80092d8:	440b      	add	r3, r1
 80092da:	4618      	mov	r0, r3
 80092dc:	f7ff fbeb 	bl	8008ab6 <ld_dword>
 80092e0:	4603      	mov	r3, r0
 80092e2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80092e6:	617b      	str	r3, [r7, #20]
			break;
 80092e8:	e009      	b.n	80092fe <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80092ea:	2301      	movs	r3, #1
 80092ec:	617b      	str	r3, [r7, #20]
 80092ee:	e006      	b.n	80092fe <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80092f0:	bf00      	nop
 80092f2:	e004      	b.n	80092fe <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80092f4:	bf00      	nop
 80092f6:	e002      	b.n	80092fe <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80092f8:	bf00      	nop
 80092fa:	e000      	b.n	80092fe <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80092fc:	bf00      	nop
		}
	}

	return val;
 80092fe:	697b      	ldr	r3, [r7, #20]
}
 8009300:	4618      	mov	r0, r3
 8009302:	3718      	adds	r7, #24
 8009304:	46bd      	mov	sp, r7
 8009306:	bd80      	pop	{r7, pc}

08009308 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8009308:	b590      	push	{r4, r7, lr}
 800930a:	b089      	sub	sp, #36	@ 0x24
 800930c:	af00      	add	r7, sp, #0
 800930e:	60f8      	str	r0, [r7, #12]
 8009310:	60b9      	str	r1, [r7, #8]
 8009312:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8009314:	2302      	movs	r3, #2
 8009316:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	2b01      	cmp	r3, #1
 800931c:	f240 8109 	bls.w	8009532 <put_fat+0x22a>
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	69db      	ldr	r3, [r3, #28]
 8009324:	68ba      	ldr	r2, [r7, #8]
 8009326:	429a      	cmp	r2, r3
 8009328:	f080 8103 	bcs.w	8009532 <put_fat+0x22a>
		switch (fs->fs_type) {
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	781b      	ldrb	r3, [r3, #0]
 8009330:	2b03      	cmp	r3, #3
 8009332:	f000 80b6 	beq.w	80094a2 <put_fat+0x19a>
 8009336:	2b03      	cmp	r3, #3
 8009338:	f300 80fb 	bgt.w	8009532 <put_fat+0x22a>
 800933c:	2b01      	cmp	r3, #1
 800933e:	d003      	beq.n	8009348 <put_fat+0x40>
 8009340:	2b02      	cmp	r3, #2
 8009342:	f000 8083 	beq.w	800944c <put_fat+0x144>
 8009346:	e0f4      	b.n	8009532 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	61bb      	str	r3, [r7, #24]
 800934c:	69bb      	ldr	r3, [r7, #24]
 800934e:	085b      	lsrs	r3, r3, #1
 8009350:	69ba      	ldr	r2, [r7, #24]
 8009352:	4413      	add	r3, r2
 8009354:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	899b      	ldrh	r3, [r3, #12]
 800935e:	4619      	mov	r1, r3
 8009360:	69bb      	ldr	r3, [r7, #24]
 8009362:	fbb3 f3f1 	udiv	r3, r3, r1
 8009366:	4413      	add	r3, r2
 8009368:	4619      	mov	r1, r3
 800936a:	68f8      	ldr	r0, [r7, #12]
 800936c:	f7ff fe3c 	bl	8008fe8 <move_window>
 8009370:	4603      	mov	r3, r0
 8009372:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009374:	7ffb      	ldrb	r3, [r7, #31]
 8009376:	2b00      	cmp	r3, #0
 8009378:	f040 80d4 	bne.w	8009524 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009382:	69bb      	ldr	r3, [r7, #24]
 8009384:	1c5a      	adds	r2, r3, #1
 8009386:	61ba      	str	r2, [r7, #24]
 8009388:	68fa      	ldr	r2, [r7, #12]
 800938a:	8992      	ldrh	r2, [r2, #12]
 800938c:	fbb3 f0f2 	udiv	r0, r3, r2
 8009390:	fb00 f202 	mul.w	r2, r0, r2
 8009394:	1a9b      	subs	r3, r3, r2
 8009396:	440b      	add	r3, r1
 8009398:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	f003 0301 	and.w	r3, r3, #1
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d00d      	beq.n	80093c0 <put_fat+0xb8>
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	781b      	ldrb	r3, [r3, #0]
 80093a8:	b25b      	sxtb	r3, r3
 80093aa:	f003 030f 	and.w	r3, r3, #15
 80093ae:	b25a      	sxtb	r2, r3
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	b25b      	sxtb	r3, r3
 80093b4:	011b      	lsls	r3, r3, #4
 80093b6:	b25b      	sxtb	r3, r3
 80093b8:	4313      	orrs	r3, r2
 80093ba:	b25b      	sxtb	r3, r3
 80093bc:	b2db      	uxtb	r3, r3
 80093be:	e001      	b.n	80093c4 <put_fat+0xbc>
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	697a      	ldr	r2, [r7, #20]
 80093c6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	2201      	movs	r2, #1
 80093cc:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	899b      	ldrh	r3, [r3, #12]
 80093d6:	4619      	mov	r1, r3
 80093d8:	69bb      	ldr	r3, [r7, #24]
 80093da:	fbb3 f3f1 	udiv	r3, r3, r1
 80093de:	4413      	add	r3, r2
 80093e0:	4619      	mov	r1, r3
 80093e2:	68f8      	ldr	r0, [r7, #12]
 80093e4:	f7ff fe00 	bl	8008fe8 <move_window>
 80093e8:	4603      	mov	r3, r0
 80093ea:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80093ec:	7ffb      	ldrb	r3, [r7, #31]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	f040 809a 	bne.w	8009528 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	899b      	ldrh	r3, [r3, #12]
 80093fe:	461a      	mov	r2, r3
 8009400:	69bb      	ldr	r3, [r7, #24]
 8009402:	fbb3 f0f2 	udiv	r0, r3, r2
 8009406:	fb00 f202 	mul.w	r2, r0, r2
 800940a:	1a9b      	subs	r3, r3, r2
 800940c:	440b      	add	r3, r1
 800940e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	f003 0301 	and.w	r3, r3, #1
 8009416:	2b00      	cmp	r3, #0
 8009418:	d003      	beq.n	8009422 <put_fat+0x11a>
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	091b      	lsrs	r3, r3, #4
 800941e:	b2db      	uxtb	r3, r3
 8009420:	e00e      	b.n	8009440 <put_fat+0x138>
 8009422:	697b      	ldr	r3, [r7, #20]
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	b25b      	sxtb	r3, r3
 8009428:	f023 030f 	bic.w	r3, r3, #15
 800942c:	b25a      	sxtb	r2, r3
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	0a1b      	lsrs	r3, r3, #8
 8009432:	b25b      	sxtb	r3, r3
 8009434:	f003 030f 	and.w	r3, r3, #15
 8009438:	b25b      	sxtb	r3, r3
 800943a:	4313      	orrs	r3, r2
 800943c:	b25b      	sxtb	r3, r3
 800943e:	b2db      	uxtb	r3, r3
 8009440:	697a      	ldr	r2, [r7, #20]
 8009442:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	2201      	movs	r2, #1
 8009448:	70da      	strb	r2, [r3, #3]
			break;
 800944a:	e072      	b.n	8009532 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	899b      	ldrh	r3, [r3, #12]
 8009454:	085b      	lsrs	r3, r3, #1
 8009456:	b29b      	uxth	r3, r3
 8009458:	4619      	mov	r1, r3
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	fbb3 f3f1 	udiv	r3, r3, r1
 8009460:	4413      	add	r3, r2
 8009462:	4619      	mov	r1, r3
 8009464:	68f8      	ldr	r0, [r7, #12]
 8009466:	f7ff fdbf 	bl	8008fe8 <move_window>
 800946a:	4603      	mov	r3, r0
 800946c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800946e:	7ffb      	ldrb	r3, [r7, #31]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d15b      	bne.n	800952c <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	005b      	lsls	r3, r3, #1
 800947e:	68fa      	ldr	r2, [r7, #12]
 8009480:	8992      	ldrh	r2, [r2, #12]
 8009482:	fbb3 f0f2 	udiv	r0, r3, r2
 8009486:	fb00 f202 	mul.w	r2, r0, r2
 800948a:	1a9b      	subs	r3, r3, r2
 800948c:	440b      	add	r3, r1
 800948e:	687a      	ldr	r2, [r7, #4]
 8009490:	b292      	uxth	r2, r2
 8009492:	4611      	mov	r1, r2
 8009494:	4618      	mov	r0, r3
 8009496:	f7ff fb31 	bl	8008afc <st_word>
			fs->wflag = 1;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	2201      	movs	r2, #1
 800949e:	70da      	strb	r2, [r3, #3]
			break;
 80094a0:	e047      	b.n	8009532 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	899b      	ldrh	r3, [r3, #12]
 80094aa:	089b      	lsrs	r3, r3, #2
 80094ac:	b29b      	uxth	r3, r3
 80094ae:	4619      	mov	r1, r3
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80094b6:	4413      	add	r3, r2
 80094b8:	4619      	mov	r1, r3
 80094ba:	68f8      	ldr	r0, [r7, #12]
 80094bc:	f7ff fd94 	bl	8008fe8 <move_window>
 80094c0:	4603      	mov	r3, r0
 80094c2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80094c4:	7ffb      	ldrb	r3, [r7, #31]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d132      	bne.n	8009530 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80094d6:	68bb      	ldr	r3, [r7, #8]
 80094d8:	009b      	lsls	r3, r3, #2
 80094da:	68fa      	ldr	r2, [r7, #12]
 80094dc:	8992      	ldrh	r2, [r2, #12]
 80094de:	fbb3 f0f2 	udiv	r0, r3, r2
 80094e2:	fb00 f202 	mul.w	r2, r0, r2
 80094e6:	1a9b      	subs	r3, r3, r2
 80094e8:	440b      	add	r3, r1
 80094ea:	4618      	mov	r0, r3
 80094ec:	f7ff fae3 	bl	8008ab6 <ld_dword>
 80094f0:	4603      	mov	r3, r0
 80094f2:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80094f6:	4323      	orrs	r3, r4
 80094f8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	009b      	lsls	r3, r3, #2
 8009504:	68fa      	ldr	r2, [r7, #12]
 8009506:	8992      	ldrh	r2, [r2, #12]
 8009508:	fbb3 f0f2 	udiv	r0, r3, r2
 800950c:	fb00 f202 	mul.w	r2, r0, r2
 8009510:	1a9b      	subs	r3, r3, r2
 8009512:	440b      	add	r3, r1
 8009514:	6879      	ldr	r1, [r7, #4]
 8009516:	4618      	mov	r0, r3
 8009518:	f7ff fb0b 	bl	8008b32 <st_dword>
			fs->wflag = 1;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	2201      	movs	r2, #1
 8009520:	70da      	strb	r2, [r3, #3]
			break;
 8009522:	e006      	b.n	8009532 <put_fat+0x22a>
			if (res != FR_OK) break;
 8009524:	bf00      	nop
 8009526:	e004      	b.n	8009532 <put_fat+0x22a>
			if (res != FR_OK) break;
 8009528:	bf00      	nop
 800952a:	e002      	b.n	8009532 <put_fat+0x22a>
			if (res != FR_OK) break;
 800952c:	bf00      	nop
 800952e:	e000      	b.n	8009532 <put_fat+0x22a>
			if (res != FR_OK) break;
 8009530:	bf00      	nop
		}
	}
	return res;
 8009532:	7ffb      	ldrb	r3, [r7, #31]
}
 8009534:	4618      	mov	r0, r3
 8009536:	3724      	adds	r7, #36	@ 0x24
 8009538:	46bd      	mov	sp, r7
 800953a:	bd90      	pop	{r4, r7, pc}

0800953c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b088      	sub	sp, #32
 8009540:	af00      	add	r7, sp, #0
 8009542:	60f8      	str	r0, [r7, #12]
 8009544:	60b9      	str	r1, [r7, #8]
 8009546:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8009548:	2300      	movs	r3, #0
 800954a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	2b01      	cmp	r3, #1
 8009556:	d904      	bls.n	8009562 <remove_chain+0x26>
 8009558:	69bb      	ldr	r3, [r7, #24]
 800955a:	69db      	ldr	r3, [r3, #28]
 800955c:	68ba      	ldr	r2, [r7, #8]
 800955e:	429a      	cmp	r2, r3
 8009560:	d301      	bcc.n	8009566 <remove_chain+0x2a>
 8009562:	2302      	movs	r3, #2
 8009564:	e04b      	b.n	80095fe <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d00c      	beq.n	8009586 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800956c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009570:	6879      	ldr	r1, [r7, #4]
 8009572:	69b8      	ldr	r0, [r7, #24]
 8009574:	f7ff fec8 	bl	8009308 <put_fat>
 8009578:	4603      	mov	r3, r0
 800957a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800957c:	7ffb      	ldrb	r3, [r7, #31]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d001      	beq.n	8009586 <remove_chain+0x4a>
 8009582:	7ffb      	ldrb	r3, [r7, #31]
 8009584:	e03b      	b.n	80095fe <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8009586:	68b9      	ldr	r1, [r7, #8]
 8009588:	68f8      	ldr	r0, [r7, #12]
 800958a:	f7ff fdea 	bl	8009162 <get_fat>
 800958e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009590:	697b      	ldr	r3, [r7, #20]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d031      	beq.n	80095fa <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8009596:	697b      	ldr	r3, [r7, #20]
 8009598:	2b01      	cmp	r3, #1
 800959a:	d101      	bne.n	80095a0 <remove_chain+0x64>
 800959c:	2302      	movs	r3, #2
 800959e:	e02e      	b.n	80095fe <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80095a0:	697b      	ldr	r3, [r7, #20]
 80095a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80095a6:	d101      	bne.n	80095ac <remove_chain+0x70>
 80095a8:	2301      	movs	r3, #1
 80095aa:	e028      	b.n	80095fe <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80095ac:	2200      	movs	r2, #0
 80095ae:	68b9      	ldr	r1, [r7, #8]
 80095b0:	69b8      	ldr	r0, [r7, #24]
 80095b2:	f7ff fea9 	bl	8009308 <put_fat>
 80095b6:	4603      	mov	r3, r0
 80095b8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80095ba:	7ffb      	ldrb	r3, [r7, #31]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d001      	beq.n	80095c4 <remove_chain+0x88>
 80095c0:	7ffb      	ldrb	r3, [r7, #31]
 80095c2:	e01c      	b.n	80095fe <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80095c4:	69bb      	ldr	r3, [r7, #24]
 80095c6:	699a      	ldr	r2, [r3, #24]
 80095c8:	69bb      	ldr	r3, [r7, #24]
 80095ca:	69db      	ldr	r3, [r3, #28]
 80095cc:	3b02      	subs	r3, #2
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d20b      	bcs.n	80095ea <remove_chain+0xae>
			fs->free_clst++;
 80095d2:	69bb      	ldr	r3, [r7, #24]
 80095d4:	699b      	ldr	r3, [r3, #24]
 80095d6:	1c5a      	adds	r2, r3, #1
 80095d8:	69bb      	ldr	r3, [r7, #24]
 80095da:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 80095dc:	69bb      	ldr	r3, [r7, #24]
 80095de:	791b      	ldrb	r3, [r3, #4]
 80095e0:	f043 0301 	orr.w	r3, r3, #1
 80095e4:	b2da      	uxtb	r2, r3
 80095e6:	69bb      	ldr	r3, [r7, #24]
 80095e8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80095ea:	697b      	ldr	r3, [r7, #20]
 80095ec:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80095ee:	69bb      	ldr	r3, [r7, #24]
 80095f0:	69db      	ldr	r3, [r3, #28]
 80095f2:	68ba      	ldr	r2, [r7, #8]
 80095f4:	429a      	cmp	r2, r3
 80095f6:	d3c6      	bcc.n	8009586 <remove_chain+0x4a>
 80095f8:	e000      	b.n	80095fc <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80095fa:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80095fc:	2300      	movs	r3, #0
}
 80095fe:	4618      	mov	r0, r3
 8009600:	3720      	adds	r7, #32
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}

08009606 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8009606:	b580      	push	{r7, lr}
 8009608:	b088      	sub	sp, #32
 800960a:	af00      	add	r7, sp, #0
 800960c:	6078      	str	r0, [r7, #4]
 800960e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d10d      	bne.n	8009638 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800961c:	693b      	ldr	r3, [r7, #16]
 800961e:	695b      	ldr	r3, [r3, #20]
 8009620:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009622:	69bb      	ldr	r3, [r7, #24]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d004      	beq.n	8009632 <create_chain+0x2c>
 8009628:	693b      	ldr	r3, [r7, #16]
 800962a:	69db      	ldr	r3, [r3, #28]
 800962c:	69ba      	ldr	r2, [r7, #24]
 800962e:	429a      	cmp	r2, r3
 8009630:	d31b      	bcc.n	800966a <create_chain+0x64>
 8009632:	2301      	movs	r3, #1
 8009634:	61bb      	str	r3, [r7, #24]
 8009636:	e018      	b.n	800966a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8009638:	6839      	ldr	r1, [r7, #0]
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f7ff fd91 	bl	8009162 <get_fat>
 8009640:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	2b01      	cmp	r3, #1
 8009646:	d801      	bhi.n	800964c <create_chain+0x46>
 8009648:	2301      	movs	r3, #1
 800964a:	e070      	b.n	800972e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009652:	d101      	bne.n	8009658 <create_chain+0x52>
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	e06a      	b.n	800972e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8009658:	693b      	ldr	r3, [r7, #16]
 800965a:	69db      	ldr	r3, [r3, #28]
 800965c:	68fa      	ldr	r2, [r7, #12]
 800965e:	429a      	cmp	r2, r3
 8009660:	d201      	bcs.n	8009666 <create_chain+0x60>
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	e063      	b.n	800972e <create_chain+0x128>
		scl = clst;
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800966a:	69bb      	ldr	r3, [r7, #24]
 800966c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800966e:	69fb      	ldr	r3, [r7, #28]
 8009670:	3301      	adds	r3, #1
 8009672:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009674:	693b      	ldr	r3, [r7, #16]
 8009676:	69db      	ldr	r3, [r3, #28]
 8009678:	69fa      	ldr	r2, [r7, #28]
 800967a:	429a      	cmp	r2, r3
 800967c:	d307      	bcc.n	800968e <create_chain+0x88>
				ncl = 2;
 800967e:	2302      	movs	r3, #2
 8009680:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8009682:	69fa      	ldr	r2, [r7, #28]
 8009684:	69bb      	ldr	r3, [r7, #24]
 8009686:	429a      	cmp	r2, r3
 8009688:	d901      	bls.n	800968e <create_chain+0x88>
 800968a:	2300      	movs	r3, #0
 800968c:	e04f      	b.n	800972e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800968e:	69f9      	ldr	r1, [r7, #28]
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f7ff fd66 	bl	8009162 <get_fat>
 8009696:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d00e      	beq.n	80096bc <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	2b01      	cmp	r3, #1
 80096a2:	d003      	beq.n	80096ac <create_chain+0xa6>
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80096aa:	d101      	bne.n	80096b0 <create_chain+0xaa>
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	e03e      	b.n	800972e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80096b0:	69fa      	ldr	r2, [r7, #28]
 80096b2:	69bb      	ldr	r3, [r7, #24]
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d1da      	bne.n	800966e <create_chain+0x68>
 80096b8:	2300      	movs	r3, #0
 80096ba:	e038      	b.n	800972e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80096bc:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80096be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80096c2:	69f9      	ldr	r1, [r7, #28]
 80096c4:	6938      	ldr	r0, [r7, #16]
 80096c6:	f7ff fe1f 	bl	8009308 <put_fat>
 80096ca:	4603      	mov	r3, r0
 80096cc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80096ce:	7dfb      	ldrb	r3, [r7, #23]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d109      	bne.n	80096e8 <create_chain+0xe2>
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d006      	beq.n	80096e8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80096da:	69fa      	ldr	r2, [r7, #28]
 80096dc:	6839      	ldr	r1, [r7, #0]
 80096de:	6938      	ldr	r0, [r7, #16]
 80096e0:	f7ff fe12 	bl	8009308 <put_fat>
 80096e4:	4603      	mov	r3, r0
 80096e6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80096e8:	7dfb      	ldrb	r3, [r7, #23]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d116      	bne.n	800971c <create_chain+0x116>
		fs->last_clst = ncl;
 80096ee:	693b      	ldr	r3, [r7, #16]
 80096f0:	69fa      	ldr	r2, [r7, #28]
 80096f2:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	699a      	ldr	r2, [r3, #24]
 80096f8:	693b      	ldr	r3, [r7, #16]
 80096fa:	69db      	ldr	r3, [r3, #28]
 80096fc:	3b02      	subs	r3, #2
 80096fe:	429a      	cmp	r2, r3
 8009700:	d804      	bhi.n	800970c <create_chain+0x106>
 8009702:	693b      	ldr	r3, [r7, #16]
 8009704:	699b      	ldr	r3, [r3, #24]
 8009706:	1e5a      	subs	r2, r3, #1
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800970c:	693b      	ldr	r3, [r7, #16]
 800970e:	791b      	ldrb	r3, [r3, #4]
 8009710:	f043 0301 	orr.w	r3, r3, #1
 8009714:	b2da      	uxtb	r2, r3
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	711a      	strb	r2, [r3, #4]
 800971a:	e007      	b.n	800972c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800971c:	7dfb      	ldrb	r3, [r7, #23]
 800971e:	2b01      	cmp	r3, #1
 8009720:	d102      	bne.n	8009728 <create_chain+0x122>
 8009722:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009726:	e000      	b.n	800972a <create_chain+0x124>
 8009728:	2301      	movs	r3, #1
 800972a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800972c:	69fb      	ldr	r3, [r7, #28]
}
 800972e:	4618      	mov	r0, r3
 8009730:	3720      	adds	r7, #32
 8009732:	46bd      	mov	sp, r7
 8009734:	bd80      	pop	{r7, pc}

08009736 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8009736:	b480      	push	{r7}
 8009738:	b087      	sub	sp, #28
 800973a:	af00      	add	r7, sp, #0
 800973c:	6078      	str	r0, [r7, #4]
 800973e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800974a:	3304      	adds	r3, #4
 800974c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	899b      	ldrh	r3, [r3, #12]
 8009752:	461a      	mov	r2, r3
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	fbb3 f3f2 	udiv	r3, r3, r2
 800975a:	68fa      	ldr	r2, [r7, #12]
 800975c:	8952      	ldrh	r2, [r2, #10]
 800975e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009762:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009764:	693b      	ldr	r3, [r7, #16]
 8009766:	1d1a      	adds	r2, r3, #4
 8009768:	613a      	str	r2, [r7, #16]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d101      	bne.n	8009778 <clmt_clust+0x42>
 8009774:	2300      	movs	r3, #0
 8009776:	e010      	b.n	800979a <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8009778:	697a      	ldr	r2, [r7, #20]
 800977a:	68bb      	ldr	r3, [r7, #8]
 800977c:	429a      	cmp	r2, r3
 800977e:	d307      	bcc.n	8009790 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8009780:	697a      	ldr	r2, [r7, #20]
 8009782:	68bb      	ldr	r3, [r7, #8]
 8009784:	1ad3      	subs	r3, r2, r3
 8009786:	617b      	str	r3, [r7, #20]
 8009788:	693b      	ldr	r3, [r7, #16]
 800978a:	3304      	adds	r3, #4
 800978c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800978e:	e7e9      	b.n	8009764 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8009790:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8009792:	693b      	ldr	r3, [r7, #16]
 8009794:	681a      	ldr	r2, [r3, #0]
 8009796:	697b      	ldr	r3, [r7, #20]
 8009798:	4413      	add	r3, r2
}
 800979a:	4618      	mov	r0, r3
 800979c:	371c      	adds	r7, #28
 800979e:	46bd      	mov	sp, r7
 80097a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a4:	4770      	bx	lr

080097a6 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80097a6:	b580      	push	{r7, lr}
 80097a8:	b086      	sub	sp, #24
 80097aa:	af00      	add	r7, sp, #0
 80097ac:	6078      	str	r0, [r7, #4]
 80097ae:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80097bc:	d204      	bcs.n	80097c8 <dir_sdi+0x22>
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	f003 031f 	and.w	r3, r3, #31
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d001      	beq.n	80097cc <dir_sdi+0x26>
		return FR_INT_ERR;
 80097c8:	2302      	movs	r3, #2
 80097ca:	e071      	b.n	80098b0 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	683a      	ldr	r2, [r7, #0]
 80097d0:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	689b      	ldr	r3, [r3, #8]
 80097d6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80097d8:	697b      	ldr	r3, [r7, #20]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d106      	bne.n	80097ec <dir_sdi+0x46>
 80097de:	693b      	ldr	r3, [r7, #16]
 80097e0:	781b      	ldrb	r3, [r3, #0]
 80097e2:	2b02      	cmp	r3, #2
 80097e4:	d902      	bls.n	80097ec <dir_sdi+0x46>
		clst = fs->dirbase;
 80097e6:	693b      	ldr	r3, [r7, #16]
 80097e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097ea:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d10c      	bne.n	800980c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	095b      	lsrs	r3, r3, #5
 80097f6:	693a      	ldr	r2, [r7, #16]
 80097f8:	8912      	ldrh	r2, [r2, #8]
 80097fa:	4293      	cmp	r3, r2
 80097fc:	d301      	bcc.n	8009802 <dir_sdi+0x5c>
 80097fe:	2302      	movs	r3, #2
 8009800:	e056      	b.n	80098b0 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	61da      	str	r2, [r3, #28]
 800980a:	e02d      	b.n	8009868 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800980c:	693b      	ldr	r3, [r7, #16]
 800980e:	895b      	ldrh	r3, [r3, #10]
 8009810:	461a      	mov	r2, r3
 8009812:	693b      	ldr	r3, [r7, #16]
 8009814:	899b      	ldrh	r3, [r3, #12]
 8009816:	fb02 f303 	mul.w	r3, r2, r3
 800981a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800981c:	e019      	b.n	8009852 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6979      	ldr	r1, [r7, #20]
 8009822:	4618      	mov	r0, r3
 8009824:	f7ff fc9d 	bl	8009162 <get_fat>
 8009828:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009830:	d101      	bne.n	8009836 <dir_sdi+0x90>
 8009832:	2301      	movs	r3, #1
 8009834:	e03c      	b.n	80098b0 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8009836:	697b      	ldr	r3, [r7, #20]
 8009838:	2b01      	cmp	r3, #1
 800983a:	d904      	bls.n	8009846 <dir_sdi+0xa0>
 800983c:	693b      	ldr	r3, [r7, #16]
 800983e:	69db      	ldr	r3, [r3, #28]
 8009840:	697a      	ldr	r2, [r7, #20]
 8009842:	429a      	cmp	r2, r3
 8009844:	d301      	bcc.n	800984a <dir_sdi+0xa4>
 8009846:	2302      	movs	r3, #2
 8009848:	e032      	b.n	80098b0 <dir_sdi+0x10a>
			ofs -= csz;
 800984a:	683a      	ldr	r2, [r7, #0]
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	1ad3      	subs	r3, r2, r3
 8009850:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009852:	683a      	ldr	r2, [r7, #0]
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	429a      	cmp	r2, r3
 8009858:	d2e1      	bcs.n	800981e <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800985a:	6979      	ldr	r1, [r7, #20]
 800985c:	6938      	ldr	r0, [r7, #16]
 800985e:	f7ff fc61 	bl	8009124 <clust2sect>
 8009862:	4602      	mov	r2, r0
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	697a      	ldr	r2, [r7, #20]
 800986c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	69db      	ldr	r3, [r3, #28]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d101      	bne.n	800987a <dir_sdi+0xd4>
 8009876:	2302      	movs	r3, #2
 8009878:	e01a      	b.n	80098b0 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	69da      	ldr	r2, [r3, #28]
 800987e:	693b      	ldr	r3, [r7, #16]
 8009880:	899b      	ldrh	r3, [r3, #12]
 8009882:	4619      	mov	r1, r3
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	fbb3 f3f1 	udiv	r3, r3, r1
 800988a:	441a      	add	r2, r3
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009890:	693b      	ldr	r3, [r7, #16]
 8009892:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009896:	693b      	ldr	r3, [r7, #16]
 8009898:	899b      	ldrh	r3, [r3, #12]
 800989a:	461a      	mov	r2, r3
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	fbb3 f0f2 	udiv	r0, r3, r2
 80098a2:	fb00 f202 	mul.w	r2, r0, r2
 80098a6:	1a9b      	subs	r3, r3, r2
 80098a8:	18ca      	adds	r2, r1, r3
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80098ae:	2300      	movs	r3, #0
}
 80098b0:	4618      	mov	r0, r3
 80098b2:	3718      	adds	r7, #24
 80098b4:	46bd      	mov	sp, r7
 80098b6:	bd80      	pop	{r7, pc}

080098b8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b086      	sub	sp, #24
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
 80098c0:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	695b      	ldr	r3, [r3, #20]
 80098cc:	3320      	adds	r3, #32
 80098ce:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	69db      	ldr	r3, [r3, #28]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d003      	beq.n	80098e0 <dir_next+0x28>
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80098de:	d301      	bcc.n	80098e4 <dir_next+0x2c>
 80098e0:	2304      	movs	r3, #4
 80098e2:	e0bb      	b.n	8009a5c <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	899b      	ldrh	r3, [r3, #12]
 80098e8:	461a      	mov	r2, r3
 80098ea:	68bb      	ldr	r3, [r7, #8]
 80098ec:	fbb3 f1f2 	udiv	r1, r3, r2
 80098f0:	fb01 f202 	mul.w	r2, r1, r2
 80098f4:	1a9b      	subs	r3, r3, r2
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	f040 809d 	bne.w	8009a36 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	69db      	ldr	r3, [r3, #28]
 8009900:	1c5a      	adds	r2, r3, #1
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	699b      	ldr	r3, [r3, #24]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d10b      	bne.n	8009926 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	095b      	lsrs	r3, r3, #5
 8009912:	68fa      	ldr	r2, [r7, #12]
 8009914:	8912      	ldrh	r2, [r2, #8]
 8009916:	4293      	cmp	r3, r2
 8009918:	f0c0 808d 	bcc.w	8009a36 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2200      	movs	r2, #0
 8009920:	61da      	str	r2, [r3, #28]
 8009922:	2304      	movs	r3, #4
 8009924:	e09a      	b.n	8009a5c <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	899b      	ldrh	r3, [r3, #12]
 800992a:	461a      	mov	r2, r3
 800992c:	68bb      	ldr	r3, [r7, #8]
 800992e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009932:	68fa      	ldr	r2, [r7, #12]
 8009934:	8952      	ldrh	r2, [r2, #10]
 8009936:	3a01      	subs	r2, #1
 8009938:	4013      	ands	r3, r2
 800993a:	2b00      	cmp	r3, #0
 800993c:	d17b      	bne.n	8009a36 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800993e:	687a      	ldr	r2, [r7, #4]
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	699b      	ldr	r3, [r3, #24]
 8009944:	4619      	mov	r1, r3
 8009946:	4610      	mov	r0, r2
 8009948:	f7ff fc0b 	bl	8009162 <get_fat>
 800994c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800994e:	697b      	ldr	r3, [r7, #20]
 8009950:	2b01      	cmp	r3, #1
 8009952:	d801      	bhi.n	8009958 <dir_next+0xa0>
 8009954:	2302      	movs	r3, #2
 8009956:	e081      	b.n	8009a5c <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009958:	697b      	ldr	r3, [r7, #20]
 800995a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800995e:	d101      	bne.n	8009964 <dir_next+0xac>
 8009960:	2301      	movs	r3, #1
 8009962:	e07b      	b.n	8009a5c <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	69db      	ldr	r3, [r3, #28]
 8009968:	697a      	ldr	r2, [r7, #20]
 800996a:	429a      	cmp	r2, r3
 800996c:	d359      	bcc.n	8009a22 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d104      	bne.n	800997e <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2200      	movs	r2, #0
 8009978:	61da      	str	r2, [r3, #28]
 800997a:	2304      	movs	r3, #4
 800997c:	e06e      	b.n	8009a5c <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800997e:	687a      	ldr	r2, [r7, #4]
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	699b      	ldr	r3, [r3, #24]
 8009984:	4619      	mov	r1, r3
 8009986:	4610      	mov	r0, r2
 8009988:	f7ff fe3d 	bl	8009606 <create_chain>
 800998c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d101      	bne.n	8009998 <dir_next+0xe0>
 8009994:	2307      	movs	r3, #7
 8009996:	e061      	b.n	8009a5c <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	2b01      	cmp	r3, #1
 800999c:	d101      	bne.n	80099a2 <dir_next+0xea>
 800999e:	2302      	movs	r3, #2
 80099a0:	e05c      	b.n	8009a5c <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80099a2:	697b      	ldr	r3, [r7, #20]
 80099a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80099a8:	d101      	bne.n	80099ae <dir_next+0xf6>
 80099aa:	2301      	movs	r3, #1
 80099ac:	e056      	b.n	8009a5c <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80099ae:	68f8      	ldr	r0, [r7, #12]
 80099b0:	f7ff fad6 	bl	8008f60 <sync_window>
 80099b4:	4603      	mov	r3, r0
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d001      	beq.n	80099be <dir_next+0x106>
 80099ba:	2301      	movs	r3, #1
 80099bc:	e04e      	b.n	8009a5c <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	899b      	ldrh	r3, [r3, #12]
 80099c8:	461a      	mov	r2, r3
 80099ca:	2100      	movs	r1, #0
 80099cc:	f7ff f8fe 	bl	8008bcc <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80099d0:	2300      	movs	r3, #0
 80099d2:	613b      	str	r3, [r7, #16]
 80099d4:	6979      	ldr	r1, [r7, #20]
 80099d6:	68f8      	ldr	r0, [r7, #12]
 80099d8:	f7ff fba4 	bl	8009124 <clust2sect>
 80099dc:	4602      	mov	r2, r0
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80099e2:	e012      	b.n	8009a0a <dir_next+0x152>
						fs->wflag = 1;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	2201      	movs	r2, #1
 80099e8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80099ea:	68f8      	ldr	r0, [r7, #12]
 80099ec:	f7ff fab8 	bl	8008f60 <sync_window>
 80099f0:	4603      	mov	r3, r0
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d001      	beq.n	80099fa <dir_next+0x142>
 80099f6:	2301      	movs	r3, #1
 80099f8:	e030      	b.n	8009a5c <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	3301      	adds	r3, #1
 80099fe:	613b      	str	r3, [r7, #16]
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a04:	1c5a      	adds	r2, r3, #1
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	635a      	str	r2, [r3, #52]	@ 0x34
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	895b      	ldrh	r3, [r3, #10]
 8009a0e:	461a      	mov	r2, r3
 8009a10:	693b      	ldr	r3, [r7, #16]
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d3e6      	bcc.n	80099e4 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	1ad2      	subs	r2, r2, r3
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	697a      	ldr	r2, [r7, #20]
 8009a26:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8009a28:	6979      	ldr	r1, [r7, #20]
 8009a2a:	68f8      	ldr	r0, [r7, #12]
 8009a2c:	f7ff fb7a 	bl	8009124 <clust2sect>
 8009a30:	4602      	mov	r2, r0
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	68ba      	ldr	r2, [r7, #8]
 8009a3a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	899b      	ldrh	r3, [r3, #12]
 8009a46:	461a      	mov	r2, r3
 8009a48:	68bb      	ldr	r3, [r7, #8]
 8009a4a:	fbb3 f0f2 	udiv	r0, r3, r2
 8009a4e:	fb00 f202 	mul.w	r2, r0, r2
 8009a52:	1a9b      	subs	r3, r3, r2
 8009a54:	18ca      	adds	r2, r1, r3
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009a5a:	2300      	movs	r3, #0
}
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	3718      	adds	r7, #24
 8009a60:	46bd      	mov	sp, r7
 8009a62:	bd80      	pop	{r7, pc}

08009a64 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b086      	sub	sp, #24
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
 8009a6c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8009a74:	2100      	movs	r1, #0
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f7ff fe95 	bl	80097a6 <dir_sdi>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009a80:	7dfb      	ldrb	r3, [r7, #23]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d12b      	bne.n	8009ade <dir_alloc+0x7a>
		n = 0;
 8009a86:	2300      	movs	r3, #0
 8009a88:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	69db      	ldr	r3, [r3, #28]
 8009a8e:	4619      	mov	r1, r3
 8009a90:	68f8      	ldr	r0, [r7, #12]
 8009a92:	f7ff faa9 	bl	8008fe8 <move_window>
 8009a96:	4603      	mov	r3, r0
 8009a98:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009a9a:	7dfb      	ldrb	r3, [r7, #23]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d11d      	bne.n	8009adc <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	6a1b      	ldr	r3, [r3, #32]
 8009aa4:	781b      	ldrb	r3, [r3, #0]
 8009aa6:	2be5      	cmp	r3, #229	@ 0xe5
 8009aa8:	d004      	beq.n	8009ab4 <dir_alloc+0x50>
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	6a1b      	ldr	r3, [r3, #32]
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d107      	bne.n	8009ac4 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009ab4:	693b      	ldr	r3, [r7, #16]
 8009ab6:	3301      	adds	r3, #1
 8009ab8:	613b      	str	r3, [r7, #16]
 8009aba:	693a      	ldr	r2, [r7, #16]
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	429a      	cmp	r2, r3
 8009ac0:	d102      	bne.n	8009ac8 <dir_alloc+0x64>
 8009ac2:	e00c      	b.n	8009ade <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8009ac8:	2101      	movs	r1, #1
 8009aca:	6878      	ldr	r0, [r7, #4]
 8009acc:	f7ff fef4 	bl	80098b8 <dir_next>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009ad4:	7dfb      	ldrb	r3, [r7, #23]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d0d7      	beq.n	8009a8a <dir_alloc+0x26>
 8009ada:	e000      	b.n	8009ade <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009adc:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009ade:	7dfb      	ldrb	r3, [r7, #23]
 8009ae0:	2b04      	cmp	r3, #4
 8009ae2:	d101      	bne.n	8009ae8 <dir_alloc+0x84>
 8009ae4:	2307      	movs	r3, #7
 8009ae6:	75fb      	strb	r3, [r7, #23]
	return res;
 8009ae8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	3718      	adds	r7, #24
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}

08009af2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8009af2:	b580      	push	{r7, lr}
 8009af4:	b084      	sub	sp, #16
 8009af6:	af00      	add	r7, sp, #0
 8009af8:	6078      	str	r0, [r7, #4]
 8009afa:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	331a      	adds	r3, #26
 8009b00:	4618      	mov	r0, r3
 8009b02:	f7fe ffbf 	bl	8008a84 <ld_word>
 8009b06:	4603      	mov	r3, r0
 8009b08:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	781b      	ldrb	r3, [r3, #0]
 8009b0e:	2b03      	cmp	r3, #3
 8009b10:	d109      	bne.n	8009b26 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	3314      	adds	r3, #20
 8009b16:	4618      	mov	r0, r3
 8009b18:	f7fe ffb4 	bl	8008a84 <ld_word>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	041b      	lsls	r3, r3, #16
 8009b20:	68fa      	ldr	r2, [r7, #12]
 8009b22:	4313      	orrs	r3, r2
 8009b24:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009b26:	68fb      	ldr	r3, [r7, #12]
}
 8009b28:	4618      	mov	r0, r3
 8009b2a:	3710      	adds	r7, #16
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	bd80      	pop	{r7, pc}

08009b30 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b084      	sub	sp, #16
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	60f8      	str	r0, [r7, #12]
 8009b38:	60b9      	str	r1, [r7, #8]
 8009b3a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8009b3c:	68bb      	ldr	r3, [r7, #8]
 8009b3e:	331a      	adds	r3, #26
 8009b40:	687a      	ldr	r2, [r7, #4]
 8009b42:	b292      	uxth	r2, r2
 8009b44:	4611      	mov	r1, r2
 8009b46:	4618      	mov	r0, r3
 8009b48:	f7fe ffd8 	bl	8008afc <st_word>
	if (fs->fs_type == FS_FAT32) {
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	781b      	ldrb	r3, [r3, #0]
 8009b50:	2b03      	cmp	r3, #3
 8009b52:	d109      	bne.n	8009b68 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	f103 0214 	add.w	r2, r3, #20
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	0c1b      	lsrs	r3, r3, #16
 8009b5e:	b29b      	uxth	r3, r3
 8009b60:	4619      	mov	r1, r3
 8009b62:	4610      	mov	r0, r2
 8009b64:	f7fe ffca 	bl	8008afc <st_word>
	}
}
 8009b68:	bf00      	nop
 8009b6a:	3710      	adds	r7, #16
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}

08009b70 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8009b70:	b590      	push	{r4, r7, lr}
 8009b72:	b087      	sub	sp, #28
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
 8009b78:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	331a      	adds	r3, #26
 8009b7e:	4618      	mov	r0, r3
 8009b80:	f7fe ff80 	bl	8008a84 <ld_word>
 8009b84:	4603      	mov	r3, r0
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d001      	beq.n	8009b8e <cmp_lfn+0x1e>
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	e059      	b.n	8009c42 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	781b      	ldrb	r3, [r3, #0]
 8009b92:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009b96:	1e5a      	subs	r2, r3, #1
 8009b98:	4613      	mov	r3, r2
 8009b9a:	005b      	lsls	r3, r3, #1
 8009b9c:	4413      	add	r3, r2
 8009b9e:	009b      	lsls	r3, r3, #2
 8009ba0:	4413      	add	r3, r2
 8009ba2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	81fb      	strh	r3, [r7, #14]
 8009ba8:	2300      	movs	r3, #0
 8009baa:	613b      	str	r3, [r7, #16]
 8009bac:	e033      	b.n	8009c16 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8009bae:	4a27      	ldr	r2, [pc, #156]	@ (8009c4c <cmp_lfn+0xdc>)
 8009bb0:	693b      	ldr	r3, [r7, #16]
 8009bb2:	4413      	add	r3, r2
 8009bb4:	781b      	ldrb	r3, [r3, #0]
 8009bb6:	461a      	mov	r2, r3
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	4413      	add	r3, r2
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	f7fe ff61 	bl	8008a84 <ld_word>
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8009bc6:	89fb      	ldrh	r3, [r7, #14]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d01a      	beq.n	8009c02 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8009bcc:	697b      	ldr	r3, [r7, #20]
 8009bce:	2bfe      	cmp	r3, #254	@ 0xfe
 8009bd0:	d812      	bhi.n	8009bf8 <cmp_lfn+0x88>
 8009bd2:	89bb      	ldrh	r3, [r7, #12]
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	f001 fd7b 	bl	800b6d0 <ff_wtoupper>
 8009bda:	4603      	mov	r3, r0
 8009bdc:	461c      	mov	r4, r3
 8009bde:	697b      	ldr	r3, [r7, #20]
 8009be0:	1c5a      	adds	r2, r3, #1
 8009be2:	617a      	str	r2, [r7, #20]
 8009be4:	005b      	lsls	r3, r3, #1
 8009be6:	687a      	ldr	r2, [r7, #4]
 8009be8:	4413      	add	r3, r2
 8009bea:	881b      	ldrh	r3, [r3, #0]
 8009bec:	4618      	mov	r0, r3
 8009bee:	f001 fd6f 	bl	800b6d0 <ff_wtoupper>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	429c      	cmp	r4, r3
 8009bf6:	d001      	beq.n	8009bfc <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	e022      	b.n	8009c42 <cmp_lfn+0xd2>
			}
			wc = uc;
 8009bfc:	89bb      	ldrh	r3, [r7, #12]
 8009bfe:	81fb      	strh	r3, [r7, #14]
 8009c00:	e006      	b.n	8009c10 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8009c02:	89bb      	ldrh	r3, [r7, #12]
 8009c04:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d001      	beq.n	8009c10 <cmp_lfn+0xa0>
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	e018      	b.n	8009c42 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009c10:	693b      	ldr	r3, [r7, #16]
 8009c12:	3301      	adds	r3, #1
 8009c14:	613b      	str	r3, [r7, #16]
 8009c16:	693b      	ldr	r3, [r7, #16]
 8009c18:	2b0c      	cmp	r3, #12
 8009c1a:	d9c8      	bls.n	8009bae <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	781b      	ldrb	r3, [r3, #0]
 8009c20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d00b      	beq.n	8009c40 <cmp_lfn+0xd0>
 8009c28:	89fb      	ldrh	r3, [r7, #14]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d008      	beq.n	8009c40 <cmp_lfn+0xd0>
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	005b      	lsls	r3, r3, #1
 8009c32:	687a      	ldr	r2, [r7, #4]
 8009c34:	4413      	add	r3, r2
 8009c36:	881b      	ldrh	r3, [r3, #0]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d001      	beq.n	8009c40 <cmp_lfn+0xd0>
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	e000      	b.n	8009c42 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8009c40:	2301      	movs	r3, #1
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	371c      	adds	r7, #28
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd90      	pop	{r4, r7, pc}
 8009c4a:	bf00      	nop
 8009c4c:	0800cb1c 	.word	0x0800cb1c

08009c50 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b088      	sub	sp, #32
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	60f8      	str	r0, [r7, #12]
 8009c58:	60b9      	str	r1, [r7, #8]
 8009c5a:	4611      	mov	r1, r2
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	460b      	mov	r3, r1
 8009c60:	71fb      	strb	r3, [r7, #7]
 8009c62:	4613      	mov	r3, r2
 8009c64:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	330d      	adds	r3, #13
 8009c6a:	79ba      	ldrb	r2, [r7, #6]
 8009c6c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	330b      	adds	r3, #11
 8009c72:	220f      	movs	r2, #15
 8009c74:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8009c76:	68bb      	ldr	r3, [r7, #8]
 8009c78:	330c      	adds	r3, #12
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	331a      	adds	r3, #26
 8009c82:	2100      	movs	r1, #0
 8009c84:	4618      	mov	r0, r3
 8009c86:	f7fe ff39 	bl	8008afc <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8009c8a:	79fb      	ldrb	r3, [r7, #7]
 8009c8c:	1e5a      	subs	r2, r3, #1
 8009c8e:	4613      	mov	r3, r2
 8009c90:	005b      	lsls	r3, r3, #1
 8009c92:	4413      	add	r3, r2
 8009c94:	009b      	lsls	r3, r3, #2
 8009c96:	4413      	add	r3, r2
 8009c98:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	82fb      	strh	r3, [r7, #22]
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8009ca2:	8afb      	ldrh	r3, [r7, #22]
 8009ca4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009ca8:	4293      	cmp	r3, r2
 8009caa:	d007      	beq.n	8009cbc <put_lfn+0x6c>
 8009cac:	69fb      	ldr	r3, [r7, #28]
 8009cae:	1c5a      	adds	r2, r3, #1
 8009cb0:	61fa      	str	r2, [r7, #28]
 8009cb2:	005b      	lsls	r3, r3, #1
 8009cb4:	68fa      	ldr	r2, [r7, #12]
 8009cb6:	4413      	add	r3, r2
 8009cb8:	881b      	ldrh	r3, [r3, #0]
 8009cba:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8009cbc:	4a17      	ldr	r2, [pc, #92]	@ (8009d1c <put_lfn+0xcc>)
 8009cbe:	69bb      	ldr	r3, [r7, #24]
 8009cc0:	4413      	add	r3, r2
 8009cc2:	781b      	ldrb	r3, [r3, #0]
 8009cc4:	461a      	mov	r2, r3
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	4413      	add	r3, r2
 8009cca:	8afa      	ldrh	r2, [r7, #22]
 8009ccc:	4611      	mov	r1, r2
 8009cce:	4618      	mov	r0, r3
 8009cd0:	f7fe ff14 	bl	8008afc <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8009cd4:	8afb      	ldrh	r3, [r7, #22]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d102      	bne.n	8009ce0 <put_lfn+0x90>
 8009cda:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009cde:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8009ce0:	69bb      	ldr	r3, [r7, #24]
 8009ce2:	3301      	adds	r3, #1
 8009ce4:	61bb      	str	r3, [r7, #24]
 8009ce6:	69bb      	ldr	r3, [r7, #24]
 8009ce8:	2b0c      	cmp	r3, #12
 8009cea:	d9da      	bls.n	8009ca2 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8009cec:	8afb      	ldrh	r3, [r7, #22]
 8009cee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d006      	beq.n	8009d04 <put_lfn+0xb4>
 8009cf6:	69fb      	ldr	r3, [r7, #28]
 8009cf8:	005b      	lsls	r3, r3, #1
 8009cfa:	68fa      	ldr	r2, [r7, #12]
 8009cfc:	4413      	add	r3, r2
 8009cfe:	881b      	ldrh	r3, [r3, #0]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d103      	bne.n	8009d0c <put_lfn+0xbc>
 8009d04:	79fb      	ldrb	r3, [r7, #7]
 8009d06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d0a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	79fa      	ldrb	r2, [r7, #7]
 8009d10:	701a      	strb	r2, [r3, #0]
}
 8009d12:	bf00      	nop
 8009d14:	3720      	adds	r7, #32
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}
 8009d1a:	bf00      	nop
 8009d1c:	0800cb1c 	.word	0x0800cb1c

08009d20 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b08c      	sub	sp, #48	@ 0x30
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	60f8      	str	r0, [r7, #12]
 8009d28:	60b9      	str	r1, [r7, #8]
 8009d2a:	607a      	str	r2, [r7, #4]
 8009d2c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8009d2e:	220b      	movs	r2, #11
 8009d30:	68b9      	ldr	r1, [r7, #8]
 8009d32:	68f8      	ldr	r0, [r7, #12]
 8009d34:	f7fe ff29 	bl	8008b8a <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	2b05      	cmp	r3, #5
 8009d3c:	d92b      	bls.n	8009d96 <gen_numname+0x76>
		sr = seq;
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8009d42:	e022      	b.n	8009d8a <gen_numname+0x6a>
			wc = *lfn++;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	1c9a      	adds	r2, r3, #2
 8009d48:	607a      	str	r2, [r7, #4]
 8009d4a:	881b      	ldrh	r3, [r3, #0]
 8009d4c:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8009d4e:	2300      	movs	r3, #0
 8009d50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d52:	e017      	b.n	8009d84 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8009d54:	69fb      	ldr	r3, [r7, #28]
 8009d56:	005a      	lsls	r2, r3, #1
 8009d58:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009d5a:	f003 0301 	and.w	r3, r3, #1
 8009d5e:	4413      	add	r3, r2
 8009d60:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8009d62:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009d64:	085b      	lsrs	r3, r3, #1
 8009d66:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8009d68:	69fb      	ldr	r3, [r7, #28]
 8009d6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d005      	beq.n	8009d7e <gen_numname+0x5e>
 8009d72:	69fb      	ldr	r3, [r7, #28]
 8009d74:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8009d78:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8009d7c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8009d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d80:	3301      	adds	r3, #1
 8009d82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d86:	2b0f      	cmp	r3, #15
 8009d88:	d9e4      	bls.n	8009d54 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	881b      	ldrh	r3, [r3, #0]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d1d8      	bne.n	8009d44 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8009d92:	69fb      	ldr	r3, [r7, #28]
 8009d94:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8009d96:	2307      	movs	r3, #7
 8009d98:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	b2db      	uxtb	r3, r3
 8009d9e:	f003 030f 	and.w	r3, r3, #15
 8009da2:	b2db      	uxtb	r3, r3
 8009da4:	3330      	adds	r3, #48	@ 0x30
 8009da6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8009daa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009dae:	2b39      	cmp	r3, #57	@ 0x39
 8009db0:	d904      	bls.n	8009dbc <gen_numname+0x9c>
 8009db2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009db6:	3307      	adds	r3, #7
 8009db8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8009dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dbe:	1e5a      	subs	r2, r3, #1
 8009dc0:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009dc2:	3330      	adds	r3, #48	@ 0x30
 8009dc4:	443b      	add	r3, r7
 8009dc6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8009dca:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	091b      	lsrs	r3, r3, #4
 8009dd2:	603b      	str	r3, [r7, #0]
	} while (seq);
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d1df      	bne.n	8009d9a <gen_numname+0x7a>
	ns[i] = '~';
 8009dda:	f107 0214 	add.w	r2, r7, #20
 8009dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009de0:	4413      	add	r3, r2
 8009de2:	227e      	movs	r2, #126	@ 0x7e
 8009de4:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8009de6:	2300      	movs	r3, #0
 8009de8:	627b      	str	r3, [r7, #36]	@ 0x24
 8009dea:	e002      	b.n	8009df2 <gen_numname+0xd2>
 8009dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dee:	3301      	adds	r3, #1
 8009df0:	627b      	str	r3, [r7, #36]	@ 0x24
 8009df2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009df6:	429a      	cmp	r2, r3
 8009df8:	d205      	bcs.n	8009e06 <gen_numname+0xe6>
 8009dfa:	68fa      	ldr	r2, [r7, #12]
 8009dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dfe:	4413      	add	r3, r2
 8009e00:	781b      	ldrb	r3, [r3, #0]
 8009e02:	2b20      	cmp	r3, #32
 8009e04:	d1f2      	bne.n	8009dec <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8009e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e08:	2b07      	cmp	r3, #7
 8009e0a:	d807      	bhi.n	8009e1c <gen_numname+0xfc>
 8009e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e0e:	1c5a      	adds	r2, r3, #1
 8009e10:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009e12:	3330      	adds	r3, #48	@ 0x30
 8009e14:	443b      	add	r3, r7
 8009e16:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8009e1a:	e000      	b.n	8009e1e <gen_numname+0xfe>
 8009e1c:	2120      	movs	r1, #32
 8009e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e20:	1c5a      	adds	r2, r3, #1
 8009e22:	627a      	str	r2, [r7, #36]	@ 0x24
 8009e24:	68fa      	ldr	r2, [r7, #12]
 8009e26:	4413      	add	r3, r2
 8009e28:	460a      	mov	r2, r1
 8009e2a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8009e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e2e:	2b07      	cmp	r3, #7
 8009e30:	d9e9      	bls.n	8009e06 <gen_numname+0xe6>
}
 8009e32:	bf00      	nop
 8009e34:	bf00      	nop
 8009e36:	3730      	adds	r7, #48	@ 0x30
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	bd80      	pop	{r7, pc}

08009e3c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8009e3c:	b480      	push	{r7}
 8009e3e:	b085      	sub	sp, #20
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8009e44:	2300      	movs	r3, #0
 8009e46:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8009e48:	230b      	movs	r3, #11
 8009e4a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8009e4c:	7bfb      	ldrb	r3, [r7, #15]
 8009e4e:	b2da      	uxtb	r2, r3
 8009e50:	0852      	lsrs	r2, r2, #1
 8009e52:	01db      	lsls	r3, r3, #7
 8009e54:	4313      	orrs	r3, r2
 8009e56:	b2da      	uxtb	r2, r3
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	1c59      	adds	r1, r3, #1
 8009e5c:	6079      	str	r1, [r7, #4]
 8009e5e:	781b      	ldrb	r3, [r3, #0]
 8009e60:	4413      	add	r3, r2
 8009e62:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	3b01      	subs	r3, #1
 8009e68:	60bb      	str	r3, [r7, #8]
 8009e6a:	68bb      	ldr	r3, [r7, #8]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d1ed      	bne.n	8009e4c <sum_sfn+0x10>
	return sum;
 8009e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e72:	4618      	mov	r0, r3
 8009e74:	3714      	adds	r7, #20
 8009e76:	46bd      	mov	sp, r7
 8009e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7c:	4770      	bx	lr

08009e7e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8009e7e:	b580      	push	{r7, lr}
 8009e80:	b086      	sub	sp, #24
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009e8c:	2100      	movs	r1, #0
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f7ff fc89 	bl	80097a6 <dir_sdi>
 8009e94:	4603      	mov	r3, r0
 8009e96:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8009e98:	7dfb      	ldrb	r3, [r7, #23]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d001      	beq.n	8009ea2 <dir_find+0x24>
 8009e9e:	7dfb      	ldrb	r3, [r7, #23]
 8009ea0:	e0a9      	b.n	8009ff6 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009ea2:	23ff      	movs	r3, #255	@ 0xff
 8009ea4:	753b      	strb	r3, [r7, #20]
 8009ea6:	7d3b      	ldrb	r3, [r7, #20]
 8009ea8:	757b      	strb	r3, [r7, #21]
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009eb0:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	69db      	ldr	r3, [r3, #28]
 8009eb6:	4619      	mov	r1, r3
 8009eb8:	6938      	ldr	r0, [r7, #16]
 8009eba:	f7ff f895 	bl	8008fe8 <move_window>
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009ec2:	7dfb      	ldrb	r3, [r7, #23]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	f040 8090 	bne.w	8009fea <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6a1b      	ldr	r3, [r3, #32]
 8009ece:	781b      	ldrb	r3, [r3, #0]
 8009ed0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009ed2:	7dbb      	ldrb	r3, [r7, #22]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d102      	bne.n	8009ede <dir_find+0x60>
 8009ed8:	2304      	movs	r3, #4
 8009eda:	75fb      	strb	r3, [r7, #23]
 8009edc:	e08a      	b.n	8009ff4 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	6a1b      	ldr	r3, [r3, #32]
 8009ee2:	330b      	adds	r3, #11
 8009ee4:	781b      	ldrb	r3, [r3, #0]
 8009ee6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009eea:	73fb      	strb	r3, [r7, #15]
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	7bfa      	ldrb	r2, [r7, #15]
 8009ef0:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8009ef2:	7dbb      	ldrb	r3, [r7, #22]
 8009ef4:	2be5      	cmp	r3, #229	@ 0xe5
 8009ef6:	d007      	beq.n	8009f08 <dir_find+0x8a>
 8009ef8:	7bfb      	ldrb	r3, [r7, #15]
 8009efa:	f003 0308 	and.w	r3, r3, #8
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d009      	beq.n	8009f16 <dir_find+0x98>
 8009f02:	7bfb      	ldrb	r3, [r7, #15]
 8009f04:	2b0f      	cmp	r3, #15
 8009f06:	d006      	beq.n	8009f16 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009f08:	23ff      	movs	r3, #255	@ 0xff
 8009f0a:	757b      	strb	r3, [r7, #21]
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009f12:	631a      	str	r2, [r3, #48]	@ 0x30
 8009f14:	e05e      	b.n	8009fd4 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8009f16:	7bfb      	ldrb	r3, [r7, #15]
 8009f18:	2b0f      	cmp	r3, #15
 8009f1a:	d136      	bne.n	8009f8a <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009f22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d154      	bne.n	8009fd4 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8009f2a:	7dbb      	ldrb	r3, [r7, #22]
 8009f2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d00d      	beq.n	8009f50 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	6a1b      	ldr	r3, [r3, #32]
 8009f38:	7b5b      	ldrb	r3, [r3, #13]
 8009f3a:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8009f3c:	7dbb      	ldrb	r3, [r7, #22]
 8009f3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f42:	75bb      	strb	r3, [r7, #22]
 8009f44:	7dbb      	ldrb	r3, [r7, #22]
 8009f46:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	695a      	ldr	r2, [r3, #20]
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009f50:	7dba      	ldrb	r2, [r7, #22]
 8009f52:	7d7b      	ldrb	r3, [r7, #21]
 8009f54:	429a      	cmp	r2, r3
 8009f56:	d115      	bne.n	8009f84 <dir_find+0x106>
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6a1b      	ldr	r3, [r3, #32]
 8009f5c:	330d      	adds	r3, #13
 8009f5e:	781b      	ldrb	r3, [r3, #0]
 8009f60:	7d3a      	ldrb	r2, [r7, #20]
 8009f62:	429a      	cmp	r2, r3
 8009f64:	d10e      	bne.n	8009f84 <dir_find+0x106>
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	691a      	ldr	r2, [r3, #16]
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6a1b      	ldr	r3, [r3, #32]
 8009f6e:	4619      	mov	r1, r3
 8009f70:	4610      	mov	r0, r2
 8009f72:	f7ff fdfd 	bl	8009b70 <cmp_lfn>
 8009f76:	4603      	mov	r3, r0
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d003      	beq.n	8009f84 <dir_find+0x106>
 8009f7c:	7d7b      	ldrb	r3, [r7, #21]
 8009f7e:	3b01      	subs	r3, #1
 8009f80:	b2db      	uxtb	r3, r3
 8009f82:	e000      	b.n	8009f86 <dir_find+0x108>
 8009f84:	23ff      	movs	r3, #255	@ 0xff
 8009f86:	757b      	strb	r3, [r7, #21]
 8009f88:	e024      	b.n	8009fd4 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009f8a:	7d7b      	ldrb	r3, [r7, #21]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d109      	bne.n	8009fa4 <dir_find+0x126>
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6a1b      	ldr	r3, [r3, #32]
 8009f94:	4618      	mov	r0, r3
 8009f96:	f7ff ff51 	bl	8009e3c <sum_sfn>
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	461a      	mov	r2, r3
 8009f9e:	7d3b      	ldrb	r3, [r7, #20]
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d024      	beq.n	8009fee <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009faa:	f003 0301 	and.w	r3, r3, #1
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d10a      	bne.n	8009fc8 <dir_find+0x14a>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	6a18      	ldr	r0, [r3, #32]
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	3324      	adds	r3, #36	@ 0x24
 8009fba:	220b      	movs	r2, #11
 8009fbc:	4619      	mov	r1, r3
 8009fbe:	f7fe fe20 	bl	8008c02 <mem_cmp>
 8009fc2:	4603      	mov	r3, r0
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d014      	beq.n	8009ff2 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009fc8:	23ff      	movs	r3, #255	@ 0xff
 8009fca:	757b      	strb	r3, [r7, #21]
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009fd2:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009fd4:	2100      	movs	r1, #0
 8009fd6:	6878      	ldr	r0, [r7, #4]
 8009fd8:	f7ff fc6e 	bl	80098b8 <dir_next>
 8009fdc:	4603      	mov	r3, r0
 8009fde:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009fe0:	7dfb      	ldrb	r3, [r7, #23]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	f43f af65 	beq.w	8009eb2 <dir_find+0x34>
 8009fe8:	e004      	b.n	8009ff4 <dir_find+0x176>
		if (res != FR_OK) break;
 8009fea:	bf00      	nop
 8009fec:	e002      	b.n	8009ff4 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009fee:	bf00      	nop
 8009ff0:	e000      	b.n	8009ff4 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009ff2:	bf00      	nop

	return res;
 8009ff4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	3718      	adds	r7, #24
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	bd80      	pop	{r7, pc}
	...

0800a000 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b08c      	sub	sp, #48	@ 0x30
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a014:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d001      	beq.n	800a020 <dir_register+0x20>
 800a01c:	2306      	movs	r3, #6
 800a01e:	e0e0      	b.n	800a1e2 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800a020:	2300      	movs	r3, #0
 800a022:	627b      	str	r3, [r7, #36]	@ 0x24
 800a024:	e002      	b.n	800a02c <dir_register+0x2c>
 800a026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a028:	3301      	adds	r3, #1
 800a02a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a02c:	69fb      	ldr	r3, [r7, #28]
 800a02e:	691a      	ldr	r2, [r3, #16]
 800a030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a032:	005b      	lsls	r3, r3, #1
 800a034:	4413      	add	r3, r2
 800a036:	881b      	ldrh	r3, [r3, #0]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d1f4      	bne.n	800a026 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800a042:	f107 030c 	add.w	r3, r7, #12
 800a046:	220c      	movs	r2, #12
 800a048:	4618      	mov	r0, r3
 800a04a:	f7fe fd9e 	bl	8008b8a <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800a04e:	7dfb      	ldrb	r3, [r7, #23]
 800a050:	f003 0301 	and.w	r3, r3, #1
 800a054:	2b00      	cmp	r3, #0
 800a056:	d032      	beq.n	800a0be <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2240      	movs	r2, #64	@ 0x40
 800a05c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800a060:	2301      	movs	r3, #1
 800a062:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a064:	e016      	b.n	800a094 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800a06c:	69fb      	ldr	r3, [r7, #28]
 800a06e:	691a      	ldr	r2, [r3, #16]
 800a070:	f107 010c 	add.w	r1, r7, #12
 800a074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a076:	f7ff fe53 	bl	8009d20 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800a07a:	6878      	ldr	r0, [r7, #4]
 800a07c:	f7ff feff 	bl	8009e7e <dir_find>
 800a080:	4603      	mov	r3, r0
 800a082:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800a086:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d106      	bne.n	800a09c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800a08e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a090:	3301      	adds	r3, #1
 800a092:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a096:	2b63      	cmp	r3, #99	@ 0x63
 800a098:	d9e5      	bls.n	800a066 <dir_register+0x66>
 800a09a:	e000      	b.n	800a09e <dir_register+0x9e>
			if (res != FR_OK) break;
 800a09c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800a09e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0a0:	2b64      	cmp	r3, #100	@ 0x64
 800a0a2:	d101      	bne.n	800a0a8 <dir_register+0xa8>
 800a0a4:	2307      	movs	r3, #7
 800a0a6:	e09c      	b.n	800a1e2 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800a0a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a0ac:	2b04      	cmp	r3, #4
 800a0ae:	d002      	beq.n	800a0b6 <dir_register+0xb6>
 800a0b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a0b4:	e095      	b.n	800a1e2 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800a0b6:	7dfa      	ldrb	r2, [r7, #23]
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800a0be:	7dfb      	ldrb	r3, [r7, #23]
 800a0c0:	f003 0302 	and.w	r3, r3, #2
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d007      	beq.n	800a0d8 <dir_register+0xd8>
 800a0c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0ca:	330c      	adds	r3, #12
 800a0cc:	4a47      	ldr	r2, [pc, #284]	@ (800a1ec <dir_register+0x1ec>)
 800a0ce:	fba2 2303 	umull	r2, r3, r2, r3
 800a0d2:	089b      	lsrs	r3, r3, #2
 800a0d4:	3301      	adds	r3, #1
 800a0d6:	e000      	b.n	800a0da <dir_register+0xda>
 800a0d8:	2301      	movs	r3, #1
 800a0da:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800a0dc:	6a39      	ldr	r1, [r7, #32]
 800a0de:	6878      	ldr	r0, [r7, #4]
 800a0e0:	f7ff fcc0 	bl	8009a64 <dir_alloc>
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800a0ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d148      	bne.n	800a184 <dir_register+0x184>
 800a0f2:	6a3b      	ldr	r3, [r7, #32]
 800a0f4:	3b01      	subs	r3, #1
 800a0f6:	623b      	str	r3, [r7, #32]
 800a0f8:	6a3b      	ldr	r3, [r7, #32]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d042      	beq.n	800a184 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	695a      	ldr	r2, [r3, #20]
 800a102:	6a3b      	ldr	r3, [r7, #32]
 800a104:	015b      	lsls	r3, r3, #5
 800a106:	1ad3      	subs	r3, r2, r3
 800a108:	4619      	mov	r1, r3
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	f7ff fb4b 	bl	80097a6 <dir_sdi>
 800a110:	4603      	mov	r3, r0
 800a112:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800a116:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d132      	bne.n	800a184 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	3324      	adds	r3, #36	@ 0x24
 800a122:	4618      	mov	r0, r3
 800a124:	f7ff fe8a 	bl	8009e3c <sum_sfn>
 800a128:	4603      	mov	r3, r0
 800a12a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	69db      	ldr	r3, [r3, #28]
 800a130:	4619      	mov	r1, r3
 800a132:	69f8      	ldr	r0, [r7, #28]
 800a134:	f7fe ff58 	bl	8008fe8 <move_window>
 800a138:	4603      	mov	r3, r0
 800a13a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800a13e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a142:	2b00      	cmp	r3, #0
 800a144:	d11d      	bne.n	800a182 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800a146:	69fb      	ldr	r3, [r7, #28]
 800a148:	6918      	ldr	r0, [r3, #16]
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6a19      	ldr	r1, [r3, #32]
 800a14e:	6a3b      	ldr	r3, [r7, #32]
 800a150:	b2da      	uxtb	r2, r3
 800a152:	7efb      	ldrb	r3, [r7, #27]
 800a154:	f7ff fd7c 	bl	8009c50 <put_lfn>
				fs->wflag = 1;
 800a158:	69fb      	ldr	r3, [r7, #28]
 800a15a:	2201      	movs	r2, #1
 800a15c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800a15e:	2100      	movs	r1, #0
 800a160:	6878      	ldr	r0, [r7, #4]
 800a162:	f7ff fba9 	bl	80098b8 <dir_next>
 800a166:	4603      	mov	r3, r0
 800a168:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800a16c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a170:	2b00      	cmp	r3, #0
 800a172:	d107      	bne.n	800a184 <dir_register+0x184>
 800a174:	6a3b      	ldr	r3, [r7, #32]
 800a176:	3b01      	subs	r3, #1
 800a178:	623b      	str	r3, [r7, #32]
 800a17a:	6a3b      	ldr	r3, [r7, #32]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d1d5      	bne.n	800a12c <dir_register+0x12c>
 800a180:	e000      	b.n	800a184 <dir_register+0x184>
				if (res != FR_OK) break;
 800a182:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800a184:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d128      	bne.n	800a1de <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	69db      	ldr	r3, [r3, #28]
 800a190:	4619      	mov	r1, r3
 800a192:	69f8      	ldr	r0, [r7, #28]
 800a194:	f7fe ff28 	bl	8008fe8 <move_window>
 800a198:	4603      	mov	r3, r0
 800a19a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800a19e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d11b      	bne.n	800a1de <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6a1b      	ldr	r3, [r3, #32]
 800a1aa:	2220      	movs	r2, #32
 800a1ac:	2100      	movs	r1, #0
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	f7fe fd0c 	bl	8008bcc <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6a18      	ldr	r0, [r3, #32]
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	3324      	adds	r3, #36	@ 0x24
 800a1bc:	220b      	movs	r2, #11
 800a1be:	4619      	mov	r1, r3
 800a1c0:	f7fe fce3 	bl	8008b8a <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6a1b      	ldr	r3, [r3, #32]
 800a1ce:	330c      	adds	r3, #12
 800a1d0:	f002 0218 	and.w	r2, r2, #24
 800a1d4:	b2d2      	uxtb	r2, r2
 800a1d6:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800a1d8:	69fb      	ldr	r3, [r7, #28]
 800a1da:	2201      	movs	r2, #1
 800a1dc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800a1de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	3730      	adds	r7, #48	@ 0x30
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	bd80      	pop	{r7, pc}
 800a1ea:	bf00      	nop
 800a1ec:	4ec4ec4f 	.word	0x4ec4ec4f

0800a1f0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b08a      	sub	sp, #40	@ 0x28
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
 800a1f8:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	613b      	str	r3, [r7, #16]
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	691b      	ldr	r3, [r3, #16]
 800a206:	60fb      	str	r3, [r7, #12]
 800a208:	2300      	movs	r3, #0
 800a20a:	617b      	str	r3, [r7, #20]
 800a20c:	697b      	ldr	r3, [r7, #20]
 800a20e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800a210:	69bb      	ldr	r3, [r7, #24]
 800a212:	1c5a      	adds	r2, r3, #1
 800a214:	61ba      	str	r2, [r7, #24]
 800a216:	693a      	ldr	r2, [r7, #16]
 800a218:	4413      	add	r3, r2
 800a21a:	781b      	ldrb	r3, [r3, #0]
 800a21c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800a21e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a220:	2b1f      	cmp	r3, #31
 800a222:	d940      	bls.n	800a2a6 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800a224:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a226:	2b2f      	cmp	r3, #47	@ 0x2f
 800a228:	d006      	beq.n	800a238 <create_name+0x48>
 800a22a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a22c:	2b5c      	cmp	r3, #92	@ 0x5c
 800a22e:	d110      	bne.n	800a252 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800a230:	e002      	b.n	800a238 <create_name+0x48>
 800a232:	69bb      	ldr	r3, [r7, #24]
 800a234:	3301      	adds	r3, #1
 800a236:	61bb      	str	r3, [r7, #24]
 800a238:	693a      	ldr	r2, [r7, #16]
 800a23a:	69bb      	ldr	r3, [r7, #24]
 800a23c:	4413      	add	r3, r2
 800a23e:	781b      	ldrb	r3, [r3, #0]
 800a240:	2b2f      	cmp	r3, #47	@ 0x2f
 800a242:	d0f6      	beq.n	800a232 <create_name+0x42>
 800a244:	693a      	ldr	r2, [r7, #16]
 800a246:	69bb      	ldr	r3, [r7, #24]
 800a248:	4413      	add	r3, r2
 800a24a:	781b      	ldrb	r3, [r3, #0]
 800a24c:	2b5c      	cmp	r3, #92	@ 0x5c
 800a24e:	d0f0      	beq.n	800a232 <create_name+0x42>
			break;
 800a250:	e02a      	b.n	800a2a8 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800a252:	697b      	ldr	r3, [r7, #20]
 800a254:	2bfe      	cmp	r3, #254	@ 0xfe
 800a256:	d901      	bls.n	800a25c <create_name+0x6c>
 800a258:	2306      	movs	r3, #6
 800a25a:	e17d      	b.n	800a558 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800a25c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a25e:	b2db      	uxtb	r3, r3
 800a260:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800a262:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a264:	2101      	movs	r1, #1
 800a266:	4618      	mov	r0, r3
 800a268:	f001 f9f6 	bl	800b658 <ff_convert>
 800a26c:	4603      	mov	r3, r0
 800a26e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800a270:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a272:	2b00      	cmp	r3, #0
 800a274:	d101      	bne.n	800a27a <create_name+0x8a>
 800a276:	2306      	movs	r3, #6
 800a278:	e16e      	b.n	800a558 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800a27a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a27c:	2b7f      	cmp	r3, #127	@ 0x7f
 800a27e:	d809      	bhi.n	800a294 <create_name+0xa4>
 800a280:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a282:	4619      	mov	r1, r3
 800a284:	488d      	ldr	r0, [pc, #564]	@ (800a4bc <create_name+0x2cc>)
 800a286:	f7fe fce3 	bl	8008c50 <chk_chr>
 800a28a:	4603      	mov	r3, r0
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d001      	beq.n	800a294 <create_name+0xa4>
 800a290:	2306      	movs	r3, #6
 800a292:	e161      	b.n	800a558 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800a294:	697b      	ldr	r3, [r7, #20]
 800a296:	1c5a      	adds	r2, r3, #1
 800a298:	617a      	str	r2, [r7, #20]
 800a29a:	005b      	lsls	r3, r3, #1
 800a29c:	68fa      	ldr	r2, [r7, #12]
 800a29e:	4413      	add	r3, r2
 800a2a0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a2a2:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800a2a4:	e7b4      	b.n	800a210 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800a2a6:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800a2a8:	693a      	ldr	r2, [r7, #16]
 800a2aa:	69bb      	ldr	r3, [r7, #24]
 800a2ac:	441a      	add	r2, r3
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800a2b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a2b4:	2b1f      	cmp	r3, #31
 800a2b6:	d801      	bhi.n	800a2bc <create_name+0xcc>
 800a2b8:	2304      	movs	r3, #4
 800a2ba:	e000      	b.n	800a2be <create_name+0xce>
 800a2bc:	2300      	movs	r3, #0
 800a2be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800a2c2:	e011      	b.n	800a2e8 <create_name+0xf8>
		w = lfn[di - 1];
 800a2c4:	697b      	ldr	r3, [r7, #20]
 800a2c6:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a2ca:	3b01      	subs	r3, #1
 800a2cc:	005b      	lsls	r3, r3, #1
 800a2ce:	68fa      	ldr	r2, [r7, #12]
 800a2d0:	4413      	add	r3, r2
 800a2d2:	881b      	ldrh	r3, [r3, #0]
 800a2d4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800a2d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a2d8:	2b20      	cmp	r3, #32
 800a2da:	d002      	beq.n	800a2e2 <create_name+0xf2>
 800a2dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a2de:	2b2e      	cmp	r3, #46	@ 0x2e
 800a2e0:	d106      	bne.n	800a2f0 <create_name+0x100>
		di--;
 800a2e2:	697b      	ldr	r3, [r7, #20]
 800a2e4:	3b01      	subs	r3, #1
 800a2e6:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800a2e8:	697b      	ldr	r3, [r7, #20]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d1ea      	bne.n	800a2c4 <create_name+0xd4>
 800a2ee:	e000      	b.n	800a2f2 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800a2f0:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800a2f2:	697b      	ldr	r3, [r7, #20]
 800a2f4:	005b      	lsls	r3, r3, #1
 800a2f6:	68fa      	ldr	r2, [r7, #12]
 800a2f8:	4413      	add	r3, r2
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800a2fe:	697b      	ldr	r3, [r7, #20]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d101      	bne.n	800a308 <create_name+0x118>
 800a304:	2306      	movs	r3, #6
 800a306:	e127      	b.n	800a558 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	3324      	adds	r3, #36	@ 0x24
 800a30c:	220b      	movs	r2, #11
 800a30e:	2120      	movs	r1, #32
 800a310:	4618      	mov	r0, r3
 800a312:	f7fe fc5b 	bl	8008bcc <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800a316:	2300      	movs	r3, #0
 800a318:	61bb      	str	r3, [r7, #24]
 800a31a:	e002      	b.n	800a322 <create_name+0x132>
 800a31c:	69bb      	ldr	r3, [r7, #24]
 800a31e:	3301      	adds	r3, #1
 800a320:	61bb      	str	r3, [r7, #24]
 800a322:	69bb      	ldr	r3, [r7, #24]
 800a324:	005b      	lsls	r3, r3, #1
 800a326:	68fa      	ldr	r2, [r7, #12]
 800a328:	4413      	add	r3, r2
 800a32a:	881b      	ldrh	r3, [r3, #0]
 800a32c:	2b20      	cmp	r3, #32
 800a32e:	d0f5      	beq.n	800a31c <create_name+0x12c>
 800a330:	69bb      	ldr	r3, [r7, #24]
 800a332:	005b      	lsls	r3, r3, #1
 800a334:	68fa      	ldr	r2, [r7, #12]
 800a336:	4413      	add	r3, r2
 800a338:	881b      	ldrh	r3, [r3, #0]
 800a33a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a33c:	d0ee      	beq.n	800a31c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800a33e:	69bb      	ldr	r3, [r7, #24]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d009      	beq.n	800a358 <create_name+0x168>
 800a344:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a348:	f043 0303 	orr.w	r3, r3, #3
 800a34c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800a350:	e002      	b.n	800a358 <create_name+0x168>
 800a352:	697b      	ldr	r3, [r7, #20]
 800a354:	3b01      	subs	r3, #1
 800a356:	617b      	str	r3, [r7, #20]
 800a358:	697b      	ldr	r3, [r7, #20]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d009      	beq.n	800a372 <create_name+0x182>
 800a35e:	697b      	ldr	r3, [r7, #20]
 800a360:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a364:	3b01      	subs	r3, #1
 800a366:	005b      	lsls	r3, r3, #1
 800a368:	68fa      	ldr	r2, [r7, #12]
 800a36a:	4413      	add	r3, r2
 800a36c:	881b      	ldrh	r3, [r3, #0]
 800a36e:	2b2e      	cmp	r3, #46	@ 0x2e
 800a370:	d1ef      	bne.n	800a352 <create_name+0x162>

	i = b = 0; ni = 8;
 800a372:	2300      	movs	r3, #0
 800a374:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a378:	2300      	movs	r3, #0
 800a37a:	623b      	str	r3, [r7, #32]
 800a37c:	2308      	movs	r3, #8
 800a37e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800a380:	69bb      	ldr	r3, [r7, #24]
 800a382:	1c5a      	adds	r2, r3, #1
 800a384:	61ba      	str	r2, [r7, #24]
 800a386:	005b      	lsls	r3, r3, #1
 800a388:	68fa      	ldr	r2, [r7, #12]
 800a38a:	4413      	add	r3, r2
 800a38c:	881b      	ldrh	r3, [r3, #0]
 800a38e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800a390:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a392:	2b00      	cmp	r3, #0
 800a394:	f000 8090 	beq.w	800a4b8 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800a398:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a39a:	2b20      	cmp	r3, #32
 800a39c:	d006      	beq.n	800a3ac <create_name+0x1bc>
 800a39e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a3a0:	2b2e      	cmp	r3, #46	@ 0x2e
 800a3a2:	d10a      	bne.n	800a3ba <create_name+0x1ca>
 800a3a4:	69ba      	ldr	r2, [r7, #24]
 800a3a6:	697b      	ldr	r3, [r7, #20]
 800a3a8:	429a      	cmp	r2, r3
 800a3aa:	d006      	beq.n	800a3ba <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800a3ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a3b0:	f043 0303 	orr.w	r3, r3, #3
 800a3b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a3b8:	e07d      	b.n	800a4b6 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800a3ba:	6a3a      	ldr	r2, [r7, #32]
 800a3bc:	69fb      	ldr	r3, [r7, #28]
 800a3be:	429a      	cmp	r2, r3
 800a3c0:	d203      	bcs.n	800a3ca <create_name+0x1da>
 800a3c2:	69ba      	ldr	r2, [r7, #24]
 800a3c4:	697b      	ldr	r3, [r7, #20]
 800a3c6:	429a      	cmp	r2, r3
 800a3c8:	d123      	bne.n	800a412 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800a3ca:	69fb      	ldr	r3, [r7, #28]
 800a3cc:	2b0b      	cmp	r3, #11
 800a3ce:	d106      	bne.n	800a3de <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800a3d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a3d4:	f043 0303 	orr.w	r3, r3, #3
 800a3d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a3dc:	e075      	b.n	800a4ca <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800a3de:	69ba      	ldr	r2, [r7, #24]
 800a3e0:	697b      	ldr	r3, [r7, #20]
 800a3e2:	429a      	cmp	r2, r3
 800a3e4:	d005      	beq.n	800a3f2 <create_name+0x202>
 800a3e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a3ea:	f043 0303 	orr.w	r3, r3, #3
 800a3ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800a3f2:	69ba      	ldr	r2, [r7, #24]
 800a3f4:	697b      	ldr	r3, [r7, #20]
 800a3f6:	429a      	cmp	r2, r3
 800a3f8:	d866      	bhi.n	800a4c8 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	61bb      	str	r3, [r7, #24]
 800a3fe:	2308      	movs	r3, #8
 800a400:	623b      	str	r3, [r7, #32]
 800a402:	230b      	movs	r3, #11
 800a404:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800a406:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a40a:	009b      	lsls	r3, r3, #2
 800a40c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a410:	e051      	b.n	800a4b6 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800a412:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a414:	2b7f      	cmp	r3, #127	@ 0x7f
 800a416:	d914      	bls.n	800a442 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800a418:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a41a:	2100      	movs	r1, #0
 800a41c:	4618      	mov	r0, r3
 800a41e:	f001 f91b 	bl	800b658 <ff_convert>
 800a422:	4603      	mov	r3, r0
 800a424:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800a426:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d004      	beq.n	800a436 <create_name+0x246>
 800a42c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a42e:	3b80      	subs	r3, #128	@ 0x80
 800a430:	4a23      	ldr	r2, [pc, #140]	@ (800a4c0 <create_name+0x2d0>)
 800a432:	5cd3      	ldrb	r3, [r2, r3]
 800a434:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800a436:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a43a:	f043 0302 	orr.w	r3, r3, #2
 800a43e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800a442:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a444:	2b00      	cmp	r3, #0
 800a446:	d007      	beq.n	800a458 <create_name+0x268>
 800a448:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a44a:	4619      	mov	r1, r3
 800a44c:	481d      	ldr	r0, [pc, #116]	@ (800a4c4 <create_name+0x2d4>)
 800a44e:	f7fe fbff 	bl	8008c50 <chk_chr>
 800a452:	4603      	mov	r3, r0
 800a454:	2b00      	cmp	r3, #0
 800a456:	d008      	beq.n	800a46a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800a458:	235f      	movs	r3, #95	@ 0x5f
 800a45a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a45c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a460:	f043 0303 	orr.w	r3, r3, #3
 800a464:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a468:	e01b      	b.n	800a4a2 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800a46a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a46c:	2b40      	cmp	r3, #64	@ 0x40
 800a46e:	d909      	bls.n	800a484 <create_name+0x294>
 800a470:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a472:	2b5a      	cmp	r3, #90	@ 0x5a
 800a474:	d806      	bhi.n	800a484 <create_name+0x294>
					b |= 2;
 800a476:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a47a:	f043 0302 	orr.w	r3, r3, #2
 800a47e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a482:	e00e      	b.n	800a4a2 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800a484:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a486:	2b60      	cmp	r3, #96	@ 0x60
 800a488:	d90b      	bls.n	800a4a2 <create_name+0x2b2>
 800a48a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a48c:	2b7a      	cmp	r3, #122	@ 0x7a
 800a48e:	d808      	bhi.n	800a4a2 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800a490:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a494:	f043 0301 	orr.w	r3, r3, #1
 800a498:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a49c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a49e:	3b20      	subs	r3, #32
 800a4a0:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800a4a2:	6a3b      	ldr	r3, [r7, #32]
 800a4a4:	1c5a      	adds	r2, r3, #1
 800a4a6:	623a      	str	r2, [r7, #32]
 800a4a8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a4aa:	b2d1      	uxtb	r1, r2
 800a4ac:	687a      	ldr	r2, [r7, #4]
 800a4ae:	4413      	add	r3, r2
 800a4b0:	460a      	mov	r2, r1
 800a4b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800a4b6:	e763      	b.n	800a380 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800a4b8:	bf00      	nop
 800a4ba:	e006      	b.n	800a4ca <create_name+0x2da>
 800a4bc:	0800ca20 	.word	0x0800ca20
 800a4c0:	0800ca9c 	.word	0x0800ca9c
 800a4c4:	0800ca2c 	.word	0x0800ca2c
			if (si > di) break;			/* No extension */
 800a4c8:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a4d0:	2be5      	cmp	r3, #229	@ 0xe5
 800a4d2:	d103      	bne.n	800a4dc <create_name+0x2ec>
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2205      	movs	r2, #5
 800a4d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800a4dc:	69fb      	ldr	r3, [r7, #28]
 800a4de:	2b08      	cmp	r3, #8
 800a4e0:	d104      	bne.n	800a4ec <create_name+0x2fc>
 800a4e2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a4e6:	009b      	lsls	r3, r3, #2
 800a4e8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800a4ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a4f0:	f003 030c 	and.w	r3, r3, #12
 800a4f4:	2b0c      	cmp	r3, #12
 800a4f6:	d005      	beq.n	800a504 <create_name+0x314>
 800a4f8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a4fc:	f003 0303 	and.w	r3, r3, #3
 800a500:	2b03      	cmp	r3, #3
 800a502:	d105      	bne.n	800a510 <create_name+0x320>
 800a504:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a508:	f043 0302 	orr.w	r3, r3, #2
 800a50c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800a510:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a514:	f003 0302 	and.w	r3, r3, #2
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d117      	bne.n	800a54c <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800a51c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a520:	f003 0303 	and.w	r3, r3, #3
 800a524:	2b01      	cmp	r3, #1
 800a526:	d105      	bne.n	800a534 <create_name+0x344>
 800a528:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a52c:	f043 0310 	orr.w	r3, r3, #16
 800a530:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800a534:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a538:	f003 030c 	and.w	r3, r3, #12
 800a53c:	2b04      	cmp	r3, #4
 800a53e:	d105      	bne.n	800a54c <create_name+0x35c>
 800a540:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a544:	f043 0308 	orr.w	r3, r3, #8
 800a548:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a552:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800a556:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800a558:	4618      	mov	r0, r3
 800a55a:	3728      	adds	r7, #40	@ 0x28
 800a55c:	46bd      	mov	sp, r7
 800a55e:	bd80      	pop	{r7, pc}

0800a560 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800a560:	b580      	push	{r7, lr}
 800a562:	b086      	sub	sp, #24
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
 800a568:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800a574:	e002      	b.n	800a57c <follow_path+0x1c>
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	3301      	adds	r3, #1
 800a57a:	603b      	str	r3, [r7, #0]
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	781b      	ldrb	r3, [r3, #0]
 800a580:	2b2f      	cmp	r3, #47	@ 0x2f
 800a582:	d0f8      	beq.n	800a576 <follow_path+0x16>
 800a584:	683b      	ldr	r3, [r7, #0]
 800a586:	781b      	ldrb	r3, [r3, #0]
 800a588:	2b5c      	cmp	r3, #92	@ 0x5c
 800a58a:	d0f4      	beq.n	800a576 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800a58c:	693b      	ldr	r3, [r7, #16]
 800a58e:	2200      	movs	r2, #0
 800a590:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	781b      	ldrb	r3, [r3, #0]
 800a596:	2b1f      	cmp	r3, #31
 800a598:	d80a      	bhi.n	800a5b0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2280      	movs	r2, #128	@ 0x80
 800a59e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800a5a2:	2100      	movs	r1, #0
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	f7ff f8fe 	bl	80097a6 <dir_sdi>
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	75fb      	strb	r3, [r7, #23]
 800a5ae:	e048      	b.n	800a642 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a5b0:	463b      	mov	r3, r7
 800a5b2:	4619      	mov	r1, r3
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	f7ff fe1b 	bl	800a1f0 <create_name>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a5be:	7dfb      	ldrb	r3, [r7, #23]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d139      	bne.n	800a638 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a5c4:	6878      	ldr	r0, [r7, #4]
 800a5c6:	f7ff fc5a 	bl	8009e7e <dir_find>
 800a5ca:	4603      	mov	r3, r0
 800a5cc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a5d4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a5d6:	7dfb      	ldrb	r3, [r7, #23]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d00a      	beq.n	800a5f2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a5dc:	7dfb      	ldrb	r3, [r7, #23]
 800a5de:	2b04      	cmp	r3, #4
 800a5e0:	d12c      	bne.n	800a63c <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a5e2:	7afb      	ldrb	r3, [r7, #11]
 800a5e4:	f003 0304 	and.w	r3, r3, #4
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d127      	bne.n	800a63c <follow_path+0xdc>
 800a5ec:	2305      	movs	r3, #5
 800a5ee:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a5f0:	e024      	b.n	800a63c <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a5f2:	7afb      	ldrb	r3, [r7, #11]
 800a5f4:	f003 0304 	and.w	r3, r3, #4
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d121      	bne.n	800a640 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a5fc:	693b      	ldr	r3, [r7, #16]
 800a5fe:	799b      	ldrb	r3, [r3, #6]
 800a600:	f003 0310 	and.w	r3, r3, #16
 800a604:	2b00      	cmp	r3, #0
 800a606:	d102      	bne.n	800a60e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800a608:	2305      	movs	r3, #5
 800a60a:	75fb      	strb	r3, [r7, #23]
 800a60c:	e019      	b.n	800a642 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	695b      	ldr	r3, [r3, #20]
 800a618:	68fa      	ldr	r2, [r7, #12]
 800a61a:	8992      	ldrh	r2, [r2, #12]
 800a61c:	fbb3 f0f2 	udiv	r0, r3, r2
 800a620:	fb00 f202 	mul.w	r2, r0, r2
 800a624:	1a9b      	subs	r3, r3, r2
 800a626:	440b      	add	r3, r1
 800a628:	4619      	mov	r1, r3
 800a62a:	68f8      	ldr	r0, [r7, #12]
 800a62c:	f7ff fa61 	bl	8009af2 <ld_clust>
 800a630:	4602      	mov	r2, r0
 800a632:	693b      	ldr	r3, [r7, #16]
 800a634:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a636:	e7bb      	b.n	800a5b0 <follow_path+0x50>
			if (res != FR_OK) break;
 800a638:	bf00      	nop
 800a63a:	e002      	b.n	800a642 <follow_path+0xe2>
				break;
 800a63c:	bf00      	nop
 800a63e:	e000      	b.n	800a642 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a640:	bf00      	nop
			}
		}
	}

	return res;
 800a642:	7dfb      	ldrb	r3, [r7, #23]
}
 800a644:	4618      	mov	r0, r3
 800a646:	3718      	adds	r7, #24
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}

0800a64c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a64c:	b480      	push	{r7}
 800a64e:	b087      	sub	sp, #28
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a654:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a658:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d031      	beq.n	800a6c6 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	617b      	str	r3, [r7, #20]
 800a668:	e002      	b.n	800a670 <get_ldnumber+0x24>
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	3301      	adds	r3, #1
 800a66e:	617b      	str	r3, [r7, #20]
 800a670:	697b      	ldr	r3, [r7, #20]
 800a672:	781b      	ldrb	r3, [r3, #0]
 800a674:	2b1f      	cmp	r3, #31
 800a676:	d903      	bls.n	800a680 <get_ldnumber+0x34>
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	781b      	ldrb	r3, [r3, #0]
 800a67c:	2b3a      	cmp	r3, #58	@ 0x3a
 800a67e:	d1f4      	bne.n	800a66a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a680:	697b      	ldr	r3, [r7, #20]
 800a682:	781b      	ldrb	r3, [r3, #0]
 800a684:	2b3a      	cmp	r3, #58	@ 0x3a
 800a686:	d11c      	bne.n	800a6c2 <get_ldnumber+0x76>
			tp = *path;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	1c5a      	adds	r2, r3, #1
 800a692:	60fa      	str	r2, [r7, #12]
 800a694:	781b      	ldrb	r3, [r3, #0]
 800a696:	3b30      	subs	r3, #48	@ 0x30
 800a698:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	2b09      	cmp	r3, #9
 800a69e:	d80e      	bhi.n	800a6be <get_ldnumber+0x72>
 800a6a0:	68fa      	ldr	r2, [r7, #12]
 800a6a2:	697b      	ldr	r3, [r7, #20]
 800a6a4:	429a      	cmp	r2, r3
 800a6a6:	d10a      	bne.n	800a6be <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a6a8:	68bb      	ldr	r3, [r7, #8]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d107      	bne.n	800a6be <get_ldnumber+0x72>
					vol = (int)i;
 800a6ae:	68bb      	ldr	r3, [r7, #8]
 800a6b0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a6b2:	697b      	ldr	r3, [r7, #20]
 800a6b4:	3301      	adds	r3, #1
 800a6b6:	617b      	str	r3, [r7, #20]
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	697a      	ldr	r2, [r7, #20]
 800a6bc:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a6be:	693b      	ldr	r3, [r7, #16]
 800a6c0:	e002      	b.n	800a6c8 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a6c6:	693b      	ldr	r3, [r7, #16]
}
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	371c      	adds	r7, #28
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d2:	4770      	bx	lr

0800a6d4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b082      	sub	sp, #8
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
 800a6dc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	70da      	strb	r2, [r3, #3]
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a6ea:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a6ec:	6839      	ldr	r1, [r7, #0]
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f7fe fc7a 	bl	8008fe8 <move_window>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d001      	beq.n	800a6fe <check_fs+0x2a>
 800a6fa:	2304      	movs	r3, #4
 800a6fc:	e038      	b.n	800a770 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	3338      	adds	r3, #56	@ 0x38
 800a702:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a706:	4618      	mov	r0, r3
 800a708:	f7fe f9bc 	bl	8008a84 <ld_word>
 800a70c:	4603      	mov	r3, r0
 800a70e:	461a      	mov	r2, r3
 800a710:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a714:	429a      	cmp	r2, r3
 800a716:	d001      	beq.n	800a71c <check_fs+0x48>
 800a718:	2303      	movs	r3, #3
 800a71a:	e029      	b.n	800a770 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a722:	2be9      	cmp	r3, #233	@ 0xe9
 800a724:	d009      	beq.n	800a73a <check_fs+0x66>
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a72c:	2beb      	cmp	r3, #235	@ 0xeb
 800a72e:	d11e      	bne.n	800a76e <check_fs+0x9a>
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800a736:	2b90      	cmp	r3, #144	@ 0x90
 800a738:	d119      	bne.n	800a76e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	3338      	adds	r3, #56	@ 0x38
 800a73e:	3336      	adds	r3, #54	@ 0x36
 800a740:	4618      	mov	r0, r3
 800a742:	f7fe f9b8 	bl	8008ab6 <ld_dword>
 800a746:	4603      	mov	r3, r0
 800a748:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800a74c:	4a0a      	ldr	r2, [pc, #40]	@ (800a778 <check_fs+0xa4>)
 800a74e:	4293      	cmp	r3, r2
 800a750:	d101      	bne.n	800a756 <check_fs+0x82>
 800a752:	2300      	movs	r3, #0
 800a754:	e00c      	b.n	800a770 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	3338      	adds	r3, #56	@ 0x38
 800a75a:	3352      	adds	r3, #82	@ 0x52
 800a75c:	4618      	mov	r0, r3
 800a75e:	f7fe f9aa 	bl	8008ab6 <ld_dword>
 800a762:	4603      	mov	r3, r0
 800a764:	4a05      	ldr	r2, [pc, #20]	@ (800a77c <check_fs+0xa8>)
 800a766:	4293      	cmp	r3, r2
 800a768:	d101      	bne.n	800a76e <check_fs+0x9a>
 800a76a:	2300      	movs	r3, #0
 800a76c:	e000      	b.n	800a770 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a76e:	2302      	movs	r3, #2
}
 800a770:	4618      	mov	r0, r3
 800a772:	3708      	adds	r7, #8
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}
 800a778:	00544146 	.word	0x00544146
 800a77c:	33544146 	.word	0x33544146

0800a780 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b096      	sub	sp, #88	@ 0x58
 800a784:	af00      	add	r7, sp, #0
 800a786:	60f8      	str	r0, [r7, #12]
 800a788:	60b9      	str	r1, [r7, #8]
 800a78a:	4613      	mov	r3, r2
 800a78c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a78e:	68bb      	ldr	r3, [r7, #8]
 800a790:	2200      	movs	r2, #0
 800a792:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a794:	68f8      	ldr	r0, [r7, #12]
 800a796:	f7ff ff59 	bl	800a64c <get_ldnumber>
 800a79a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a79c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	da01      	bge.n	800a7a6 <find_volume+0x26>
 800a7a2:	230b      	movs	r3, #11
 800a7a4:	e262      	b.n	800ac6c <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a7a6:	4a9f      	ldr	r2, [pc, #636]	@ (800aa24 <find_volume+0x2a4>)
 800a7a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a7ae:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a7b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d101      	bne.n	800a7ba <find_volume+0x3a>
 800a7b6:	230c      	movs	r3, #12
 800a7b8:	e258      	b.n	800ac6c <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a7ba:	68bb      	ldr	r3, [r7, #8]
 800a7bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a7be:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a7c0:	79fb      	ldrb	r3, [r7, #7]
 800a7c2:	f023 0301 	bic.w	r3, r3, #1
 800a7c6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a7c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ca:	781b      	ldrb	r3, [r3, #0]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d01a      	beq.n	800a806 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800a7d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7d2:	785b      	ldrb	r3, [r3, #1]
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	f7fe f8b5 	bl	8008944 <disk_status>
 800a7da:	4603      	mov	r3, r0
 800a7dc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a7e0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a7e4:	f003 0301 	and.w	r3, r3, #1
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d10c      	bne.n	800a806 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a7ec:	79fb      	ldrb	r3, [r7, #7]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d007      	beq.n	800a802 <find_volume+0x82>
 800a7f2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a7f6:	f003 0304 	and.w	r3, r3, #4
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d001      	beq.n	800a802 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a7fe:	230a      	movs	r3, #10
 800a800:	e234      	b.n	800ac6c <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 800a802:	2300      	movs	r3, #0
 800a804:	e232      	b.n	800ac6c <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a808:	2200      	movs	r2, #0
 800a80a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a80c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a80e:	b2da      	uxtb	r2, r3
 800a810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a812:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a816:	785b      	ldrb	r3, [r3, #1]
 800a818:	4618      	mov	r0, r3
 800a81a:	f7fe f8ad 	bl	8008978 <disk_initialize>
 800a81e:	4603      	mov	r3, r0
 800a820:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a824:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a828:	f003 0301 	and.w	r3, r3, #1
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d001      	beq.n	800a834 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a830:	2303      	movs	r3, #3
 800a832:	e21b      	b.n	800ac6c <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a834:	79fb      	ldrb	r3, [r7, #7]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d007      	beq.n	800a84a <find_volume+0xca>
 800a83a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a83e:	f003 0304 	and.w	r3, r3, #4
 800a842:	2b00      	cmp	r3, #0
 800a844:	d001      	beq.n	800a84a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a846:	230a      	movs	r3, #10
 800a848:	e210      	b.n	800ac6c <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800a84a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a84c:	7858      	ldrb	r0, [r3, #1]
 800a84e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a850:	330c      	adds	r3, #12
 800a852:	461a      	mov	r2, r3
 800a854:	2102      	movs	r1, #2
 800a856:	f7fe f8f7 	bl	8008a48 <disk_ioctl>
 800a85a:	4603      	mov	r3, r0
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d001      	beq.n	800a864 <find_volume+0xe4>
 800a860:	2301      	movs	r3, #1
 800a862:	e203      	b.n	800ac6c <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800a864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a866:	899b      	ldrh	r3, [r3, #12]
 800a868:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a86c:	d80d      	bhi.n	800a88a <find_volume+0x10a>
 800a86e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a870:	899b      	ldrh	r3, [r3, #12]
 800a872:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a876:	d308      	bcc.n	800a88a <find_volume+0x10a>
 800a878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a87a:	899b      	ldrh	r3, [r3, #12]
 800a87c:	461a      	mov	r2, r3
 800a87e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a880:	899b      	ldrh	r3, [r3, #12]
 800a882:	3b01      	subs	r3, #1
 800a884:	4013      	ands	r3, r2
 800a886:	2b00      	cmp	r3, #0
 800a888:	d001      	beq.n	800a88e <find_volume+0x10e>
 800a88a:	2301      	movs	r3, #1
 800a88c:	e1ee      	b.n	800ac6c <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a88e:	2300      	movs	r3, #0
 800a890:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a892:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a894:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a896:	f7ff ff1d 	bl	800a6d4 <check_fs>
 800a89a:	4603      	mov	r3, r0
 800a89c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a8a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a8a4:	2b02      	cmp	r3, #2
 800a8a6:	d149      	bne.n	800a93c <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	643b      	str	r3, [r7, #64]	@ 0x40
 800a8ac:	e01e      	b.n	800a8ec <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a8ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8b0:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a8b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8b6:	011b      	lsls	r3, r3, #4
 800a8b8:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800a8bc:	4413      	add	r3, r2
 800a8be:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a8c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c2:	3304      	adds	r3, #4
 800a8c4:	781b      	ldrb	r3, [r3, #0]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d006      	beq.n	800a8d8 <find_volume+0x158>
 800a8ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8cc:	3308      	adds	r3, #8
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	f7fe f8f1 	bl	8008ab6 <ld_dword>
 800a8d4:	4602      	mov	r2, r0
 800a8d6:	e000      	b.n	800a8da <find_volume+0x15a>
 800a8d8:	2200      	movs	r2, #0
 800a8da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8dc:	009b      	lsls	r3, r3, #2
 800a8de:	3358      	adds	r3, #88	@ 0x58
 800a8e0:	443b      	add	r3, r7
 800a8e2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a8e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8e8:	3301      	adds	r3, #1
 800a8ea:	643b      	str	r3, [r7, #64]	@ 0x40
 800a8ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8ee:	2b03      	cmp	r3, #3
 800a8f0:	d9dd      	bls.n	800a8ae <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800a8f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d002      	beq.n	800a902 <find_volume+0x182>
 800a8fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8fe:	3b01      	subs	r3, #1
 800a900:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a902:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a904:	009b      	lsls	r3, r3, #2
 800a906:	3358      	adds	r3, #88	@ 0x58
 800a908:	443b      	add	r3, r7
 800a90a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a90e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a910:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a912:	2b00      	cmp	r3, #0
 800a914:	d005      	beq.n	800a922 <find_volume+0x1a2>
 800a916:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a918:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a91a:	f7ff fedb 	bl	800a6d4 <check_fs>
 800a91e:	4603      	mov	r3, r0
 800a920:	e000      	b.n	800a924 <find_volume+0x1a4>
 800a922:	2303      	movs	r3, #3
 800a924:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a928:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a92c:	2b01      	cmp	r3, #1
 800a92e:	d905      	bls.n	800a93c <find_volume+0x1bc>
 800a930:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a932:	3301      	adds	r3, #1
 800a934:	643b      	str	r3, [r7, #64]	@ 0x40
 800a936:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a938:	2b03      	cmp	r3, #3
 800a93a:	d9e2      	bls.n	800a902 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a93c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a940:	2b04      	cmp	r3, #4
 800a942:	d101      	bne.n	800a948 <find_volume+0x1c8>
 800a944:	2301      	movs	r3, #1
 800a946:	e191      	b.n	800ac6c <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a948:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a94c:	2b01      	cmp	r3, #1
 800a94e:	d901      	bls.n	800a954 <find_volume+0x1d4>
 800a950:	230d      	movs	r3, #13
 800a952:	e18b      	b.n	800ac6c <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a956:	3338      	adds	r3, #56	@ 0x38
 800a958:	330b      	adds	r3, #11
 800a95a:	4618      	mov	r0, r3
 800a95c:	f7fe f892 	bl	8008a84 <ld_word>
 800a960:	4603      	mov	r3, r0
 800a962:	461a      	mov	r2, r3
 800a964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a966:	899b      	ldrh	r3, [r3, #12]
 800a968:	429a      	cmp	r2, r3
 800a96a:	d001      	beq.n	800a970 <find_volume+0x1f0>
 800a96c:	230d      	movs	r3, #13
 800a96e:	e17d      	b.n	800ac6c <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a972:	3338      	adds	r3, #56	@ 0x38
 800a974:	3316      	adds	r3, #22
 800a976:	4618      	mov	r0, r3
 800a978:	f7fe f884 	bl	8008a84 <ld_word>
 800a97c:	4603      	mov	r3, r0
 800a97e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a980:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a982:	2b00      	cmp	r3, #0
 800a984:	d106      	bne.n	800a994 <find_volume+0x214>
 800a986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a988:	3338      	adds	r3, #56	@ 0x38
 800a98a:	3324      	adds	r3, #36	@ 0x24
 800a98c:	4618      	mov	r0, r3
 800a98e:	f7fe f892 	bl	8008ab6 <ld_dword>
 800a992:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800a994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a996:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a998:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a99a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a99c:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800a9a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9a2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a9a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9a6:	789b      	ldrb	r3, [r3, #2]
 800a9a8:	2b01      	cmp	r3, #1
 800a9aa:	d005      	beq.n	800a9b8 <find_volume+0x238>
 800a9ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ae:	789b      	ldrb	r3, [r3, #2]
 800a9b0:	2b02      	cmp	r3, #2
 800a9b2:	d001      	beq.n	800a9b8 <find_volume+0x238>
 800a9b4:	230d      	movs	r3, #13
 800a9b6:	e159      	b.n	800ac6c <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a9b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ba:	789b      	ldrb	r3, [r3, #2]
 800a9bc:	461a      	mov	r2, r3
 800a9be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9c0:	fb02 f303 	mul.w	r3, r2, r3
 800a9c4:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a9c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a9cc:	461a      	mov	r2, r3
 800a9ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9d0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a9d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9d4:	895b      	ldrh	r3, [r3, #10]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d008      	beq.n	800a9ec <find_volume+0x26c>
 800a9da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9dc:	895b      	ldrh	r3, [r3, #10]
 800a9de:	461a      	mov	r2, r3
 800a9e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9e2:	895b      	ldrh	r3, [r3, #10]
 800a9e4:	3b01      	subs	r3, #1
 800a9e6:	4013      	ands	r3, r2
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d001      	beq.n	800a9f0 <find_volume+0x270>
 800a9ec:	230d      	movs	r3, #13
 800a9ee:	e13d      	b.n	800ac6c <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a9f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9f2:	3338      	adds	r3, #56	@ 0x38
 800a9f4:	3311      	adds	r3, #17
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	f7fe f844 	bl	8008a84 <ld_word>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	461a      	mov	r2, r3
 800aa00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa02:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800aa04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa06:	891b      	ldrh	r3, [r3, #8]
 800aa08:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800aa0a:	8992      	ldrh	r2, [r2, #12]
 800aa0c:	0952      	lsrs	r2, r2, #5
 800aa0e:	b292      	uxth	r2, r2
 800aa10:	fbb3 f1f2 	udiv	r1, r3, r2
 800aa14:	fb01 f202 	mul.w	r2, r1, r2
 800aa18:	1a9b      	subs	r3, r3, r2
 800aa1a:	b29b      	uxth	r3, r3
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d003      	beq.n	800aa28 <find_volume+0x2a8>
 800aa20:	230d      	movs	r3, #13
 800aa22:	e123      	b.n	800ac6c <find_volume+0x4ec>
 800aa24:	20008874 	.word	0x20008874

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800aa28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa2a:	3338      	adds	r3, #56	@ 0x38
 800aa2c:	3313      	adds	r3, #19
 800aa2e:	4618      	mov	r0, r3
 800aa30:	f7fe f828 	bl	8008a84 <ld_word>
 800aa34:	4603      	mov	r3, r0
 800aa36:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800aa38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d106      	bne.n	800aa4c <find_volume+0x2cc>
 800aa3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa40:	3338      	adds	r3, #56	@ 0x38
 800aa42:	3320      	adds	r3, #32
 800aa44:	4618      	mov	r0, r3
 800aa46:	f7fe f836 	bl	8008ab6 <ld_dword>
 800aa4a:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800aa4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa4e:	3338      	adds	r3, #56	@ 0x38
 800aa50:	330e      	adds	r3, #14
 800aa52:	4618      	mov	r0, r3
 800aa54:	f7fe f816 	bl	8008a84 <ld_word>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800aa5c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d101      	bne.n	800aa66 <find_volume+0x2e6>
 800aa62:	230d      	movs	r3, #13
 800aa64:	e102      	b.n	800ac6c <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800aa66:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800aa68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa6a:	4413      	add	r3, r2
 800aa6c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800aa6e:	8911      	ldrh	r1, [r2, #8]
 800aa70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800aa72:	8992      	ldrh	r2, [r2, #12]
 800aa74:	0952      	lsrs	r2, r2, #5
 800aa76:	b292      	uxth	r2, r2
 800aa78:	fbb1 f2f2 	udiv	r2, r1, r2
 800aa7c:	b292      	uxth	r2, r2
 800aa7e:	4413      	add	r3, r2
 800aa80:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800aa82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aa84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa86:	429a      	cmp	r2, r3
 800aa88:	d201      	bcs.n	800aa8e <find_volume+0x30e>
 800aa8a:	230d      	movs	r3, #13
 800aa8c:	e0ee      	b.n	800ac6c <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800aa8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aa90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa92:	1ad3      	subs	r3, r2, r3
 800aa94:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800aa96:	8952      	ldrh	r2, [r2, #10]
 800aa98:	fbb3 f3f2 	udiv	r3, r3, r2
 800aa9c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800aa9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d101      	bne.n	800aaa8 <find_volume+0x328>
 800aaa4:	230d      	movs	r3, #13
 800aaa6:	e0e1      	b.n	800ac6c <find_volume+0x4ec>
		fmt = FS_FAT32;
 800aaa8:	2303      	movs	r3, #3
 800aaaa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800aaae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aab0:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800aab4:	4293      	cmp	r3, r2
 800aab6:	d802      	bhi.n	800aabe <find_volume+0x33e>
 800aab8:	2302      	movs	r3, #2
 800aaba:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800aabe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aac0:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800aac4:	4293      	cmp	r3, r2
 800aac6:	d802      	bhi.n	800aace <find_volume+0x34e>
 800aac8:	2301      	movs	r3, #1
 800aaca:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800aace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aad0:	1c9a      	adds	r2, r3, #2
 800aad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aad4:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800aad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aad8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800aada:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800aadc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800aade:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aae0:	441a      	add	r2, r3
 800aae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aae4:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800aae6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800aae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aaea:	441a      	add	r2, r3
 800aaec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaee:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800aaf0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800aaf4:	2b03      	cmp	r3, #3
 800aaf6:	d11e      	bne.n	800ab36 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800aaf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aafa:	3338      	adds	r3, #56	@ 0x38
 800aafc:	332a      	adds	r3, #42	@ 0x2a
 800aafe:	4618      	mov	r0, r3
 800ab00:	f7fd ffc0 	bl	8008a84 <ld_word>
 800ab04:	4603      	mov	r3, r0
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d001      	beq.n	800ab0e <find_volume+0x38e>
 800ab0a:	230d      	movs	r3, #13
 800ab0c:	e0ae      	b.n	800ac6c <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ab0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab10:	891b      	ldrh	r3, [r3, #8]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d001      	beq.n	800ab1a <find_volume+0x39a>
 800ab16:	230d      	movs	r3, #13
 800ab18:	e0a8      	b.n	800ac6c <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800ab1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab1c:	3338      	adds	r3, #56	@ 0x38
 800ab1e:	332c      	adds	r3, #44	@ 0x2c
 800ab20:	4618      	mov	r0, r3
 800ab22:	f7fd ffc8 	bl	8008ab6 <ld_dword>
 800ab26:	4602      	mov	r2, r0
 800ab28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab2a:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800ab2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab2e:	69db      	ldr	r3, [r3, #28]
 800ab30:	009b      	lsls	r3, r3, #2
 800ab32:	647b      	str	r3, [r7, #68]	@ 0x44
 800ab34:	e01f      	b.n	800ab76 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800ab36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab38:	891b      	ldrh	r3, [r3, #8]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d101      	bne.n	800ab42 <find_volume+0x3c2>
 800ab3e:	230d      	movs	r3, #13
 800ab40:	e094      	b.n	800ac6c <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800ab42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab44:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ab46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab48:	441a      	add	r2, r3
 800ab4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab4c:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800ab4e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ab52:	2b02      	cmp	r3, #2
 800ab54:	d103      	bne.n	800ab5e <find_volume+0x3de>
 800ab56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab58:	69db      	ldr	r3, [r3, #28]
 800ab5a:	005b      	lsls	r3, r3, #1
 800ab5c:	e00a      	b.n	800ab74 <find_volume+0x3f4>
 800ab5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab60:	69da      	ldr	r2, [r3, #28]
 800ab62:	4613      	mov	r3, r2
 800ab64:	005b      	lsls	r3, r3, #1
 800ab66:	4413      	add	r3, r2
 800ab68:	085a      	lsrs	r2, r3, #1
 800ab6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab6c:	69db      	ldr	r3, [r3, #28]
 800ab6e:	f003 0301 	and.w	r3, r3, #1
 800ab72:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800ab74:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800ab76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab78:	6a1a      	ldr	r2, [r3, #32]
 800ab7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab7c:	899b      	ldrh	r3, [r3, #12]
 800ab7e:	4619      	mov	r1, r3
 800ab80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab82:	440b      	add	r3, r1
 800ab84:	3b01      	subs	r3, #1
 800ab86:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ab88:	8989      	ldrh	r1, [r1, #12]
 800ab8a:	fbb3 f3f1 	udiv	r3, r3, r1
 800ab8e:	429a      	cmp	r2, r3
 800ab90:	d201      	bcs.n	800ab96 <find_volume+0x416>
 800ab92:	230d      	movs	r3, #13
 800ab94:	e06a      	b.n	800ac6c <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800ab96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ab9c:	619a      	str	r2, [r3, #24]
 800ab9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aba0:	699a      	ldr	r2, [r3, #24]
 800aba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aba4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800aba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aba8:	2280      	movs	r2, #128	@ 0x80
 800abaa:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800abac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800abb0:	2b03      	cmp	r3, #3
 800abb2:	d149      	bne.n	800ac48 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800abb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abb6:	3338      	adds	r3, #56	@ 0x38
 800abb8:	3330      	adds	r3, #48	@ 0x30
 800abba:	4618      	mov	r0, r3
 800abbc:	f7fd ff62 	bl	8008a84 <ld_word>
 800abc0:	4603      	mov	r3, r0
 800abc2:	2b01      	cmp	r3, #1
 800abc4:	d140      	bne.n	800ac48 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800abc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800abc8:	3301      	adds	r3, #1
 800abca:	4619      	mov	r1, r3
 800abcc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800abce:	f7fe fa0b 	bl	8008fe8 <move_window>
 800abd2:	4603      	mov	r3, r0
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d137      	bne.n	800ac48 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800abd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abda:	2200      	movs	r2, #0
 800abdc:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800abde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abe0:	3338      	adds	r3, #56	@ 0x38
 800abe2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800abe6:	4618      	mov	r0, r3
 800abe8:	f7fd ff4c 	bl	8008a84 <ld_word>
 800abec:	4603      	mov	r3, r0
 800abee:	461a      	mov	r2, r3
 800abf0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800abf4:	429a      	cmp	r2, r3
 800abf6:	d127      	bne.n	800ac48 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800abf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abfa:	3338      	adds	r3, #56	@ 0x38
 800abfc:	4618      	mov	r0, r3
 800abfe:	f7fd ff5a 	bl	8008ab6 <ld_dword>
 800ac02:	4603      	mov	r3, r0
 800ac04:	4a1b      	ldr	r2, [pc, #108]	@ (800ac74 <find_volume+0x4f4>)
 800ac06:	4293      	cmp	r3, r2
 800ac08:	d11e      	bne.n	800ac48 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800ac0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac0c:	3338      	adds	r3, #56	@ 0x38
 800ac0e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800ac12:	4618      	mov	r0, r3
 800ac14:	f7fd ff4f 	bl	8008ab6 <ld_dword>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	4a17      	ldr	r2, [pc, #92]	@ (800ac78 <find_volume+0x4f8>)
 800ac1c:	4293      	cmp	r3, r2
 800ac1e:	d113      	bne.n	800ac48 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800ac20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac22:	3338      	adds	r3, #56	@ 0x38
 800ac24:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800ac28:	4618      	mov	r0, r3
 800ac2a:	f7fd ff44 	bl	8008ab6 <ld_dword>
 800ac2e:	4602      	mov	r2, r0
 800ac30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac32:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ac34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac36:	3338      	adds	r3, #56	@ 0x38
 800ac38:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	f7fd ff3a 	bl	8008ab6 <ld_dword>
 800ac42:	4602      	mov	r2, r0
 800ac44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac46:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800ac48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac4a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800ac4e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800ac50:	4b0a      	ldr	r3, [pc, #40]	@ (800ac7c <find_volume+0x4fc>)
 800ac52:	881b      	ldrh	r3, [r3, #0]
 800ac54:	3301      	adds	r3, #1
 800ac56:	b29a      	uxth	r2, r3
 800ac58:	4b08      	ldr	r3, [pc, #32]	@ (800ac7c <find_volume+0x4fc>)
 800ac5a:	801a      	strh	r2, [r3, #0]
 800ac5c:	4b07      	ldr	r3, [pc, #28]	@ (800ac7c <find_volume+0x4fc>)
 800ac5e:	881a      	ldrh	r2, [r3, #0]
 800ac60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac62:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800ac64:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ac66:	f7fe f957 	bl	8008f18 <clear_lock>
#endif
	return FR_OK;
 800ac6a:	2300      	movs	r3, #0
}
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	3758      	adds	r7, #88	@ 0x58
 800ac70:	46bd      	mov	sp, r7
 800ac72:	bd80      	pop	{r7, pc}
 800ac74:	41615252 	.word	0x41615252
 800ac78:	61417272 	.word	0x61417272
 800ac7c:	20008878 	.word	0x20008878

0800ac80 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b084      	sub	sp, #16
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
 800ac88:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800ac8a:	2309      	movs	r3, #9
 800ac8c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d01c      	beq.n	800acce <validate+0x4e>
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d018      	beq.n	800acce <validate+0x4e>
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	781b      	ldrb	r3, [r3, #0]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d013      	beq.n	800acce <validate+0x4e>
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	889a      	ldrh	r2, [r3, #4]
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	88db      	ldrh	r3, [r3, #6]
 800acb0:	429a      	cmp	r2, r3
 800acb2:	d10c      	bne.n	800acce <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	785b      	ldrb	r3, [r3, #1]
 800acba:	4618      	mov	r0, r3
 800acbc:	f7fd fe42 	bl	8008944 <disk_status>
 800acc0:	4603      	mov	r3, r0
 800acc2:	f003 0301 	and.w	r3, r3, #1
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d101      	bne.n	800acce <validate+0x4e>
			res = FR_OK;
 800acca:	2300      	movs	r3, #0
 800accc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800acce:	7bfb      	ldrb	r3, [r7, #15]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d102      	bne.n	800acda <validate+0x5a>
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	e000      	b.n	800acdc <validate+0x5c>
 800acda:	2300      	movs	r3, #0
 800acdc:	683a      	ldr	r2, [r7, #0]
 800acde:	6013      	str	r3, [r2, #0]
	return res;
 800ace0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ace2:	4618      	mov	r0, r3
 800ace4:	3710      	adds	r7, #16
 800ace6:	46bd      	mov	sp, r7
 800ace8:	bd80      	pop	{r7, pc}
	...

0800acec <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b088      	sub	sp, #32
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	60f8      	str	r0, [r7, #12]
 800acf4:	60b9      	str	r1, [r7, #8]
 800acf6:	4613      	mov	r3, r2
 800acf8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800acfa:	68bb      	ldr	r3, [r7, #8]
 800acfc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800acfe:	f107 0310 	add.w	r3, r7, #16
 800ad02:	4618      	mov	r0, r3
 800ad04:	f7ff fca2 	bl	800a64c <get_ldnumber>
 800ad08:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800ad0a:	69fb      	ldr	r3, [r7, #28]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	da01      	bge.n	800ad14 <f_mount+0x28>
 800ad10:	230b      	movs	r3, #11
 800ad12:	e02b      	b.n	800ad6c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800ad14:	4a17      	ldr	r2, [pc, #92]	@ (800ad74 <f_mount+0x88>)
 800ad16:	69fb      	ldr	r3, [r7, #28]
 800ad18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad1c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800ad1e:	69bb      	ldr	r3, [r7, #24]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d005      	beq.n	800ad30 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800ad24:	69b8      	ldr	r0, [r7, #24]
 800ad26:	f7fe f8f7 	bl	8008f18 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800ad2a:	69bb      	ldr	r3, [r7, #24]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d002      	beq.n	800ad3c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	2200      	movs	r2, #0
 800ad3a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800ad3c:	68fa      	ldr	r2, [r7, #12]
 800ad3e:	490d      	ldr	r1, [pc, #52]	@ (800ad74 <f_mount+0x88>)
 800ad40:	69fb      	ldr	r3, [r7, #28]
 800ad42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d002      	beq.n	800ad52 <f_mount+0x66>
 800ad4c:	79fb      	ldrb	r3, [r7, #7]
 800ad4e:	2b01      	cmp	r3, #1
 800ad50:	d001      	beq.n	800ad56 <f_mount+0x6a>
 800ad52:	2300      	movs	r3, #0
 800ad54:	e00a      	b.n	800ad6c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800ad56:	f107 010c 	add.w	r1, r7, #12
 800ad5a:	f107 0308 	add.w	r3, r7, #8
 800ad5e:	2200      	movs	r2, #0
 800ad60:	4618      	mov	r0, r3
 800ad62:	f7ff fd0d 	bl	800a780 <find_volume>
 800ad66:	4603      	mov	r3, r0
 800ad68:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800ad6a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	3720      	adds	r7, #32
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}
 800ad74:	20008874 	.word	0x20008874

0800ad78 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b09a      	sub	sp, #104	@ 0x68
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	60f8      	str	r0, [r7, #12]
 800ad80:	60b9      	str	r1, [r7, #8]
 800ad82:	4613      	mov	r3, r2
 800ad84:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d101      	bne.n	800ad90 <f_open+0x18>
 800ad8c:	2309      	movs	r3, #9
 800ad8e:	e1c7      	b.n	800b120 <f_open+0x3a8>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800ad90:	79fb      	ldrb	r3, [r7, #7]
 800ad92:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ad96:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800ad98:	79fa      	ldrb	r2, [r7, #7]
 800ad9a:	f107 0110 	add.w	r1, r7, #16
 800ad9e:	f107 0308 	add.w	r3, r7, #8
 800ada2:	4618      	mov	r0, r3
 800ada4:	f7ff fcec 	bl	800a780 <find_volume>
 800ada8:	4603      	mov	r3, r0
 800adaa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800adae:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	f040 81ab 	bne.w	800b10e <f_open+0x396>
		dj.obj.fs = fs;
 800adb8:	693b      	ldr	r3, [r7, #16]
 800adba:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800adbc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800adc0:	f000 fd10 	bl	800b7e4 <ff_memalloc>
 800adc4:	65b8      	str	r0, [r7, #88]	@ 0x58
 800adc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d101      	bne.n	800add0 <f_open+0x58>
 800adcc:	2311      	movs	r3, #17
 800adce:	e1a7      	b.n	800b120 <f_open+0x3a8>
 800add0:	693b      	ldr	r3, [r7, #16]
 800add2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800add4:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800add6:	68ba      	ldr	r2, [r7, #8]
 800add8:	f107 0314 	add.w	r3, r7, #20
 800addc:	4611      	mov	r1, r2
 800adde:	4618      	mov	r0, r3
 800ade0:	f7ff fbbe 	bl	800a560 <follow_path>
 800ade4:	4603      	mov	r3, r0
 800ade6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800adea:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d118      	bne.n	800ae24 <f_open+0xac>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800adf2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800adf6:	b25b      	sxtb	r3, r3
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	da03      	bge.n	800ae04 <f_open+0x8c>
				res = FR_INVALID_NAME;
 800adfc:	2306      	movs	r3, #6
 800adfe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800ae02:	e00f      	b.n	800ae24 <f_open+0xac>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ae04:	79fb      	ldrb	r3, [r7, #7]
 800ae06:	2b01      	cmp	r3, #1
 800ae08:	bf8c      	ite	hi
 800ae0a:	2301      	movhi	r3, #1
 800ae0c:	2300      	movls	r3, #0
 800ae0e:	b2db      	uxtb	r3, r3
 800ae10:	461a      	mov	r2, r3
 800ae12:	f107 0314 	add.w	r3, r7, #20
 800ae16:	4611      	mov	r1, r2
 800ae18:	4618      	mov	r0, r3
 800ae1a:	f7fd ff35 	bl	8008c88 <chk_lock>
 800ae1e:	4603      	mov	r3, r0
 800ae20:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ae24:	79fb      	ldrb	r3, [r7, #7]
 800ae26:	f003 031c 	and.w	r3, r3, #28
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d07f      	beq.n	800af2e <f_open+0x1b6>
			if (res != FR_OK) {					/* No file, create new */
 800ae2e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d017      	beq.n	800ae66 <f_open+0xee>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ae36:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ae3a:	2b04      	cmp	r3, #4
 800ae3c:	d10e      	bne.n	800ae5c <f_open+0xe4>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ae3e:	f7fd ff7f 	bl	8008d40 <enq_lock>
 800ae42:	4603      	mov	r3, r0
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d006      	beq.n	800ae56 <f_open+0xde>
 800ae48:	f107 0314 	add.w	r3, r7, #20
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	f7ff f8d7 	bl	800a000 <dir_register>
 800ae52:	4603      	mov	r3, r0
 800ae54:	e000      	b.n	800ae58 <f_open+0xe0>
 800ae56:	2312      	movs	r3, #18
 800ae58:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800ae5c:	79fb      	ldrb	r3, [r7, #7]
 800ae5e:	f043 0308 	orr.w	r3, r3, #8
 800ae62:	71fb      	strb	r3, [r7, #7]
 800ae64:	e010      	b.n	800ae88 <f_open+0x110>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800ae66:	7ebb      	ldrb	r3, [r7, #26]
 800ae68:	f003 0311 	and.w	r3, r3, #17
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d003      	beq.n	800ae78 <f_open+0x100>
					res = FR_DENIED;
 800ae70:	2307      	movs	r3, #7
 800ae72:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800ae76:	e007      	b.n	800ae88 <f_open+0x110>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800ae78:	79fb      	ldrb	r3, [r7, #7]
 800ae7a:	f003 0304 	and.w	r3, r3, #4
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d002      	beq.n	800ae88 <f_open+0x110>
 800ae82:	2308      	movs	r3, #8
 800ae84:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ae88:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d168      	bne.n	800af62 <f_open+0x1ea>
 800ae90:	79fb      	ldrb	r3, [r7, #7]
 800ae92:	f003 0308 	and.w	r3, r3, #8
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d063      	beq.n	800af62 <f_open+0x1ea>
				dw = GET_FATTIME();
 800ae9a:	f7fd fb03 	bl	80084a4 <get_fattime>
 800ae9e:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800aea0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aea2:	330e      	adds	r3, #14
 800aea4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aea6:	4618      	mov	r0, r3
 800aea8:	f7fd fe43 	bl	8008b32 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800aeac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aeae:	3316      	adds	r3, #22
 800aeb0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	f7fd fe3d 	bl	8008b32 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800aeb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aeba:	330b      	adds	r3, #11
 800aebc:	2220      	movs	r2, #32
 800aebe:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800aec0:	693b      	ldr	r3, [r7, #16]
 800aec2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aec4:	4611      	mov	r1, r2
 800aec6:	4618      	mov	r0, r3
 800aec8:	f7fe fe13 	bl	8009af2 <ld_clust>
 800aecc:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800aece:	693b      	ldr	r3, [r7, #16]
 800aed0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800aed2:	2200      	movs	r2, #0
 800aed4:	4618      	mov	r0, r3
 800aed6:	f7fe fe2b 	bl	8009b30 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800aeda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aedc:	331c      	adds	r3, #28
 800aede:	2100      	movs	r1, #0
 800aee0:	4618      	mov	r0, r3
 800aee2:	f7fd fe26 	bl	8008b32 <st_dword>
					fs->wflag = 1;
 800aee6:	693b      	ldr	r3, [r7, #16]
 800aee8:	2201      	movs	r2, #1
 800aeea:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800aeec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d037      	beq.n	800af62 <f_open+0x1ea>
						dw = fs->winsect;
 800aef2:	693b      	ldr	r3, [r7, #16]
 800aef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aef6:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800aef8:	f107 0314 	add.w	r3, r7, #20
 800aefc:	2200      	movs	r2, #0
 800aefe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800af00:	4618      	mov	r0, r3
 800af02:	f7fe fb1b 	bl	800953c <remove_chain>
 800af06:	4603      	mov	r3, r0
 800af08:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800af0c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800af10:	2b00      	cmp	r3, #0
 800af12:	d126      	bne.n	800af62 <f_open+0x1ea>
							res = move_window(fs, dw);
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800af18:	4618      	mov	r0, r3
 800af1a:	f7fe f865 	bl	8008fe8 <move_window>
 800af1e:	4603      	mov	r3, r0
 800af20:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800af24:	693b      	ldr	r3, [r7, #16]
 800af26:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800af28:	3a01      	subs	r2, #1
 800af2a:	615a      	str	r2, [r3, #20]
 800af2c:	e019      	b.n	800af62 <f_open+0x1ea>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800af2e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800af32:	2b00      	cmp	r3, #0
 800af34:	d115      	bne.n	800af62 <f_open+0x1ea>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800af36:	7ebb      	ldrb	r3, [r7, #26]
 800af38:	f003 0310 	and.w	r3, r3, #16
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d003      	beq.n	800af48 <f_open+0x1d0>
					res = FR_NO_FILE;
 800af40:	2304      	movs	r3, #4
 800af42:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800af46:	e00c      	b.n	800af62 <f_open+0x1ea>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800af48:	79fb      	ldrb	r3, [r7, #7]
 800af4a:	f003 0302 	and.w	r3, r3, #2
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d007      	beq.n	800af62 <f_open+0x1ea>
 800af52:	7ebb      	ldrb	r3, [r7, #26]
 800af54:	f003 0301 	and.w	r3, r3, #1
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d002      	beq.n	800af62 <f_open+0x1ea>
						res = FR_DENIED;
 800af5c:	2307      	movs	r3, #7
 800af5e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800af62:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800af66:	2b00      	cmp	r3, #0
 800af68:	d126      	bne.n	800afb8 <f_open+0x240>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800af6a:	79fb      	ldrb	r3, [r7, #7]
 800af6c:	f003 0308 	and.w	r3, r3, #8
 800af70:	2b00      	cmp	r3, #0
 800af72:	d003      	beq.n	800af7c <f_open+0x204>
				mode |= FA_MODIFIED;
 800af74:	79fb      	ldrb	r3, [r7, #7]
 800af76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af7a:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800af7c:	693b      	ldr	r3, [r7, #16]
 800af7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800af84:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800af8a:	79fb      	ldrb	r3, [r7, #7]
 800af8c:	2b01      	cmp	r3, #1
 800af8e:	bf8c      	ite	hi
 800af90:	2301      	movhi	r3, #1
 800af92:	2300      	movls	r3, #0
 800af94:	b2db      	uxtb	r3, r3
 800af96:	461a      	mov	r2, r3
 800af98:	f107 0314 	add.w	r3, r7, #20
 800af9c:	4611      	mov	r1, r2
 800af9e:	4618      	mov	r0, r3
 800afa0:	f7fd fef0 	bl	8008d84 <inc_lock>
 800afa4:	4602      	mov	r2, r0
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	691b      	ldr	r3, [r3, #16]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d102      	bne.n	800afb8 <f_open+0x240>
 800afb2:	2302      	movs	r3, #2
 800afb4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800afb8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	f040 80a3 	bne.w	800b108 <f_open+0x390>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800afc2:	693b      	ldr	r3, [r7, #16]
 800afc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800afc6:	4611      	mov	r1, r2
 800afc8:	4618      	mov	r0, r3
 800afca:	f7fe fd92 	bl	8009af2 <ld_clust>
 800afce:	4602      	mov	r2, r0
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800afd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afd6:	331c      	adds	r3, #28
 800afd8:	4618      	mov	r0, r3
 800afda:	f7fd fd6c 	bl	8008ab6 <ld_dword>
 800afde:	4602      	mov	r2, r0
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	2200      	movs	r2, #0
 800afe8:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800afea:	693a      	ldr	r2, [r7, #16]
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800aff0:	693b      	ldr	r3, [r7, #16]
 800aff2:	88da      	ldrh	r2, [r3, #6]
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	79fa      	ldrb	r2, [r7, #7]
 800affc:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	2200      	movs	r2, #0
 800b002:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	2200      	movs	r2, #0
 800b008:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	2200      	movs	r2, #0
 800b00e:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	3330      	adds	r3, #48	@ 0x30
 800b014:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800b018:	2100      	movs	r1, #0
 800b01a:	4618      	mov	r0, r3
 800b01c:	f7fd fdd6 	bl	8008bcc <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800b020:	79fb      	ldrb	r3, [r7, #7]
 800b022:	f003 0320 	and.w	r3, r3, #32
 800b026:	2b00      	cmp	r3, #0
 800b028:	d06e      	beq.n	800b108 <f_open+0x390>
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	68db      	ldr	r3, [r3, #12]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d06a      	beq.n	800b108 <f_open+0x390>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	68da      	ldr	r2, [r3, #12]
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800b03a:	693b      	ldr	r3, [r7, #16]
 800b03c:	895b      	ldrh	r3, [r3, #10]
 800b03e:	461a      	mov	r2, r3
 800b040:	693b      	ldr	r3, [r7, #16]
 800b042:	899b      	ldrh	r3, [r3, #12]
 800b044:	fb02 f303 	mul.w	r3, r2, r3
 800b048:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	689b      	ldr	r3, [r3, #8]
 800b04e:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	68db      	ldr	r3, [r3, #12]
 800b054:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b056:	e016      	b.n	800b086 <f_open+0x30e>
					clst = get_fat(&fp->obj, clst);
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800b05c:	4618      	mov	r0, r3
 800b05e:	f7fe f880 	bl	8009162 <get_fat>
 800b062:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800b064:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b066:	2b01      	cmp	r3, #1
 800b068:	d802      	bhi.n	800b070 <f_open+0x2f8>
 800b06a:	2302      	movs	r3, #2
 800b06c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800b070:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b072:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b076:	d102      	bne.n	800b07e <f_open+0x306>
 800b078:	2301      	movs	r3, #1
 800b07a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b07e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b080:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b082:	1ad3      	subs	r3, r2, r3
 800b084:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b086:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d103      	bne.n	800b096 <f_open+0x31e>
 800b08e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b090:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b092:	429a      	cmp	r2, r3
 800b094:	d8e0      	bhi.n	800b058 <f_open+0x2e0>
				}
				fp->clust = clst;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b09a:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800b09c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d131      	bne.n	800b108 <f_open+0x390>
 800b0a4:	693b      	ldr	r3, [r7, #16]
 800b0a6:	899b      	ldrh	r3, [r3, #12]
 800b0a8:	461a      	mov	r2, r3
 800b0aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b0ac:	fbb3 f1f2 	udiv	r1, r3, r2
 800b0b0:	fb01 f202 	mul.w	r2, r1, r2
 800b0b4:	1a9b      	subs	r3, r3, r2
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d026      	beq.n	800b108 <f_open+0x390>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800b0ba:	693b      	ldr	r3, [r7, #16]
 800b0bc:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800b0be:	4618      	mov	r0, r3
 800b0c0:	f7fe f830 	bl	8009124 <clust2sect>
 800b0c4:	64b8      	str	r0, [r7, #72]	@ 0x48
 800b0c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d103      	bne.n	800b0d4 <f_open+0x35c>
						res = FR_INT_ERR;
 800b0cc:	2302      	movs	r3, #2
 800b0ce:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800b0d2:	e019      	b.n	800b108 <f_open+0x390>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800b0d4:	693b      	ldr	r3, [r7, #16]
 800b0d6:	899b      	ldrh	r3, [r3, #12]
 800b0d8:	461a      	mov	r2, r3
 800b0da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b0dc:	fbb3 f2f2 	udiv	r2, r3, r2
 800b0e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0e2:	441a      	add	r2, r3
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800b0e8:	693b      	ldr	r3, [r7, #16]
 800b0ea:	7858      	ldrb	r0, [r3, #1]
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	6a1a      	ldr	r2, [r3, #32]
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	f7fd fc66 	bl	80089c8 <disk_read>
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d002      	beq.n	800b108 <f_open+0x390>
 800b102:	2301      	movs	r3, #1
 800b104:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800b108:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b10a:	f000 fb77 	bl	800b7fc <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800b10e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b112:	2b00      	cmp	r3, #0
 800b114:	d002      	beq.n	800b11c <f_open+0x3a4>
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	2200      	movs	r2, #0
 800b11a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800b11c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800b120:	4618      	mov	r0, r3
 800b122:	3768      	adds	r7, #104	@ 0x68
 800b124:	46bd      	mov	sp, r7
 800b126:	bd80      	pop	{r7, pc}

0800b128 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b08c      	sub	sp, #48	@ 0x30
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	60f8      	str	r0, [r7, #12]
 800b130:	60b9      	str	r1, [r7, #8]
 800b132:	607a      	str	r2, [r7, #4]
 800b134:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800b136:	68bb      	ldr	r3, [r7, #8]
 800b138:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	2200      	movs	r2, #0
 800b13e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	f107 0210 	add.w	r2, r7, #16
 800b146:	4611      	mov	r1, r2
 800b148:	4618      	mov	r0, r3
 800b14a:	f7ff fd99 	bl	800ac80 <validate>
 800b14e:	4603      	mov	r3, r0
 800b150:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800b154:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d107      	bne.n	800b16c <f_write+0x44>
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	7d5b      	ldrb	r3, [r3, #21]
 800b160:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800b164:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d002      	beq.n	800b172 <f_write+0x4a>
 800b16c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b170:	e16a      	b.n	800b448 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	7d1b      	ldrb	r3, [r3, #20]
 800b176:	f003 0302 	and.w	r3, r3, #2
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d101      	bne.n	800b182 <f_write+0x5a>
 800b17e:	2307      	movs	r3, #7
 800b180:	e162      	b.n	800b448 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	699a      	ldr	r2, [r3, #24]
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	441a      	add	r2, r3
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	699b      	ldr	r3, [r3, #24]
 800b18e:	429a      	cmp	r2, r3
 800b190:	f080 814c 	bcs.w	800b42c <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	699b      	ldr	r3, [r3, #24]
 800b198:	43db      	mvns	r3, r3
 800b19a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800b19c:	e146      	b.n	800b42c <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	699b      	ldr	r3, [r3, #24]
 800b1a2:	693a      	ldr	r2, [r7, #16]
 800b1a4:	8992      	ldrh	r2, [r2, #12]
 800b1a6:	fbb3 f1f2 	udiv	r1, r3, r2
 800b1aa:	fb01 f202 	mul.w	r2, r1, r2
 800b1ae:	1a9b      	subs	r3, r3, r2
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	f040 80f1 	bne.w	800b398 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	699b      	ldr	r3, [r3, #24]
 800b1ba:	693a      	ldr	r2, [r7, #16]
 800b1bc:	8992      	ldrh	r2, [r2, #12]
 800b1be:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1c2:	693a      	ldr	r2, [r7, #16]
 800b1c4:	8952      	ldrh	r2, [r2, #10]
 800b1c6:	3a01      	subs	r2, #1
 800b1c8:	4013      	ands	r3, r2
 800b1ca:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800b1cc:	69bb      	ldr	r3, [r7, #24]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d143      	bne.n	800b25a <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	699b      	ldr	r3, [r3, #24]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d10c      	bne.n	800b1f4 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	689b      	ldr	r3, [r3, #8]
 800b1de:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800b1e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d11a      	bne.n	800b21c <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	2100      	movs	r1, #0
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	f7fe fa0b 	bl	8009606 <create_chain>
 800b1f0:	62b8      	str	r0, [r7, #40]	@ 0x28
 800b1f2:	e013      	b.n	800b21c <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d007      	beq.n	800b20c <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	699b      	ldr	r3, [r3, #24]
 800b200:	4619      	mov	r1, r3
 800b202:	68f8      	ldr	r0, [r7, #12]
 800b204:	f7fe fa97 	bl	8009736 <clmt_clust>
 800b208:	62b8      	str	r0, [r7, #40]	@ 0x28
 800b20a:	e007      	b.n	800b21c <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800b20c:	68fa      	ldr	r2, [r7, #12]
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	69db      	ldr	r3, [r3, #28]
 800b212:	4619      	mov	r1, r3
 800b214:	4610      	mov	r0, r2
 800b216:	f7fe f9f6 	bl	8009606 <create_chain>
 800b21a:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b21c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b21e:	2b00      	cmp	r3, #0
 800b220:	f000 8109 	beq.w	800b436 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800b224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b226:	2b01      	cmp	r3, #1
 800b228:	d104      	bne.n	800b234 <f_write+0x10c>
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	2202      	movs	r2, #2
 800b22e:	755a      	strb	r2, [r3, #21]
 800b230:	2302      	movs	r3, #2
 800b232:	e109      	b.n	800b448 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b236:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b23a:	d104      	bne.n	800b246 <f_write+0x11e>
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	2201      	movs	r2, #1
 800b240:	755a      	strb	r2, [r3, #21]
 800b242:	2301      	movs	r3, #1
 800b244:	e100      	b.n	800b448 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b24a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	689b      	ldr	r3, [r3, #8]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d102      	bne.n	800b25a <f_write+0x132>
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b258:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	7d1b      	ldrb	r3, [r3, #20]
 800b25e:	b25b      	sxtb	r3, r3
 800b260:	2b00      	cmp	r3, #0
 800b262:	da18      	bge.n	800b296 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b264:	693b      	ldr	r3, [r7, #16]
 800b266:	7858      	ldrb	r0, [r3, #1]
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	6a1a      	ldr	r2, [r3, #32]
 800b272:	2301      	movs	r3, #1
 800b274:	f7fd fbc8 	bl	8008a08 <disk_write>
 800b278:	4603      	mov	r3, r0
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d004      	beq.n	800b288 <f_write+0x160>
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	2201      	movs	r2, #1
 800b282:	755a      	strb	r2, [r3, #21]
 800b284:	2301      	movs	r3, #1
 800b286:	e0df      	b.n	800b448 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	7d1b      	ldrb	r3, [r3, #20]
 800b28c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b290:	b2da      	uxtb	r2, r3
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800b296:	693a      	ldr	r2, [r7, #16]
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	69db      	ldr	r3, [r3, #28]
 800b29c:	4619      	mov	r1, r3
 800b29e:	4610      	mov	r0, r2
 800b2a0:	f7fd ff40 	bl	8009124 <clust2sect>
 800b2a4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800b2a6:	697b      	ldr	r3, [r7, #20]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d104      	bne.n	800b2b6 <f_write+0x18e>
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	2202      	movs	r2, #2
 800b2b0:	755a      	strb	r2, [r3, #21]
 800b2b2:	2302      	movs	r3, #2
 800b2b4:	e0c8      	b.n	800b448 <f_write+0x320>
			sect += csect;
 800b2b6:	697a      	ldr	r2, [r7, #20]
 800b2b8:	69bb      	ldr	r3, [r7, #24]
 800b2ba:	4413      	add	r3, r2
 800b2bc:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800b2be:	693b      	ldr	r3, [r7, #16]
 800b2c0:	899b      	ldrh	r3, [r3, #12]
 800b2c2:	461a      	mov	r2, r3
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	fbb3 f3f2 	udiv	r3, r3, r2
 800b2ca:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800b2cc:	6a3b      	ldr	r3, [r7, #32]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d043      	beq.n	800b35a <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800b2d2:	69ba      	ldr	r2, [r7, #24]
 800b2d4:	6a3b      	ldr	r3, [r7, #32]
 800b2d6:	4413      	add	r3, r2
 800b2d8:	693a      	ldr	r2, [r7, #16]
 800b2da:	8952      	ldrh	r2, [r2, #10]
 800b2dc:	4293      	cmp	r3, r2
 800b2de:	d905      	bls.n	800b2ec <f_write+0x1c4>
					cc = fs->csize - csect;
 800b2e0:	693b      	ldr	r3, [r7, #16]
 800b2e2:	895b      	ldrh	r3, [r3, #10]
 800b2e4:	461a      	mov	r2, r3
 800b2e6:	69bb      	ldr	r3, [r7, #24]
 800b2e8:	1ad3      	subs	r3, r2, r3
 800b2ea:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b2ec:	693b      	ldr	r3, [r7, #16]
 800b2ee:	7858      	ldrb	r0, [r3, #1]
 800b2f0:	6a3b      	ldr	r3, [r7, #32]
 800b2f2:	697a      	ldr	r2, [r7, #20]
 800b2f4:	69f9      	ldr	r1, [r7, #28]
 800b2f6:	f7fd fb87 	bl	8008a08 <disk_write>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d004      	beq.n	800b30a <f_write+0x1e2>
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	2201      	movs	r2, #1
 800b304:	755a      	strb	r2, [r3, #21]
 800b306:	2301      	movs	r3, #1
 800b308:	e09e      	b.n	800b448 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	6a1a      	ldr	r2, [r3, #32]
 800b30e:	697b      	ldr	r3, [r7, #20]
 800b310:	1ad3      	subs	r3, r2, r3
 800b312:	6a3a      	ldr	r2, [r7, #32]
 800b314:	429a      	cmp	r2, r3
 800b316:	d918      	bls.n	800b34a <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	6a1a      	ldr	r2, [r3, #32]
 800b322:	697b      	ldr	r3, [r7, #20]
 800b324:	1ad3      	subs	r3, r2, r3
 800b326:	693a      	ldr	r2, [r7, #16]
 800b328:	8992      	ldrh	r2, [r2, #12]
 800b32a:	fb02 f303 	mul.w	r3, r2, r3
 800b32e:	69fa      	ldr	r2, [r7, #28]
 800b330:	18d1      	adds	r1, r2, r3
 800b332:	693b      	ldr	r3, [r7, #16]
 800b334:	899b      	ldrh	r3, [r3, #12]
 800b336:	461a      	mov	r2, r3
 800b338:	f7fd fc27 	bl	8008b8a <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	7d1b      	ldrb	r3, [r3, #20]
 800b340:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b344:	b2da      	uxtb	r2, r3
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800b34a:	693b      	ldr	r3, [r7, #16]
 800b34c:	899b      	ldrh	r3, [r3, #12]
 800b34e:	461a      	mov	r2, r3
 800b350:	6a3b      	ldr	r3, [r7, #32]
 800b352:	fb02 f303 	mul.w	r3, r2, r3
 800b356:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800b358:	e04b      	b.n	800b3f2 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	6a1b      	ldr	r3, [r3, #32]
 800b35e:	697a      	ldr	r2, [r7, #20]
 800b360:	429a      	cmp	r2, r3
 800b362:	d016      	beq.n	800b392 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	699a      	ldr	r2, [r3, #24]
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b36c:	429a      	cmp	r2, r3
 800b36e:	d210      	bcs.n	800b392 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800b370:	693b      	ldr	r3, [r7, #16]
 800b372:	7858      	ldrb	r0, [r3, #1]
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b37a:	2301      	movs	r3, #1
 800b37c:	697a      	ldr	r2, [r7, #20]
 800b37e:	f7fd fb23 	bl	80089c8 <disk_read>
 800b382:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800b384:	2b00      	cmp	r3, #0
 800b386:	d004      	beq.n	800b392 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	2201      	movs	r2, #1
 800b38c:	755a      	strb	r2, [r3, #21]
 800b38e:	2301      	movs	r3, #1
 800b390:	e05a      	b.n	800b448 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	697a      	ldr	r2, [r7, #20]
 800b396:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800b398:	693b      	ldr	r3, [r7, #16]
 800b39a:	899b      	ldrh	r3, [r3, #12]
 800b39c:	4618      	mov	r0, r3
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	699b      	ldr	r3, [r3, #24]
 800b3a2:	693a      	ldr	r2, [r7, #16]
 800b3a4:	8992      	ldrh	r2, [r2, #12]
 800b3a6:	fbb3 f1f2 	udiv	r1, r3, r2
 800b3aa:	fb01 f202 	mul.w	r2, r1, r2
 800b3ae:	1a9b      	subs	r3, r3, r2
 800b3b0:	1ac3      	subs	r3, r0, r3
 800b3b2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800b3b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	429a      	cmp	r2, r3
 800b3ba:	d901      	bls.n	800b3c0 <f_write+0x298>
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	699b      	ldr	r3, [r3, #24]
 800b3ca:	693a      	ldr	r2, [r7, #16]
 800b3cc:	8992      	ldrh	r2, [r2, #12]
 800b3ce:	fbb3 f0f2 	udiv	r0, r3, r2
 800b3d2:	fb00 f202 	mul.w	r2, r0, r2
 800b3d6:	1a9b      	subs	r3, r3, r2
 800b3d8:	440b      	add	r3, r1
 800b3da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b3dc:	69f9      	ldr	r1, [r7, #28]
 800b3de:	4618      	mov	r0, r3
 800b3e0:	f7fd fbd3 	bl	8008b8a <mem_cpy>
		fp->flag |= FA_DIRTY;
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	7d1b      	ldrb	r3, [r3, #20]
 800b3e8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b3ec:	b2da      	uxtb	r2, r3
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800b3f2:	69fa      	ldr	r2, [r7, #28]
 800b3f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3f6:	4413      	add	r3, r2
 800b3f8:	61fb      	str	r3, [r7, #28]
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	699a      	ldr	r2, [r3, #24]
 800b3fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b400:	441a      	add	r2, r3
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	619a      	str	r2, [r3, #24]
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	68da      	ldr	r2, [r3, #12]
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	699b      	ldr	r3, [r3, #24]
 800b40e:	429a      	cmp	r2, r3
 800b410:	bf38      	it	cc
 800b412:	461a      	movcc	r2, r3
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	60da      	str	r2, [r3, #12]
 800b418:	683b      	ldr	r3, [r7, #0]
 800b41a:	681a      	ldr	r2, [r3, #0]
 800b41c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b41e:	441a      	add	r2, r3
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	601a      	str	r2, [r3, #0]
 800b424:	687a      	ldr	r2, [r7, #4]
 800b426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b428:	1ad3      	subs	r3, r2, r3
 800b42a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	f47f aeb5 	bne.w	800b19e <f_write+0x76>
 800b434:	e000      	b.n	800b438 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b436:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	7d1b      	ldrb	r3, [r3, #20]
 800b43c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b440:	b2da      	uxtb	r2, r3
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800b446:	2300      	movs	r3, #0
}
 800b448:	4618      	mov	r0, r3
 800b44a:	3730      	adds	r7, #48	@ 0x30
 800b44c:	46bd      	mov	sp, r7
 800b44e:	bd80      	pop	{r7, pc}

0800b450 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b086      	sub	sp, #24
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	f107 0208 	add.w	r2, r7, #8
 800b45e:	4611      	mov	r1, r2
 800b460:	4618      	mov	r0, r3
 800b462:	f7ff fc0d 	bl	800ac80 <validate>
 800b466:	4603      	mov	r3, r0
 800b468:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b46a:	7dfb      	ldrb	r3, [r7, #23]
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d168      	bne.n	800b542 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	7d1b      	ldrb	r3, [r3, #20]
 800b474:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d062      	beq.n	800b542 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	7d1b      	ldrb	r3, [r3, #20]
 800b480:	b25b      	sxtb	r3, r3
 800b482:	2b00      	cmp	r3, #0
 800b484:	da15      	bge.n	800b4b2 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800b486:	68bb      	ldr	r3, [r7, #8]
 800b488:	7858      	ldrb	r0, [r3, #1]
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	6a1a      	ldr	r2, [r3, #32]
 800b494:	2301      	movs	r3, #1
 800b496:	f7fd fab7 	bl	8008a08 <disk_write>
 800b49a:	4603      	mov	r3, r0
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d001      	beq.n	800b4a4 <f_sync+0x54>
 800b4a0:	2301      	movs	r3, #1
 800b4a2:	e04f      	b.n	800b544 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	7d1b      	ldrb	r3, [r3, #20]
 800b4a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b4ac:	b2da      	uxtb	r2, r3
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800b4b2:	f7fc fff7 	bl	80084a4 <get_fattime>
 800b4b6:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800b4b8:	68ba      	ldr	r2, [r7, #8]
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4be:	4619      	mov	r1, r3
 800b4c0:	4610      	mov	r0, r2
 800b4c2:	f7fd fd91 	bl	8008fe8 <move_window>
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800b4ca:	7dfb      	ldrb	r3, [r7, #23]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d138      	bne.n	800b542 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4d4:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	330b      	adds	r3, #11
 800b4da:	781a      	ldrb	r2, [r3, #0]
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	330b      	adds	r3, #11
 800b4e0:	f042 0220 	orr.w	r2, r2, #32
 800b4e4:	b2d2      	uxtb	r2, r2
 800b4e6:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	6818      	ldr	r0, [r3, #0]
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	689b      	ldr	r3, [r3, #8]
 800b4f0:	461a      	mov	r2, r3
 800b4f2:	68f9      	ldr	r1, [r7, #12]
 800b4f4:	f7fe fb1c 	bl	8009b30 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	f103 021c 	add.w	r2, r3, #28
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	68db      	ldr	r3, [r3, #12]
 800b502:	4619      	mov	r1, r3
 800b504:	4610      	mov	r0, r2
 800b506:	f7fd fb14 	bl	8008b32 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	3316      	adds	r3, #22
 800b50e:	6939      	ldr	r1, [r7, #16]
 800b510:	4618      	mov	r0, r3
 800b512:	f7fd fb0e 	bl	8008b32 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	3312      	adds	r3, #18
 800b51a:	2100      	movs	r1, #0
 800b51c:	4618      	mov	r0, r3
 800b51e:	f7fd faed 	bl	8008afc <st_word>
					fs->wflag = 1;
 800b522:	68bb      	ldr	r3, [r7, #8]
 800b524:	2201      	movs	r2, #1
 800b526:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b528:	68bb      	ldr	r3, [r7, #8]
 800b52a:	4618      	mov	r0, r3
 800b52c:	f7fd fd8a 	bl	8009044 <sync_fs>
 800b530:	4603      	mov	r3, r0
 800b532:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	7d1b      	ldrb	r3, [r3, #20]
 800b538:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b53c:	b2da      	uxtb	r2, r3
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b542:	7dfb      	ldrb	r3, [r7, #23]
}
 800b544:	4618      	mov	r0, r3
 800b546:	3718      	adds	r7, #24
 800b548:	46bd      	mov	sp, r7
 800b54a:	bd80      	pop	{r7, pc}

0800b54c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b084      	sub	sp, #16
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b554:	6878      	ldr	r0, [r7, #4]
 800b556:	f7ff ff7b 	bl	800b450 <f_sync>
 800b55a:	4603      	mov	r3, r0
 800b55c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b55e:	7bfb      	ldrb	r3, [r7, #15]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d118      	bne.n	800b596 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	f107 0208 	add.w	r2, r7, #8
 800b56a:	4611      	mov	r1, r2
 800b56c:	4618      	mov	r0, r3
 800b56e:	f7ff fb87 	bl	800ac80 <validate>
 800b572:	4603      	mov	r3, r0
 800b574:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b576:	7bfb      	ldrb	r3, [r7, #15]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d10c      	bne.n	800b596 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	691b      	ldr	r3, [r3, #16]
 800b580:	4618      	mov	r0, r3
 800b582:	f7fd fc8d 	bl	8008ea0 <dec_lock>
 800b586:	4603      	mov	r3, r0
 800b588:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800b58a:	7bfb      	ldrb	r3, [r7, #15]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d102      	bne.n	800b596 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2200      	movs	r2, #0
 800b594:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b596:	7bfb      	ldrb	r3, [r7, #15]
}
 800b598:	4618      	mov	r0, r3
 800b59a:	3710      	adds	r7, #16
 800b59c:	46bd      	mov	sp, r7
 800b59e:	bd80      	pop	{r7, pc}

0800b5a0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b5a0:	b480      	push	{r7}
 800b5a2:	b087      	sub	sp, #28
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	60f8      	str	r0, [r7, #12]
 800b5a8:	60b9      	str	r1, [r7, #8]
 800b5aa:	4613      	mov	r3, r2
 800b5ac:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b5b6:	4b1f      	ldr	r3, [pc, #124]	@ (800b634 <FATFS_LinkDriverEx+0x94>)
 800b5b8:	7a5b      	ldrb	r3, [r3, #9]
 800b5ba:	b2db      	uxtb	r3, r3
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d131      	bne.n	800b624 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b5c0:	4b1c      	ldr	r3, [pc, #112]	@ (800b634 <FATFS_LinkDriverEx+0x94>)
 800b5c2:	7a5b      	ldrb	r3, [r3, #9]
 800b5c4:	b2db      	uxtb	r3, r3
 800b5c6:	461a      	mov	r2, r3
 800b5c8:	4b1a      	ldr	r3, [pc, #104]	@ (800b634 <FATFS_LinkDriverEx+0x94>)
 800b5ca:	2100      	movs	r1, #0
 800b5cc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b5ce:	4b19      	ldr	r3, [pc, #100]	@ (800b634 <FATFS_LinkDriverEx+0x94>)
 800b5d0:	7a5b      	ldrb	r3, [r3, #9]
 800b5d2:	b2db      	uxtb	r3, r3
 800b5d4:	4a17      	ldr	r2, [pc, #92]	@ (800b634 <FATFS_LinkDriverEx+0x94>)
 800b5d6:	009b      	lsls	r3, r3, #2
 800b5d8:	4413      	add	r3, r2
 800b5da:	68fa      	ldr	r2, [r7, #12]
 800b5dc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b5de:	4b15      	ldr	r3, [pc, #84]	@ (800b634 <FATFS_LinkDriverEx+0x94>)
 800b5e0:	7a5b      	ldrb	r3, [r3, #9]
 800b5e2:	b2db      	uxtb	r3, r3
 800b5e4:	461a      	mov	r2, r3
 800b5e6:	4b13      	ldr	r3, [pc, #76]	@ (800b634 <FATFS_LinkDriverEx+0x94>)
 800b5e8:	4413      	add	r3, r2
 800b5ea:	79fa      	ldrb	r2, [r7, #7]
 800b5ec:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b5ee:	4b11      	ldr	r3, [pc, #68]	@ (800b634 <FATFS_LinkDriverEx+0x94>)
 800b5f0:	7a5b      	ldrb	r3, [r3, #9]
 800b5f2:	b2db      	uxtb	r3, r3
 800b5f4:	1c5a      	adds	r2, r3, #1
 800b5f6:	b2d1      	uxtb	r1, r2
 800b5f8:	4a0e      	ldr	r2, [pc, #56]	@ (800b634 <FATFS_LinkDriverEx+0x94>)
 800b5fa:	7251      	strb	r1, [r2, #9]
 800b5fc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b5fe:	7dbb      	ldrb	r3, [r7, #22]
 800b600:	3330      	adds	r3, #48	@ 0x30
 800b602:	b2da      	uxtb	r2, r3
 800b604:	68bb      	ldr	r3, [r7, #8]
 800b606:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b608:	68bb      	ldr	r3, [r7, #8]
 800b60a:	3301      	adds	r3, #1
 800b60c:	223a      	movs	r2, #58	@ 0x3a
 800b60e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b610:	68bb      	ldr	r3, [r7, #8]
 800b612:	3302      	adds	r3, #2
 800b614:	222f      	movs	r2, #47	@ 0x2f
 800b616:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b618:	68bb      	ldr	r3, [r7, #8]
 800b61a:	3303      	adds	r3, #3
 800b61c:	2200      	movs	r2, #0
 800b61e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b620:	2300      	movs	r3, #0
 800b622:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b624:	7dfb      	ldrb	r3, [r7, #23]
}
 800b626:	4618      	mov	r0, r3
 800b628:	371c      	adds	r7, #28
 800b62a:	46bd      	mov	sp, r7
 800b62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b630:	4770      	bx	lr
 800b632:	bf00      	nop
 800b634:	2000889c 	.word	0x2000889c

0800b638 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b082      	sub	sp, #8
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
 800b640:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b642:	2200      	movs	r2, #0
 800b644:	6839      	ldr	r1, [r7, #0]
 800b646:	6878      	ldr	r0, [r7, #4]
 800b648:	f7ff ffaa 	bl	800b5a0 <FATFS_LinkDriverEx>
 800b64c:	4603      	mov	r3, r0
}
 800b64e:	4618      	mov	r0, r3
 800b650:	3708      	adds	r7, #8
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}
	...

0800b658 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800b658:	b480      	push	{r7}
 800b65a:	b085      	sub	sp, #20
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	4603      	mov	r3, r0
 800b660:	6039      	str	r1, [r7, #0]
 800b662:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800b664:	88fb      	ldrh	r3, [r7, #6]
 800b666:	2b7f      	cmp	r3, #127	@ 0x7f
 800b668:	d802      	bhi.n	800b670 <ff_convert+0x18>
		c = chr;
 800b66a:	88fb      	ldrh	r3, [r7, #6]
 800b66c:	81fb      	strh	r3, [r7, #14]
 800b66e:	e025      	b.n	800b6bc <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800b670:	683b      	ldr	r3, [r7, #0]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d00b      	beq.n	800b68e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800b676:	88fb      	ldrh	r3, [r7, #6]
 800b678:	2bff      	cmp	r3, #255	@ 0xff
 800b67a:	d805      	bhi.n	800b688 <ff_convert+0x30>
 800b67c:	88fb      	ldrh	r3, [r7, #6]
 800b67e:	3b80      	subs	r3, #128	@ 0x80
 800b680:	4a12      	ldr	r2, [pc, #72]	@ (800b6cc <ff_convert+0x74>)
 800b682:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b686:	e000      	b.n	800b68a <ff_convert+0x32>
 800b688:	2300      	movs	r3, #0
 800b68a:	81fb      	strh	r3, [r7, #14]
 800b68c:	e016      	b.n	800b6bc <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800b68e:	2300      	movs	r3, #0
 800b690:	81fb      	strh	r3, [r7, #14]
 800b692:	e009      	b.n	800b6a8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800b694:	89fb      	ldrh	r3, [r7, #14]
 800b696:	4a0d      	ldr	r2, [pc, #52]	@ (800b6cc <ff_convert+0x74>)
 800b698:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b69c:	88fa      	ldrh	r2, [r7, #6]
 800b69e:	429a      	cmp	r2, r3
 800b6a0:	d006      	beq.n	800b6b0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800b6a2:	89fb      	ldrh	r3, [r7, #14]
 800b6a4:	3301      	adds	r3, #1
 800b6a6:	81fb      	strh	r3, [r7, #14]
 800b6a8:	89fb      	ldrh	r3, [r7, #14]
 800b6aa:	2b7f      	cmp	r3, #127	@ 0x7f
 800b6ac:	d9f2      	bls.n	800b694 <ff_convert+0x3c>
 800b6ae:	e000      	b.n	800b6b2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800b6b0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800b6b2:	89fb      	ldrh	r3, [r7, #14]
 800b6b4:	3380      	adds	r3, #128	@ 0x80
 800b6b6:	b29b      	uxth	r3, r3
 800b6b8:	b2db      	uxtb	r3, r3
 800b6ba:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800b6bc:	89fb      	ldrh	r3, [r7, #14]
}
 800b6be:	4618      	mov	r0, r3
 800b6c0:	3714      	adds	r7, #20
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c8:	4770      	bx	lr
 800b6ca:	bf00      	nop
 800b6cc:	0800cb2c 	.word	0x0800cb2c

0800b6d0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	b087      	sub	sp, #28
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	4603      	mov	r3, r0
 800b6d8:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800b6da:	88fb      	ldrh	r3, [r7, #6]
 800b6dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b6e0:	d201      	bcs.n	800b6e6 <ff_wtoupper+0x16>
 800b6e2:	4b3e      	ldr	r3, [pc, #248]	@ (800b7dc <ff_wtoupper+0x10c>)
 800b6e4:	e000      	b.n	800b6e8 <ff_wtoupper+0x18>
 800b6e6:	4b3e      	ldr	r3, [pc, #248]	@ (800b7e0 <ff_wtoupper+0x110>)
 800b6e8:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800b6ea:	697b      	ldr	r3, [r7, #20]
 800b6ec:	1c9a      	adds	r2, r3, #2
 800b6ee:	617a      	str	r2, [r7, #20]
 800b6f0:	881b      	ldrh	r3, [r3, #0]
 800b6f2:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800b6f4:	8a7b      	ldrh	r3, [r7, #18]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d068      	beq.n	800b7cc <ff_wtoupper+0xfc>
 800b6fa:	88fa      	ldrh	r2, [r7, #6]
 800b6fc:	8a7b      	ldrh	r3, [r7, #18]
 800b6fe:	429a      	cmp	r2, r3
 800b700:	d364      	bcc.n	800b7cc <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800b702:	697b      	ldr	r3, [r7, #20]
 800b704:	1c9a      	adds	r2, r3, #2
 800b706:	617a      	str	r2, [r7, #20]
 800b708:	881b      	ldrh	r3, [r3, #0]
 800b70a:	823b      	strh	r3, [r7, #16]
 800b70c:	8a3b      	ldrh	r3, [r7, #16]
 800b70e:	0a1b      	lsrs	r3, r3, #8
 800b710:	81fb      	strh	r3, [r7, #14]
 800b712:	8a3b      	ldrh	r3, [r7, #16]
 800b714:	b2db      	uxtb	r3, r3
 800b716:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800b718:	88fa      	ldrh	r2, [r7, #6]
 800b71a:	8a79      	ldrh	r1, [r7, #18]
 800b71c:	8a3b      	ldrh	r3, [r7, #16]
 800b71e:	440b      	add	r3, r1
 800b720:	429a      	cmp	r2, r3
 800b722:	da49      	bge.n	800b7b8 <ff_wtoupper+0xe8>
			switch (cmd) {
 800b724:	89fb      	ldrh	r3, [r7, #14]
 800b726:	2b08      	cmp	r3, #8
 800b728:	d84f      	bhi.n	800b7ca <ff_wtoupper+0xfa>
 800b72a:	a201      	add	r2, pc, #4	@ (adr r2, 800b730 <ff_wtoupper+0x60>)
 800b72c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b730:	0800b755 	.word	0x0800b755
 800b734:	0800b767 	.word	0x0800b767
 800b738:	0800b77d 	.word	0x0800b77d
 800b73c:	0800b785 	.word	0x0800b785
 800b740:	0800b78d 	.word	0x0800b78d
 800b744:	0800b795 	.word	0x0800b795
 800b748:	0800b79d 	.word	0x0800b79d
 800b74c:	0800b7a5 	.word	0x0800b7a5
 800b750:	0800b7ad 	.word	0x0800b7ad
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800b754:	88fa      	ldrh	r2, [r7, #6]
 800b756:	8a7b      	ldrh	r3, [r7, #18]
 800b758:	1ad3      	subs	r3, r2, r3
 800b75a:	005b      	lsls	r3, r3, #1
 800b75c:	697a      	ldr	r2, [r7, #20]
 800b75e:	4413      	add	r3, r2
 800b760:	881b      	ldrh	r3, [r3, #0]
 800b762:	80fb      	strh	r3, [r7, #6]
 800b764:	e027      	b.n	800b7b6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800b766:	88fa      	ldrh	r2, [r7, #6]
 800b768:	8a7b      	ldrh	r3, [r7, #18]
 800b76a:	1ad3      	subs	r3, r2, r3
 800b76c:	b29b      	uxth	r3, r3
 800b76e:	f003 0301 	and.w	r3, r3, #1
 800b772:	b29b      	uxth	r3, r3
 800b774:	88fa      	ldrh	r2, [r7, #6]
 800b776:	1ad3      	subs	r3, r2, r3
 800b778:	80fb      	strh	r3, [r7, #6]
 800b77a:	e01c      	b.n	800b7b6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800b77c:	88fb      	ldrh	r3, [r7, #6]
 800b77e:	3b10      	subs	r3, #16
 800b780:	80fb      	strh	r3, [r7, #6]
 800b782:	e018      	b.n	800b7b6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800b784:	88fb      	ldrh	r3, [r7, #6]
 800b786:	3b20      	subs	r3, #32
 800b788:	80fb      	strh	r3, [r7, #6]
 800b78a:	e014      	b.n	800b7b6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800b78c:	88fb      	ldrh	r3, [r7, #6]
 800b78e:	3b30      	subs	r3, #48	@ 0x30
 800b790:	80fb      	strh	r3, [r7, #6]
 800b792:	e010      	b.n	800b7b6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800b794:	88fb      	ldrh	r3, [r7, #6]
 800b796:	3b1a      	subs	r3, #26
 800b798:	80fb      	strh	r3, [r7, #6]
 800b79a:	e00c      	b.n	800b7b6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800b79c:	88fb      	ldrh	r3, [r7, #6]
 800b79e:	3308      	adds	r3, #8
 800b7a0:	80fb      	strh	r3, [r7, #6]
 800b7a2:	e008      	b.n	800b7b6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800b7a4:	88fb      	ldrh	r3, [r7, #6]
 800b7a6:	3b50      	subs	r3, #80	@ 0x50
 800b7a8:	80fb      	strh	r3, [r7, #6]
 800b7aa:	e004      	b.n	800b7b6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800b7ac:	88fb      	ldrh	r3, [r7, #6]
 800b7ae:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800b7b2:	80fb      	strh	r3, [r7, #6]
 800b7b4:	bf00      	nop
			}
			break;
 800b7b6:	e008      	b.n	800b7ca <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800b7b8:	89fb      	ldrh	r3, [r7, #14]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d195      	bne.n	800b6ea <ff_wtoupper+0x1a>
 800b7be:	8a3b      	ldrh	r3, [r7, #16]
 800b7c0:	005b      	lsls	r3, r3, #1
 800b7c2:	697a      	ldr	r2, [r7, #20]
 800b7c4:	4413      	add	r3, r2
 800b7c6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800b7c8:	e78f      	b.n	800b6ea <ff_wtoupper+0x1a>
			break;
 800b7ca:	bf00      	nop
	}

	return chr;
 800b7cc:	88fb      	ldrh	r3, [r7, #6]
}
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	371c      	adds	r7, #28
 800b7d2:	46bd      	mov	sp, r7
 800b7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d8:	4770      	bx	lr
 800b7da:	bf00      	nop
 800b7dc:	0800cc2c 	.word	0x0800cc2c
 800b7e0:	0800ce20 	.word	0x0800ce20

0800b7e4 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b082      	sub	sp, #8
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800b7ec:	6878      	ldr	r0, [r7, #4]
 800b7ee:	f000 f811 	bl	800b814 <malloc>
 800b7f2:	4603      	mov	r3, r0
}
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	3708      	adds	r7, #8
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	bd80      	pop	{r7, pc}

0800b7fc <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800b7fc:	b580      	push	{r7, lr}
 800b7fe:	b082      	sub	sp, #8
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800b804:	6878      	ldr	r0, [r7, #4]
 800b806:	f000 f80d 	bl	800b824 <free>
}
 800b80a:	bf00      	nop
 800b80c:	3708      	adds	r7, #8
 800b80e:	46bd      	mov	sp, r7
 800b810:	bd80      	pop	{r7, pc}
	...

0800b814 <malloc>:
 800b814:	4b02      	ldr	r3, [pc, #8]	@ (800b820 <malloc+0xc>)
 800b816:	4601      	mov	r1, r0
 800b818:	6818      	ldr	r0, [r3, #0]
 800b81a:	f000 b82d 	b.w	800b878 <_malloc_r>
 800b81e:	bf00      	nop
 800b820:	2000001c 	.word	0x2000001c

0800b824 <free>:
 800b824:	4b02      	ldr	r3, [pc, #8]	@ (800b830 <free+0xc>)
 800b826:	4601      	mov	r1, r0
 800b828:	6818      	ldr	r0, [r3, #0]
 800b82a:	f000 ba29 	b.w	800bc80 <_free_r>
 800b82e:	bf00      	nop
 800b830:	2000001c 	.word	0x2000001c

0800b834 <sbrk_aligned>:
 800b834:	b570      	push	{r4, r5, r6, lr}
 800b836:	4e0f      	ldr	r6, [pc, #60]	@ (800b874 <sbrk_aligned+0x40>)
 800b838:	460c      	mov	r4, r1
 800b83a:	6831      	ldr	r1, [r6, #0]
 800b83c:	4605      	mov	r5, r0
 800b83e:	b911      	cbnz	r1, 800b846 <sbrk_aligned+0x12>
 800b840:	f000 f9e0 	bl	800bc04 <_sbrk_r>
 800b844:	6030      	str	r0, [r6, #0]
 800b846:	4621      	mov	r1, r4
 800b848:	4628      	mov	r0, r5
 800b84a:	f000 f9db 	bl	800bc04 <_sbrk_r>
 800b84e:	1c43      	adds	r3, r0, #1
 800b850:	d103      	bne.n	800b85a <sbrk_aligned+0x26>
 800b852:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b856:	4620      	mov	r0, r4
 800b858:	bd70      	pop	{r4, r5, r6, pc}
 800b85a:	1cc4      	adds	r4, r0, #3
 800b85c:	f024 0403 	bic.w	r4, r4, #3
 800b860:	42a0      	cmp	r0, r4
 800b862:	d0f8      	beq.n	800b856 <sbrk_aligned+0x22>
 800b864:	1a21      	subs	r1, r4, r0
 800b866:	4628      	mov	r0, r5
 800b868:	f000 f9cc 	bl	800bc04 <_sbrk_r>
 800b86c:	3001      	adds	r0, #1
 800b86e:	d1f2      	bne.n	800b856 <sbrk_aligned+0x22>
 800b870:	e7ef      	b.n	800b852 <sbrk_aligned+0x1e>
 800b872:	bf00      	nop
 800b874:	200088a8 	.word	0x200088a8

0800b878 <_malloc_r>:
 800b878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b87c:	1ccd      	adds	r5, r1, #3
 800b87e:	f025 0503 	bic.w	r5, r5, #3
 800b882:	3508      	adds	r5, #8
 800b884:	2d0c      	cmp	r5, #12
 800b886:	bf38      	it	cc
 800b888:	250c      	movcc	r5, #12
 800b88a:	2d00      	cmp	r5, #0
 800b88c:	4606      	mov	r6, r0
 800b88e:	db01      	blt.n	800b894 <_malloc_r+0x1c>
 800b890:	42a9      	cmp	r1, r5
 800b892:	d904      	bls.n	800b89e <_malloc_r+0x26>
 800b894:	230c      	movs	r3, #12
 800b896:	6033      	str	r3, [r6, #0]
 800b898:	2000      	movs	r0, #0
 800b89a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b89e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b974 <_malloc_r+0xfc>
 800b8a2:	f000 f869 	bl	800b978 <__malloc_lock>
 800b8a6:	f8d8 3000 	ldr.w	r3, [r8]
 800b8aa:	461c      	mov	r4, r3
 800b8ac:	bb44      	cbnz	r4, 800b900 <_malloc_r+0x88>
 800b8ae:	4629      	mov	r1, r5
 800b8b0:	4630      	mov	r0, r6
 800b8b2:	f7ff ffbf 	bl	800b834 <sbrk_aligned>
 800b8b6:	1c43      	adds	r3, r0, #1
 800b8b8:	4604      	mov	r4, r0
 800b8ba:	d158      	bne.n	800b96e <_malloc_r+0xf6>
 800b8bc:	f8d8 4000 	ldr.w	r4, [r8]
 800b8c0:	4627      	mov	r7, r4
 800b8c2:	2f00      	cmp	r7, #0
 800b8c4:	d143      	bne.n	800b94e <_malloc_r+0xd6>
 800b8c6:	2c00      	cmp	r4, #0
 800b8c8:	d04b      	beq.n	800b962 <_malloc_r+0xea>
 800b8ca:	6823      	ldr	r3, [r4, #0]
 800b8cc:	4639      	mov	r1, r7
 800b8ce:	4630      	mov	r0, r6
 800b8d0:	eb04 0903 	add.w	r9, r4, r3
 800b8d4:	f000 f996 	bl	800bc04 <_sbrk_r>
 800b8d8:	4581      	cmp	r9, r0
 800b8da:	d142      	bne.n	800b962 <_malloc_r+0xea>
 800b8dc:	6821      	ldr	r1, [r4, #0]
 800b8de:	1a6d      	subs	r5, r5, r1
 800b8e0:	4629      	mov	r1, r5
 800b8e2:	4630      	mov	r0, r6
 800b8e4:	f7ff ffa6 	bl	800b834 <sbrk_aligned>
 800b8e8:	3001      	adds	r0, #1
 800b8ea:	d03a      	beq.n	800b962 <_malloc_r+0xea>
 800b8ec:	6823      	ldr	r3, [r4, #0]
 800b8ee:	442b      	add	r3, r5
 800b8f0:	6023      	str	r3, [r4, #0]
 800b8f2:	f8d8 3000 	ldr.w	r3, [r8]
 800b8f6:	685a      	ldr	r2, [r3, #4]
 800b8f8:	bb62      	cbnz	r2, 800b954 <_malloc_r+0xdc>
 800b8fa:	f8c8 7000 	str.w	r7, [r8]
 800b8fe:	e00f      	b.n	800b920 <_malloc_r+0xa8>
 800b900:	6822      	ldr	r2, [r4, #0]
 800b902:	1b52      	subs	r2, r2, r5
 800b904:	d420      	bmi.n	800b948 <_malloc_r+0xd0>
 800b906:	2a0b      	cmp	r2, #11
 800b908:	d917      	bls.n	800b93a <_malloc_r+0xc2>
 800b90a:	1961      	adds	r1, r4, r5
 800b90c:	42a3      	cmp	r3, r4
 800b90e:	6025      	str	r5, [r4, #0]
 800b910:	bf18      	it	ne
 800b912:	6059      	strne	r1, [r3, #4]
 800b914:	6863      	ldr	r3, [r4, #4]
 800b916:	bf08      	it	eq
 800b918:	f8c8 1000 	streq.w	r1, [r8]
 800b91c:	5162      	str	r2, [r4, r5]
 800b91e:	604b      	str	r3, [r1, #4]
 800b920:	4630      	mov	r0, r6
 800b922:	f000 f82f 	bl	800b984 <__malloc_unlock>
 800b926:	f104 000b 	add.w	r0, r4, #11
 800b92a:	1d23      	adds	r3, r4, #4
 800b92c:	f020 0007 	bic.w	r0, r0, #7
 800b930:	1ac2      	subs	r2, r0, r3
 800b932:	bf1c      	itt	ne
 800b934:	1a1b      	subne	r3, r3, r0
 800b936:	50a3      	strne	r3, [r4, r2]
 800b938:	e7af      	b.n	800b89a <_malloc_r+0x22>
 800b93a:	6862      	ldr	r2, [r4, #4]
 800b93c:	42a3      	cmp	r3, r4
 800b93e:	bf0c      	ite	eq
 800b940:	f8c8 2000 	streq.w	r2, [r8]
 800b944:	605a      	strne	r2, [r3, #4]
 800b946:	e7eb      	b.n	800b920 <_malloc_r+0xa8>
 800b948:	4623      	mov	r3, r4
 800b94a:	6864      	ldr	r4, [r4, #4]
 800b94c:	e7ae      	b.n	800b8ac <_malloc_r+0x34>
 800b94e:	463c      	mov	r4, r7
 800b950:	687f      	ldr	r7, [r7, #4]
 800b952:	e7b6      	b.n	800b8c2 <_malloc_r+0x4a>
 800b954:	461a      	mov	r2, r3
 800b956:	685b      	ldr	r3, [r3, #4]
 800b958:	42a3      	cmp	r3, r4
 800b95a:	d1fb      	bne.n	800b954 <_malloc_r+0xdc>
 800b95c:	2300      	movs	r3, #0
 800b95e:	6053      	str	r3, [r2, #4]
 800b960:	e7de      	b.n	800b920 <_malloc_r+0xa8>
 800b962:	230c      	movs	r3, #12
 800b964:	6033      	str	r3, [r6, #0]
 800b966:	4630      	mov	r0, r6
 800b968:	f000 f80c 	bl	800b984 <__malloc_unlock>
 800b96c:	e794      	b.n	800b898 <_malloc_r+0x20>
 800b96e:	6005      	str	r5, [r0, #0]
 800b970:	e7d6      	b.n	800b920 <_malloc_r+0xa8>
 800b972:	bf00      	nop
 800b974:	200088ac 	.word	0x200088ac

0800b978 <__malloc_lock>:
 800b978:	4801      	ldr	r0, [pc, #4]	@ (800b980 <__malloc_lock+0x8>)
 800b97a:	f000 b97e 	b.w	800bc7a <__retarget_lock_acquire_recursive>
 800b97e:	bf00      	nop
 800b980:	200089ec 	.word	0x200089ec

0800b984 <__malloc_unlock>:
 800b984:	4801      	ldr	r0, [pc, #4]	@ (800b98c <__malloc_unlock+0x8>)
 800b986:	f000 b979 	b.w	800bc7c <__retarget_lock_release_recursive>
 800b98a:	bf00      	nop
 800b98c:	200089ec 	.word	0x200089ec

0800b990 <std>:
 800b990:	2300      	movs	r3, #0
 800b992:	b510      	push	{r4, lr}
 800b994:	4604      	mov	r4, r0
 800b996:	e9c0 3300 	strd	r3, r3, [r0]
 800b99a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b99e:	6083      	str	r3, [r0, #8]
 800b9a0:	8181      	strh	r1, [r0, #12]
 800b9a2:	6643      	str	r3, [r0, #100]	@ 0x64
 800b9a4:	81c2      	strh	r2, [r0, #14]
 800b9a6:	6183      	str	r3, [r0, #24]
 800b9a8:	4619      	mov	r1, r3
 800b9aa:	2208      	movs	r2, #8
 800b9ac:	305c      	adds	r0, #92	@ 0x5c
 800b9ae:	f000 f921 	bl	800bbf4 <memset>
 800b9b2:	4b0d      	ldr	r3, [pc, #52]	@ (800b9e8 <std+0x58>)
 800b9b4:	6263      	str	r3, [r4, #36]	@ 0x24
 800b9b6:	4b0d      	ldr	r3, [pc, #52]	@ (800b9ec <std+0x5c>)
 800b9b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b9ba:	4b0d      	ldr	r3, [pc, #52]	@ (800b9f0 <std+0x60>)
 800b9bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b9be:	4b0d      	ldr	r3, [pc, #52]	@ (800b9f4 <std+0x64>)
 800b9c0:	6323      	str	r3, [r4, #48]	@ 0x30
 800b9c2:	4b0d      	ldr	r3, [pc, #52]	@ (800b9f8 <std+0x68>)
 800b9c4:	6224      	str	r4, [r4, #32]
 800b9c6:	429c      	cmp	r4, r3
 800b9c8:	d006      	beq.n	800b9d8 <std+0x48>
 800b9ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b9ce:	4294      	cmp	r4, r2
 800b9d0:	d002      	beq.n	800b9d8 <std+0x48>
 800b9d2:	33d0      	adds	r3, #208	@ 0xd0
 800b9d4:	429c      	cmp	r4, r3
 800b9d6:	d105      	bne.n	800b9e4 <std+0x54>
 800b9d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b9dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9e0:	f000 b94a 	b.w	800bc78 <__retarget_lock_init_recursive>
 800b9e4:	bd10      	pop	{r4, pc}
 800b9e6:	bf00      	nop
 800b9e8:	0800c409 	.word	0x0800c409
 800b9ec:	0800c42b 	.word	0x0800c42b
 800b9f0:	0800c463 	.word	0x0800c463
 800b9f4:	0800c487 	.word	0x0800c487
 800b9f8:	200088b0 	.word	0x200088b0

0800b9fc <stdio_exit_handler>:
 800b9fc:	4a02      	ldr	r2, [pc, #8]	@ (800ba08 <stdio_exit_handler+0xc>)
 800b9fe:	4903      	ldr	r1, [pc, #12]	@ (800ba0c <stdio_exit_handler+0x10>)
 800ba00:	4803      	ldr	r0, [pc, #12]	@ (800ba10 <stdio_exit_handler+0x14>)
 800ba02:	f000 b869 	b.w	800bad8 <_fwalk_sglue>
 800ba06:	bf00      	nop
 800ba08:	20000010 	.word	0x20000010
 800ba0c:	0800c3b9 	.word	0x0800c3b9
 800ba10:	20000020 	.word	0x20000020

0800ba14 <cleanup_stdio>:
 800ba14:	6841      	ldr	r1, [r0, #4]
 800ba16:	4b0c      	ldr	r3, [pc, #48]	@ (800ba48 <cleanup_stdio+0x34>)
 800ba18:	4299      	cmp	r1, r3
 800ba1a:	b510      	push	{r4, lr}
 800ba1c:	4604      	mov	r4, r0
 800ba1e:	d001      	beq.n	800ba24 <cleanup_stdio+0x10>
 800ba20:	f000 fcca 	bl	800c3b8 <_fflush_r>
 800ba24:	68a1      	ldr	r1, [r4, #8]
 800ba26:	4b09      	ldr	r3, [pc, #36]	@ (800ba4c <cleanup_stdio+0x38>)
 800ba28:	4299      	cmp	r1, r3
 800ba2a:	d002      	beq.n	800ba32 <cleanup_stdio+0x1e>
 800ba2c:	4620      	mov	r0, r4
 800ba2e:	f000 fcc3 	bl	800c3b8 <_fflush_r>
 800ba32:	68e1      	ldr	r1, [r4, #12]
 800ba34:	4b06      	ldr	r3, [pc, #24]	@ (800ba50 <cleanup_stdio+0x3c>)
 800ba36:	4299      	cmp	r1, r3
 800ba38:	d004      	beq.n	800ba44 <cleanup_stdio+0x30>
 800ba3a:	4620      	mov	r0, r4
 800ba3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba40:	f000 bcba 	b.w	800c3b8 <_fflush_r>
 800ba44:	bd10      	pop	{r4, pc}
 800ba46:	bf00      	nop
 800ba48:	200088b0 	.word	0x200088b0
 800ba4c:	20008918 	.word	0x20008918
 800ba50:	20008980 	.word	0x20008980

0800ba54 <global_stdio_init.part.0>:
 800ba54:	b510      	push	{r4, lr}
 800ba56:	4b0b      	ldr	r3, [pc, #44]	@ (800ba84 <global_stdio_init.part.0+0x30>)
 800ba58:	4c0b      	ldr	r4, [pc, #44]	@ (800ba88 <global_stdio_init.part.0+0x34>)
 800ba5a:	4a0c      	ldr	r2, [pc, #48]	@ (800ba8c <global_stdio_init.part.0+0x38>)
 800ba5c:	601a      	str	r2, [r3, #0]
 800ba5e:	4620      	mov	r0, r4
 800ba60:	2200      	movs	r2, #0
 800ba62:	2104      	movs	r1, #4
 800ba64:	f7ff ff94 	bl	800b990 <std>
 800ba68:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ba6c:	2201      	movs	r2, #1
 800ba6e:	2109      	movs	r1, #9
 800ba70:	f7ff ff8e 	bl	800b990 <std>
 800ba74:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ba78:	2202      	movs	r2, #2
 800ba7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba7e:	2112      	movs	r1, #18
 800ba80:	f7ff bf86 	b.w	800b990 <std>
 800ba84:	200089e8 	.word	0x200089e8
 800ba88:	200088b0 	.word	0x200088b0
 800ba8c:	0800b9fd 	.word	0x0800b9fd

0800ba90 <__sfp_lock_acquire>:
 800ba90:	4801      	ldr	r0, [pc, #4]	@ (800ba98 <__sfp_lock_acquire+0x8>)
 800ba92:	f000 b8f2 	b.w	800bc7a <__retarget_lock_acquire_recursive>
 800ba96:	bf00      	nop
 800ba98:	200089ed 	.word	0x200089ed

0800ba9c <__sfp_lock_release>:
 800ba9c:	4801      	ldr	r0, [pc, #4]	@ (800baa4 <__sfp_lock_release+0x8>)
 800ba9e:	f000 b8ed 	b.w	800bc7c <__retarget_lock_release_recursive>
 800baa2:	bf00      	nop
 800baa4:	200089ed 	.word	0x200089ed

0800baa8 <__sinit>:
 800baa8:	b510      	push	{r4, lr}
 800baaa:	4604      	mov	r4, r0
 800baac:	f7ff fff0 	bl	800ba90 <__sfp_lock_acquire>
 800bab0:	6a23      	ldr	r3, [r4, #32]
 800bab2:	b11b      	cbz	r3, 800babc <__sinit+0x14>
 800bab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bab8:	f7ff bff0 	b.w	800ba9c <__sfp_lock_release>
 800babc:	4b04      	ldr	r3, [pc, #16]	@ (800bad0 <__sinit+0x28>)
 800babe:	6223      	str	r3, [r4, #32]
 800bac0:	4b04      	ldr	r3, [pc, #16]	@ (800bad4 <__sinit+0x2c>)
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d1f5      	bne.n	800bab4 <__sinit+0xc>
 800bac8:	f7ff ffc4 	bl	800ba54 <global_stdio_init.part.0>
 800bacc:	e7f2      	b.n	800bab4 <__sinit+0xc>
 800bace:	bf00      	nop
 800bad0:	0800ba15 	.word	0x0800ba15
 800bad4:	200089e8 	.word	0x200089e8

0800bad8 <_fwalk_sglue>:
 800bad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800badc:	4607      	mov	r7, r0
 800bade:	4688      	mov	r8, r1
 800bae0:	4614      	mov	r4, r2
 800bae2:	2600      	movs	r6, #0
 800bae4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bae8:	f1b9 0901 	subs.w	r9, r9, #1
 800baec:	d505      	bpl.n	800bafa <_fwalk_sglue+0x22>
 800baee:	6824      	ldr	r4, [r4, #0]
 800baf0:	2c00      	cmp	r4, #0
 800baf2:	d1f7      	bne.n	800bae4 <_fwalk_sglue+0xc>
 800baf4:	4630      	mov	r0, r6
 800baf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bafa:	89ab      	ldrh	r3, [r5, #12]
 800bafc:	2b01      	cmp	r3, #1
 800bafe:	d907      	bls.n	800bb10 <_fwalk_sglue+0x38>
 800bb00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bb04:	3301      	adds	r3, #1
 800bb06:	d003      	beq.n	800bb10 <_fwalk_sglue+0x38>
 800bb08:	4629      	mov	r1, r5
 800bb0a:	4638      	mov	r0, r7
 800bb0c:	47c0      	blx	r8
 800bb0e:	4306      	orrs	r6, r0
 800bb10:	3568      	adds	r5, #104	@ 0x68
 800bb12:	e7e9      	b.n	800bae8 <_fwalk_sglue+0x10>

0800bb14 <iprintf>:
 800bb14:	b40f      	push	{r0, r1, r2, r3}
 800bb16:	b507      	push	{r0, r1, r2, lr}
 800bb18:	4906      	ldr	r1, [pc, #24]	@ (800bb34 <iprintf+0x20>)
 800bb1a:	ab04      	add	r3, sp, #16
 800bb1c:	6808      	ldr	r0, [r1, #0]
 800bb1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb22:	6881      	ldr	r1, [r0, #8]
 800bb24:	9301      	str	r3, [sp, #4]
 800bb26:	f000 f91f 	bl	800bd68 <_vfiprintf_r>
 800bb2a:	b003      	add	sp, #12
 800bb2c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb30:	b004      	add	sp, #16
 800bb32:	4770      	bx	lr
 800bb34:	2000001c 	.word	0x2000001c

0800bb38 <_puts_r>:
 800bb38:	6a03      	ldr	r3, [r0, #32]
 800bb3a:	b570      	push	{r4, r5, r6, lr}
 800bb3c:	6884      	ldr	r4, [r0, #8]
 800bb3e:	4605      	mov	r5, r0
 800bb40:	460e      	mov	r6, r1
 800bb42:	b90b      	cbnz	r3, 800bb48 <_puts_r+0x10>
 800bb44:	f7ff ffb0 	bl	800baa8 <__sinit>
 800bb48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bb4a:	07db      	lsls	r3, r3, #31
 800bb4c:	d405      	bmi.n	800bb5a <_puts_r+0x22>
 800bb4e:	89a3      	ldrh	r3, [r4, #12]
 800bb50:	0598      	lsls	r0, r3, #22
 800bb52:	d402      	bmi.n	800bb5a <_puts_r+0x22>
 800bb54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb56:	f000 f890 	bl	800bc7a <__retarget_lock_acquire_recursive>
 800bb5a:	89a3      	ldrh	r3, [r4, #12]
 800bb5c:	0719      	lsls	r1, r3, #28
 800bb5e:	d502      	bpl.n	800bb66 <_puts_r+0x2e>
 800bb60:	6923      	ldr	r3, [r4, #16]
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d135      	bne.n	800bbd2 <_puts_r+0x9a>
 800bb66:	4621      	mov	r1, r4
 800bb68:	4628      	mov	r0, r5
 800bb6a:	f000 fccf 	bl	800c50c <__swsetup_r>
 800bb6e:	b380      	cbz	r0, 800bbd2 <_puts_r+0x9a>
 800bb70:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800bb74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bb76:	07da      	lsls	r2, r3, #31
 800bb78:	d405      	bmi.n	800bb86 <_puts_r+0x4e>
 800bb7a:	89a3      	ldrh	r3, [r4, #12]
 800bb7c:	059b      	lsls	r3, r3, #22
 800bb7e:	d402      	bmi.n	800bb86 <_puts_r+0x4e>
 800bb80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb82:	f000 f87b 	bl	800bc7c <__retarget_lock_release_recursive>
 800bb86:	4628      	mov	r0, r5
 800bb88:	bd70      	pop	{r4, r5, r6, pc}
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	da04      	bge.n	800bb98 <_puts_r+0x60>
 800bb8e:	69a2      	ldr	r2, [r4, #24]
 800bb90:	429a      	cmp	r2, r3
 800bb92:	dc17      	bgt.n	800bbc4 <_puts_r+0x8c>
 800bb94:	290a      	cmp	r1, #10
 800bb96:	d015      	beq.n	800bbc4 <_puts_r+0x8c>
 800bb98:	6823      	ldr	r3, [r4, #0]
 800bb9a:	1c5a      	adds	r2, r3, #1
 800bb9c:	6022      	str	r2, [r4, #0]
 800bb9e:	7019      	strb	r1, [r3, #0]
 800bba0:	68a3      	ldr	r3, [r4, #8]
 800bba2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bba6:	3b01      	subs	r3, #1
 800bba8:	60a3      	str	r3, [r4, #8]
 800bbaa:	2900      	cmp	r1, #0
 800bbac:	d1ed      	bne.n	800bb8a <_puts_r+0x52>
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	da11      	bge.n	800bbd6 <_puts_r+0x9e>
 800bbb2:	4622      	mov	r2, r4
 800bbb4:	210a      	movs	r1, #10
 800bbb6:	4628      	mov	r0, r5
 800bbb8:	f000 fc69 	bl	800c48e <__swbuf_r>
 800bbbc:	3001      	adds	r0, #1
 800bbbe:	d0d7      	beq.n	800bb70 <_puts_r+0x38>
 800bbc0:	250a      	movs	r5, #10
 800bbc2:	e7d7      	b.n	800bb74 <_puts_r+0x3c>
 800bbc4:	4622      	mov	r2, r4
 800bbc6:	4628      	mov	r0, r5
 800bbc8:	f000 fc61 	bl	800c48e <__swbuf_r>
 800bbcc:	3001      	adds	r0, #1
 800bbce:	d1e7      	bne.n	800bba0 <_puts_r+0x68>
 800bbd0:	e7ce      	b.n	800bb70 <_puts_r+0x38>
 800bbd2:	3e01      	subs	r6, #1
 800bbd4:	e7e4      	b.n	800bba0 <_puts_r+0x68>
 800bbd6:	6823      	ldr	r3, [r4, #0]
 800bbd8:	1c5a      	adds	r2, r3, #1
 800bbda:	6022      	str	r2, [r4, #0]
 800bbdc:	220a      	movs	r2, #10
 800bbde:	701a      	strb	r2, [r3, #0]
 800bbe0:	e7ee      	b.n	800bbc0 <_puts_r+0x88>
	...

0800bbe4 <puts>:
 800bbe4:	4b02      	ldr	r3, [pc, #8]	@ (800bbf0 <puts+0xc>)
 800bbe6:	4601      	mov	r1, r0
 800bbe8:	6818      	ldr	r0, [r3, #0]
 800bbea:	f7ff bfa5 	b.w	800bb38 <_puts_r>
 800bbee:	bf00      	nop
 800bbf0:	2000001c 	.word	0x2000001c

0800bbf4 <memset>:
 800bbf4:	4402      	add	r2, r0
 800bbf6:	4603      	mov	r3, r0
 800bbf8:	4293      	cmp	r3, r2
 800bbfa:	d100      	bne.n	800bbfe <memset+0xa>
 800bbfc:	4770      	bx	lr
 800bbfe:	f803 1b01 	strb.w	r1, [r3], #1
 800bc02:	e7f9      	b.n	800bbf8 <memset+0x4>

0800bc04 <_sbrk_r>:
 800bc04:	b538      	push	{r3, r4, r5, lr}
 800bc06:	4d06      	ldr	r5, [pc, #24]	@ (800bc20 <_sbrk_r+0x1c>)
 800bc08:	2300      	movs	r3, #0
 800bc0a:	4604      	mov	r4, r0
 800bc0c:	4608      	mov	r0, r1
 800bc0e:	602b      	str	r3, [r5, #0]
 800bc10:	f7f5 fd44 	bl	800169c <_sbrk>
 800bc14:	1c43      	adds	r3, r0, #1
 800bc16:	d102      	bne.n	800bc1e <_sbrk_r+0x1a>
 800bc18:	682b      	ldr	r3, [r5, #0]
 800bc1a:	b103      	cbz	r3, 800bc1e <_sbrk_r+0x1a>
 800bc1c:	6023      	str	r3, [r4, #0]
 800bc1e:	bd38      	pop	{r3, r4, r5, pc}
 800bc20:	200089f0 	.word	0x200089f0

0800bc24 <__errno>:
 800bc24:	4b01      	ldr	r3, [pc, #4]	@ (800bc2c <__errno+0x8>)
 800bc26:	6818      	ldr	r0, [r3, #0]
 800bc28:	4770      	bx	lr
 800bc2a:	bf00      	nop
 800bc2c:	2000001c 	.word	0x2000001c

0800bc30 <__libc_init_array>:
 800bc30:	b570      	push	{r4, r5, r6, lr}
 800bc32:	4d0d      	ldr	r5, [pc, #52]	@ (800bc68 <__libc_init_array+0x38>)
 800bc34:	4c0d      	ldr	r4, [pc, #52]	@ (800bc6c <__libc_init_array+0x3c>)
 800bc36:	1b64      	subs	r4, r4, r5
 800bc38:	10a4      	asrs	r4, r4, #2
 800bc3a:	2600      	movs	r6, #0
 800bc3c:	42a6      	cmp	r6, r4
 800bc3e:	d109      	bne.n	800bc54 <__libc_init_array+0x24>
 800bc40:	4d0b      	ldr	r5, [pc, #44]	@ (800bc70 <__libc_init_array+0x40>)
 800bc42:	4c0c      	ldr	r4, [pc, #48]	@ (800bc74 <__libc_init_array+0x44>)
 800bc44:	f000 fd82 	bl	800c74c <_init>
 800bc48:	1b64      	subs	r4, r4, r5
 800bc4a:	10a4      	asrs	r4, r4, #2
 800bc4c:	2600      	movs	r6, #0
 800bc4e:	42a6      	cmp	r6, r4
 800bc50:	d105      	bne.n	800bc5e <__libc_init_array+0x2e>
 800bc52:	bd70      	pop	{r4, r5, r6, pc}
 800bc54:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc58:	4798      	blx	r3
 800bc5a:	3601      	adds	r6, #1
 800bc5c:	e7ee      	b.n	800bc3c <__libc_init_array+0xc>
 800bc5e:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc62:	4798      	blx	r3
 800bc64:	3601      	adds	r6, #1
 800bc66:	e7f2      	b.n	800bc4e <__libc_init_array+0x1e>
 800bc68:	0800cf18 	.word	0x0800cf18
 800bc6c:	0800cf18 	.word	0x0800cf18
 800bc70:	0800cf18 	.word	0x0800cf18
 800bc74:	0800cf1c 	.word	0x0800cf1c

0800bc78 <__retarget_lock_init_recursive>:
 800bc78:	4770      	bx	lr

0800bc7a <__retarget_lock_acquire_recursive>:
 800bc7a:	4770      	bx	lr

0800bc7c <__retarget_lock_release_recursive>:
 800bc7c:	4770      	bx	lr
	...

0800bc80 <_free_r>:
 800bc80:	b538      	push	{r3, r4, r5, lr}
 800bc82:	4605      	mov	r5, r0
 800bc84:	2900      	cmp	r1, #0
 800bc86:	d041      	beq.n	800bd0c <_free_r+0x8c>
 800bc88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc8c:	1f0c      	subs	r4, r1, #4
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	bfb8      	it	lt
 800bc92:	18e4      	addlt	r4, r4, r3
 800bc94:	f7ff fe70 	bl	800b978 <__malloc_lock>
 800bc98:	4a1d      	ldr	r2, [pc, #116]	@ (800bd10 <_free_r+0x90>)
 800bc9a:	6813      	ldr	r3, [r2, #0]
 800bc9c:	b933      	cbnz	r3, 800bcac <_free_r+0x2c>
 800bc9e:	6063      	str	r3, [r4, #4]
 800bca0:	6014      	str	r4, [r2, #0]
 800bca2:	4628      	mov	r0, r5
 800bca4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bca8:	f7ff be6c 	b.w	800b984 <__malloc_unlock>
 800bcac:	42a3      	cmp	r3, r4
 800bcae:	d908      	bls.n	800bcc2 <_free_r+0x42>
 800bcb0:	6820      	ldr	r0, [r4, #0]
 800bcb2:	1821      	adds	r1, r4, r0
 800bcb4:	428b      	cmp	r3, r1
 800bcb6:	bf01      	itttt	eq
 800bcb8:	6819      	ldreq	r1, [r3, #0]
 800bcba:	685b      	ldreq	r3, [r3, #4]
 800bcbc:	1809      	addeq	r1, r1, r0
 800bcbe:	6021      	streq	r1, [r4, #0]
 800bcc0:	e7ed      	b.n	800bc9e <_free_r+0x1e>
 800bcc2:	461a      	mov	r2, r3
 800bcc4:	685b      	ldr	r3, [r3, #4]
 800bcc6:	b10b      	cbz	r3, 800bccc <_free_r+0x4c>
 800bcc8:	42a3      	cmp	r3, r4
 800bcca:	d9fa      	bls.n	800bcc2 <_free_r+0x42>
 800bccc:	6811      	ldr	r1, [r2, #0]
 800bcce:	1850      	adds	r0, r2, r1
 800bcd0:	42a0      	cmp	r0, r4
 800bcd2:	d10b      	bne.n	800bcec <_free_r+0x6c>
 800bcd4:	6820      	ldr	r0, [r4, #0]
 800bcd6:	4401      	add	r1, r0
 800bcd8:	1850      	adds	r0, r2, r1
 800bcda:	4283      	cmp	r3, r0
 800bcdc:	6011      	str	r1, [r2, #0]
 800bcde:	d1e0      	bne.n	800bca2 <_free_r+0x22>
 800bce0:	6818      	ldr	r0, [r3, #0]
 800bce2:	685b      	ldr	r3, [r3, #4]
 800bce4:	6053      	str	r3, [r2, #4]
 800bce6:	4408      	add	r0, r1
 800bce8:	6010      	str	r0, [r2, #0]
 800bcea:	e7da      	b.n	800bca2 <_free_r+0x22>
 800bcec:	d902      	bls.n	800bcf4 <_free_r+0x74>
 800bcee:	230c      	movs	r3, #12
 800bcf0:	602b      	str	r3, [r5, #0]
 800bcf2:	e7d6      	b.n	800bca2 <_free_r+0x22>
 800bcf4:	6820      	ldr	r0, [r4, #0]
 800bcf6:	1821      	adds	r1, r4, r0
 800bcf8:	428b      	cmp	r3, r1
 800bcfa:	bf04      	itt	eq
 800bcfc:	6819      	ldreq	r1, [r3, #0]
 800bcfe:	685b      	ldreq	r3, [r3, #4]
 800bd00:	6063      	str	r3, [r4, #4]
 800bd02:	bf04      	itt	eq
 800bd04:	1809      	addeq	r1, r1, r0
 800bd06:	6021      	streq	r1, [r4, #0]
 800bd08:	6054      	str	r4, [r2, #4]
 800bd0a:	e7ca      	b.n	800bca2 <_free_r+0x22>
 800bd0c:	bd38      	pop	{r3, r4, r5, pc}
 800bd0e:	bf00      	nop
 800bd10:	200088ac 	.word	0x200088ac

0800bd14 <__sfputc_r>:
 800bd14:	6893      	ldr	r3, [r2, #8]
 800bd16:	3b01      	subs	r3, #1
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	b410      	push	{r4}
 800bd1c:	6093      	str	r3, [r2, #8]
 800bd1e:	da08      	bge.n	800bd32 <__sfputc_r+0x1e>
 800bd20:	6994      	ldr	r4, [r2, #24]
 800bd22:	42a3      	cmp	r3, r4
 800bd24:	db01      	blt.n	800bd2a <__sfputc_r+0x16>
 800bd26:	290a      	cmp	r1, #10
 800bd28:	d103      	bne.n	800bd32 <__sfputc_r+0x1e>
 800bd2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd2e:	f000 bbae 	b.w	800c48e <__swbuf_r>
 800bd32:	6813      	ldr	r3, [r2, #0]
 800bd34:	1c58      	adds	r0, r3, #1
 800bd36:	6010      	str	r0, [r2, #0]
 800bd38:	7019      	strb	r1, [r3, #0]
 800bd3a:	4608      	mov	r0, r1
 800bd3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd40:	4770      	bx	lr

0800bd42 <__sfputs_r>:
 800bd42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd44:	4606      	mov	r6, r0
 800bd46:	460f      	mov	r7, r1
 800bd48:	4614      	mov	r4, r2
 800bd4a:	18d5      	adds	r5, r2, r3
 800bd4c:	42ac      	cmp	r4, r5
 800bd4e:	d101      	bne.n	800bd54 <__sfputs_r+0x12>
 800bd50:	2000      	movs	r0, #0
 800bd52:	e007      	b.n	800bd64 <__sfputs_r+0x22>
 800bd54:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd58:	463a      	mov	r2, r7
 800bd5a:	4630      	mov	r0, r6
 800bd5c:	f7ff ffda 	bl	800bd14 <__sfputc_r>
 800bd60:	1c43      	adds	r3, r0, #1
 800bd62:	d1f3      	bne.n	800bd4c <__sfputs_r+0xa>
 800bd64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bd68 <_vfiprintf_r>:
 800bd68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd6c:	460d      	mov	r5, r1
 800bd6e:	b09d      	sub	sp, #116	@ 0x74
 800bd70:	4614      	mov	r4, r2
 800bd72:	4698      	mov	r8, r3
 800bd74:	4606      	mov	r6, r0
 800bd76:	b118      	cbz	r0, 800bd80 <_vfiprintf_r+0x18>
 800bd78:	6a03      	ldr	r3, [r0, #32]
 800bd7a:	b90b      	cbnz	r3, 800bd80 <_vfiprintf_r+0x18>
 800bd7c:	f7ff fe94 	bl	800baa8 <__sinit>
 800bd80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd82:	07d9      	lsls	r1, r3, #31
 800bd84:	d405      	bmi.n	800bd92 <_vfiprintf_r+0x2a>
 800bd86:	89ab      	ldrh	r3, [r5, #12]
 800bd88:	059a      	lsls	r2, r3, #22
 800bd8a:	d402      	bmi.n	800bd92 <_vfiprintf_r+0x2a>
 800bd8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd8e:	f7ff ff74 	bl	800bc7a <__retarget_lock_acquire_recursive>
 800bd92:	89ab      	ldrh	r3, [r5, #12]
 800bd94:	071b      	lsls	r3, r3, #28
 800bd96:	d501      	bpl.n	800bd9c <_vfiprintf_r+0x34>
 800bd98:	692b      	ldr	r3, [r5, #16]
 800bd9a:	b99b      	cbnz	r3, 800bdc4 <_vfiprintf_r+0x5c>
 800bd9c:	4629      	mov	r1, r5
 800bd9e:	4630      	mov	r0, r6
 800bda0:	f000 fbb4 	bl	800c50c <__swsetup_r>
 800bda4:	b170      	cbz	r0, 800bdc4 <_vfiprintf_r+0x5c>
 800bda6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bda8:	07dc      	lsls	r4, r3, #31
 800bdaa:	d504      	bpl.n	800bdb6 <_vfiprintf_r+0x4e>
 800bdac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bdb0:	b01d      	add	sp, #116	@ 0x74
 800bdb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdb6:	89ab      	ldrh	r3, [r5, #12]
 800bdb8:	0598      	lsls	r0, r3, #22
 800bdba:	d4f7      	bmi.n	800bdac <_vfiprintf_r+0x44>
 800bdbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bdbe:	f7ff ff5d 	bl	800bc7c <__retarget_lock_release_recursive>
 800bdc2:	e7f3      	b.n	800bdac <_vfiprintf_r+0x44>
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bdc8:	2320      	movs	r3, #32
 800bdca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bdce:	f8cd 800c 	str.w	r8, [sp, #12]
 800bdd2:	2330      	movs	r3, #48	@ 0x30
 800bdd4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bf84 <_vfiprintf_r+0x21c>
 800bdd8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bddc:	f04f 0901 	mov.w	r9, #1
 800bde0:	4623      	mov	r3, r4
 800bde2:	469a      	mov	sl, r3
 800bde4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bde8:	b10a      	cbz	r2, 800bdee <_vfiprintf_r+0x86>
 800bdea:	2a25      	cmp	r2, #37	@ 0x25
 800bdec:	d1f9      	bne.n	800bde2 <_vfiprintf_r+0x7a>
 800bdee:	ebba 0b04 	subs.w	fp, sl, r4
 800bdf2:	d00b      	beq.n	800be0c <_vfiprintf_r+0xa4>
 800bdf4:	465b      	mov	r3, fp
 800bdf6:	4622      	mov	r2, r4
 800bdf8:	4629      	mov	r1, r5
 800bdfa:	4630      	mov	r0, r6
 800bdfc:	f7ff ffa1 	bl	800bd42 <__sfputs_r>
 800be00:	3001      	adds	r0, #1
 800be02:	f000 80a7 	beq.w	800bf54 <_vfiprintf_r+0x1ec>
 800be06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be08:	445a      	add	r2, fp
 800be0a:	9209      	str	r2, [sp, #36]	@ 0x24
 800be0c:	f89a 3000 	ldrb.w	r3, [sl]
 800be10:	2b00      	cmp	r3, #0
 800be12:	f000 809f 	beq.w	800bf54 <_vfiprintf_r+0x1ec>
 800be16:	2300      	movs	r3, #0
 800be18:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800be1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be20:	f10a 0a01 	add.w	sl, sl, #1
 800be24:	9304      	str	r3, [sp, #16]
 800be26:	9307      	str	r3, [sp, #28]
 800be28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800be2c:	931a      	str	r3, [sp, #104]	@ 0x68
 800be2e:	4654      	mov	r4, sl
 800be30:	2205      	movs	r2, #5
 800be32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be36:	4853      	ldr	r0, [pc, #332]	@ (800bf84 <_vfiprintf_r+0x21c>)
 800be38:	f7f4 f9ea 	bl	8000210 <memchr>
 800be3c:	9a04      	ldr	r2, [sp, #16]
 800be3e:	b9d8      	cbnz	r0, 800be78 <_vfiprintf_r+0x110>
 800be40:	06d1      	lsls	r1, r2, #27
 800be42:	bf44      	itt	mi
 800be44:	2320      	movmi	r3, #32
 800be46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be4a:	0713      	lsls	r3, r2, #28
 800be4c:	bf44      	itt	mi
 800be4e:	232b      	movmi	r3, #43	@ 0x2b
 800be50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be54:	f89a 3000 	ldrb.w	r3, [sl]
 800be58:	2b2a      	cmp	r3, #42	@ 0x2a
 800be5a:	d015      	beq.n	800be88 <_vfiprintf_r+0x120>
 800be5c:	9a07      	ldr	r2, [sp, #28]
 800be5e:	4654      	mov	r4, sl
 800be60:	2000      	movs	r0, #0
 800be62:	f04f 0c0a 	mov.w	ip, #10
 800be66:	4621      	mov	r1, r4
 800be68:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be6c:	3b30      	subs	r3, #48	@ 0x30
 800be6e:	2b09      	cmp	r3, #9
 800be70:	d94b      	bls.n	800bf0a <_vfiprintf_r+0x1a2>
 800be72:	b1b0      	cbz	r0, 800bea2 <_vfiprintf_r+0x13a>
 800be74:	9207      	str	r2, [sp, #28]
 800be76:	e014      	b.n	800bea2 <_vfiprintf_r+0x13a>
 800be78:	eba0 0308 	sub.w	r3, r0, r8
 800be7c:	fa09 f303 	lsl.w	r3, r9, r3
 800be80:	4313      	orrs	r3, r2
 800be82:	9304      	str	r3, [sp, #16]
 800be84:	46a2      	mov	sl, r4
 800be86:	e7d2      	b.n	800be2e <_vfiprintf_r+0xc6>
 800be88:	9b03      	ldr	r3, [sp, #12]
 800be8a:	1d19      	adds	r1, r3, #4
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	9103      	str	r1, [sp, #12]
 800be90:	2b00      	cmp	r3, #0
 800be92:	bfbb      	ittet	lt
 800be94:	425b      	neglt	r3, r3
 800be96:	f042 0202 	orrlt.w	r2, r2, #2
 800be9a:	9307      	strge	r3, [sp, #28]
 800be9c:	9307      	strlt	r3, [sp, #28]
 800be9e:	bfb8      	it	lt
 800bea0:	9204      	strlt	r2, [sp, #16]
 800bea2:	7823      	ldrb	r3, [r4, #0]
 800bea4:	2b2e      	cmp	r3, #46	@ 0x2e
 800bea6:	d10a      	bne.n	800bebe <_vfiprintf_r+0x156>
 800bea8:	7863      	ldrb	r3, [r4, #1]
 800beaa:	2b2a      	cmp	r3, #42	@ 0x2a
 800beac:	d132      	bne.n	800bf14 <_vfiprintf_r+0x1ac>
 800beae:	9b03      	ldr	r3, [sp, #12]
 800beb0:	1d1a      	adds	r2, r3, #4
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	9203      	str	r2, [sp, #12]
 800beb6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800beba:	3402      	adds	r4, #2
 800bebc:	9305      	str	r3, [sp, #20]
 800bebe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bf94 <_vfiprintf_r+0x22c>
 800bec2:	7821      	ldrb	r1, [r4, #0]
 800bec4:	2203      	movs	r2, #3
 800bec6:	4650      	mov	r0, sl
 800bec8:	f7f4 f9a2 	bl	8000210 <memchr>
 800becc:	b138      	cbz	r0, 800bede <_vfiprintf_r+0x176>
 800bece:	9b04      	ldr	r3, [sp, #16]
 800bed0:	eba0 000a 	sub.w	r0, r0, sl
 800bed4:	2240      	movs	r2, #64	@ 0x40
 800bed6:	4082      	lsls	r2, r0
 800bed8:	4313      	orrs	r3, r2
 800beda:	3401      	adds	r4, #1
 800bedc:	9304      	str	r3, [sp, #16]
 800bede:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bee2:	4829      	ldr	r0, [pc, #164]	@ (800bf88 <_vfiprintf_r+0x220>)
 800bee4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bee8:	2206      	movs	r2, #6
 800beea:	f7f4 f991 	bl	8000210 <memchr>
 800beee:	2800      	cmp	r0, #0
 800bef0:	d03f      	beq.n	800bf72 <_vfiprintf_r+0x20a>
 800bef2:	4b26      	ldr	r3, [pc, #152]	@ (800bf8c <_vfiprintf_r+0x224>)
 800bef4:	bb1b      	cbnz	r3, 800bf3e <_vfiprintf_r+0x1d6>
 800bef6:	9b03      	ldr	r3, [sp, #12]
 800bef8:	3307      	adds	r3, #7
 800befa:	f023 0307 	bic.w	r3, r3, #7
 800befe:	3308      	adds	r3, #8
 800bf00:	9303      	str	r3, [sp, #12]
 800bf02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf04:	443b      	add	r3, r7
 800bf06:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf08:	e76a      	b.n	800bde0 <_vfiprintf_r+0x78>
 800bf0a:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf0e:	460c      	mov	r4, r1
 800bf10:	2001      	movs	r0, #1
 800bf12:	e7a8      	b.n	800be66 <_vfiprintf_r+0xfe>
 800bf14:	2300      	movs	r3, #0
 800bf16:	3401      	adds	r4, #1
 800bf18:	9305      	str	r3, [sp, #20]
 800bf1a:	4619      	mov	r1, r3
 800bf1c:	f04f 0c0a 	mov.w	ip, #10
 800bf20:	4620      	mov	r0, r4
 800bf22:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf26:	3a30      	subs	r2, #48	@ 0x30
 800bf28:	2a09      	cmp	r2, #9
 800bf2a:	d903      	bls.n	800bf34 <_vfiprintf_r+0x1cc>
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d0c6      	beq.n	800bebe <_vfiprintf_r+0x156>
 800bf30:	9105      	str	r1, [sp, #20]
 800bf32:	e7c4      	b.n	800bebe <_vfiprintf_r+0x156>
 800bf34:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf38:	4604      	mov	r4, r0
 800bf3a:	2301      	movs	r3, #1
 800bf3c:	e7f0      	b.n	800bf20 <_vfiprintf_r+0x1b8>
 800bf3e:	ab03      	add	r3, sp, #12
 800bf40:	9300      	str	r3, [sp, #0]
 800bf42:	462a      	mov	r2, r5
 800bf44:	4b12      	ldr	r3, [pc, #72]	@ (800bf90 <_vfiprintf_r+0x228>)
 800bf46:	a904      	add	r1, sp, #16
 800bf48:	4630      	mov	r0, r6
 800bf4a:	f3af 8000 	nop.w
 800bf4e:	4607      	mov	r7, r0
 800bf50:	1c78      	adds	r0, r7, #1
 800bf52:	d1d6      	bne.n	800bf02 <_vfiprintf_r+0x19a>
 800bf54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf56:	07d9      	lsls	r1, r3, #31
 800bf58:	d405      	bmi.n	800bf66 <_vfiprintf_r+0x1fe>
 800bf5a:	89ab      	ldrh	r3, [r5, #12]
 800bf5c:	059a      	lsls	r2, r3, #22
 800bf5e:	d402      	bmi.n	800bf66 <_vfiprintf_r+0x1fe>
 800bf60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf62:	f7ff fe8b 	bl	800bc7c <__retarget_lock_release_recursive>
 800bf66:	89ab      	ldrh	r3, [r5, #12]
 800bf68:	065b      	lsls	r3, r3, #25
 800bf6a:	f53f af1f 	bmi.w	800bdac <_vfiprintf_r+0x44>
 800bf6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bf70:	e71e      	b.n	800bdb0 <_vfiprintf_r+0x48>
 800bf72:	ab03      	add	r3, sp, #12
 800bf74:	9300      	str	r3, [sp, #0]
 800bf76:	462a      	mov	r2, r5
 800bf78:	4b05      	ldr	r3, [pc, #20]	@ (800bf90 <_vfiprintf_r+0x228>)
 800bf7a:	a904      	add	r1, sp, #16
 800bf7c:	4630      	mov	r0, r6
 800bf7e:	f000 f879 	bl	800c074 <_printf_i>
 800bf82:	e7e4      	b.n	800bf4e <_vfiprintf_r+0x1e6>
 800bf84:	0800cedc 	.word	0x0800cedc
 800bf88:	0800cee6 	.word	0x0800cee6
 800bf8c:	00000000 	.word	0x00000000
 800bf90:	0800bd43 	.word	0x0800bd43
 800bf94:	0800cee2 	.word	0x0800cee2

0800bf98 <_printf_common>:
 800bf98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf9c:	4616      	mov	r6, r2
 800bf9e:	4698      	mov	r8, r3
 800bfa0:	688a      	ldr	r2, [r1, #8]
 800bfa2:	690b      	ldr	r3, [r1, #16]
 800bfa4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bfa8:	4293      	cmp	r3, r2
 800bfaa:	bfb8      	it	lt
 800bfac:	4613      	movlt	r3, r2
 800bfae:	6033      	str	r3, [r6, #0]
 800bfb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bfb4:	4607      	mov	r7, r0
 800bfb6:	460c      	mov	r4, r1
 800bfb8:	b10a      	cbz	r2, 800bfbe <_printf_common+0x26>
 800bfba:	3301      	adds	r3, #1
 800bfbc:	6033      	str	r3, [r6, #0]
 800bfbe:	6823      	ldr	r3, [r4, #0]
 800bfc0:	0699      	lsls	r1, r3, #26
 800bfc2:	bf42      	ittt	mi
 800bfc4:	6833      	ldrmi	r3, [r6, #0]
 800bfc6:	3302      	addmi	r3, #2
 800bfc8:	6033      	strmi	r3, [r6, #0]
 800bfca:	6825      	ldr	r5, [r4, #0]
 800bfcc:	f015 0506 	ands.w	r5, r5, #6
 800bfd0:	d106      	bne.n	800bfe0 <_printf_common+0x48>
 800bfd2:	f104 0a19 	add.w	sl, r4, #25
 800bfd6:	68e3      	ldr	r3, [r4, #12]
 800bfd8:	6832      	ldr	r2, [r6, #0]
 800bfda:	1a9b      	subs	r3, r3, r2
 800bfdc:	42ab      	cmp	r3, r5
 800bfde:	dc26      	bgt.n	800c02e <_printf_common+0x96>
 800bfe0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bfe4:	6822      	ldr	r2, [r4, #0]
 800bfe6:	3b00      	subs	r3, #0
 800bfe8:	bf18      	it	ne
 800bfea:	2301      	movne	r3, #1
 800bfec:	0692      	lsls	r2, r2, #26
 800bfee:	d42b      	bmi.n	800c048 <_printf_common+0xb0>
 800bff0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bff4:	4641      	mov	r1, r8
 800bff6:	4638      	mov	r0, r7
 800bff8:	47c8      	blx	r9
 800bffa:	3001      	adds	r0, #1
 800bffc:	d01e      	beq.n	800c03c <_printf_common+0xa4>
 800bffe:	6823      	ldr	r3, [r4, #0]
 800c000:	6922      	ldr	r2, [r4, #16]
 800c002:	f003 0306 	and.w	r3, r3, #6
 800c006:	2b04      	cmp	r3, #4
 800c008:	bf02      	ittt	eq
 800c00a:	68e5      	ldreq	r5, [r4, #12]
 800c00c:	6833      	ldreq	r3, [r6, #0]
 800c00e:	1aed      	subeq	r5, r5, r3
 800c010:	68a3      	ldr	r3, [r4, #8]
 800c012:	bf0c      	ite	eq
 800c014:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c018:	2500      	movne	r5, #0
 800c01a:	4293      	cmp	r3, r2
 800c01c:	bfc4      	itt	gt
 800c01e:	1a9b      	subgt	r3, r3, r2
 800c020:	18ed      	addgt	r5, r5, r3
 800c022:	2600      	movs	r6, #0
 800c024:	341a      	adds	r4, #26
 800c026:	42b5      	cmp	r5, r6
 800c028:	d11a      	bne.n	800c060 <_printf_common+0xc8>
 800c02a:	2000      	movs	r0, #0
 800c02c:	e008      	b.n	800c040 <_printf_common+0xa8>
 800c02e:	2301      	movs	r3, #1
 800c030:	4652      	mov	r2, sl
 800c032:	4641      	mov	r1, r8
 800c034:	4638      	mov	r0, r7
 800c036:	47c8      	blx	r9
 800c038:	3001      	adds	r0, #1
 800c03a:	d103      	bne.n	800c044 <_printf_common+0xac>
 800c03c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c044:	3501      	adds	r5, #1
 800c046:	e7c6      	b.n	800bfd6 <_printf_common+0x3e>
 800c048:	18e1      	adds	r1, r4, r3
 800c04a:	1c5a      	adds	r2, r3, #1
 800c04c:	2030      	movs	r0, #48	@ 0x30
 800c04e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c052:	4422      	add	r2, r4
 800c054:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c058:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c05c:	3302      	adds	r3, #2
 800c05e:	e7c7      	b.n	800bff0 <_printf_common+0x58>
 800c060:	2301      	movs	r3, #1
 800c062:	4622      	mov	r2, r4
 800c064:	4641      	mov	r1, r8
 800c066:	4638      	mov	r0, r7
 800c068:	47c8      	blx	r9
 800c06a:	3001      	adds	r0, #1
 800c06c:	d0e6      	beq.n	800c03c <_printf_common+0xa4>
 800c06e:	3601      	adds	r6, #1
 800c070:	e7d9      	b.n	800c026 <_printf_common+0x8e>
	...

0800c074 <_printf_i>:
 800c074:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c078:	7e0f      	ldrb	r7, [r1, #24]
 800c07a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c07c:	2f78      	cmp	r7, #120	@ 0x78
 800c07e:	4691      	mov	r9, r2
 800c080:	4680      	mov	r8, r0
 800c082:	460c      	mov	r4, r1
 800c084:	469a      	mov	sl, r3
 800c086:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c08a:	d807      	bhi.n	800c09c <_printf_i+0x28>
 800c08c:	2f62      	cmp	r7, #98	@ 0x62
 800c08e:	d80a      	bhi.n	800c0a6 <_printf_i+0x32>
 800c090:	2f00      	cmp	r7, #0
 800c092:	f000 80d1 	beq.w	800c238 <_printf_i+0x1c4>
 800c096:	2f58      	cmp	r7, #88	@ 0x58
 800c098:	f000 80b8 	beq.w	800c20c <_printf_i+0x198>
 800c09c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c0a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c0a4:	e03a      	b.n	800c11c <_printf_i+0xa8>
 800c0a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c0aa:	2b15      	cmp	r3, #21
 800c0ac:	d8f6      	bhi.n	800c09c <_printf_i+0x28>
 800c0ae:	a101      	add	r1, pc, #4	@ (adr r1, 800c0b4 <_printf_i+0x40>)
 800c0b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c0b4:	0800c10d 	.word	0x0800c10d
 800c0b8:	0800c121 	.word	0x0800c121
 800c0bc:	0800c09d 	.word	0x0800c09d
 800c0c0:	0800c09d 	.word	0x0800c09d
 800c0c4:	0800c09d 	.word	0x0800c09d
 800c0c8:	0800c09d 	.word	0x0800c09d
 800c0cc:	0800c121 	.word	0x0800c121
 800c0d0:	0800c09d 	.word	0x0800c09d
 800c0d4:	0800c09d 	.word	0x0800c09d
 800c0d8:	0800c09d 	.word	0x0800c09d
 800c0dc:	0800c09d 	.word	0x0800c09d
 800c0e0:	0800c21f 	.word	0x0800c21f
 800c0e4:	0800c14b 	.word	0x0800c14b
 800c0e8:	0800c1d9 	.word	0x0800c1d9
 800c0ec:	0800c09d 	.word	0x0800c09d
 800c0f0:	0800c09d 	.word	0x0800c09d
 800c0f4:	0800c241 	.word	0x0800c241
 800c0f8:	0800c09d 	.word	0x0800c09d
 800c0fc:	0800c14b 	.word	0x0800c14b
 800c100:	0800c09d 	.word	0x0800c09d
 800c104:	0800c09d 	.word	0x0800c09d
 800c108:	0800c1e1 	.word	0x0800c1e1
 800c10c:	6833      	ldr	r3, [r6, #0]
 800c10e:	1d1a      	adds	r2, r3, #4
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	6032      	str	r2, [r6, #0]
 800c114:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c118:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c11c:	2301      	movs	r3, #1
 800c11e:	e09c      	b.n	800c25a <_printf_i+0x1e6>
 800c120:	6833      	ldr	r3, [r6, #0]
 800c122:	6820      	ldr	r0, [r4, #0]
 800c124:	1d19      	adds	r1, r3, #4
 800c126:	6031      	str	r1, [r6, #0]
 800c128:	0606      	lsls	r6, r0, #24
 800c12a:	d501      	bpl.n	800c130 <_printf_i+0xbc>
 800c12c:	681d      	ldr	r5, [r3, #0]
 800c12e:	e003      	b.n	800c138 <_printf_i+0xc4>
 800c130:	0645      	lsls	r5, r0, #25
 800c132:	d5fb      	bpl.n	800c12c <_printf_i+0xb8>
 800c134:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c138:	2d00      	cmp	r5, #0
 800c13a:	da03      	bge.n	800c144 <_printf_i+0xd0>
 800c13c:	232d      	movs	r3, #45	@ 0x2d
 800c13e:	426d      	negs	r5, r5
 800c140:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c144:	4858      	ldr	r0, [pc, #352]	@ (800c2a8 <_printf_i+0x234>)
 800c146:	230a      	movs	r3, #10
 800c148:	e011      	b.n	800c16e <_printf_i+0xfa>
 800c14a:	6821      	ldr	r1, [r4, #0]
 800c14c:	6833      	ldr	r3, [r6, #0]
 800c14e:	0608      	lsls	r0, r1, #24
 800c150:	f853 5b04 	ldr.w	r5, [r3], #4
 800c154:	d402      	bmi.n	800c15c <_printf_i+0xe8>
 800c156:	0649      	lsls	r1, r1, #25
 800c158:	bf48      	it	mi
 800c15a:	b2ad      	uxthmi	r5, r5
 800c15c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c15e:	4852      	ldr	r0, [pc, #328]	@ (800c2a8 <_printf_i+0x234>)
 800c160:	6033      	str	r3, [r6, #0]
 800c162:	bf14      	ite	ne
 800c164:	230a      	movne	r3, #10
 800c166:	2308      	moveq	r3, #8
 800c168:	2100      	movs	r1, #0
 800c16a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c16e:	6866      	ldr	r6, [r4, #4]
 800c170:	60a6      	str	r6, [r4, #8]
 800c172:	2e00      	cmp	r6, #0
 800c174:	db05      	blt.n	800c182 <_printf_i+0x10e>
 800c176:	6821      	ldr	r1, [r4, #0]
 800c178:	432e      	orrs	r6, r5
 800c17a:	f021 0104 	bic.w	r1, r1, #4
 800c17e:	6021      	str	r1, [r4, #0]
 800c180:	d04b      	beq.n	800c21a <_printf_i+0x1a6>
 800c182:	4616      	mov	r6, r2
 800c184:	fbb5 f1f3 	udiv	r1, r5, r3
 800c188:	fb03 5711 	mls	r7, r3, r1, r5
 800c18c:	5dc7      	ldrb	r7, [r0, r7]
 800c18e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c192:	462f      	mov	r7, r5
 800c194:	42bb      	cmp	r3, r7
 800c196:	460d      	mov	r5, r1
 800c198:	d9f4      	bls.n	800c184 <_printf_i+0x110>
 800c19a:	2b08      	cmp	r3, #8
 800c19c:	d10b      	bne.n	800c1b6 <_printf_i+0x142>
 800c19e:	6823      	ldr	r3, [r4, #0]
 800c1a0:	07df      	lsls	r7, r3, #31
 800c1a2:	d508      	bpl.n	800c1b6 <_printf_i+0x142>
 800c1a4:	6923      	ldr	r3, [r4, #16]
 800c1a6:	6861      	ldr	r1, [r4, #4]
 800c1a8:	4299      	cmp	r1, r3
 800c1aa:	bfde      	ittt	le
 800c1ac:	2330      	movle	r3, #48	@ 0x30
 800c1ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c1b2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c1b6:	1b92      	subs	r2, r2, r6
 800c1b8:	6122      	str	r2, [r4, #16]
 800c1ba:	f8cd a000 	str.w	sl, [sp]
 800c1be:	464b      	mov	r3, r9
 800c1c0:	aa03      	add	r2, sp, #12
 800c1c2:	4621      	mov	r1, r4
 800c1c4:	4640      	mov	r0, r8
 800c1c6:	f7ff fee7 	bl	800bf98 <_printf_common>
 800c1ca:	3001      	adds	r0, #1
 800c1cc:	d14a      	bne.n	800c264 <_printf_i+0x1f0>
 800c1ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c1d2:	b004      	add	sp, #16
 800c1d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1d8:	6823      	ldr	r3, [r4, #0]
 800c1da:	f043 0320 	orr.w	r3, r3, #32
 800c1de:	6023      	str	r3, [r4, #0]
 800c1e0:	4832      	ldr	r0, [pc, #200]	@ (800c2ac <_printf_i+0x238>)
 800c1e2:	2778      	movs	r7, #120	@ 0x78
 800c1e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c1e8:	6823      	ldr	r3, [r4, #0]
 800c1ea:	6831      	ldr	r1, [r6, #0]
 800c1ec:	061f      	lsls	r7, r3, #24
 800c1ee:	f851 5b04 	ldr.w	r5, [r1], #4
 800c1f2:	d402      	bmi.n	800c1fa <_printf_i+0x186>
 800c1f4:	065f      	lsls	r7, r3, #25
 800c1f6:	bf48      	it	mi
 800c1f8:	b2ad      	uxthmi	r5, r5
 800c1fa:	6031      	str	r1, [r6, #0]
 800c1fc:	07d9      	lsls	r1, r3, #31
 800c1fe:	bf44      	itt	mi
 800c200:	f043 0320 	orrmi.w	r3, r3, #32
 800c204:	6023      	strmi	r3, [r4, #0]
 800c206:	b11d      	cbz	r5, 800c210 <_printf_i+0x19c>
 800c208:	2310      	movs	r3, #16
 800c20a:	e7ad      	b.n	800c168 <_printf_i+0xf4>
 800c20c:	4826      	ldr	r0, [pc, #152]	@ (800c2a8 <_printf_i+0x234>)
 800c20e:	e7e9      	b.n	800c1e4 <_printf_i+0x170>
 800c210:	6823      	ldr	r3, [r4, #0]
 800c212:	f023 0320 	bic.w	r3, r3, #32
 800c216:	6023      	str	r3, [r4, #0]
 800c218:	e7f6      	b.n	800c208 <_printf_i+0x194>
 800c21a:	4616      	mov	r6, r2
 800c21c:	e7bd      	b.n	800c19a <_printf_i+0x126>
 800c21e:	6833      	ldr	r3, [r6, #0]
 800c220:	6825      	ldr	r5, [r4, #0]
 800c222:	6961      	ldr	r1, [r4, #20]
 800c224:	1d18      	adds	r0, r3, #4
 800c226:	6030      	str	r0, [r6, #0]
 800c228:	062e      	lsls	r6, r5, #24
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	d501      	bpl.n	800c232 <_printf_i+0x1be>
 800c22e:	6019      	str	r1, [r3, #0]
 800c230:	e002      	b.n	800c238 <_printf_i+0x1c4>
 800c232:	0668      	lsls	r0, r5, #25
 800c234:	d5fb      	bpl.n	800c22e <_printf_i+0x1ba>
 800c236:	8019      	strh	r1, [r3, #0]
 800c238:	2300      	movs	r3, #0
 800c23a:	6123      	str	r3, [r4, #16]
 800c23c:	4616      	mov	r6, r2
 800c23e:	e7bc      	b.n	800c1ba <_printf_i+0x146>
 800c240:	6833      	ldr	r3, [r6, #0]
 800c242:	1d1a      	adds	r2, r3, #4
 800c244:	6032      	str	r2, [r6, #0]
 800c246:	681e      	ldr	r6, [r3, #0]
 800c248:	6862      	ldr	r2, [r4, #4]
 800c24a:	2100      	movs	r1, #0
 800c24c:	4630      	mov	r0, r6
 800c24e:	f7f3 ffdf 	bl	8000210 <memchr>
 800c252:	b108      	cbz	r0, 800c258 <_printf_i+0x1e4>
 800c254:	1b80      	subs	r0, r0, r6
 800c256:	6060      	str	r0, [r4, #4]
 800c258:	6863      	ldr	r3, [r4, #4]
 800c25a:	6123      	str	r3, [r4, #16]
 800c25c:	2300      	movs	r3, #0
 800c25e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c262:	e7aa      	b.n	800c1ba <_printf_i+0x146>
 800c264:	6923      	ldr	r3, [r4, #16]
 800c266:	4632      	mov	r2, r6
 800c268:	4649      	mov	r1, r9
 800c26a:	4640      	mov	r0, r8
 800c26c:	47d0      	blx	sl
 800c26e:	3001      	adds	r0, #1
 800c270:	d0ad      	beq.n	800c1ce <_printf_i+0x15a>
 800c272:	6823      	ldr	r3, [r4, #0]
 800c274:	079b      	lsls	r3, r3, #30
 800c276:	d413      	bmi.n	800c2a0 <_printf_i+0x22c>
 800c278:	68e0      	ldr	r0, [r4, #12]
 800c27a:	9b03      	ldr	r3, [sp, #12]
 800c27c:	4298      	cmp	r0, r3
 800c27e:	bfb8      	it	lt
 800c280:	4618      	movlt	r0, r3
 800c282:	e7a6      	b.n	800c1d2 <_printf_i+0x15e>
 800c284:	2301      	movs	r3, #1
 800c286:	4632      	mov	r2, r6
 800c288:	4649      	mov	r1, r9
 800c28a:	4640      	mov	r0, r8
 800c28c:	47d0      	blx	sl
 800c28e:	3001      	adds	r0, #1
 800c290:	d09d      	beq.n	800c1ce <_printf_i+0x15a>
 800c292:	3501      	adds	r5, #1
 800c294:	68e3      	ldr	r3, [r4, #12]
 800c296:	9903      	ldr	r1, [sp, #12]
 800c298:	1a5b      	subs	r3, r3, r1
 800c29a:	42ab      	cmp	r3, r5
 800c29c:	dcf2      	bgt.n	800c284 <_printf_i+0x210>
 800c29e:	e7eb      	b.n	800c278 <_printf_i+0x204>
 800c2a0:	2500      	movs	r5, #0
 800c2a2:	f104 0619 	add.w	r6, r4, #25
 800c2a6:	e7f5      	b.n	800c294 <_printf_i+0x220>
 800c2a8:	0800ceed 	.word	0x0800ceed
 800c2ac:	0800cefe 	.word	0x0800cefe

0800c2b0 <__sflush_r>:
 800c2b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c2b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2b8:	0716      	lsls	r6, r2, #28
 800c2ba:	4605      	mov	r5, r0
 800c2bc:	460c      	mov	r4, r1
 800c2be:	d454      	bmi.n	800c36a <__sflush_r+0xba>
 800c2c0:	684b      	ldr	r3, [r1, #4]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	dc02      	bgt.n	800c2cc <__sflush_r+0x1c>
 800c2c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	dd48      	ble.n	800c35e <__sflush_r+0xae>
 800c2cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c2ce:	2e00      	cmp	r6, #0
 800c2d0:	d045      	beq.n	800c35e <__sflush_r+0xae>
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c2d8:	682f      	ldr	r7, [r5, #0]
 800c2da:	6a21      	ldr	r1, [r4, #32]
 800c2dc:	602b      	str	r3, [r5, #0]
 800c2de:	d030      	beq.n	800c342 <__sflush_r+0x92>
 800c2e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c2e2:	89a3      	ldrh	r3, [r4, #12]
 800c2e4:	0759      	lsls	r1, r3, #29
 800c2e6:	d505      	bpl.n	800c2f4 <__sflush_r+0x44>
 800c2e8:	6863      	ldr	r3, [r4, #4]
 800c2ea:	1ad2      	subs	r2, r2, r3
 800c2ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c2ee:	b10b      	cbz	r3, 800c2f4 <__sflush_r+0x44>
 800c2f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c2f2:	1ad2      	subs	r2, r2, r3
 800c2f4:	2300      	movs	r3, #0
 800c2f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c2f8:	6a21      	ldr	r1, [r4, #32]
 800c2fa:	4628      	mov	r0, r5
 800c2fc:	47b0      	blx	r6
 800c2fe:	1c43      	adds	r3, r0, #1
 800c300:	89a3      	ldrh	r3, [r4, #12]
 800c302:	d106      	bne.n	800c312 <__sflush_r+0x62>
 800c304:	6829      	ldr	r1, [r5, #0]
 800c306:	291d      	cmp	r1, #29
 800c308:	d82b      	bhi.n	800c362 <__sflush_r+0xb2>
 800c30a:	4a2a      	ldr	r2, [pc, #168]	@ (800c3b4 <__sflush_r+0x104>)
 800c30c:	40ca      	lsrs	r2, r1
 800c30e:	07d6      	lsls	r6, r2, #31
 800c310:	d527      	bpl.n	800c362 <__sflush_r+0xb2>
 800c312:	2200      	movs	r2, #0
 800c314:	6062      	str	r2, [r4, #4]
 800c316:	04d9      	lsls	r1, r3, #19
 800c318:	6922      	ldr	r2, [r4, #16]
 800c31a:	6022      	str	r2, [r4, #0]
 800c31c:	d504      	bpl.n	800c328 <__sflush_r+0x78>
 800c31e:	1c42      	adds	r2, r0, #1
 800c320:	d101      	bne.n	800c326 <__sflush_r+0x76>
 800c322:	682b      	ldr	r3, [r5, #0]
 800c324:	b903      	cbnz	r3, 800c328 <__sflush_r+0x78>
 800c326:	6560      	str	r0, [r4, #84]	@ 0x54
 800c328:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c32a:	602f      	str	r7, [r5, #0]
 800c32c:	b1b9      	cbz	r1, 800c35e <__sflush_r+0xae>
 800c32e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c332:	4299      	cmp	r1, r3
 800c334:	d002      	beq.n	800c33c <__sflush_r+0x8c>
 800c336:	4628      	mov	r0, r5
 800c338:	f7ff fca2 	bl	800bc80 <_free_r>
 800c33c:	2300      	movs	r3, #0
 800c33e:	6363      	str	r3, [r4, #52]	@ 0x34
 800c340:	e00d      	b.n	800c35e <__sflush_r+0xae>
 800c342:	2301      	movs	r3, #1
 800c344:	4628      	mov	r0, r5
 800c346:	47b0      	blx	r6
 800c348:	4602      	mov	r2, r0
 800c34a:	1c50      	adds	r0, r2, #1
 800c34c:	d1c9      	bne.n	800c2e2 <__sflush_r+0x32>
 800c34e:	682b      	ldr	r3, [r5, #0]
 800c350:	2b00      	cmp	r3, #0
 800c352:	d0c6      	beq.n	800c2e2 <__sflush_r+0x32>
 800c354:	2b1d      	cmp	r3, #29
 800c356:	d001      	beq.n	800c35c <__sflush_r+0xac>
 800c358:	2b16      	cmp	r3, #22
 800c35a:	d11e      	bne.n	800c39a <__sflush_r+0xea>
 800c35c:	602f      	str	r7, [r5, #0]
 800c35e:	2000      	movs	r0, #0
 800c360:	e022      	b.n	800c3a8 <__sflush_r+0xf8>
 800c362:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c366:	b21b      	sxth	r3, r3
 800c368:	e01b      	b.n	800c3a2 <__sflush_r+0xf2>
 800c36a:	690f      	ldr	r7, [r1, #16]
 800c36c:	2f00      	cmp	r7, #0
 800c36e:	d0f6      	beq.n	800c35e <__sflush_r+0xae>
 800c370:	0793      	lsls	r3, r2, #30
 800c372:	680e      	ldr	r6, [r1, #0]
 800c374:	bf08      	it	eq
 800c376:	694b      	ldreq	r3, [r1, #20]
 800c378:	600f      	str	r7, [r1, #0]
 800c37a:	bf18      	it	ne
 800c37c:	2300      	movne	r3, #0
 800c37e:	eba6 0807 	sub.w	r8, r6, r7
 800c382:	608b      	str	r3, [r1, #8]
 800c384:	f1b8 0f00 	cmp.w	r8, #0
 800c388:	dde9      	ble.n	800c35e <__sflush_r+0xae>
 800c38a:	6a21      	ldr	r1, [r4, #32]
 800c38c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c38e:	4643      	mov	r3, r8
 800c390:	463a      	mov	r2, r7
 800c392:	4628      	mov	r0, r5
 800c394:	47b0      	blx	r6
 800c396:	2800      	cmp	r0, #0
 800c398:	dc08      	bgt.n	800c3ac <__sflush_r+0xfc>
 800c39a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c39e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c3a2:	81a3      	strh	r3, [r4, #12]
 800c3a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c3a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3ac:	4407      	add	r7, r0
 800c3ae:	eba8 0800 	sub.w	r8, r8, r0
 800c3b2:	e7e7      	b.n	800c384 <__sflush_r+0xd4>
 800c3b4:	20400001 	.word	0x20400001

0800c3b8 <_fflush_r>:
 800c3b8:	b538      	push	{r3, r4, r5, lr}
 800c3ba:	690b      	ldr	r3, [r1, #16]
 800c3bc:	4605      	mov	r5, r0
 800c3be:	460c      	mov	r4, r1
 800c3c0:	b913      	cbnz	r3, 800c3c8 <_fflush_r+0x10>
 800c3c2:	2500      	movs	r5, #0
 800c3c4:	4628      	mov	r0, r5
 800c3c6:	bd38      	pop	{r3, r4, r5, pc}
 800c3c8:	b118      	cbz	r0, 800c3d2 <_fflush_r+0x1a>
 800c3ca:	6a03      	ldr	r3, [r0, #32]
 800c3cc:	b90b      	cbnz	r3, 800c3d2 <_fflush_r+0x1a>
 800c3ce:	f7ff fb6b 	bl	800baa8 <__sinit>
 800c3d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d0f3      	beq.n	800c3c2 <_fflush_r+0xa>
 800c3da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c3dc:	07d0      	lsls	r0, r2, #31
 800c3de:	d404      	bmi.n	800c3ea <_fflush_r+0x32>
 800c3e0:	0599      	lsls	r1, r3, #22
 800c3e2:	d402      	bmi.n	800c3ea <_fflush_r+0x32>
 800c3e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c3e6:	f7ff fc48 	bl	800bc7a <__retarget_lock_acquire_recursive>
 800c3ea:	4628      	mov	r0, r5
 800c3ec:	4621      	mov	r1, r4
 800c3ee:	f7ff ff5f 	bl	800c2b0 <__sflush_r>
 800c3f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c3f4:	07da      	lsls	r2, r3, #31
 800c3f6:	4605      	mov	r5, r0
 800c3f8:	d4e4      	bmi.n	800c3c4 <_fflush_r+0xc>
 800c3fa:	89a3      	ldrh	r3, [r4, #12]
 800c3fc:	059b      	lsls	r3, r3, #22
 800c3fe:	d4e1      	bmi.n	800c3c4 <_fflush_r+0xc>
 800c400:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c402:	f7ff fc3b 	bl	800bc7c <__retarget_lock_release_recursive>
 800c406:	e7dd      	b.n	800c3c4 <_fflush_r+0xc>

0800c408 <__sread>:
 800c408:	b510      	push	{r4, lr}
 800c40a:	460c      	mov	r4, r1
 800c40c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c410:	f000 f956 	bl	800c6c0 <_read_r>
 800c414:	2800      	cmp	r0, #0
 800c416:	bfab      	itete	ge
 800c418:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c41a:	89a3      	ldrhlt	r3, [r4, #12]
 800c41c:	181b      	addge	r3, r3, r0
 800c41e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c422:	bfac      	ite	ge
 800c424:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c426:	81a3      	strhlt	r3, [r4, #12]
 800c428:	bd10      	pop	{r4, pc}

0800c42a <__swrite>:
 800c42a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c42e:	461f      	mov	r7, r3
 800c430:	898b      	ldrh	r3, [r1, #12]
 800c432:	05db      	lsls	r3, r3, #23
 800c434:	4605      	mov	r5, r0
 800c436:	460c      	mov	r4, r1
 800c438:	4616      	mov	r6, r2
 800c43a:	d505      	bpl.n	800c448 <__swrite+0x1e>
 800c43c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c440:	2302      	movs	r3, #2
 800c442:	2200      	movs	r2, #0
 800c444:	f000 f92a 	bl	800c69c <_lseek_r>
 800c448:	89a3      	ldrh	r3, [r4, #12]
 800c44a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c44e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c452:	81a3      	strh	r3, [r4, #12]
 800c454:	4632      	mov	r2, r6
 800c456:	463b      	mov	r3, r7
 800c458:	4628      	mov	r0, r5
 800c45a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c45e:	f000 b941 	b.w	800c6e4 <_write_r>

0800c462 <__sseek>:
 800c462:	b510      	push	{r4, lr}
 800c464:	460c      	mov	r4, r1
 800c466:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c46a:	f000 f917 	bl	800c69c <_lseek_r>
 800c46e:	1c43      	adds	r3, r0, #1
 800c470:	89a3      	ldrh	r3, [r4, #12]
 800c472:	bf15      	itete	ne
 800c474:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c476:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c47a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c47e:	81a3      	strheq	r3, [r4, #12]
 800c480:	bf18      	it	ne
 800c482:	81a3      	strhne	r3, [r4, #12]
 800c484:	bd10      	pop	{r4, pc}

0800c486 <__sclose>:
 800c486:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c48a:	f000 b93d 	b.w	800c708 <_close_r>

0800c48e <__swbuf_r>:
 800c48e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c490:	460e      	mov	r6, r1
 800c492:	4614      	mov	r4, r2
 800c494:	4605      	mov	r5, r0
 800c496:	b118      	cbz	r0, 800c4a0 <__swbuf_r+0x12>
 800c498:	6a03      	ldr	r3, [r0, #32]
 800c49a:	b90b      	cbnz	r3, 800c4a0 <__swbuf_r+0x12>
 800c49c:	f7ff fb04 	bl	800baa8 <__sinit>
 800c4a0:	69a3      	ldr	r3, [r4, #24]
 800c4a2:	60a3      	str	r3, [r4, #8]
 800c4a4:	89a3      	ldrh	r3, [r4, #12]
 800c4a6:	071a      	lsls	r2, r3, #28
 800c4a8:	d501      	bpl.n	800c4ae <__swbuf_r+0x20>
 800c4aa:	6923      	ldr	r3, [r4, #16]
 800c4ac:	b943      	cbnz	r3, 800c4c0 <__swbuf_r+0x32>
 800c4ae:	4621      	mov	r1, r4
 800c4b0:	4628      	mov	r0, r5
 800c4b2:	f000 f82b 	bl	800c50c <__swsetup_r>
 800c4b6:	b118      	cbz	r0, 800c4c0 <__swbuf_r+0x32>
 800c4b8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c4bc:	4638      	mov	r0, r7
 800c4be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4c0:	6823      	ldr	r3, [r4, #0]
 800c4c2:	6922      	ldr	r2, [r4, #16]
 800c4c4:	1a98      	subs	r0, r3, r2
 800c4c6:	6963      	ldr	r3, [r4, #20]
 800c4c8:	b2f6      	uxtb	r6, r6
 800c4ca:	4283      	cmp	r3, r0
 800c4cc:	4637      	mov	r7, r6
 800c4ce:	dc05      	bgt.n	800c4dc <__swbuf_r+0x4e>
 800c4d0:	4621      	mov	r1, r4
 800c4d2:	4628      	mov	r0, r5
 800c4d4:	f7ff ff70 	bl	800c3b8 <_fflush_r>
 800c4d8:	2800      	cmp	r0, #0
 800c4da:	d1ed      	bne.n	800c4b8 <__swbuf_r+0x2a>
 800c4dc:	68a3      	ldr	r3, [r4, #8]
 800c4de:	3b01      	subs	r3, #1
 800c4e0:	60a3      	str	r3, [r4, #8]
 800c4e2:	6823      	ldr	r3, [r4, #0]
 800c4e4:	1c5a      	adds	r2, r3, #1
 800c4e6:	6022      	str	r2, [r4, #0]
 800c4e8:	701e      	strb	r6, [r3, #0]
 800c4ea:	6962      	ldr	r2, [r4, #20]
 800c4ec:	1c43      	adds	r3, r0, #1
 800c4ee:	429a      	cmp	r2, r3
 800c4f0:	d004      	beq.n	800c4fc <__swbuf_r+0x6e>
 800c4f2:	89a3      	ldrh	r3, [r4, #12]
 800c4f4:	07db      	lsls	r3, r3, #31
 800c4f6:	d5e1      	bpl.n	800c4bc <__swbuf_r+0x2e>
 800c4f8:	2e0a      	cmp	r6, #10
 800c4fa:	d1df      	bne.n	800c4bc <__swbuf_r+0x2e>
 800c4fc:	4621      	mov	r1, r4
 800c4fe:	4628      	mov	r0, r5
 800c500:	f7ff ff5a 	bl	800c3b8 <_fflush_r>
 800c504:	2800      	cmp	r0, #0
 800c506:	d0d9      	beq.n	800c4bc <__swbuf_r+0x2e>
 800c508:	e7d6      	b.n	800c4b8 <__swbuf_r+0x2a>
	...

0800c50c <__swsetup_r>:
 800c50c:	b538      	push	{r3, r4, r5, lr}
 800c50e:	4b29      	ldr	r3, [pc, #164]	@ (800c5b4 <__swsetup_r+0xa8>)
 800c510:	4605      	mov	r5, r0
 800c512:	6818      	ldr	r0, [r3, #0]
 800c514:	460c      	mov	r4, r1
 800c516:	b118      	cbz	r0, 800c520 <__swsetup_r+0x14>
 800c518:	6a03      	ldr	r3, [r0, #32]
 800c51a:	b90b      	cbnz	r3, 800c520 <__swsetup_r+0x14>
 800c51c:	f7ff fac4 	bl	800baa8 <__sinit>
 800c520:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c524:	0719      	lsls	r1, r3, #28
 800c526:	d422      	bmi.n	800c56e <__swsetup_r+0x62>
 800c528:	06da      	lsls	r2, r3, #27
 800c52a:	d407      	bmi.n	800c53c <__swsetup_r+0x30>
 800c52c:	2209      	movs	r2, #9
 800c52e:	602a      	str	r2, [r5, #0]
 800c530:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c534:	81a3      	strh	r3, [r4, #12]
 800c536:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c53a:	e033      	b.n	800c5a4 <__swsetup_r+0x98>
 800c53c:	0758      	lsls	r0, r3, #29
 800c53e:	d512      	bpl.n	800c566 <__swsetup_r+0x5a>
 800c540:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c542:	b141      	cbz	r1, 800c556 <__swsetup_r+0x4a>
 800c544:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c548:	4299      	cmp	r1, r3
 800c54a:	d002      	beq.n	800c552 <__swsetup_r+0x46>
 800c54c:	4628      	mov	r0, r5
 800c54e:	f7ff fb97 	bl	800bc80 <_free_r>
 800c552:	2300      	movs	r3, #0
 800c554:	6363      	str	r3, [r4, #52]	@ 0x34
 800c556:	89a3      	ldrh	r3, [r4, #12]
 800c558:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c55c:	81a3      	strh	r3, [r4, #12]
 800c55e:	2300      	movs	r3, #0
 800c560:	6063      	str	r3, [r4, #4]
 800c562:	6923      	ldr	r3, [r4, #16]
 800c564:	6023      	str	r3, [r4, #0]
 800c566:	89a3      	ldrh	r3, [r4, #12]
 800c568:	f043 0308 	orr.w	r3, r3, #8
 800c56c:	81a3      	strh	r3, [r4, #12]
 800c56e:	6923      	ldr	r3, [r4, #16]
 800c570:	b94b      	cbnz	r3, 800c586 <__swsetup_r+0x7a>
 800c572:	89a3      	ldrh	r3, [r4, #12]
 800c574:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c578:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c57c:	d003      	beq.n	800c586 <__swsetup_r+0x7a>
 800c57e:	4621      	mov	r1, r4
 800c580:	4628      	mov	r0, r5
 800c582:	f000 f83f 	bl	800c604 <__smakebuf_r>
 800c586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c58a:	f013 0201 	ands.w	r2, r3, #1
 800c58e:	d00a      	beq.n	800c5a6 <__swsetup_r+0x9a>
 800c590:	2200      	movs	r2, #0
 800c592:	60a2      	str	r2, [r4, #8]
 800c594:	6962      	ldr	r2, [r4, #20]
 800c596:	4252      	negs	r2, r2
 800c598:	61a2      	str	r2, [r4, #24]
 800c59a:	6922      	ldr	r2, [r4, #16]
 800c59c:	b942      	cbnz	r2, 800c5b0 <__swsetup_r+0xa4>
 800c59e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c5a2:	d1c5      	bne.n	800c530 <__swsetup_r+0x24>
 800c5a4:	bd38      	pop	{r3, r4, r5, pc}
 800c5a6:	0799      	lsls	r1, r3, #30
 800c5a8:	bf58      	it	pl
 800c5aa:	6962      	ldrpl	r2, [r4, #20]
 800c5ac:	60a2      	str	r2, [r4, #8]
 800c5ae:	e7f4      	b.n	800c59a <__swsetup_r+0x8e>
 800c5b0:	2000      	movs	r0, #0
 800c5b2:	e7f7      	b.n	800c5a4 <__swsetup_r+0x98>
 800c5b4:	2000001c 	.word	0x2000001c

0800c5b8 <__swhatbuf_r>:
 800c5b8:	b570      	push	{r4, r5, r6, lr}
 800c5ba:	460c      	mov	r4, r1
 800c5bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5c0:	2900      	cmp	r1, #0
 800c5c2:	b096      	sub	sp, #88	@ 0x58
 800c5c4:	4615      	mov	r5, r2
 800c5c6:	461e      	mov	r6, r3
 800c5c8:	da0d      	bge.n	800c5e6 <__swhatbuf_r+0x2e>
 800c5ca:	89a3      	ldrh	r3, [r4, #12]
 800c5cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c5d0:	f04f 0100 	mov.w	r1, #0
 800c5d4:	bf14      	ite	ne
 800c5d6:	2340      	movne	r3, #64	@ 0x40
 800c5d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c5dc:	2000      	movs	r0, #0
 800c5de:	6031      	str	r1, [r6, #0]
 800c5e0:	602b      	str	r3, [r5, #0]
 800c5e2:	b016      	add	sp, #88	@ 0x58
 800c5e4:	bd70      	pop	{r4, r5, r6, pc}
 800c5e6:	466a      	mov	r2, sp
 800c5e8:	f000 f89e 	bl	800c728 <_fstat_r>
 800c5ec:	2800      	cmp	r0, #0
 800c5ee:	dbec      	blt.n	800c5ca <__swhatbuf_r+0x12>
 800c5f0:	9901      	ldr	r1, [sp, #4]
 800c5f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c5f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c5fa:	4259      	negs	r1, r3
 800c5fc:	4159      	adcs	r1, r3
 800c5fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c602:	e7eb      	b.n	800c5dc <__swhatbuf_r+0x24>

0800c604 <__smakebuf_r>:
 800c604:	898b      	ldrh	r3, [r1, #12]
 800c606:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c608:	079d      	lsls	r5, r3, #30
 800c60a:	4606      	mov	r6, r0
 800c60c:	460c      	mov	r4, r1
 800c60e:	d507      	bpl.n	800c620 <__smakebuf_r+0x1c>
 800c610:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c614:	6023      	str	r3, [r4, #0]
 800c616:	6123      	str	r3, [r4, #16]
 800c618:	2301      	movs	r3, #1
 800c61a:	6163      	str	r3, [r4, #20]
 800c61c:	b003      	add	sp, #12
 800c61e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c620:	ab01      	add	r3, sp, #4
 800c622:	466a      	mov	r2, sp
 800c624:	f7ff ffc8 	bl	800c5b8 <__swhatbuf_r>
 800c628:	9f00      	ldr	r7, [sp, #0]
 800c62a:	4605      	mov	r5, r0
 800c62c:	4639      	mov	r1, r7
 800c62e:	4630      	mov	r0, r6
 800c630:	f7ff f922 	bl	800b878 <_malloc_r>
 800c634:	b948      	cbnz	r0, 800c64a <__smakebuf_r+0x46>
 800c636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c63a:	059a      	lsls	r2, r3, #22
 800c63c:	d4ee      	bmi.n	800c61c <__smakebuf_r+0x18>
 800c63e:	f023 0303 	bic.w	r3, r3, #3
 800c642:	f043 0302 	orr.w	r3, r3, #2
 800c646:	81a3      	strh	r3, [r4, #12]
 800c648:	e7e2      	b.n	800c610 <__smakebuf_r+0xc>
 800c64a:	89a3      	ldrh	r3, [r4, #12]
 800c64c:	6020      	str	r0, [r4, #0]
 800c64e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c652:	81a3      	strh	r3, [r4, #12]
 800c654:	9b01      	ldr	r3, [sp, #4]
 800c656:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c65a:	b15b      	cbz	r3, 800c674 <__smakebuf_r+0x70>
 800c65c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c660:	4630      	mov	r0, r6
 800c662:	f000 f80b 	bl	800c67c <_isatty_r>
 800c666:	b128      	cbz	r0, 800c674 <__smakebuf_r+0x70>
 800c668:	89a3      	ldrh	r3, [r4, #12]
 800c66a:	f023 0303 	bic.w	r3, r3, #3
 800c66e:	f043 0301 	orr.w	r3, r3, #1
 800c672:	81a3      	strh	r3, [r4, #12]
 800c674:	89a3      	ldrh	r3, [r4, #12]
 800c676:	431d      	orrs	r5, r3
 800c678:	81a5      	strh	r5, [r4, #12]
 800c67a:	e7cf      	b.n	800c61c <__smakebuf_r+0x18>

0800c67c <_isatty_r>:
 800c67c:	b538      	push	{r3, r4, r5, lr}
 800c67e:	4d06      	ldr	r5, [pc, #24]	@ (800c698 <_isatty_r+0x1c>)
 800c680:	2300      	movs	r3, #0
 800c682:	4604      	mov	r4, r0
 800c684:	4608      	mov	r0, r1
 800c686:	602b      	str	r3, [r5, #0]
 800c688:	f7f4 ffef 	bl	800166a <_isatty>
 800c68c:	1c43      	adds	r3, r0, #1
 800c68e:	d102      	bne.n	800c696 <_isatty_r+0x1a>
 800c690:	682b      	ldr	r3, [r5, #0]
 800c692:	b103      	cbz	r3, 800c696 <_isatty_r+0x1a>
 800c694:	6023      	str	r3, [r4, #0]
 800c696:	bd38      	pop	{r3, r4, r5, pc}
 800c698:	200089f0 	.word	0x200089f0

0800c69c <_lseek_r>:
 800c69c:	b538      	push	{r3, r4, r5, lr}
 800c69e:	4d07      	ldr	r5, [pc, #28]	@ (800c6bc <_lseek_r+0x20>)
 800c6a0:	4604      	mov	r4, r0
 800c6a2:	4608      	mov	r0, r1
 800c6a4:	4611      	mov	r1, r2
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	602a      	str	r2, [r5, #0]
 800c6aa:	461a      	mov	r2, r3
 800c6ac:	f7f4 ffe8 	bl	8001680 <_lseek>
 800c6b0:	1c43      	adds	r3, r0, #1
 800c6b2:	d102      	bne.n	800c6ba <_lseek_r+0x1e>
 800c6b4:	682b      	ldr	r3, [r5, #0]
 800c6b6:	b103      	cbz	r3, 800c6ba <_lseek_r+0x1e>
 800c6b8:	6023      	str	r3, [r4, #0]
 800c6ba:	bd38      	pop	{r3, r4, r5, pc}
 800c6bc:	200089f0 	.word	0x200089f0

0800c6c0 <_read_r>:
 800c6c0:	b538      	push	{r3, r4, r5, lr}
 800c6c2:	4d07      	ldr	r5, [pc, #28]	@ (800c6e0 <_read_r+0x20>)
 800c6c4:	4604      	mov	r4, r0
 800c6c6:	4608      	mov	r0, r1
 800c6c8:	4611      	mov	r1, r2
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	602a      	str	r2, [r5, #0]
 800c6ce:	461a      	mov	r2, r3
 800c6d0:	f7f4 ff76 	bl	80015c0 <_read>
 800c6d4:	1c43      	adds	r3, r0, #1
 800c6d6:	d102      	bne.n	800c6de <_read_r+0x1e>
 800c6d8:	682b      	ldr	r3, [r5, #0]
 800c6da:	b103      	cbz	r3, 800c6de <_read_r+0x1e>
 800c6dc:	6023      	str	r3, [r4, #0]
 800c6de:	bd38      	pop	{r3, r4, r5, pc}
 800c6e0:	200089f0 	.word	0x200089f0

0800c6e4 <_write_r>:
 800c6e4:	b538      	push	{r3, r4, r5, lr}
 800c6e6:	4d07      	ldr	r5, [pc, #28]	@ (800c704 <_write_r+0x20>)
 800c6e8:	4604      	mov	r4, r0
 800c6ea:	4608      	mov	r0, r1
 800c6ec:	4611      	mov	r1, r2
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	602a      	str	r2, [r5, #0]
 800c6f2:	461a      	mov	r2, r3
 800c6f4:	f7f4 ff81 	bl	80015fa <_write>
 800c6f8:	1c43      	adds	r3, r0, #1
 800c6fa:	d102      	bne.n	800c702 <_write_r+0x1e>
 800c6fc:	682b      	ldr	r3, [r5, #0]
 800c6fe:	b103      	cbz	r3, 800c702 <_write_r+0x1e>
 800c700:	6023      	str	r3, [r4, #0]
 800c702:	bd38      	pop	{r3, r4, r5, pc}
 800c704:	200089f0 	.word	0x200089f0

0800c708 <_close_r>:
 800c708:	b538      	push	{r3, r4, r5, lr}
 800c70a:	4d06      	ldr	r5, [pc, #24]	@ (800c724 <_close_r+0x1c>)
 800c70c:	2300      	movs	r3, #0
 800c70e:	4604      	mov	r4, r0
 800c710:	4608      	mov	r0, r1
 800c712:	602b      	str	r3, [r5, #0]
 800c714:	f7f4 ff8d 	bl	8001632 <_close>
 800c718:	1c43      	adds	r3, r0, #1
 800c71a:	d102      	bne.n	800c722 <_close_r+0x1a>
 800c71c:	682b      	ldr	r3, [r5, #0]
 800c71e:	b103      	cbz	r3, 800c722 <_close_r+0x1a>
 800c720:	6023      	str	r3, [r4, #0]
 800c722:	bd38      	pop	{r3, r4, r5, pc}
 800c724:	200089f0 	.word	0x200089f0

0800c728 <_fstat_r>:
 800c728:	b538      	push	{r3, r4, r5, lr}
 800c72a:	4d07      	ldr	r5, [pc, #28]	@ (800c748 <_fstat_r+0x20>)
 800c72c:	2300      	movs	r3, #0
 800c72e:	4604      	mov	r4, r0
 800c730:	4608      	mov	r0, r1
 800c732:	4611      	mov	r1, r2
 800c734:	602b      	str	r3, [r5, #0]
 800c736:	f7f4 ff88 	bl	800164a <_fstat>
 800c73a:	1c43      	adds	r3, r0, #1
 800c73c:	d102      	bne.n	800c744 <_fstat_r+0x1c>
 800c73e:	682b      	ldr	r3, [r5, #0]
 800c740:	b103      	cbz	r3, 800c744 <_fstat_r+0x1c>
 800c742:	6023      	str	r3, [r4, #0]
 800c744:	bd38      	pop	{r3, r4, r5, pc}
 800c746:	bf00      	nop
 800c748:	200089f0 	.word	0x200089f0

0800c74c <_init>:
 800c74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c74e:	bf00      	nop
 800c750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c752:	bc08      	pop	{r3}
 800c754:	469e      	mov	lr, r3
 800c756:	4770      	bx	lr

0800c758 <_fini>:
 800c758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c75a:	bf00      	nop
 800c75c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c75e:	bc08      	pop	{r3}
 800c760:	469e      	mov	lr, r3
 800c762:	4770      	bx	lr
