<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="TDC.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/tdc_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/tdc_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/tdc_timesim.vhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="tdc.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tdc.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tdc.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tdc.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="tdc.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="tdc.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="tdc.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="tdc.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="tdc.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="tdc.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tdc.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="tdc.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="tdc.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tdc.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="tdc.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="tdc.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="tdc.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="tdc.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tdc.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tdc_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="tdc_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="tdc_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tdc_isim_par.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tdc_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tdc_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tdc_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="tdc_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tdc_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tdc_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="tdc_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="tdc_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tdc_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tdc_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="tdc_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tdc_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tdc_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tdc_tb_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tdc_tb_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tdc_tb_isim_par.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tdc_tb_par.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tdc_tb_stx_par.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="tdc_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tdc_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1552932682" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1552932682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552932682" xil_pn:in_ck="-5954459730460760297" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1552932682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../tdc.vhd"/>
      <outfile xil_pn:name="../../tdc_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1552932682" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8329382509252733350" xil_pn:start_ts="1552932682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552932682" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7962300506427962070" xil_pn:start_ts="1552932682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552932682" xil_pn:in_ck="-7186897585413809276" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1720183440416341138" xil_pn:start_ts="1552932682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/dfs.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1552932682" xil_pn:in_ck="-9120213851292063117" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1552932682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../tdc.vhd"/>
      <outfile xil_pn:name="../../tdc_tb.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dfs.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1552932695" xil_pn:in_ck="-9120213851292063117" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4998776090207279759" xil_pn:start_ts="1552932682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tdc_tb_beh.prj"/>
      <outfile xil_pn:name="tdc_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1552932696" xil_pn:in_ck="7404185402143081055" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7493527275876340868" xil_pn:start_ts="1552932695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tdc_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1552585874" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2885241563718473662" xil_pn:start_ts="1552585874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552585874" xil_pn:in_ck="-7186897585413809276" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1720183440416341138" xil_pn:start_ts="1552585874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552585874" xil_pn:in_ck="2640052639568471667" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1552585874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552585874" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5923722967020233278" xil_pn:start_ts="1552585874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552585874" xil_pn:in_ck="2640052639568471667" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8912443121649815033" xil_pn:start_ts="1552585874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552585874" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5053170269015184760" xil_pn:start_ts="1552585874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552678741" xil_pn:in_ck="5922592615875815997" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7474761026240756312" xil_pn:start_ts="1552678724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="tdc.lso"/>
      <outfile xil_pn:name="tdc.ngc"/>
      <outfile xil_pn:name="tdc.ngr"/>
      <outfile xil_pn:name="tdc.prj"/>
      <outfile xil_pn:name="tdc.stx"/>
      <outfile xil_pn:name="tdc.syr"/>
      <outfile xil_pn:name="tdc.xst"/>
      <outfile xil_pn:name="tdc_tb_par.prj"/>
      <outfile xil_pn:name="tdc_tb_stx_par.prj"/>
      <outfile xil_pn:name="tdc_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1552585885" xil_pn:in_ck="-7186897585413812552" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6138233067205191859" xil_pn:start_ts="1552585885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552678753" xil_pn:in_ck="153843006273" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7416249237110895548" xil_pn:start_ts="1552678741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="tdc.bld"/>
      <outfile xil_pn:name="tdc.ngd"/>
      <outfile xil_pn:name="tdc_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1552678799" xil_pn:in_ck="153843006274" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="5826180378948242564" xil_pn:start_ts="1552678753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="tdc.pcf"/>
      <outfile xil_pn:name="tdc_map.map"/>
      <outfile xil_pn:name="tdc_map.mrp"/>
      <outfile xil_pn:name="tdc_map.ncd"/>
      <outfile xil_pn:name="tdc_map.ngm"/>
      <outfile xil_pn:name="tdc_map.xrpt"/>
      <outfile xil_pn:name="tdc_summary.xml"/>
      <outfile xil_pn:name="tdc_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1552678840" xil_pn:in_ck="182447738636901211" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-1288923720530104205" xil_pn:start_ts="1552678799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="tdc.ncd"/>
      <outfile xil_pn:name="tdc.pad"/>
      <outfile xil_pn:name="tdc.par"/>
      <outfile xil_pn:name="tdc.ptwx"/>
      <outfile xil_pn:name="tdc.unroutes"/>
      <outfile xil_pn:name="tdc.xpi"/>
      <outfile xil_pn:name="tdc_pad.csv"/>
      <outfile xil_pn:name="tdc_pad.txt"/>
      <outfile xil_pn:name="tdc_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1552678863" xil_pn:in_ck="153843006142" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="4515580052028071925" xil_pn:start_ts="1552678840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/tdc_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/tdc_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/tdc_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1552593638" xil_pn:in_ck="-7953220942240527111" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1552593638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../tdc_tb.vhd"/>
      <outfile xil_pn:name="netgen/par/tdc_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/tdc_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1552593652" xil_pn:in_ck="-514249901906167014" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="8489354328383576495" xil_pn:start_ts="1552593638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tdc_tb_isim_par.exe"/>
      <outfile xil_pn:name="tdc_tb_par.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1552593653" xil_pn:in_ck="-1113561235134037391" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-4840762071755031938" xil_pn:start_ts="1552593652">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tdc_tb_isim_par.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1552678840" xil_pn:in_ck="153843006142" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1552678821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="tdc.twr"/>
      <outfile xil_pn:name="tdc.twx"/>
    </transform>
  </transforms>

</generated_project>
