<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Sep 03 03:59:21 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt spin_clock_impl_1.tws spin_clock_impl_1_syn.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock my_pll/lscc_pll_inst/osc_clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock sys_clk</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]
create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "my_pll/lscc_pll_inst/osc_clk"</big></U></B>

create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
   Clock my_pll/lscc_pll_inst/osc_clk   |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From my_pll/lscc_pll_inst/osc_clk      |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
   Clock my_pll/lscc_pll_inst/osc_clk   |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From sys_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "sys_clk"</big></U></B>

create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock sys_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From sys_clk                           |             Target |          30.303 ns |         33.000 MHz 
                                        | Actual (all paths) |          49.078 ns |         20.376 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock sys_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From my_pll/lscc_pll_inst/osc_clk      |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 95.6063%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 592 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 9557.355 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {my_pll/lscc_pll_ins</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>t/osc_clk} -period 20.8333333333333 [ge</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>t_nets osc_clk]</A>                         |    -----    |    -----    |   ---- |   20.830 ns |  48.008 MHz |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>create_generated_clock -name {sys_clk} </FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>-source [get_pins {my_pll/lscc_pll_inst</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>/u_PLL_B/REFERENCECLK}] -multiply_by 11</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red> -divide_by 16 [get_pins {my_pll/lscc_p</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>ll_inst/u_PLL_B/OUTCORE }] </FONT></A>             |   <FONT COLOR=red>30.303 ns </FONT>|  <FONT COLOR=red>-18.775 ns </FONT>|   <FONT COLOR=red>14</FONT>   |   <FONT COLOR=red>49.079 ns </FONT>|  <FONT COLOR=red>20.375 MHz </FONT>|      <FONT COLOR=red>1833</FONT>      |       <FONT COLOR=red>592</FONT>      
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tlc0/data_Z[238].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[234].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[233].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[228].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[227].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[225].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[224].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[217].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[216].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[212].ff_inst/D               |  -18.776 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|         592 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {my_pll/lscc_pll_ins</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>t/osc_clk} -period 20.8333333333333 [ge</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>t_nets osc_clk]</A>                         |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {sys_clk} </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>-source [get_pins {my_pll/lscc_pll_inst</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>/u_PLL_B/REFERENCECLK}] -multiply_by 11</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2> -divide_by 16 [get_pins {my_pll/lscc_p</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>ll_inst/u_PLL_B/OUTCORE }] </A>             |    0.000 ns |    1.565 ns |    1   |        ---- |        ---- |      1833      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[13].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[9].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[2].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[8].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[15].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[14].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[10].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[4].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[11].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 3 Start Points         |           Type           
-------------------------------------------------------------------
busy_o_pi_Z.ff_inst/Q                   |          No required time
tlc0/lat.ff_inst/Q                      |          No required time
tlc0/sout_e_0.ff_inst/Q                 |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         3
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[13].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[9].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[2].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[8].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[15].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[14].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[10].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[4].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[11].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       241
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
smi_data_i_pi[7]                        |                     input
smi_data_i_pi[6]                        |                     input
smi_data_i_pi[5]                        |                     input
smi_data_i_pi[4]                        |                     input
smi_data_i_pi[3]                        |                     input
smi_data_i_pi[2]                        |                     input
smi_data_i_pi[1]                        |                     input
smi_data_i_pi[0]                        |                     input
global_rst                              |                     input
frame_opto_i                            |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        20
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HSOSC_CORE
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.00333333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] </A>
----------------------------------------------------------------------
1833 endpoints scored, 592 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : EBR_B
MPW Pin          : RCLK
MPW Period       : 1.34 ns
Clock Period     : 30.303 ns
Period margin    : 28.963 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[447].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[447].ff_inst/D",
        "phy_name":"data_Z[447].ff_inst/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
        },
        "arrive":28.304,
        "delay":1.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]"
        },
        "arrive":30.379,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/Z"
        },
        "arrive":30.856,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]"
        },
        "arrive":32.931,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/D"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/Z"
        },
        "arrive":33.408,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12"
        },
        "arrive":35.483,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z"
        },
        "arrive":35.960,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]"
        },
        "arrive":38.035,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z"
        },
        "arrive":38.512,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_data[3]",
            "phy_name":"tlc_data[3]"
        },
        "arrive":42.662,
        "delay":4.150
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/D",
            "phy_name":"cvt_color_2_10_0_.m177/D"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/Z",
            "phy_name":"cvt_color_2_10_0_.m177/Z"
        },
        "arrive":43.139,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m177",
            "phy_name":"tlc0/m177"
        },
        "arrive":45.214,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/Z"
        },
        "arrive":45.691,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns_1",
            "phy_name":"tlc0/m184_ns_1"
        },
        "arrive":47.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/C",
            "phy_name":"cvt_color_2_10_0_.m184_ns/C"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns/Z"
        },
        "arrive":48.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns",
            "phy_name":"tlc0/m184_ns"
        },
        "arrive":50.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/A",
            "phy_name":"cvt_color_2_10_0_.m185_ns/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m185_ns/Z"
        },
        "arrive":50.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m185_ns",
            "phy_name":"tlc0/m185_ns"
        },
        "arrive":52.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/Z"
        },
        "arrive":53.347,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m196_ns_1",
            "phy_name":"tlc0/m196_ns_1"
        },
        "arrive":55.422,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/B",
            "phy_name":"cvt_color_2_10_0_.m196_ns/B"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns/Z"
        },
        "arrive":55.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/cvt_color_2[4]",
            "phy_name":"tlc0/cvt_color_2[4]"
        },
        "arrive":68.349,
        "delay":12.450
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/fifo_counter_RNIC6M5611_cZ[3]/A",
            "phy_name":"fifo_counter_RNIC6M5611_cZ[3]/A"
        },
        "pin1":
        {
            "log_name":"tlc0/fifo_counter_RNIC6M5611_cZ[3]/Z",
            "phy_name":"fifo_counter_RNIC6M5611_cZ[3]/Z"
        },
        "arrive":68.826,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/fifo_counter_RNIC6M5611[3]",
            "phy_name":"tlc0/fifo_counter_RNIC6M5611[3]"
        },
        "arrive":70.901,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO_1_cZ[447]/B",
            "phy_name":"data_RNO_1_cZ[447]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO_1_cZ[447]/Z",
            "phy_name":"data_RNO_1_cZ[447]/Z"
        },
        "arrive":71.378,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_RNO_1[447]",
            "phy_name":"tlc0/data_RNO_1[447]"
        },
        "arrive":73.453,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO[447]/B",
            "phy_name":"data_RNO[447]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO[447]/Z",
            "phy_name":"data_RNO[447]/Z"
        },
        "arrive":73.930,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_11[447]",
            "phy_name":"tlc0/data_11[447]"
        },
        "arrive":76.005,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/fifo_counter_RNIC6M5611_cZ[3]/A->tlc0/fifo_counter_RNIC6M5611_cZ[3]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/fifo_counter_RNIC6M5611[3]                           NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[447]/B->tlc0/data_RNO_1_cZ[447]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[447]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[447]/B->tlc0/data_RNO[447]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[447]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[447].ff_inst/CK",
        "phy_name":"data_Z[447].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[446].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[446].ff_inst/D",
        "phy_name":"data_Z[446].ff_inst/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
        },
        "arrive":28.304,
        "delay":1.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]"
        },
        "arrive":30.379,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/Z"
        },
        "arrive":30.856,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]"
        },
        "arrive":32.931,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/D"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/Z"
        },
        "arrive":33.408,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12"
        },
        "arrive":35.483,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z"
        },
        "arrive":35.960,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]"
        },
        "arrive":38.035,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z"
        },
        "arrive":38.512,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_data[3]",
            "phy_name":"tlc_data[3]"
        },
        "arrive":42.662,
        "delay":4.150
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/D",
            "phy_name":"cvt_color_2_10_0_.m177/D"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/Z",
            "phy_name":"cvt_color_2_10_0_.m177/Z"
        },
        "arrive":43.139,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m177",
            "phy_name":"tlc0/m177"
        },
        "arrive":45.214,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/Z"
        },
        "arrive":45.691,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns_1",
            "phy_name":"tlc0/m184_ns_1"
        },
        "arrive":47.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/C",
            "phy_name":"cvt_color_2_10_0_.m184_ns/C"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns/Z"
        },
        "arrive":48.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns",
            "phy_name":"tlc0/m184_ns"
        },
        "arrive":50.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/A",
            "phy_name":"cvt_color_2_10_0_.m185_ns/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m185_ns/Z"
        },
        "arrive":50.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m185_ns",
            "phy_name":"tlc0/m185_ns"
        },
        "arrive":52.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/Z"
        },
        "arrive":53.347,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m196_ns_1",
            "phy_name":"tlc0/m196_ns_1"
        },
        "arrive":55.422,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/B",
            "phy_name":"cvt_color_2_10_0_.m196_ns/B"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns/Z"
        },
        "arrive":55.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/cvt_color_2[4]",
            "phy_name":"tlc0/cvt_color_2[4]"
        },
        "arrive":68.349,
        "delay":12.450
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/bank_counter_RNI1M58B11_1_cZ[1]/A",
            "phy_name":"bank_counter_RNI1M58B11_1_cZ[1]/A"
        },
        "pin1":
        {
            "log_name":"tlc0/bank_counter_RNI1M58B11_1_cZ[1]/Z",
            "phy_name":"bank_counter_RNI1M58B11_1_cZ[1]/Z"
        },
        "arrive":68.826,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/bank_counter_RNI1M58B11_1[1]",
            "phy_name":"tlc0/bank_counter_RNI1M58B11_1[1]"
        },
        "arrive":70.901,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO_1_cZ[446]/B",
            "phy_name":"data_RNO_1_cZ[446]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO_1_cZ[446]/Z",
            "phy_name":"data_RNO_1_cZ[446]/Z"
        },
        "arrive":71.378,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_RNO_1[446]",
            "phy_name":"tlc0/data_RNO_1[446]"
        },
        "arrive":73.453,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO[446]/B",
            "phy_name":"data_RNO[446]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO[446]/Z",
            "phy_name":"data_RNO[446]/Z"
        },
        "arrive":73.930,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_11[446]",
            "phy_name":"tlc0/data_11[446]"
        },
        "arrive":76.005,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/bank_counter_RNI1M58B11_1_cZ[1]/A->tlc0/bank_counter_RNI1M58B11_1_cZ[1]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/bank_counter_RNI1M58B11_1[1]                         NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[446]/B->tlc0/data_RNO_1_cZ[446]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[446]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[446]/B->tlc0/data_RNO[446]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[446]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[446].ff_inst/CK",
        "phy_name":"data_Z[446].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[445].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[445].ff_inst/D",
        "phy_name":"data_Z[445].ff_inst/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
        },
        "arrive":28.304,
        "delay":1.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]"
        },
        "arrive":30.379,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/Z"
        },
        "arrive":30.856,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]"
        },
        "arrive":32.931,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/D"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/Z"
        },
        "arrive":33.408,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12"
        },
        "arrive":35.483,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z"
        },
        "arrive":35.960,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]"
        },
        "arrive":38.035,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z"
        },
        "arrive":38.512,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_data[3]",
            "phy_name":"tlc_data[3]"
        },
        "arrive":42.662,
        "delay":4.150
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/D",
            "phy_name":"cvt_color_2_10_0_.m177/D"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/Z",
            "phy_name":"cvt_color_2_10_0_.m177/Z"
        },
        "arrive":43.139,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m177",
            "phy_name":"tlc0/m177"
        },
        "arrive":45.214,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/Z"
        },
        "arrive":45.691,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns_1",
            "phy_name":"tlc0/m184_ns_1"
        },
        "arrive":47.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/C",
            "phy_name":"cvt_color_2_10_0_.m184_ns/C"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns/Z"
        },
        "arrive":48.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns",
            "phy_name":"tlc0/m184_ns"
        },
        "arrive":50.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/A",
            "phy_name":"cvt_color_2_10_0_.m185_ns/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m185_ns/Z"
        },
        "arrive":50.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m185_ns",
            "phy_name":"tlc0/m185_ns"
        },
        "arrive":52.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/Z"
        },
        "arrive":53.347,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m196_ns_1",
            "phy_name":"tlc0/m196_ns_1"
        },
        "arrive":55.422,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/B",
            "phy_name":"cvt_color_2_10_0_.m196_ns/B"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns/Z"
        },
        "arrive":55.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/cvt_color_2[4]",
            "phy_name":"tlc0/cvt_color_2[4]"
        },
        "arrive":68.349,
        "delay":12.450
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_0_cZ[2]/A",
            "phy_name":"fifo_counter_RNI1M58B11_0_cZ[2]/A"
        },
        "pin1":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_0_cZ[2]/Z",
            "phy_name":"fifo_counter_RNI1M58B11_0_cZ[2]/Z"
        },
        "arrive":68.826,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_0[2]",
            "phy_name":"tlc0/fifo_counter_RNI1M58B11_0[2]"
        },
        "arrive":70.901,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO_1_cZ[445]/B",
            "phy_name":"data_RNO_1_cZ[445]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO_1_cZ[445]/Z",
            "phy_name":"data_RNO_1_cZ[445]/Z"
        },
        "arrive":71.378,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_RNO_1[445]",
            "phy_name":"tlc0/data_RNO_1[445]"
        },
        "arrive":73.453,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO[445]/B",
            "phy_name":"data_RNO[445]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO[445]/Z",
            "phy_name":"data_RNO[445]/Z"
        },
        "arrive":73.930,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_11[445]",
            "phy_name":"tlc0/data_11[445]"
        },
        "arrive":76.005,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/fifo_counter_RNI1M58B11_0_cZ[2]/A->tlc0/fifo_counter_RNI1M58B11_0_cZ[2]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/fifo_counter_RNI1M58B11_0[2]                         NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[445]/B->tlc0/data_RNO_1_cZ[445]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[445]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[445]/B->tlc0/data_RNO[445]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[445]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[445].ff_inst/CK",
        "phy_name":"data_Z[445].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[444].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[444].ff_inst/D",
        "phy_name":"data_Z[444].ff_inst/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
        },
        "arrive":28.304,
        "delay":1.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]"
        },
        "arrive":30.379,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/Z"
        },
        "arrive":30.856,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]"
        },
        "arrive":32.931,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/D"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/Z"
        },
        "arrive":33.408,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12"
        },
        "arrive":35.483,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z"
        },
        "arrive":35.960,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]"
        },
        "arrive":38.035,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z"
        },
        "arrive":38.512,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_data[3]",
            "phy_name":"tlc_data[3]"
        },
        "arrive":42.662,
        "delay":4.150
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/D",
            "phy_name":"cvt_color_2_10_0_.m177/D"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/Z",
            "phy_name":"cvt_color_2_10_0_.m177/Z"
        },
        "arrive":43.139,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m177",
            "phy_name":"tlc0/m177"
        },
        "arrive":45.214,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/Z"
        },
        "arrive":45.691,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns_1",
            "phy_name":"tlc0/m184_ns_1"
        },
        "arrive":47.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/C",
            "phy_name":"cvt_color_2_10_0_.m184_ns/C"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns/Z"
        },
        "arrive":48.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns",
            "phy_name":"tlc0/m184_ns"
        },
        "arrive":50.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/A",
            "phy_name":"cvt_color_2_10_0_.m185_ns/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m185_ns/Z"
        },
        "arrive":50.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m185_ns",
            "phy_name":"tlc0/m185_ns"
        },
        "arrive":52.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/Z"
        },
        "arrive":53.347,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m196_ns_1",
            "phy_name":"tlc0/m196_ns_1"
        },
        "arrive":55.422,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/B",
            "phy_name":"cvt_color_2_10_0_.m196_ns/B"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns/Z"
        },
        "arrive":55.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/cvt_color_2[4]",
            "phy_name":"tlc0/cvt_color_2[4]"
        },
        "arrive":68.349,
        "delay":12.450
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_cZ[6]/A",
            "phy_name":"fifo_counter_RNI1M58B11_cZ[6]/A"
        },
        "pin1":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_cZ[6]/Z",
            "phy_name":"fifo_counter_RNI1M58B11_cZ[6]/Z"
        },
        "arrive":68.826,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11[6]",
            "phy_name":"tlc0/fifo_counter_RNI1M58B11[6]"
        },
        "arrive":70.901,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO_1_cZ[444]/B",
            "phy_name":"data_RNO_1_cZ[444]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO_1_cZ[444]/Z",
            "phy_name":"data_RNO_1_cZ[444]/Z"
        },
        "arrive":71.378,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_RNO_1[444]",
            "phy_name":"tlc0/data_RNO_1[444]"
        },
        "arrive":73.453,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO[444]/B",
            "phy_name":"data_RNO[444]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO[444]/Z",
            "phy_name":"data_RNO[444]/Z"
        },
        "arrive":73.930,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_11[444]",
            "phy_name":"tlc0/data_11[444]"
        },
        "arrive":76.005,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/fifo_counter_RNI1M58B11_cZ[6]/A->tlc0/fifo_counter_RNI1M58B11_cZ[6]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/fifo_counter_RNI1M58B11[6]                           NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[444]/B->tlc0/data_RNO_1_cZ[444]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[444]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[444]/B->tlc0/data_RNO[444]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[444]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[444].ff_inst/CK",
        "phy_name":"data_Z[444].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[443].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[443].ff_inst/D",
        "phy_name":"data_Z[443].ff_inst/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
        },
        "arrive":28.304,
        "delay":1.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]"
        },
        "arrive":30.379,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/Z"
        },
        "arrive":30.856,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]"
        },
        "arrive":32.931,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/D"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/Z"
        },
        "arrive":33.408,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12"
        },
        "arrive":35.483,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z"
        },
        "arrive":35.960,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]"
        },
        "arrive":38.035,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z"
        },
        "arrive":38.512,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_data[3]",
            "phy_name":"tlc_data[3]"
        },
        "arrive":42.662,
        "delay":4.150
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/D",
            "phy_name":"cvt_color_2_10_0_.m177/D"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/Z",
            "phy_name":"cvt_color_2_10_0_.m177/Z"
        },
        "arrive":43.139,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m177",
            "phy_name":"tlc0/m177"
        },
        "arrive":45.214,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/Z"
        },
        "arrive":45.691,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns_1",
            "phy_name":"tlc0/m184_ns_1"
        },
        "arrive":47.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/C",
            "phy_name":"cvt_color_2_10_0_.m184_ns/C"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns/Z"
        },
        "arrive":48.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns",
            "phy_name":"tlc0/m184_ns"
        },
        "arrive":50.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/A",
            "phy_name":"cvt_color_2_10_0_.m185_ns/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m185_ns/Z"
        },
        "arrive":50.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m185_ns",
            "phy_name":"tlc0/m185_ns"
        },
        "arrive":52.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/Z"
        },
        "arrive":53.347,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m196_ns_1",
            "phy_name":"tlc0/m196_ns_1"
        },
        "arrive":55.422,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/B",
            "phy_name":"cvt_color_2_10_0_.m196_ns/B"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns/Z"
        },
        "arrive":55.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/cvt_color_2[4]",
            "phy_name":"tlc0/cvt_color_2[4]"
        },
        "arrive":68.349,
        "delay":12.450
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/bank_counter_RNI1M58B11_0_cZ[1]/A",
            "phy_name":"bank_counter_RNI1M58B11_0_cZ[1]/A"
        },
        "pin1":
        {
            "log_name":"tlc0/bank_counter_RNI1M58B11_0_cZ[1]/Z",
            "phy_name":"bank_counter_RNI1M58B11_0_cZ[1]/Z"
        },
        "arrive":68.826,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/bank_counter_RNI1M58B11_0[1]",
            "phy_name":"tlc0/bank_counter_RNI1M58B11_0[1]"
        },
        "arrive":70.901,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO_1_cZ[443]/B",
            "phy_name":"data_RNO_1_cZ[443]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO_1_cZ[443]/Z",
            "phy_name":"data_RNO_1_cZ[443]/Z"
        },
        "arrive":71.378,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_RNO_1[443]",
            "phy_name":"tlc0/data_RNO_1[443]"
        },
        "arrive":73.453,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO[443]/B",
            "phy_name":"data_RNO[443]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO[443]/Z",
            "phy_name":"data_RNO[443]/Z"
        },
        "arrive":73.930,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_11[443]",
            "phy_name":"tlc0/data_11[443]"
        },
        "arrive":76.005,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/bank_counter_RNI1M58B11_0_cZ[1]/A->tlc0/bank_counter_RNI1M58B11_0_cZ[1]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/bank_counter_RNI1M58B11_0[1]                         NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[443]/B->tlc0/data_RNO_1_cZ[443]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[443]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[443]/B->tlc0/data_RNO[443]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[443]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[443].ff_inst/CK",
        "phy_name":"data_Z[443].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[442].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[442].ff_inst/D",
        "phy_name":"data_Z[442].ff_inst/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
        },
        "arrive":28.304,
        "delay":1.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]"
        },
        "arrive":30.379,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/Z"
        },
        "arrive":30.856,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]"
        },
        "arrive":32.931,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/D"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/Z"
        },
        "arrive":33.408,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12"
        },
        "arrive":35.483,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z"
        },
        "arrive":35.960,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]"
        },
        "arrive":38.035,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z"
        },
        "arrive":38.512,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_data[3]",
            "phy_name":"tlc_data[3]"
        },
        "arrive":42.662,
        "delay":4.150
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/D",
            "phy_name":"cvt_color_2_10_0_.m177/D"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/Z",
            "phy_name":"cvt_color_2_10_0_.m177/Z"
        },
        "arrive":43.139,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m177",
            "phy_name":"tlc0/m177"
        },
        "arrive":45.214,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/Z"
        },
        "arrive":45.691,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns_1",
            "phy_name":"tlc0/m184_ns_1"
        },
        "arrive":47.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/C",
            "phy_name":"cvt_color_2_10_0_.m184_ns/C"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns/Z"
        },
        "arrive":48.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns",
            "phy_name":"tlc0/m184_ns"
        },
        "arrive":50.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/A",
            "phy_name":"cvt_color_2_10_0_.m185_ns/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m185_ns/Z"
        },
        "arrive":50.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m185_ns",
            "phy_name":"tlc0/m185_ns"
        },
        "arrive":52.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/Z"
        },
        "arrive":53.347,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m196_ns_1",
            "phy_name":"tlc0/m196_ns_1"
        },
        "arrive":55.422,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/B",
            "phy_name":"cvt_color_2_10_0_.m196_ns/B"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns/Z"
        },
        "arrive":55.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/cvt_color_2[4]",
            "phy_name":"tlc0/cvt_color_2[4]"
        },
        "arrive":68.349,
        "delay":12.450
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_1_cZ[2]/A",
            "phy_name":"fifo_counter_RNI1M58B11_1_cZ[2]/A"
        },
        "pin1":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_1_cZ[2]/Z",
            "phy_name":"fifo_counter_RNI1M58B11_1_cZ[2]/Z"
        },
        "arrive":68.826,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_1[2]",
            "phy_name":"tlc0/fifo_counter_RNI1M58B11_1[2]"
        },
        "arrive":70.901,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO_1_cZ[442]/B",
            "phy_name":"data_RNO_1_cZ[442]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO_1_cZ[442]/Z",
            "phy_name":"data_RNO_1_cZ[442]/Z"
        },
        "arrive":71.378,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_RNO_1[442]",
            "phy_name":"tlc0/data_RNO_1[442]"
        },
        "arrive":73.453,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO[442]/B",
            "phy_name":"data_RNO[442]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO[442]/Z",
            "phy_name":"data_RNO[442]/Z"
        },
        "arrive":73.930,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_11[442]",
            "phy_name":"tlc0/data_11[442]"
        },
        "arrive":76.005,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/fifo_counter_RNI1M58B11_1_cZ[2]/A->tlc0/fifo_counter_RNI1M58B11_1_cZ[2]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/fifo_counter_RNI1M58B11_1[2]                         NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[442]/B->tlc0/data_RNO_1_cZ[442]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[442]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[442]/B->tlc0/data_RNO[442]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[442]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[442].ff_inst/CK",
        "phy_name":"data_Z[442].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[441].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[441].ff_inst/D",
        "phy_name":"data_Z[441].ff_inst/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
        },
        "arrive":28.304,
        "delay":1.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]"
        },
        "arrive":30.379,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/Z"
        },
        "arrive":30.856,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]"
        },
        "arrive":32.931,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/D"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/Z"
        },
        "arrive":33.408,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12"
        },
        "arrive":35.483,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z"
        },
        "arrive":35.960,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]"
        },
        "arrive":38.035,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z"
        },
        "arrive":38.512,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_data[3]",
            "phy_name":"tlc_data[3]"
        },
        "arrive":42.662,
        "delay":4.150
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/D",
            "phy_name":"cvt_color_2_10_0_.m177/D"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/Z",
            "phy_name":"cvt_color_2_10_0_.m177/Z"
        },
        "arrive":43.139,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m177",
            "phy_name":"tlc0/m177"
        },
        "arrive":45.214,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/Z"
        },
        "arrive":45.691,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns_1",
            "phy_name":"tlc0/m184_ns_1"
        },
        "arrive":47.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/C",
            "phy_name":"cvt_color_2_10_0_.m184_ns/C"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns/Z"
        },
        "arrive":48.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns",
            "phy_name":"tlc0/m184_ns"
        },
        "arrive":50.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/A",
            "phy_name":"cvt_color_2_10_0_.m185_ns/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m185_ns/Z"
        },
        "arrive":50.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m185_ns",
            "phy_name":"tlc0/m185_ns"
        },
        "arrive":52.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/Z"
        },
        "arrive":53.347,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m196_ns_1",
            "phy_name":"tlc0/m196_ns_1"
        },
        "arrive":55.422,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/B",
            "phy_name":"cvt_color_2_10_0_.m196_ns/B"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns/Z"
        },
        "arrive":55.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/cvt_color_2[4]",
            "phy_name":"tlc0/cvt_color_2[4]"
        },
        "arrive":68.349,
        "delay":12.450
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_cZ[3]/A",
            "phy_name":"fifo_counter_RNI1M58B11_cZ[3]/A"
        },
        "pin1":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_cZ[3]/Z",
            "phy_name":"fifo_counter_RNI1M58B11_cZ[3]/Z"
        },
        "arrive":68.826,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11[3]",
            "phy_name":"tlc0/fifo_counter_RNI1M58B11[3]"
        },
        "arrive":70.901,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO_1_cZ[441]/B",
            "phy_name":"data_RNO_1_cZ[441]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO_1_cZ[441]/Z",
            "phy_name":"data_RNO_1_cZ[441]/Z"
        },
        "arrive":71.378,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_RNO_1[441]",
            "phy_name":"tlc0/data_RNO_1[441]"
        },
        "arrive":73.453,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO[441]/B",
            "phy_name":"data_RNO[441]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO[441]/Z",
            "phy_name":"data_RNO[441]/Z"
        },
        "arrive":73.930,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_11[441]",
            "phy_name":"tlc0/data_11[441]"
        },
        "arrive":76.005,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/fifo_counter_RNI1M58B11_cZ[3]/A->tlc0/fifo_counter_RNI1M58B11_cZ[3]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/fifo_counter_RNI1M58B11[3]                           NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[441]/B->tlc0/data_RNO_1_cZ[441]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[441]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[441]/B->tlc0/data_RNO[441]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[441]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[441].ff_inst/CK",
        "phy_name":"data_Z[441].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[440].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[440].ff_inst/D",
        "phy_name":"data_Z[440].ff_inst/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
        },
        "arrive":28.304,
        "delay":1.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]"
        },
        "arrive":30.379,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/Z"
        },
        "arrive":30.856,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]"
        },
        "arrive":32.931,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/D"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/Z"
        },
        "arrive":33.408,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12"
        },
        "arrive":35.483,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z"
        },
        "arrive":35.960,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]"
        },
        "arrive":38.035,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z"
        },
        "arrive":38.512,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_data[3]",
            "phy_name":"tlc_data[3]"
        },
        "arrive":42.662,
        "delay":4.150
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/D",
            "phy_name":"cvt_color_2_10_0_.m177/D"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/Z",
            "phy_name":"cvt_color_2_10_0_.m177/Z"
        },
        "arrive":43.139,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m177",
            "phy_name":"tlc0/m177"
        },
        "arrive":45.214,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/Z"
        },
        "arrive":45.691,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns_1",
            "phy_name":"tlc0/m184_ns_1"
        },
        "arrive":47.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/C",
            "phy_name":"cvt_color_2_10_0_.m184_ns/C"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns/Z"
        },
        "arrive":48.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns",
            "phy_name":"tlc0/m184_ns"
        },
        "arrive":50.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/A",
            "phy_name":"cvt_color_2_10_0_.m185_ns/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m185_ns/Z"
        },
        "arrive":50.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m185_ns",
            "phy_name":"tlc0/m185_ns"
        },
        "arrive":52.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/Z"
        },
        "arrive":53.347,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m196_ns_1",
            "phy_name":"tlc0/m196_ns_1"
        },
        "arrive":55.422,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/B",
            "phy_name":"cvt_color_2_10_0_.m196_ns/B"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns/Z"
        },
        "arrive":55.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/cvt_color_2[4]",
            "phy_name":"tlc0/cvt_color_2[4]"
        },
        "arrive":68.349,
        "delay":12.450
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_cZ[1]/A",
            "phy_name":"fifo_counter_RNI1M58B11_cZ[1]/A"
        },
        "pin1":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_cZ[1]/Z",
            "phy_name":"fifo_counter_RNI1M58B11_cZ[1]/Z"
        },
        "arrive":68.826,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11[1]",
            "phy_name":"tlc0/fifo_counter_RNI1M58B11[1]"
        },
        "arrive":70.901,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO_1_cZ[440]/B",
            "phy_name":"data_RNO_1_cZ[440]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO_1_cZ[440]/Z",
            "phy_name":"data_RNO_1_cZ[440]/Z"
        },
        "arrive":71.378,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_RNO_1[440]",
            "phy_name":"tlc0/data_RNO_1[440]"
        },
        "arrive":73.453,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO[440]/B",
            "phy_name":"data_RNO[440]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO[440]/Z",
            "phy_name":"data_RNO[440]/Z"
        },
        "arrive":73.930,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_11[440]",
            "phy_name":"tlc0/data_11[440]"
        },
        "arrive":76.005,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/fifo_counter_RNI1M58B11_cZ[1]/A->tlc0/fifo_counter_RNI1M58B11_cZ[1]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/fifo_counter_RNI1M58B11[1]                           NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[440]/B->tlc0/data_RNO_1_cZ[440]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[440]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[440]/B->tlc0/data_RNO[440]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[440]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[440].ff_inst/CK",
        "phy_name":"data_Z[440].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[439].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[439].ff_inst/D",
        "phy_name":"data_Z[439].ff_inst/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
        },
        "arrive":28.304,
        "delay":1.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]"
        },
        "arrive":30.379,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/Z"
        },
        "arrive":30.856,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]"
        },
        "arrive":32.931,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/D"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/Z"
        },
        "arrive":33.408,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12"
        },
        "arrive":35.483,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z"
        },
        "arrive":35.960,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]"
        },
        "arrive":38.035,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z"
        },
        "arrive":38.512,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_data[3]",
            "phy_name":"tlc_data[3]"
        },
        "arrive":42.662,
        "delay":4.150
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/D",
            "phy_name":"cvt_color_2_10_0_.m177/D"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/Z",
            "phy_name":"cvt_color_2_10_0_.m177/Z"
        },
        "arrive":43.139,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m177",
            "phy_name":"tlc0/m177"
        },
        "arrive":45.214,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/Z"
        },
        "arrive":45.691,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns_1",
            "phy_name":"tlc0/m184_ns_1"
        },
        "arrive":47.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/C",
            "phy_name":"cvt_color_2_10_0_.m184_ns/C"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns/Z"
        },
        "arrive":48.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns",
            "phy_name":"tlc0/m184_ns"
        },
        "arrive":50.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/A",
            "phy_name":"cvt_color_2_10_0_.m185_ns/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m185_ns/Z"
        },
        "arrive":50.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m185_ns",
            "phy_name":"tlc0/m185_ns"
        },
        "arrive":52.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/Z"
        },
        "arrive":53.347,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m196_ns_1",
            "phy_name":"tlc0/m196_ns_1"
        },
        "arrive":55.422,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/B",
            "phy_name":"cvt_color_2_10_0_.m196_ns/B"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns/Z"
        },
        "arrive":55.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/cvt_color_2[4]",
            "phy_name":"tlc0/cvt_color_2[4]"
        },
        "arrive":68.349,
        "delay":12.450
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_2_cZ[7]/A",
            "phy_name":"fifo_counter_RNI1M58B11_2_cZ[7]/A"
        },
        "pin1":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_2_cZ[7]/Z",
            "phy_name":"fifo_counter_RNI1M58B11_2_cZ[7]/Z"
        },
        "arrive":68.826,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_2[7]",
            "phy_name":"tlc0/fifo_counter_RNI1M58B11_2[7]"
        },
        "arrive":70.901,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO_1_cZ[439]/B",
            "phy_name":"data_RNO_1_cZ[439]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO_1_cZ[439]/Z",
            "phy_name":"data_RNO_1_cZ[439]/Z"
        },
        "arrive":71.378,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_RNO_1[439]",
            "phy_name":"tlc0/data_RNO_1[439]"
        },
        "arrive":73.453,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO[439]/B",
            "phy_name":"data_RNO[439]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO[439]/Z",
            "phy_name":"data_RNO[439]/Z"
        },
        "arrive":73.930,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_11[439]",
            "phy_name":"tlc0/data_11[439]"
        },
        "arrive":76.005,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/fifo_counter_RNI1M58B11_2_cZ[7]/A->tlc0/fifo_counter_RNI1M58B11_2_cZ[7]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/fifo_counter_RNI1M58B11_2[7]                         NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[439]/B->tlc0/data_RNO_1_cZ[439]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[439]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[439]/B->tlc0/data_RNO[439]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[439]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[439].ff_inst/CK",
        "phy_name":"data_Z[439].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[438].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[438].ff_inst/D",
        "phy_name":"data_Z[438].ff_inst/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6",
            "phy_name":"ICE_MEM.u_mem0.ebr_inst/RDATA6"
        },
        "arrive":28.304,
        "delay":1.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]"
        },
        "arrive":30.379,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIKC891/Z"
        },
        "arrive":30.856,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]"
        },
        "arrive":32.931,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/D"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z",
            "phy_name":"ICE_MEM.u_mem0_RNIN5F12/Z"
        },
        "arrive":33.408,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12"
        },
        "arrive":35.483,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z"
        },
        "arrive":35.960,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]"
        },
        "arrive":38.035,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z",
            "phy_name":"NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z"
        },
        "arrive":38.512,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_data[3]",
            "phy_name":"tlc_data[3]"
        },
        "arrive":42.662,
        "delay":4.150
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/D",
            "phy_name":"cvt_color_2_10_0_.m177/D"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m177/Z",
            "phy_name":"cvt_color_2_10_0_.m177/Z"
        },
        "arrive":43.139,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m177",
            "phy_name":"tlc0/m177"
        },
        "arrive":45.214,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns_1/Z"
        },
        "arrive":45.691,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns_1",
            "phy_name":"tlc0/m184_ns_1"
        },
        "arrive":47.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/C",
            "phy_name":"cvt_color_2_10_0_.m184_ns/C"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m184_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m184_ns/Z"
        },
        "arrive":48.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m184_ns",
            "phy_name":"tlc0/m184_ns"
        },
        "arrive":50.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/A",
            "phy_name":"cvt_color_2_10_0_.m185_ns/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m185_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m185_ns/Z"
        },
        "arrive":50.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m185_ns",
            "phy_name":"tlc0/m185_ns"
        },
        "arrive":52.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/A",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/A"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns_1/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns_1/Z"
        },
        "arrive":53.347,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/m196_ns_1",
            "phy_name":"tlc0/m196_ns_1"
        },
        "arrive":55.422,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/B",
            "phy_name":"cvt_color_2_10_0_.m196_ns/B"
        },
        "pin1":
        {
            "log_name":"tlc0/cvt_color_2_10_0_.m196_ns/Z",
            "phy_name":"cvt_color_2_10_0_.m196_ns/Z"
        },
        "arrive":55.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/cvt_color_2[4]",
            "phy_name":"tlc0/cvt_color_2[4]"
        },
        "arrive":68.349,
        "delay":12.450
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_0_cZ[3]/A",
            "phy_name":"fifo_counter_RNI1M58B11_0_cZ[3]/A"
        },
        "pin1":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_0_cZ[3]/Z",
            "phy_name":"fifo_counter_RNI1M58B11_0_cZ[3]/Z"
        },
        "arrive":68.826,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/fifo_counter_RNI1M58B11_0[3]",
            "phy_name":"tlc0/fifo_counter_RNI1M58B11_0[3]"
        },
        "arrive":70.901,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO_1_cZ[438]/B",
            "phy_name":"data_RNO_1_cZ[438]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO_1_cZ[438]/Z",
            "phy_name":"data_RNO_1_cZ[438]/Z"
        },
        "arrive":71.378,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_RNO_1[438]",
            "phy_name":"tlc0/data_RNO_1[438]"
        },
        "arrive":73.453,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc0/data_RNO[438]/B",
            "phy_name":"data_RNO[438]/B"
        },
        "pin1":
        {
            "log_name":"tlc0/data_RNO[438]/Z",
            "phy_name":"data_RNO[438]/Z"
        },
        "arrive":73.930,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc0/data_11[438]",
            "phy_name":"tlc0/data_11[438]"
        },
        "arrive":76.005,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/fifo_counter_RNI1M58B11_0_cZ[3]/A->tlc0/fifo_counter_RNI1M58B11_0_cZ[3]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/fifo_counter_RNI1M58B11_0[3]                         NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[438]/B->tlc0/data_RNO_1_cZ[438]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[438]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[438]/B->tlc0/data_RNO[438]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[438]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/data_Z[438].ff_inst/CK",
        "phy_name":"data_Z[438].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] </A>
----------------------------------------------------------------------
1833 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR0
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/CK",
        "phy_name":"sync_rd_controller.rd_addr_r_esr[0].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q",
        "phy_name":"sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR0",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RADDR0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/CK",
            "phy_name":"sync_rd_controller.rd_addr_r_esr[0].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q",
            "phy_name":"sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q"
        },
        "arrive":28.516,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/N_4033",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/N_4033"
        },
        "arrive":28.796,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  24      
color_fifo/lscc_fifo_dc_inst/N_4033                       NET DELAY      0.280        28.796  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[1].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR1
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[1].ff_inst/CK",
        "phy_name":"sync_rd_controller.rd_addr_r_esr[1].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[1].ff_inst/Q",
        "phy_name":"sync_rd_controller.rd_addr_r_esr[1].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR1",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RADDR1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[1].ff_inst/CK",
            "phy_name":"sync_rd_controller.rd_addr_r_esr[1].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[1].ff_inst/Q",
            "phy_name":"sync_rd_controller.rd_addr_r_esr[1].ff_inst/Q"
        },
        "arrive":28.516,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_1",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_1"
        },
        "arrive":28.796,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[1].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[1].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  22      
color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_1
                                                          NET DELAY      0.280        28.796  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[2].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR2
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[2].ff_inst/CK",
        "phy_name":"sync_rd_controller.rd_addr_r_esr[2].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[2].ff_inst/Q",
        "phy_name":"sync_rd_controller.rd_addr_r_esr[2].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR2",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RADDR2"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[2].ff_inst/CK",
            "phy_name":"sync_rd_controller.rd_addr_r_esr[2].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[2].ff_inst/Q",
            "phy_name":"sync_rd_controller.rd_addr_r_esr[2].ff_inst/Q"
        },
        "arrive":28.516,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_2",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_2"
        },
        "arrive":28.796,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[2].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[2].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  25      
color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_2
                                                          NET DELAY      0.280        28.796  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[3].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[3].ff_inst/CK",
        "phy_name":"rd_encode_sync.rd_grey_sync_r_esr[3].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[3].ff_inst/Q",
        "phy_name":"rd_encode_sync.rd_grey_sync_r_esr[3].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RADDR3"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[3].ff_inst/CK",
            "phy_name":"rd_encode_sync.rd_grey_sync_r_esr[3].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[3].ff_inst/Q",
            "phy_name":"rd_encode_sync.rd_grey_sync_r_esr[3].ff_inst/Q"
        },
        "arrive":28.516,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_3",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_3"
        },
        "arrive":28.796,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[3].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[3].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  22      
color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_3
                                                          NET DELAY      0.280        28.796  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[4].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR4
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[4].ff_inst/CK",
        "phy_name":"sync_rd_controller.rd_addr_r_esr[4].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[4].ff_inst/Q",
        "phy_name":"sync_rd_controller.rd_addr_r_esr[4].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR4",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RADDR4"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[4].ff_inst/CK",
            "phy_name":"sync_rd_controller.rd_addr_r_esr[4].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[4].ff_inst/Q",
            "phy_name":"sync_rd_controller.rd_addr_r_esr[4].ff_inst/Q"
        },
        "arrive":28.516,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_4",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_4"
        },
        "arrive":28.796,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[4].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[4].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  24      
color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_4
                                                          NET DELAY      0.280        28.796  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[5].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR5
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[5].ff_inst/CK",
        "phy_name":"sync_rd_controller.rd_addr_r_esr[5].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[5].ff_inst/Q",
        "phy_name":"sync_rd_controller.rd_addr_r_esr[5].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR5",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RADDR5"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[5].ff_inst/CK",
            "phy_name":"sync_rd_controller.rd_addr_r_esr[5].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[5].ff_inst/Q",
            "phy_name":"sync_rd_controller.rd_addr_r_esr[5].ff_inst/Q"
        },
        "arrive":28.516,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_5",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_5"
        },
        "arrive":28.796,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[5].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[5].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  22      
color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_5
                                                          NET DELAY      0.280        28.796  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[6].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR6
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[6].ff_inst/CK",
        "phy_name":"sync_rd_controller.rd_addr_r_esr[6].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[6].ff_inst/Q",
        "phy_name":"sync_rd_controller.rd_addr_r_esr[6].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR6",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RADDR6"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[6].ff_inst/CK",
            "phy_name":"sync_rd_controller.rd_addr_r_esr[6].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[6].ff_inst/Q",
            "phy_name":"sync_rd_controller.rd_addr_r_esr[6].ff_inst/Q"
        },
        "arrive":28.516,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_6",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_6"
        },
        "arrive":28.796,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[6].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[6].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  25      
color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_6
                                                          NET DELAY      0.280        28.796  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[7].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR7
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[7].ff_inst/CK",
        "phy_name":"rd_encode_sync.rd_grey_sync_r_esr[7].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[7].ff_inst/Q",
        "phy_name":"rd_encode_sync.rd_grey_sync_r_esr[7].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR7",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RADDR7"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[7].ff_inst/CK",
            "phy_name":"rd_encode_sync.rd_grey_sync_r_esr[7].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[7].ff_inst/Q",
            "phy_name":"rd_encode_sync.rd_grey_sync_r_esr[7].ff_inst/Q"
        },
        "arrive":28.516,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_7",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_7"
        },
        "arrive":28.796,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[7].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[7].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  22      
color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_7
                                                          NET DELAY      0.280        28.796  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r[8].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR8
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r[8].ff_inst/CK",
        "phy_name":"sync_rd_controller.rd_addr_r[8].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r[8].ff_inst/Q",
        "phy_name":"sync_rd_controller.rd_addr_r[8].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR8",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RADDR8"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r[8].ff_inst/CK",
            "phy_name":"sync_rd_controller.rd_addr_r[8].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r[8].ff_inst/Q",
            "phy_name":"sync_rd_controller.rd_addr_r[8].ff_inst/Q"
        },
        "arrive":28.516,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_8",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_8"
        },
        "arrive":28.796,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r[8].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r[8].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  25      
color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_8
                                                          NET DELAY      0.280        28.796  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[7].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR0
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/CK",
        "phy_name":"sync_rd_controller.rd_addr_r_esr[0].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q",
        "phy_name":"sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[7].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR0",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RADDR0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/CK",
            "phy_name":"sync_rd_controller.rd_addr_r_esr[0].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q",
            "phy_name":"sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q"
        },
        "arrive":28.516,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color_fifo/lscc_fifo_dc_inst/N_4033",
            "phy_name":"color_fifo/lscc_fifo_dc_inst/N_4033"
        },
        "arrive":28.796,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  24      
color_fifo/lscc_fifo_dc_inst/N_4033                       NET DELAY      0.280        28.796  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"my_pll/lscc_pll_inst/u_PLL_B/OUTCORE",
        "phy_name":"u_PLL_B/OUTCORE"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[7].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK",
        "phy_name":"ICE_MEM.u_mem0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":27.125,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #1c79ec;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #1c79ec;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Floor Planner";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical View";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 0; var show_phy = 0;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      console.log(url);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

