#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-347-g58dcf39db)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x61c1a6c80a60 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x61c1a6c80bf0 .scope module, "ADC_top" "ADC_top" 3 67;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /OUTPUT 8 "digital_out";
    .port_info 3 /INPUT 1 "analog_cmp";
    .port_info 4 /OUTPUT 1 "analog_out";
    .port_info 5 /OUTPUT 1 "sample_rdy";
    .port_info 6 /INPUT 16 "analog_input";
    .port_info 7 /OUTPUT 1 "pwm_out";
P_0x61c1a6c66240 .param/l "ACCUM_BITS" 0 3 69, +C4<00000000000000000000000000001010>;
P_0x61c1a6c66280 .param/l "ADC_WIDTH" 0 3 68, +C4<00000000000000000000000000001000>;
P_0x61c1a6c662c0 .param/l "INPUT_TOPOLOGY" 0 3 71, +C4<00000000000000000000000000000001>;
P_0x61c1a6c66300 .param/l "LPF_DEPTH_BITS" 0 3 70, +C4<00000000000000000000000000000011>;
o0x79606aae78e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x61c1a6c67810 .functor BUFZ 1, o0x79606aae78e8, C4<0>, C4<0>, C4<0>;
L_0x61c1a6c62a80 .functor NOT 8, v0x61c1a6ca0d70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x61c1a6cb3c20 .functor NOT 8, L_0x61c1a6c62a80, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x61c1a6cb3d30 .functor BUFZ 1, v0x61c1a6ca1cc0_0, C4<0>, C4<0>, C4<0>;
L_0x61c1a6cb3dd0 .functor BUFZ 1, v0x61c1a6ca1330_0, C4<0>, C4<0>, C4<0>;
o0x79606aae74c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x61c1a6ca2c30_0 .net "analog_cmp", 0 0, o0x79606aae74c8;  0 drivers
o0x79606aae7888 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x61c1a6ca2cf0_0 .net "analog_input", 15 0, o0x79606aae7888;  0 drivers
v0x61c1a6ca2db0_0 .net "analog_out", 0 0, L_0x61c1a6cb3d30;  1 drivers
v0x61c1a6ca2e50_0 .net "analog_out_i", 0 0, v0x61c1a6ca1cc0_0;  1 drivers
v0x61c1a6ca2ef0_0 .net "clk", 0 0, L_0x61c1a6c67810;  1 drivers
v0x61c1a6ca2fe0_0 .net "clk_in", 0 0, o0x79606aae78e8;  0 drivers
v0x61c1a6ca3080_0 .net "digital_out", 7 0, L_0x61c1a6cb3c20;  1 drivers
v0x61c1a6ca3140_0 .net "digital_out_abs", 7 0, L_0x61c1a6c62a80;  1 drivers
v0x61c1a6ca3200_0 .net "digital_out_i", 7 0, v0x61c1a6ca0d70_0;  1 drivers
v0x61c1a6ca32c0_0 .net "pwm_out", 0 0, v0x61c1a6ca27d0_0;  1 drivers
o0x79606aae72e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x61c1a6ca3360_0 .net "rstn", 0 0, o0x79606aae72e8;  0 drivers
v0x61c1a6ca3400_0 .net "sample_rdy", 0 0, L_0x61c1a6cb3dd0;  1 drivers
v0x61c1a6ca34a0_0 .net "sample_rdy_i", 0 0, v0x61c1a6ca1330_0;  1 drivers
S_0x61c1a6c6f7d0 .scope module, "SSD_ADC" "sigmadelta_adc" 3 135, 4 68 0, S_0x61c1a6c80bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /OUTPUT 8 "digital_out";
    .port_info 3 /INPUT 1 "analog_cmp";
    .port_info 4 /OUTPUT 1 "analog_out";
    .port_info 5 /OUTPUT 1 "sample_rdy";
P_0x61c1a6c6f9b0 .param/l "ACCUM_BITS" 0 4 70, +C4<00000000000000000000000000001010>;
P_0x61c1a6c6f9f0 .param/l "ADC_WIDTH" 0 4 69, +C4<00000000000000000000000000001000>;
P_0x61c1a6c6fa30 .param/l "LPF_DEPTH_BITS" 0 4 71, +C4<00000000000000000000000000000011>;
v0x61c1a6ca18c0_0 .var "accum", 7 0;
v0x61c1a6ca19a0_0 .var "accum_rdy", 0 0;
v0x61c1a6ca1a40_0 .net "analog_cmp", 0 0, o0x79606aae74c8;  alias, 0 drivers
v0x61c1a6ca1ae0_0 .net "analog_out", 0 0, v0x61c1a6ca1cc0_0;  alias, 1 drivers
v0x61c1a6ca1b80_0 .net "clk", 0 0, L_0x61c1a6c67810;  alias, 1 drivers
v0x61c1a6ca1c20_0 .var "counter", 9 0;
v0x61c1a6ca1cc0_0 .var "delta", 0 0;
v0x61c1a6ca1d80_0 .net "digital_out", 7 0, v0x61c1a6ca0d70_0;  alias, 1 drivers
v0x61c1a6ca1e40_0 .var "rollover", 0 0;
v0x61c1a6ca1ee0_0 .net "rstn", 0 0, o0x79606aae72e8;  alias, 0 drivers
v0x61c1a6ca1fb0_0 .net "sample_rdy", 0 0, v0x61c1a6ca1330_0;  alias, 1 drivers
v0x61c1a6ca2080_0 .var "sigma", 9 0;
E_0x61c1a6c6bb50 .event posedge, v0x61c1a6ca0e50_0;
S_0x61c1a6c32140 .scope module, "box_ave" "box_ave" 4 163, 5 72 0, S_0x61c1a6c6f7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "sample";
    .port_info 3 /INPUT 8 "raw_data_in";
    .port_info 4 /OUTPUT 8 "ave_data_out";
    .port_info 5 /OUTPUT 1 "data_out_valid";
P_0x61c1a6c631a0 .param/l "ADC_WIDTH" 0 5 73, +C4<00000000000000000000000000001000>;
P_0x61c1a6c631e0 .param/l "LPF_DEPTH_BITS" 0 5 74, +C4<00000000000000000000000000000011>;
L_0x61c1a6c65520 .functor AND 1, v0x61c1a6ca1680_0, L_0x61c1a6ca3720, C4<1>, C4<1>;
L_0x61c1a6c617a0 .functor AND 1, L_0x61c1a6c65520, L_0x61c1a6cb3a10, C4<1>, C4<1>;
v0x61c1a6c65710_0 .net *"_ivl_1", 0 0, L_0x61c1a6ca3720;  1 drivers
v0x61c1a6c618b0_0 .net *"_ivl_10", 0 0, L_0x61c1a6cb3a10;  1 drivers
v0x61c1a6c61980_0 .net *"_ivl_4", 31 0, L_0x61c1a6ca3880;  1 drivers
L_0x79606aa9e018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61c1a6c62100_0 .net *"_ivl_7", 28 0, L_0x79606aa9e018;  1 drivers
L_0x79606aa9e060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61c1a6c621d0_0 .net/2u *"_ivl_8", 31 0, L_0x79606aa9e060;  1 drivers
v0x61c1a6c62bd0_0 .var "accum", 10 0;
v0x61c1a6c62ca0_0 .net "accumulate", 0 0, L_0x61c1a6c65520;  1 drivers
v0x61c1a6ca0d70_0 .var "ave_data_out", 7 0;
v0x61c1a6ca0e50_0 .net "clk", 0 0, L_0x61c1a6c67810;  alias, 1 drivers
v0x61c1a6ca0f10_0 .var "count", 2 0;
v0x61c1a6ca0ff0_0 .net "data_out_valid", 0 0, v0x61c1a6ca1330_0;  alias, 1 drivers
v0x61c1a6ca10b0_0 .net "latch_result", 0 0, L_0x61c1a6c617a0;  1 drivers
v0x61c1a6ca1170_0 .var "raw_data_d1", 7 0;
v0x61c1a6ca1250_0 .net "raw_data_in", 7 0, v0x61c1a6ca18c0_0;  1 drivers
v0x61c1a6ca1330_0 .var "result_valid", 0 0;
v0x61c1a6ca13f0_0 .net "rstn", 0 0, o0x79606aae72e8;  alias, 0 drivers
v0x61c1a6ca14b0_0 .net "sample", 0 0, v0x61c1a6ca19a0_0;  1 drivers
v0x61c1a6ca1680_0 .var "sample_d1", 0 0;
v0x61c1a6ca1740_0 .var "sample_d2", 0 0;
E_0x61c1a6c6cb40/0 .event negedge, v0x61c1a6ca13f0_0;
E_0x61c1a6c6cb40/1 .event posedge, v0x61c1a6ca0e50_0;
E_0x61c1a6c6cb40 .event/or E_0x61c1a6c6cb40/0, E_0x61c1a6c6cb40/1;
L_0x61c1a6ca3720 .reduce/nor v0x61c1a6ca1740_0;
L_0x61c1a6ca3880 .concat [ 3 29 0 0], v0x61c1a6ca0f10_0, L_0x79606aa9e018;
L_0x61c1a6cb3a10 .cmp/eq 32, L_0x61c1a6ca3880, L_0x79606aa9e060;
S_0x61c1a6ca21e0 .scope module, "pwm_inst" "PWM" 3 169, 6 30 0, S_0x61c1a6c80bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 8 "DataIn";
    .port_info 3 /OUTPUT 1 "PWMOut";
P_0x61c1a6ca2390 .param/l "COUNTER_WIDTH" 0 6 32, +C4<00000000000000000000000000001000>;
P_0x61c1a6ca23d0 .param/l "DATA_WIDTH" 0 6 31, +C4<00000000000000000000000000001000>;
P_0x61c1a6ca2410 .param/l "OFFSET" 0 6 33, +C4<00000000000000000000000000000000>;
v0x61c1a6ca2610_0 .net "DataIn", 7 0, L_0x61c1a6cb3c20;  alias, 1 drivers
v0x61c1a6ca26f0_0 .var "DataInReg", 7 0;
v0x61c1a6ca27d0_0 .var "PWMOut", 0 0;
v0x61c1a6ca28a0_0 .net "clk", 0 0, L_0x61c1a6c67810;  alias, 1 drivers
v0x61c1a6ca2990_0 .var "counter", 7 0;
v0x61c1a6ca2ac0_0 .net "rstn", 0 0, o0x79606aae72e8;  alias, 0 drivers
    .scope S_0x61c1a6c32140;
T_0 ;
    %wait E_0x61c1a6c6cb40;
    %load/vec4 v0x61c1a6ca13f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1a6ca1680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1a6ca1740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x61c1a6ca1170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1a6ca1330_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x61c1a6ca14b0_0;
    %assign/vec4 v0x61c1a6ca1680_0, 0;
    %load/vec4 v0x61c1a6ca1680_0;
    %assign/vec4 v0x61c1a6ca1740_0, 0;
    %load/vec4 v0x61c1a6ca1250_0;
    %assign/vec4 v0x61c1a6ca1170_0, 0;
    %load/vec4 v0x61c1a6ca10b0_0;
    %assign/vec4 v0x61c1a6ca1330_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x61c1a6c32140;
T_1 ;
    %wait E_0x61c1a6c6cb40;
    %load/vec4 v0x61c1a6ca13f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61c1a6ca0f10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x61c1a6c62ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x61c1a6ca0f10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x61c1a6ca0f10_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x61c1a6c32140;
T_2 ;
    %wait E_0x61c1a6c6cb40;
    %load/vec4 v0x61c1a6ca13f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x61c1a6c62bd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x61c1a6c62ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x61c1a6ca0f10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x61c1a6ca1170_0;
    %pad/u 11;
    %assign/vec4 v0x61c1a6c62bd0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x61c1a6c62bd0_0;
    %load/vec4 v0x61c1a6ca1170_0;
    %pad/u 11;
    %add;
    %assign/vec4 v0x61c1a6c62bd0_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x61c1a6c32140;
T_3 ;
    %wait E_0x61c1a6c6cb40;
    %load/vec4 v0x61c1a6ca13f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x61c1a6ca0d70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x61c1a6ca10b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x61c1a6c62bd0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v0x61c1a6ca0d70_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x61c1a6c6f7d0;
T_4 ;
    %wait E_0x61c1a6c6bb50;
    %load/vec4 v0x61c1a6ca1a40_0;
    %assign/vec4 v0x61c1a6ca1cc0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x61c1a6c6f7d0;
T_5 ;
    %wait E_0x61c1a6c6cb40;
    %load/vec4 v0x61c1a6ca1ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x61c1a6ca2080_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x61c1a6ca18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1a6ca19a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x61c1a6ca1e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x61c1a6ca2080_0;
    %parti/s 8, 2, 3;
    %assign/vec4 v0x61c1a6ca18c0_0, 0;
    %load/vec4 v0x61c1a6ca1cc0_0;
    %pad/u 10;
    %assign/vec4 v0x61c1a6ca2080_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x61c1a6ca2080_0;
    %and/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x61c1a6ca2080_0;
    %load/vec4 v0x61c1a6ca1cc0_0;
    %pad/u 10;
    %add;
    %assign/vec4 v0x61c1a6ca2080_0, 0;
T_5.4 ;
T_5.3 ;
    %load/vec4 v0x61c1a6ca1e40_0;
    %assign/vec4 v0x61c1a6ca19a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x61c1a6c6f7d0;
T_6 ;
    %wait E_0x61c1a6c6cb40;
    %load/vec4 v0x61c1a6ca1ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x61c1a6ca1c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1a6ca1e40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x61c1a6ca1c20_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x61c1a6ca1c20_0, 0;
    %load/vec4 v0x61c1a6ca1c20_0;
    %and/r;
    %assign/vec4 v0x61c1a6ca1e40_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x61c1a6ca21e0;
T_7 ;
    %wait E_0x61c1a6c6cb40;
    %load/vec4 v0x61c1a6ca2ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x61c1a6ca2990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x61c1a6ca26f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1a6ca27d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x61c1a6ca2990_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x61c1a6ca2990_0, 0;
    %load/vec4 v0x61c1a6ca2990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x61c1a6ca2610_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x61c1a6ca26f0_0, 0;
T_7.2 ;
    %load/vec4 v0x61c1a6ca26f0_0;
    %load/vec4 v0x61c1a6ca2990_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1a6ca27d0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1a6ca27d0_0, 0;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x61c1a6c80bf0;
T_8 ;
    %vpi_call/w 3 180 "$dumpfile", "ADC_waves.vcd" {0 0 0};
    %vpi_call/w 3 181 "$dumpvars" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "hdl/adc_top.v";
    "hdl/sigmadelta_adc.v";
    "hdl/box_ave.v";
    "hdl/PWM.v";
