Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 26361701083942efa273b0fc62bb6d4f --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot bigHW_behav xil_defaultlib.bigHW xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 11 for port addra [D:/users/bigHW/bigHW.srcs/sources_1/new/mp3.v:25]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 19 for port addra [D:/users/bigHW/bigHW.srcs/sources_1/new/vga_control.v:72]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [D:/users/bigHW/bigHW.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2415]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [D:/users/bigHW/bigHW.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2414]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/users/bigHW/bigHW.srcs/sources_1/new/bluetooth.v" Line 1. Module bluetooth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/users/bigHW/bigHW.srcs/sources_1/new/bluetooth.v" Line 1. Module bluetooth doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider(N=100)
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.mp3
Compiling module xil_defaultlib.Divider(N=4)
Compiling module xil_defaultlib.Divider
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.bluetooth
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.bigHW
Compiling module xil_defaultlib.glbl
Built simulation snapshot bigHW_behav
