HelpInfo,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:mytimer
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits -- simulation mismatch possible.||mytimer.srr(42);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/42||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits -- simulation mismatch possible.||mytimer.srr(43);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/43||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits -- simulation mismatch possible.||mytimer.srr(44);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/44||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL159 ||@W:Input CLKA is unused||mytimer.srr(45);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/45||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(36);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/36
Implementation;Synthesis|| CL159 ||@W:Input CLKA_PAD is unused||mytimer.srr(46);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/46||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(37);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/37
Implementation;Synthesis|| CL159 ||@W:Input CLKA_PADP is unused||mytimer.srr(47);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/47||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(38);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/38
Implementation;Synthesis|| CL159 ||@W:Input CLKA_PADN is unused||mytimer.srr(48);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/48||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(39);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/39
Implementation;Synthesis|| CL159 ||@W:Input CLKB is unused||mytimer.srr(49);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/49||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(40);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/40
Implementation;Synthesis|| CL159 ||@W:Input CLKB_PAD is unused||mytimer.srr(50);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/50||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(41);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/41
Implementation;Synthesis|| CL159 ||@W:Input CLKB_PADP is unused||mytimer.srr(51);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/51||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(42);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/42
Implementation;Synthesis|| CL159 ||@W:Input CLKB_PADN is unused||mytimer.srr(52);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/52||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(43);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/43
Implementation;Synthesis|| CL159 ||@W:Input CLKC is unused||mytimer.srr(53);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/53||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(44);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/44
Implementation;Synthesis|| CL159 ||@W:Input CLKC_PAD is unused||mytimer.srr(54);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/54||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(45);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/45
Implementation;Synthesis|| CL159 ||@W:Input CLKC_PADP is unused||mytimer.srr(55);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/55||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(46);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/46
Implementation;Synthesis|| CL159 ||@W:Input CLKC_PADN is unused||mytimer.srr(56);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/56||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(47);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/47
Implementation;Synthesis|| CL159 ||@W:Input MAINXIN is unused||mytimer.srr(57);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/57||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(48);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/48
Implementation;Synthesis|| CL159 ||@W:Input LPXIN is unused||mytimer.srr(58);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/58||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(49);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/49
Implementation;Synthesis|| CL159 ||@W:Input MAC_CLK is unused||mytimer.srr(59);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/59||mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v(50);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\component\work\mytimer_MSS\MSS_CCC_0\mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/50
Implementation;Synthesis|| MO111 ||@W:Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC) ||mytimer.srr(135);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/135||mytimer_mss_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'c:\actelprj\msstimer\msstimer\component\work\mytimer_mss\mss_ccc_0\mytimer_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@W:Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC) ||mytimer.srr(136);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/136||mytimer_mss_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'c:\actelprj\msstimer\msstimer\component\work\mytimer_mss\mss_ccc_0\mytimer_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@W:Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module mytimer_MSS_tmp_MSS_CCC_0_MSS_CCC) ||mytimer.srr(137);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/137||mytimer_mss_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'c:\actelprj\msstimer\msstimer\component\work\mytimer_mss\mss_ccc_0\mytimer_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| MT246 ||@W:Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||mytimer.srr(206);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/206||mytimer_mss.v(329);liberoaction://cross_probe/hdl/file/'c:\actelprj\msstimer\msstimer\component\work\mytimer_mss\mytimer_mss.v'/linenumber/329
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||mytimer.srr(222);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/222||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||mytimer.srr(224);liberoaction://cross_probe/hdl/file/'C:\Actelprj\msstimer\msstimer\synthesis\mytimer.srr'/linenumber/224||null;null
Implementation;Synthesis||(null)||Please refer to the log file for details about 22 Warning(s)||mytimer.srr;liberoaction://open_report/file/mytimer.srr||(null);(null)
Implementation;Compile;RootName:mytimer
Implementation;Compile||(null)||Please refer to the log file for details about 335 Warning(s)||mytimer_compile_log.rpt;liberoaction://open_report/file/mytimer_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:mytimer
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||mytimer_placeroute_log.rpt;liberoaction://open_report/file/mytimer_placeroute_log.rpt||(null);(null)
