#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001cfde69d850 .scope module, "reg_file_tb" "reg_file_tb" 2 7;
 .timescale 0 0;
v000001cfde6fd450_0 .var "CLK", 0 0;
v000001cfde6fd4f0_0 .var "READREG1", 2 0;
v000001cfde6fd130_0 .var "READREG2", 2 0;
v000001cfde6fdd10_0 .net "REGOUT1", 7 0, L_000001cfde6a5280;  1 drivers
v000001cfde6fddb0_0 .net "REGOUT2", 7 0, v000001cfde6fdb30_0;  1 drivers
v000001cfde6fdc70_0 .var "RESET", 0 0;
v000001cfde6fd950_0 .var "WRITEDATA", 7 0;
v000001cfde6fd1d0_0 .var "WRITEENABLE", 0 0;
v000001cfde6fd9f0_0 .var "WRITEREG", 2 0;
S_000001cfde69d9e0 .scope module, "reg_f" "reg_file" 2 14, 3 1 0, S_000001cfde69d850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001cfde6a5280/d .functor BUFZ 8, L_000001cfde6fd270, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001cfde6a5280 .delay 8 (2,2,2) L_000001cfde6a5280/d;
v000001cfde662d20_0 .net "CLK", 0 0, v000001cfde6fd450_0;  1 drivers
v000001cfde6fdbd0_0 .net "IN", 7 0, v000001cfde6fd950_0;  1 drivers
v000001cfde6fdef0_0 .net "INADDRESS", 2 0, v000001cfde6fd9f0_0;  1 drivers
v000001cfde6fda90_0 .net "OUT1", 7 0, L_000001cfde6a5280;  alias, 1 drivers
v000001cfde6fde50_0 .net "OUT1ADDRESS", 2 0, v000001cfde6fd4f0_0;  1 drivers
v000001cfde6fdb30_0 .var "OUT2", 7 0;
v000001cfde6fd310_0 .net "OUT2ADDRESS", 2 0, v000001cfde6fd130_0;  1 drivers
v000001cfde6fd8b0_0 .net "RESET", 0 0, v000001cfde6fdc70_0;  1 drivers
v000001cfde6fdf90_0 .net "WRITE", 0 0, v000001cfde6fd1d0_0;  1 drivers
v000001cfde6fd590_0 .net *"_ivl_0", 7 0, L_000001cfde6fd270;  1 drivers
v000001cfde6fd3b0_0 .net *"_ivl_2", 4 0, L_000001cfde6fd630;  1 drivers
L_000001cfde700068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cfde6fd090_0 .net *"_ivl_5", 1 0, L_000001cfde700068;  1 drivers
v000001cfde6fd6d0 .array "registers", 0 7, 7 0;
E_000001cfde6921c0 .event posedge, v000001cfde662d20_0;
v000001cfde6fd6d0_7 .array/port v000001cfde6fd6d0, 7;
v000001cfde6fd6d0_6 .array/port v000001cfde6fd6d0, 6;
v000001cfde6fd6d0_5 .array/port v000001cfde6fd6d0, 5;
v000001cfde6fd6d0_4 .array/port v000001cfde6fd6d0, 4;
E_000001cfde6924c0/0 .event anyedge, v000001cfde6fd6d0_7, v000001cfde6fd6d0_6, v000001cfde6fd6d0_5, v000001cfde6fd6d0_4;
v000001cfde6fd6d0_3 .array/port v000001cfde6fd6d0, 3;
v000001cfde6fd6d0_2 .array/port v000001cfde6fd6d0, 2;
v000001cfde6fd6d0_1 .array/port v000001cfde6fd6d0, 1;
v000001cfde6fd6d0_0 .array/port v000001cfde6fd6d0, 0;
E_000001cfde6924c0/1 .event anyedge, v000001cfde6fd6d0_3, v000001cfde6fd6d0_2, v000001cfde6fd6d0_1, v000001cfde6fd6d0_0;
E_000001cfde6924c0/2 .event anyedge, v000001cfde6fd310_0;
E_000001cfde6924c0 .event/or E_000001cfde6924c0/0, E_000001cfde6924c0/1, E_000001cfde6924c0/2;
L_000001cfde6fd270 .array/port v000001cfde6fd6d0, L_000001cfde6fd630;
L_000001cfde6fd630 .concat [ 3 2 0 0], v000001cfde6fd4f0_0, L_000001cfde700068;
    .scope S_000001cfde69d9e0;
T_0 ;
    %wait E_000001cfde6924c0;
    %load/vec4 v000001cfde6fd310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %delay 2, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cfde6fdb30_0, 0, 8;
    %jmp T_0.9;
T_0.0 ;
    %delay 2, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cfde6fd6d0, 4;
    %store/vec4 v000001cfde6fdb30_0, 0, 8;
    %jmp T_0.9;
T_0.1 ;
    %delay 2, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cfde6fd6d0, 4;
    %store/vec4 v000001cfde6fdb30_0, 0, 8;
    %jmp T_0.9;
T_0.2 ;
    %delay 2, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cfde6fd6d0, 4;
    %store/vec4 v000001cfde6fdb30_0, 0, 8;
    %jmp T_0.9;
T_0.3 ;
    %delay 2, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cfde6fd6d0, 4;
    %store/vec4 v000001cfde6fdb30_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %delay 2, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cfde6fd6d0, 4;
    %store/vec4 v000001cfde6fdb30_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %delay 2, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cfde6fd6d0, 4;
    %store/vec4 v000001cfde6fdb30_0, 0, 8;
    %jmp T_0.9;
T_0.6 ;
    %delay 2, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cfde6fd6d0, 4;
    %store/vec4 v000001cfde6fdb30_0, 0, 8;
    %jmp T_0.9;
T_0.7 ;
    %delay 2, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cfde6fd6d0, 4;
    %store/vec4 v000001cfde6fdb30_0, 0, 8;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001cfde69d9e0;
T_1 ;
    %wait E_000001cfde6921c0;
    %load/vec4 v000001cfde6fdf90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000001cfde6fd8b0_0;
    %inv;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001cfde6fdef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
    %jmp T_1.12;
T_1.3 ;
    %delay 1, 0;
    %load/vec4 v000001cfde6fdbd0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
    %jmp T_1.12;
T_1.4 ;
    %delay 1, 0;
    %load/vec4 v000001cfde6fdbd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
    %jmp T_1.12;
T_1.5 ;
    %delay 1, 0;
    %load/vec4 v000001cfde6fdbd0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
    %jmp T_1.12;
T_1.6 ;
    %delay 1, 0;
    %load/vec4 v000001cfde6fdbd0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
    %jmp T_1.12;
T_1.7 ;
    %delay 1, 0;
    %load/vec4 v000001cfde6fdbd0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
    %jmp T_1.12;
T_1.8 ;
    %delay 1, 0;
    %load/vec4 v000001cfde6fdbd0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
    %jmp T_1.12;
T_1.9 ;
    %delay 1, 0;
    %load/vec4 v000001cfde6fdbd0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
    %jmp T_1.12;
T_1.10 ;
    %delay 1, 0;
    %load/vec4 v000001cfde6fdbd0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.0 ;
    %load/vec4 v000001cfde6fd8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cfde6fd6d0, 4, 0;
T_1.13 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cfde69d850;
T_2 ;
    %vpi_call 2 17 "$monitor", $time, "%d | %d  %d | inA %d OutA %d %d | %d %d %d", v000001cfde6fd950_0, v000001cfde6fdd10_0, v000001cfde6fddb0_0, v000001cfde6fd9f0_0, v000001cfde6fd4f0_0, v000001cfde6fd130_0, v000001cfde6fd1d0_0, v000001cfde6fd450_0, v000001cfde6fdc70_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001cfde69d850;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfde6fd450_0, 0, 1;
    %vpi_call 2 24 "$dumpfile", "reg_file_wavedata.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cfde69d850 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfde6fdc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfde6fd1d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfde6fdc70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001cfde6fd4f0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001cfde6fd130_0, 0, 3;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfde6fdc70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001cfde6fd9f0_0, 0, 3;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v000001cfde6fd950_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfde6fd1d0_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfde6fd1d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001cfde6fd4f0_0, 0, 3;
    %delay 7, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001cfde6fd9f0_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v000001cfde6fd950_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfde6fd1d0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001cfde6fd4f0_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfde6fd1d0_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001cfde6fd9f0_0, 0, 3;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000001cfde6fd950_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfde6fd1d0_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001cfde6fd950_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfde6fd1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfde6fd1d0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001cfde6fd9f0_0, 0, 3;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v000001cfde6fd950_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfde6fd1d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfde6fd1d0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001cfde69d850;
T_4 ;
    %delay 4, 0;
    %load/vec4 v000001cfde6fd450_0;
    %inv;
    %store/vec4 v000001cfde6fd450_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_tb.v";
    "./test1.v";
