<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'data_in_V_0' is power-on initialization." projectName="FIR_AXI4_new" solutionName="Solution1" date="2019-11-06T10:43:22.093+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'data_in_V_1' is power-on initialization." projectName="FIR_AXI4_new" solutionName="Solution1" date="2019-11-06T10:43:22.086+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'data_in_V_2' is power-on initialization." projectName="FIR_AXI4_new" solutionName="Solution1" date="2019-11-06T10:43:22.082+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'data_in_V_3' is power-on initialization." projectName="FIR_AXI4_new" solutionName="Solution1" date="2019-11-06T10:43:22.078+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'data_in_V_4' is power-on initialization." projectName="FIR_AXI4_new" solutionName="Solution1" date="2019-11-06T10:43:22.074+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'data_in_V_5' is power-on initialization." projectName="FIR_AXI4_new" solutionName="Solution1" date="2019-11-06T10:43:22.070+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'data_in_V_6' is power-on initialization." projectName="FIR_AXI4_new" solutionName="Solution1" date="2019-11-06T10:43:22.066+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'data_in_V_7' is power-on initialization." projectName="FIR_AXI4_new" solutionName="Solution1" date="2019-11-06T10:43:22.063+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'data_in_V_8' is power-on initialization." projectName="FIR_AXI4_new" solutionName="Solution1" date="2019-11-06T10:43:22.056+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_STREAM_LOOP_proc20' to 'Loop_STREAM_LOOP_pro' (FIR_AXI4/.settings/fir.cpp:21:35)" projectName="FIR_AXI4_new" solutionName="Solution1" date="2019-11-06T10:43:21.791+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FIR_AXI4/.settings/fir.cpp" projectName="FIR_AXI4_new" solutionName="Solution1" date="2019-11-06T10:43:20.722+0100" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FIR_AXI4/.settings/fir.cpp:17:19" projectName="FIR_AXI4_new" solutionName="Solution1" date="2019-11-06T10:43:15.645+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="FIR_AXI4_new" solutionName="Solution1" date="2019-11-06T10:45:20.590+0100" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2399.844 ; gain = 219.512 ; free physical = 7668 ; free virtual = 12967&#xA;Contents of report file './report/fir_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xA;------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018&#xA;| Date         : Wed Nov  6 10:47:22 2019&#xA;| Host         : lsriw running 64-bit Ubuntu 18.04.3 LTS&#xA;| Command      : report_timing_summary -file ./report/fir_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7z010-clg400&#xA;| Speed File   : -1  PRODUCTION 1.11 2014-09-11&#xA;------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  false&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 112 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 94 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      2.333        0.000                      0                 3814        0.254        0.000                      0                 3814        4.500        0.000                       0                  1228  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----   ------------       ----------      --------------&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              2.333        0.000                      0                 3814        0.254        0.000                      0                 3814        4.500        0.000                       0                  1228  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        2.333ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             2.333ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/stream_in_V_data_V_0_payload_B_reg[16]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/p_2_reg_536_reg/PCIN[0]&#xA;                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        6.183ns  (logic 4.642ns (75.080%)  route 1.541ns (24.920%))&#xA;  Logic Levels:           2  (DSP48E1=1 LUT3=1)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=1229, unset)         0.973     0.973    bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/stream_in_V_data_V_0_payload_B_reg[16]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/stream_in_V_data_V_0_payload_B_reg[16]/Q&#xA;                         net (fo=1, unplaced)         0.741     2.210    bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/stream_in_V_data_V_0_payload_B[16]&#xA;                         LUT3 (Prop_lut3_I0_O)        0.295     2.505 r  bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/data_in_V_0[16]_i_1/O&#xA;                         net (fo=7, unplaced)         0.800     3.305    bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/p_2_fu_404_p1[16]&#xA;                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[0])&#xA;                                                      3.851     7.156 r  bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/p_2_fu_404_p2__0/PCOUT[0]&#xA;                         net (fo=1, unplaced)         0.000     7.156    bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/p_2_fu_404_p2__0_n_153&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/p_2_reg_536_reg/PCIN[0]&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xA;                         net (fo=1229, unset)         0.924    10.924    bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/ap_clk&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/p_2_reg_536_reg/CLK&#xA;                         clock pessimism              0.000    10.924    &#xA;                         clock uncertainty           -0.035    10.889    &#xA;                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])&#xA;                                                     -1.400     9.489    bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/p_2_reg_536_reg&#xA;  -------------------------------------------------------------------&#xA;                         required time                          9.489    &#xA;                         arrival time                          -7.156    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  2.333    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.254ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/stream_in_V_dest_V_0_payload_A_reg[0]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/tmp_dest_V_reg_486_reg[0]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.387ns  (logic 0.256ns (66.134%)  route 0.131ns (33.866%))&#xA;  Logic Levels:           1  (LUT3=1)&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=1229, unset)         0.410     0.410    bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/stream_in_V_dest_V_0_payload_A_reg[0]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.158     0.568 r  bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/stream_in_V_dest_V_0_payload_A_reg[0]/Q&#xA;                         net (fo=1, unplaced)         0.131     0.699    bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/stream_in_V_dest_V_0_payload_A[0]&#xA;                         LUT3 (Prop_lut3_I2_O)        0.098     0.797 r  bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/tmp_dest_V_reg_486[0]_i_1/O&#xA;                         net (fo=1, unplaced)         0.000     0.797    bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/stream_in_V_dest_V_0_data_out[0]&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/tmp_dest_V_reg_486_reg[0]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=1229, unset)         0.432     0.432    bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/tmp_dest_V_reg_486_reg[0]/C&#xA;                         clock pessimism              0.000     0.432    &#xA;                         FDRE (Hold_fdre_C_D)         0.112     0.544    bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/tmp_dest_V_reg_486_reg[0]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.544    &#xA;                         arrival time                           0.797    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.254    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg/CLK&#xA;Low Pulse Width   Fast    FDSE/C       n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/ap_CS_fsm_reg[0]/C&#xA;High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/Loop_STREAM_LOOP_pro_U0/ap_CS_fsm_reg[0]/C&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)&#xA;HLS EXTRACTION: synth area_totals:  0 17600 35200 80 120 0 0&#xA;HLS EXTRACTION: synth area_current: 0 974 1200 30 0 0 0 0 0 0&#xA;HLS EXTRACTION: generated /home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new/Solution1/impl/report/verilog/fir_export.xml&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2018.3&#xA;Project:             FIR_AXI4_new&#xA;Solution:            Solution1&#xA;Device target:       xc7z010clg400-1&#xA;Report date:         Wed Nov 06 10:47:23 CET 2019&#xA;&#xA;&#xA;#=== Post-Synthesis Resource usage ===&#xA;SLICE:            0&#xA;LUT:            974&#xA;FF:            1200&#xA;DSP:             30&#xA;BRAM:             0&#xA;SRL:              0&#xA;#=== Final timing ===&#xA;CP required:    10.000&#xA;CP achieved post-synthesis:    7.667&#xA;Timing met&#xA;&#xA;&#xA;HLS EXTRACTION: generated /home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new/Solution1/impl/report/verilog/fir_export.rpt" projectName="FIR_AXI4_new" solutionName="Solution1" date="2019-11-06T10:47:23.126+0100" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="FIR_AXI4_new" solutionName="Solution1" date="2019-11-06T10:47:12.166+0100" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1794.500 ; gain = 407.402 ; free physical = 7709 ; free virtual = 13008&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1808.484 ; gain = 421.387 ; free physical = 7581 ; free virtual = 12880&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1808.484 ; gain = 421.387 ; free physical = 7581 ; free virtual = 12880&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.500 ; gain = 431.402 ; free physical = 7580 ; free virtual = 12879&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.500 ; gain = 431.402 ; free physical = 7580 ; free virtual = 12879&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.500 ; gain = 431.402 ; free physical = 7580 ; free virtual = 12879&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.500 ; gain = 431.402 ; free physical = 7580 ; free virtual = 12879&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.500 ; gain = 431.402 ; free physical = 7580 ; free virtual = 12879&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.500 ; gain = 431.402 ; free physical = 7580 ; free virtual = 12879&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.500 ; gain = 431.402 ; free physical = 7580 ; free virtual = 12879&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+----------------+------+&#xA;|      |Cell            |Count |&#xA;+------+----------------+------+&#xA;|1     |bd_0_hls_inst_0 |     1|&#xA;+------+----------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |    98|&#xA;|2     |  bd_0_i |bd_0   |    98|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.500 ; gain = 431.402 ; free physical = 7580 ; free virtual = 12879&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1818.500 ; gain = 153.559 ; free physical = 7639 ; free virtual = 12938&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.508 ; gain = 431.402 ; free physical = 7639 ; free virtual = 12938" projectName="FIR_AXI4_new" solutionName="Solution1" date="2019-11-06T10:47:11.498+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
