|MikroP
CLK_H_HW => RAMDisp:RAMeDISP.clk_h
RST_HW => RAMDisp:RAMeDISP.rst
RST_HW => CONT[0].ACLR
RST_HW => CONT[1].ACLR
RST_HW => CONT[2].ACLR
RST_HW => CONT[3].ACLR
RST_HW => CONT[4].ACLR
RST_HW => CONT[5].ACLR
RST_HW => CONT[6].ACLR
RST_HW => CONT[7].ACLR
RST_HW => CONT[8].ACLR
RST_HW => CONT[9].ACLR
RST_HW => CONT[10].ACLR
RST_HW => CONT[11].ACLR
RST_HW => CONT[12].ACLR
RST_HW => CONT[13].ACLR
RST_HW => CONT[14].ACLR
RST_HW => CONT[15].ACLR
RST_HW => ROM_PC_UC:ROM_PC_UC0.rst
KEY1_HW => ~NO_FANOUT~
SWITCH_HW[0] => ROM_PC_UC:ROM_PC_UC0.debug_reg[0]
SWITCH_HW[1] => ROM_PC_UC:ROM_PC_UC0.debug_reg[1]
SWITCH_HW[2] => ROM_PC_UC:ROM_PC_UC0.debug_reg[2]
SWITCH_HW[3] => ~NO_FANOUT~
SWITCH_HW[4] => ~NO_FANOUT~
SWITCH_HW[5] => ~NO_FANOUT~
SWITCH_HW[6] => ~NO_FANOUT~
SWITCH_HW[7] => ~NO_FANOUT~
SWITCH_HW[8] => RAMDisp:RAMeDISP.turbo
SWITCH_HW[9] => RAMDisp:RAMeDISP.halt
LED_HW[0] << CONT[0].DB_MAX_OUTPUT_PORT_TYPE
LED_HW[1] << CONT[1].DB_MAX_OUTPUT_PORT_TYPE
LED_HW[2] << CONT[2].DB_MAX_OUTPUT_PORT_TYPE
LED_HW[3] << CONT[3].DB_MAX_OUTPUT_PORT_TYPE
LED_HW[4] << CONT[4].DB_MAX_OUTPUT_PORT_TYPE
LED_HW[5] << CONT[5].DB_MAX_OUTPUT_PORT_TYPE
LED_HW[6] << CONT[6].DB_MAX_OUTPUT_PORT_TYPE
LED_HW[7] << CONT[7].DB_MAX_OUTPUT_PORT_TYPE
LED_HW[8] << <GND>
LED_HW[9] << CONT[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0_HW[0] << RAMDisp:RAMeDISP.HEX0[0]
HEX0_HW[1] << RAMDisp:RAMeDISP.HEX0[1]
HEX0_HW[2] << RAMDisp:RAMeDISP.HEX0[2]
HEX0_HW[3] << RAMDisp:RAMeDISP.HEX0[3]
HEX0_HW[4] << RAMDisp:RAMeDISP.HEX0[4]
HEX0_HW[5] << RAMDisp:RAMeDISP.HEX0[5]
HEX0_HW[6] << RAMDisp:RAMeDISP.HEX0[6]
HEX1_HW[0] << RAMDisp:RAMeDISP.HEX1[0]
HEX1_HW[1] << RAMDisp:RAMeDISP.HEX1[1]
HEX1_HW[2] << RAMDisp:RAMeDISP.HEX1[2]
HEX1_HW[3] << RAMDisp:RAMeDISP.HEX1[3]
HEX1_HW[4] << RAMDisp:RAMeDISP.HEX1[4]
HEX1_HW[5] << RAMDisp:RAMeDISP.HEX1[5]
HEX1_HW[6] << RAMDisp:RAMeDISP.HEX1[6]
HEX2_HW[0] << RAMDisp:RAMeDISP.HEX2[0]
HEX2_HW[1] << RAMDisp:RAMeDISP.HEX2[1]
HEX2_HW[2] << RAMDisp:RAMeDISP.HEX2[2]
HEX2_HW[3] << RAMDisp:RAMeDISP.HEX2[3]
HEX2_HW[4] << RAMDisp:RAMeDISP.HEX2[4]
HEX2_HW[5] << RAMDisp:RAMeDISP.HEX2[5]
HEX2_HW[6] << RAMDisp:RAMeDISP.HEX2[6]
HEX3_HW[0] << RAMDisp:RAMeDISP.HEX3[0]
HEX3_HW[1] << RAMDisp:RAMeDISP.HEX3[1]
HEX3_HW[2] << RAMDisp:RAMeDISP.HEX3[2]
HEX3_HW[3] << RAMDisp:RAMeDISP.HEX3[3]
HEX3_HW[4] << RAMDisp:RAMeDISP.HEX3[4]
HEX3_HW[5] << RAMDisp:RAMeDISP.HEX3[5]
HEX3_HW[6] << RAMDisp:RAMeDISP.HEX3[6]
HEX4_HW[0] << RAMDisp:RAMeDISP.HEX4[0]
HEX4_HW[1] << RAMDisp:RAMeDISP.HEX4[1]
HEX4_HW[2] << RAMDisp:RAMeDISP.HEX4[2]
HEX4_HW[3] << RAMDisp:RAMeDISP.HEX4[3]
HEX4_HW[4] << RAMDisp:RAMeDISP.HEX4[4]
HEX4_HW[5] << RAMDisp:RAMeDISP.HEX4[5]
HEX4_HW[6] << RAMDisp:RAMeDISP.HEX4[6]
HEX5_HW[0] << RAMDisp:RAMeDISP.HEX5[0]
HEX5_HW[1] << RAMDisp:RAMeDISP.HEX5[1]
HEX5_HW[2] << RAMDisp:RAMeDISP.HEX5[2]
HEX5_HW[3] << RAMDisp:RAMeDISP.HEX5[3]
HEX5_HW[4] << RAMDisp:RAMeDISP.HEX5[4]
HEX5_HW[5] << RAMDisp:RAMeDISP.HEX5[5]
HEX5_HW[6] << RAMDisp:RAMeDISP.HEX5[6]


|MikroP|ramDisp:RAMeDISP
clk => conteudo_ram~23.CLK
clk => conteudo_ram~0.CLK
clk => conteudo_ram~1.CLK
clk => conteudo_ram~2.CLK
clk => conteudo_ram~3.CLK
clk => conteudo_ram~4.CLK
clk => conteudo_ram~5.CLK
clk => conteudo_ram~6.CLK
clk => conteudo_ram~7.CLK
clk => conteudo_ram~8.CLK
clk => conteudo_ram~9.CLK
clk => conteudo_ram~10.CLK
clk => conteudo_ram~11.CLK
clk => conteudo_ram~12.CLK
clk => conteudo_ram~13.CLK
clk => conteudo_ram~14.CLK
clk => conteudo_ram~15.CLK
clk => conteudo_ram~16.CLK
clk => conteudo_ram~17.CLK
clk => conteudo_ram~18.CLK
clk => conteudo_ram~19.CLK
clk => conteudo_ram~20.CLK
clk => conteudo_ram~21.CLK
clk => conteudo_ram~22.CLK
clk => conteudo_reg[0].CLK
clk => conteudo_reg[1].CLK
clk => conteudo_reg[2].CLK
clk => conteudo_reg[3].CLK
clk => conteudo_reg[4].CLK
clk => conteudo_reg[5].CLK
clk => conteudo_reg[6].CLK
clk => conteudo_reg[7].CLK
clk => conteudo_reg[8].CLK
clk => conteudo_reg[9].CLK
clk => conteudo_reg[10].CLK
clk => conteudo_reg[11].CLK
clk => conteudo_reg[12].CLK
clk => conteudo_reg[13].CLK
clk => conteudo_reg[14].CLK
clk => conteudo_reg[15].CLK
clk => conteudo_ram.CLK0
endereco[0] => Equal0.IN13
endereco[0] => conteudo_ram~6.DATAIN
endereco[0] => conteudo_ram.WADDR
endereco[0] => conteudo_ram.RADDR
endereco[1] => Equal0.IN12
endereco[1] => conteudo_ram~5.DATAIN
endereco[1] => conteudo_ram.WADDR1
endereco[1] => conteudo_ram.RADDR1
endereco[2] => Equal0.IN11
endereco[2] => conteudo_ram~4.DATAIN
endereco[2] => conteudo_ram.WADDR2
endereco[2] => conteudo_ram.RADDR2
endereco[3] => Equal0.IN10
endereco[3] => conteudo_ram~3.DATAIN
endereco[3] => conteudo_ram.WADDR3
endereco[3] => conteudo_ram.RADDR3
endereco[4] => Equal0.IN9
endereco[4] => conteudo_ram~2.DATAIN
endereco[4] => conteudo_ram.WADDR4
endereco[4] => conteudo_ram.RADDR4
endereco[5] => Equal0.IN8
endereco[5] => conteudo_ram~1.DATAIN
endereco[5] => conteudo_ram.WADDR5
endereco[5] => conteudo_ram.RADDR5
endereco[6] => Equal0.IN7
endereco[6] => conteudo_ram~0.DATAIN
endereco[6] => conteudo_ram.WADDR6
endereco[6] => conteudo_ram.RADDR6
endereco[7] => ~NO_FANOUT~
endereco[8] => ~NO_FANOUT~
endereco[9] => ~NO_FANOUT~
endereco[10] => ~NO_FANOUT~
endereco[11] => ~NO_FANOUT~
endereco[12] => ~NO_FANOUT~
endereco[13] => ~NO_FANOUT~
endereco[14] => ~NO_FANOUT~
endereco[15] => ~NO_FANOUT~
wr_en => conteudo_ram.OUTPUTSELECT
wr_en => conteudo_reg[0].ENA
wr_en => conteudo_reg[1].ENA
wr_en => conteudo_reg[2].ENA
wr_en => conteudo_reg[3].ENA
wr_en => conteudo_reg[4].ENA
wr_en => conteudo_reg[5].ENA
wr_en => conteudo_reg[6].ENA
wr_en => conteudo_reg[7].ENA
wr_en => conteudo_reg[8].ENA
wr_en => conteudo_reg[9].ENA
wr_en => conteudo_reg[10].ENA
wr_en => conteudo_reg[11].ENA
wr_en => conteudo_reg[12].ENA
wr_en => conteudo_reg[13].ENA
wr_en => conteudo_reg[14].ENA
wr_en => conteudo_reg[15].ENA
dado_in[0] => conteudo_reg.DATAB
dado_in[0] => conteudo_ram~22.DATAIN
dado_in[0] => conteudo_ram.DATAIN
dado_in[1] => conteudo_reg.DATAB
dado_in[1] => conteudo_ram~21.DATAIN
dado_in[1] => conteudo_ram.DATAIN1
dado_in[2] => conteudo_reg.DATAB
dado_in[2] => conteudo_ram~20.DATAIN
dado_in[2] => conteudo_ram.DATAIN2
dado_in[3] => conteudo_reg.DATAB
dado_in[3] => conteudo_ram~19.DATAIN
dado_in[3] => conteudo_ram.DATAIN3
dado_in[4] => conteudo_reg.DATAB
dado_in[4] => conteudo_ram~18.DATAIN
dado_in[4] => conteudo_ram.DATAIN4
dado_in[5] => conteudo_reg.DATAB
dado_in[5] => conteudo_ram~17.DATAIN
dado_in[5] => conteudo_ram.DATAIN5
dado_in[6] => conteudo_reg.DATAB
dado_in[6] => conteudo_ram~16.DATAIN
dado_in[6] => conteudo_ram.DATAIN6
dado_in[7] => conteudo_reg.DATAB
dado_in[7] => conteudo_ram~15.DATAIN
dado_in[7] => conteudo_ram.DATAIN7
dado_in[8] => conteudo_reg.DATAB
dado_in[8] => conteudo_ram~14.DATAIN
dado_in[8] => conteudo_ram.DATAIN8
dado_in[9] => conteudo_reg.DATAB
dado_in[9] => conteudo_ram~13.DATAIN
dado_in[9] => conteudo_ram.DATAIN9
dado_in[10] => conteudo_reg.DATAB
dado_in[10] => conteudo_ram~12.DATAIN
dado_in[10] => conteudo_ram.DATAIN10
dado_in[11] => conteudo_reg.DATAB
dado_in[11] => conteudo_ram~11.DATAIN
dado_in[11] => conteudo_ram.DATAIN11
dado_in[12] => conteudo_reg.DATAB
dado_in[12] => conteudo_ram~10.DATAIN
dado_in[12] => conteudo_ram.DATAIN12
dado_in[13] => conteudo_reg.DATAB
dado_in[13] => conteudo_ram~9.DATAIN
dado_in[13] => conteudo_ram.DATAIN13
dado_in[14] => conteudo_reg.DATAB
dado_in[14] => conteudo_ram~8.DATAIN
dado_in[14] => conteudo_ram.DATAIN14
dado_in[15] => conteudo_reg.DATAB
dado_in[15] => conteudo_ram~7.DATAIN
dado_in[15] => conteudo_ram.DATAIN15
dado_out[0] <= conteudo_ram.DATAOUT
dado_out[1] <= conteudo_ram.DATAOUT1
dado_out[2] <= conteudo_ram.DATAOUT2
dado_out[3] <= conteudo_ram.DATAOUT3
dado_out[4] <= conteudo_ram.DATAOUT4
dado_out[5] <= conteudo_ram.DATAOUT5
dado_out[6] <= conteudo_ram.DATAOUT6
dado_out[7] <= conteudo_ram.DATAOUT7
dado_out[8] <= conteudo_ram.DATAOUT8
dado_out[9] <= conteudo_ram.DATAOUT9
dado_out[10] <= conteudo_ram.DATAOUT10
dado_out[11] <= conteudo_ram.DATAOUT11
dado_out[12] <= conteudo_ram.DATAOUT12
dado_out[13] <= conteudo_ram.DATAOUT13
dado_out[14] <= conteudo_ram.DATAOUT14
dado_out[15] <= conteudo_ram.DATAOUT15
HEX0[0] <= hex_7seg:H0.Display[0]
HEX0[1] <= hex_7seg:H0.Display[1]
HEX0[2] <= hex_7seg:H0.Display[2]
HEX0[3] <= hex_7seg:H0.Display[3]
HEX0[4] <= hex_7seg:H0.Display[4]
HEX0[5] <= hex_7seg:H0.Display[5]
HEX0[6] <= hex_7seg:H0.Display[6]
HEX1[0] <= hex_7seg:H1.Display[0]
HEX1[1] <= hex_7seg:H1.Display[1]
HEX1[2] <= hex_7seg:H1.Display[2]
HEX1[3] <= hex_7seg:H1.Display[3]
HEX1[4] <= hex_7seg:H1.Display[4]
HEX1[5] <= hex_7seg:H1.Display[5]
HEX1[6] <= hex_7seg:H1.Display[6]
HEX2[0] <= hex_7seg:H2.Display[0]
HEX2[1] <= hex_7seg:H2.Display[1]
HEX2[2] <= hex_7seg:H2.Display[2]
HEX2[3] <= hex_7seg:H2.Display[3]
HEX2[4] <= hex_7seg:H2.Display[4]
HEX2[5] <= hex_7seg:H2.Display[5]
HEX2[6] <= hex_7seg:H2.Display[6]
HEX3[0] <= hex_7seg:H3.Display[0]
HEX3[1] <= hex_7seg:H3.Display[1]
HEX3[2] <= hex_7seg:H3.Display[2]
HEX3[3] <= hex_7seg:H3.Display[3]
HEX3[4] <= hex_7seg:H3.Display[4]
HEX3[5] <= hex_7seg:H3.Display[5]
HEX3[6] <= hex_7seg:H3.Display[6]
HEX4[0] <= hex_7seg:H4.Display[0]
HEX4[1] <= hex_7seg:H4.Display[1]
HEX4[2] <= hex_7seg:H4.Display[2]
HEX4[3] <= hex_7seg:H4.Display[3]
HEX4[4] <= hex_7seg:H4.Display[4]
HEX4[5] <= hex_7seg:H4.Display[5]
HEX4[6] <= hex_7seg:H4.Display[6]
HEX5[0] <= <VCC>
HEX5[1] <= <VCC>
HEX5[2] <= <VCC>
HEX5[3] <= <VCC>
HEX5[4] <= <VCC>
HEX5[5] <= <VCC>
HEX5[6] <= <VCC>
halt => contador[0].ENA
halt => clk_div~reg0.ENA
halt => contador[22].ENA
halt => contador[21].ENA
halt => contador[20].ENA
halt => contador[19].ENA
halt => contador[18].ENA
halt => contador[17].ENA
halt => contador[16].ENA
halt => contador[15].ENA
halt => contador[14].ENA
halt => contador[13].ENA
halt => contador[12].ENA
halt => contador[11].ENA
halt => contador[10].ENA
halt => contador[9].ENA
halt => contador[8].ENA
halt => contador[7].ENA
halt => contador[6].ENA
halt => contador[5].ENA
halt => contador[4].ENA
halt => contador[3].ENA
halt => contador[2].ENA
halt => contador[1].ENA
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
clk_h => contador[0].CLK
clk_h => contador[1].CLK
clk_h => contador[2].CLK
clk_h => contador[3].CLK
clk_h => contador[4].CLK
clk_h => contador[5].CLK
clk_h => contador[6].CLK
clk_h => contador[7].CLK
clk_h => contador[8].CLK
clk_h => contador[9].CLK
clk_h => contador[10].CLK
clk_h => contador[11].CLK
clk_h => contador[12].CLK
clk_h => contador[13].CLK
clk_h => contador[14].CLK
clk_h => contador[15].CLK
clk_h => contador[16].CLK
clk_h => contador[17].CLK
clk_h => contador[18].CLK
clk_h => contador[19].CLK
clk_h => contador[20].CLK
clk_h => contador[21].CLK
clk_h => contador[22].CLK
clk_h => clk_div~reg0.CLK
clk_div <= clk_div~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => contador[0].ACLR
rst => contador[1].ACLR
rst => contador[2].ACLR
rst => contador[3].ACLR
rst => contador[4].ACLR
rst => contador[5].ACLR
rst => contador[6].ACLR
rst => contador[7].ACLR
rst => contador[8].ACLR
rst => contador[9].ACLR
rst => contador[10].ACLR
rst => contador[11].ACLR
rst => contador[12].ACLR
rst => contador[13].ACLR
rst => contador[14].ACLR
rst => contador[15].ACLR
rst => contador[16].ACLR
rst => contador[17].ACLR
rst => contador[18].ACLR
rst => contador[19].ACLR
rst => contador[20].ACLR
rst => contador[21].ACLR
rst => contador[22].ACLR
rst => clk_div~reg0.ACLR


|MikroP|ramDisp:RAMeDISP|bin2bcd:conv
input[0] => ones[0].DATAIN
input[1] => LessThan30.IN8
input[1] => Add30.IN8
input[1] => bcd.DATAA
input[2] => LessThan26.IN8
input[2] => Add26.IN8
input[2] => bcd.DATAA
input[3] => LessThan22.IN8
input[3] => Add22.IN8
input[3] => bcd.DATAA
input[4] => LessThan18.IN8
input[4] => Add18.IN8
input[4] => bcd.DATAA
input[5] => LessThan15.IN8
input[5] => Add15.IN8
input[5] => bcd.DATAA
input[6] => LessThan12.IN8
input[6] => Add12.IN8
input[6] => bcd.DATAA
input[7] => LessThan9.IN8
input[7] => Add9.IN8
input[7] => bcd.DATAA
input[8] => LessThan7.IN8
input[8] => Add7.IN8
input[8] => bcd.DATAA
input[9] => LessThan5.IN8
input[9] => Add5.IN8
input[9] => bcd.DATAA
input[10] => LessThan3.IN8
input[10] => Add3.IN8
input[10] => bcd.DATAA
input[11] => LessThan2.IN8
input[11] => Add2.IN8
input[11] => bcd.DATAA
input[12] => LessThan1.IN8
input[12] => Add1.IN8
input[12] => bcd.DATAA
input[13] => LessThan0.IN6
input[13] => Add0.IN6
input[13] => bcd.DATAA
input[14] => LessThan0.IN5
input[14] => Add0.IN5
input[14] => bcd.DATAA
input[15] => LessThan0.IN4
input[15] => Add0.IN4
input[15] => bcd.DATAA
ones[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
ones[1] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
ones[2] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
ones[3] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens[0] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens[1] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens[2] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens[3] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
hundreds[0] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
hundreds[1] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
hundreds[2] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
hundreds[3] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
thousands[0] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
thousands[1] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
thousands[2] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
thousands[3] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens_thousands[0] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens_thousands[1] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens_thousands[2] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens_thousands[3] <= bcd.DB_MAX_OUTPUT_PORT_TYPE


|MikroP|ramDisp:RAMeDISP|hex_7seg:H0
Digit[0] => Equal0.IN7
Digit[0] => Equal1.IN7
Digit[0] => Equal2.IN7
Digit[0] => Equal3.IN7
Digit[0] => Equal4.IN7
Digit[0] => Equal5.IN7
Digit[0] => Equal6.IN7
Digit[0] => Equal7.IN7
Digit[0] => Equal8.IN7
Digit[0] => Equal9.IN7
Digit[0] => Equal10.IN7
Digit[0] => Equal11.IN7
Digit[0] => Equal12.IN7
Digit[0] => Equal13.IN7
Digit[0] => Equal14.IN7
Digit[0] => Equal15.IN7
Digit[1] => Equal0.IN6
Digit[1] => Equal1.IN6
Digit[1] => Equal2.IN6
Digit[1] => Equal3.IN6
Digit[1] => Equal4.IN6
Digit[1] => Equal5.IN6
Digit[1] => Equal6.IN6
Digit[1] => Equal7.IN6
Digit[1] => Equal8.IN6
Digit[1] => Equal9.IN6
Digit[1] => Equal10.IN6
Digit[1] => Equal11.IN6
Digit[1] => Equal12.IN6
Digit[1] => Equal13.IN6
Digit[1] => Equal14.IN6
Digit[1] => Equal15.IN6
Digit[2] => Equal0.IN5
Digit[2] => Equal1.IN5
Digit[2] => Equal2.IN5
Digit[2] => Equal3.IN5
Digit[2] => Equal4.IN5
Digit[2] => Equal5.IN5
Digit[2] => Equal6.IN5
Digit[2] => Equal7.IN5
Digit[2] => Equal8.IN5
Digit[2] => Equal9.IN5
Digit[2] => Equal10.IN5
Digit[2] => Equal11.IN5
Digit[2] => Equal12.IN5
Digit[2] => Equal13.IN5
Digit[2] => Equal14.IN5
Digit[2] => Equal15.IN5
Digit[3] => Equal0.IN4
Digit[3] => Equal1.IN4
Digit[3] => Equal2.IN4
Digit[3] => Equal3.IN4
Digit[3] => Equal4.IN4
Digit[3] => Equal5.IN4
Digit[3] => Equal6.IN4
Digit[3] => Equal7.IN4
Digit[3] => Equal8.IN4
Digit[3] => Equal9.IN4
Digit[3] => Equal10.IN4
Digit[3] => Equal11.IN4
Digit[3] => Equal12.IN4
Digit[3] => Equal13.IN4
Digit[3] => Equal14.IN4
Digit[3] => Equal15.IN4
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE


|MikroP|ramDisp:RAMeDISP|hex_7seg:H1
Digit[0] => Equal0.IN7
Digit[0] => Equal1.IN7
Digit[0] => Equal2.IN7
Digit[0] => Equal3.IN7
Digit[0] => Equal4.IN7
Digit[0] => Equal5.IN7
Digit[0] => Equal6.IN7
Digit[0] => Equal7.IN7
Digit[0] => Equal8.IN7
Digit[0] => Equal9.IN7
Digit[0] => Equal10.IN7
Digit[0] => Equal11.IN7
Digit[0] => Equal12.IN7
Digit[0] => Equal13.IN7
Digit[0] => Equal14.IN7
Digit[0] => Equal15.IN7
Digit[1] => Equal0.IN6
Digit[1] => Equal1.IN6
Digit[1] => Equal2.IN6
Digit[1] => Equal3.IN6
Digit[1] => Equal4.IN6
Digit[1] => Equal5.IN6
Digit[1] => Equal6.IN6
Digit[1] => Equal7.IN6
Digit[1] => Equal8.IN6
Digit[1] => Equal9.IN6
Digit[1] => Equal10.IN6
Digit[1] => Equal11.IN6
Digit[1] => Equal12.IN6
Digit[1] => Equal13.IN6
Digit[1] => Equal14.IN6
Digit[1] => Equal15.IN6
Digit[2] => Equal0.IN5
Digit[2] => Equal1.IN5
Digit[2] => Equal2.IN5
Digit[2] => Equal3.IN5
Digit[2] => Equal4.IN5
Digit[2] => Equal5.IN5
Digit[2] => Equal6.IN5
Digit[2] => Equal7.IN5
Digit[2] => Equal8.IN5
Digit[2] => Equal9.IN5
Digit[2] => Equal10.IN5
Digit[2] => Equal11.IN5
Digit[2] => Equal12.IN5
Digit[2] => Equal13.IN5
Digit[2] => Equal14.IN5
Digit[2] => Equal15.IN5
Digit[3] => Equal0.IN4
Digit[3] => Equal1.IN4
Digit[3] => Equal2.IN4
Digit[3] => Equal3.IN4
Digit[3] => Equal4.IN4
Digit[3] => Equal5.IN4
Digit[3] => Equal6.IN4
Digit[3] => Equal7.IN4
Digit[3] => Equal8.IN4
Digit[3] => Equal9.IN4
Digit[3] => Equal10.IN4
Digit[3] => Equal11.IN4
Digit[3] => Equal12.IN4
Digit[3] => Equal13.IN4
Digit[3] => Equal14.IN4
Digit[3] => Equal15.IN4
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE


|MikroP|ramDisp:RAMeDISP|hex_7seg:H2
Digit[0] => Equal0.IN7
Digit[0] => Equal1.IN7
Digit[0] => Equal2.IN7
Digit[0] => Equal3.IN7
Digit[0] => Equal4.IN7
Digit[0] => Equal5.IN7
Digit[0] => Equal6.IN7
Digit[0] => Equal7.IN7
Digit[0] => Equal8.IN7
Digit[0] => Equal9.IN7
Digit[0] => Equal10.IN7
Digit[0] => Equal11.IN7
Digit[0] => Equal12.IN7
Digit[0] => Equal13.IN7
Digit[0] => Equal14.IN7
Digit[0] => Equal15.IN7
Digit[1] => Equal0.IN6
Digit[1] => Equal1.IN6
Digit[1] => Equal2.IN6
Digit[1] => Equal3.IN6
Digit[1] => Equal4.IN6
Digit[1] => Equal5.IN6
Digit[1] => Equal6.IN6
Digit[1] => Equal7.IN6
Digit[1] => Equal8.IN6
Digit[1] => Equal9.IN6
Digit[1] => Equal10.IN6
Digit[1] => Equal11.IN6
Digit[1] => Equal12.IN6
Digit[1] => Equal13.IN6
Digit[1] => Equal14.IN6
Digit[1] => Equal15.IN6
Digit[2] => Equal0.IN5
Digit[2] => Equal1.IN5
Digit[2] => Equal2.IN5
Digit[2] => Equal3.IN5
Digit[2] => Equal4.IN5
Digit[2] => Equal5.IN5
Digit[2] => Equal6.IN5
Digit[2] => Equal7.IN5
Digit[2] => Equal8.IN5
Digit[2] => Equal9.IN5
Digit[2] => Equal10.IN5
Digit[2] => Equal11.IN5
Digit[2] => Equal12.IN5
Digit[2] => Equal13.IN5
Digit[2] => Equal14.IN5
Digit[2] => Equal15.IN5
Digit[3] => Equal0.IN4
Digit[3] => Equal1.IN4
Digit[3] => Equal2.IN4
Digit[3] => Equal3.IN4
Digit[3] => Equal4.IN4
Digit[3] => Equal5.IN4
Digit[3] => Equal6.IN4
Digit[3] => Equal7.IN4
Digit[3] => Equal8.IN4
Digit[3] => Equal9.IN4
Digit[3] => Equal10.IN4
Digit[3] => Equal11.IN4
Digit[3] => Equal12.IN4
Digit[3] => Equal13.IN4
Digit[3] => Equal14.IN4
Digit[3] => Equal15.IN4
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE


|MikroP|ramDisp:RAMeDISP|hex_7seg:H3
Digit[0] => Equal0.IN7
Digit[0] => Equal1.IN7
Digit[0] => Equal2.IN7
Digit[0] => Equal3.IN7
Digit[0] => Equal4.IN7
Digit[0] => Equal5.IN7
Digit[0] => Equal6.IN7
Digit[0] => Equal7.IN7
Digit[0] => Equal8.IN7
Digit[0] => Equal9.IN7
Digit[0] => Equal10.IN7
Digit[0] => Equal11.IN7
Digit[0] => Equal12.IN7
Digit[0] => Equal13.IN7
Digit[0] => Equal14.IN7
Digit[0] => Equal15.IN7
Digit[1] => Equal0.IN6
Digit[1] => Equal1.IN6
Digit[1] => Equal2.IN6
Digit[1] => Equal3.IN6
Digit[1] => Equal4.IN6
Digit[1] => Equal5.IN6
Digit[1] => Equal6.IN6
Digit[1] => Equal7.IN6
Digit[1] => Equal8.IN6
Digit[1] => Equal9.IN6
Digit[1] => Equal10.IN6
Digit[1] => Equal11.IN6
Digit[1] => Equal12.IN6
Digit[1] => Equal13.IN6
Digit[1] => Equal14.IN6
Digit[1] => Equal15.IN6
Digit[2] => Equal0.IN5
Digit[2] => Equal1.IN5
Digit[2] => Equal2.IN5
Digit[2] => Equal3.IN5
Digit[2] => Equal4.IN5
Digit[2] => Equal5.IN5
Digit[2] => Equal6.IN5
Digit[2] => Equal7.IN5
Digit[2] => Equal8.IN5
Digit[2] => Equal9.IN5
Digit[2] => Equal10.IN5
Digit[2] => Equal11.IN5
Digit[2] => Equal12.IN5
Digit[2] => Equal13.IN5
Digit[2] => Equal14.IN5
Digit[2] => Equal15.IN5
Digit[3] => Equal0.IN4
Digit[3] => Equal1.IN4
Digit[3] => Equal2.IN4
Digit[3] => Equal3.IN4
Digit[3] => Equal4.IN4
Digit[3] => Equal5.IN4
Digit[3] => Equal6.IN4
Digit[3] => Equal7.IN4
Digit[3] => Equal8.IN4
Digit[3] => Equal9.IN4
Digit[3] => Equal10.IN4
Digit[3] => Equal11.IN4
Digit[3] => Equal12.IN4
Digit[3] => Equal13.IN4
Digit[3] => Equal14.IN4
Digit[3] => Equal15.IN4
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE


|MikroP|ramDisp:RAMeDISP|hex_7seg:H4
Digit[0] => Equal0.IN7
Digit[0] => Equal1.IN7
Digit[0] => Equal2.IN7
Digit[0] => Equal3.IN7
Digit[0] => Equal4.IN7
Digit[0] => Equal5.IN7
Digit[0] => Equal6.IN7
Digit[0] => Equal7.IN7
Digit[0] => Equal8.IN7
Digit[0] => Equal9.IN7
Digit[0] => Equal10.IN7
Digit[0] => Equal11.IN7
Digit[0] => Equal12.IN7
Digit[0] => Equal13.IN7
Digit[0] => Equal14.IN7
Digit[0] => Equal15.IN7
Digit[1] => Equal0.IN6
Digit[1] => Equal1.IN6
Digit[1] => Equal2.IN6
Digit[1] => Equal3.IN6
Digit[1] => Equal4.IN6
Digit[1] => Equal5.IN6
Digit[1] => Equal6.IN6
Digit[1] => Equal7.IN6
Digit[1] => Equal8.IN6
Digit[1] => Equal9.IN6
Digit[1] => Equal10.IN6
Digit[1] => Equal11.IN6
Digit[1] => Equal12.IN6
Digit[1] => Equal13.IN6
Digit[1] => Equal14.IN6
Digit[1] => Equal15.IN6
Digit[2] => Equal0.IN5
Digit[2] => Equal1.IN5
Digit[2] => Equal2.IN5
Digit[2] => Equal3.IN5
Digit[2] => Equal4.IN5
Digit[2] => Equal5.IN5
Digit[2] => Equal6.IN5
Digit[2] => Equal7.IN5
Digit[2] => Equal8.IN5
Digit[2] => Equal9.IN5
Digit[2] => Equal10.IN5
Digit[2] => Equal11.IN5
Digit[2] => Equal12.IN5
Digit[2] => Equal13.IN5
Digit[2] => Equal14.IN5
Digit[2] => Equal15.IN5
Digit[3] => Equal0.IN4
Digit[3] => Equal1.IN4
Digit[3] => Equal2.IN4
Digit[3] => Equal3.IN4
Digit[3] => Equal4.IN4
Digit[3] => Equal5.IN4
Digit[3] => Equal6.IN4
Digit[3] => Equal7.IN4
Digit[3] => Equal8.IN4
Digit[3] => Equal9.IN4
Digit[3] => Equal10.IN4
Digit[3] => Equal11.IN4
Digit[3] => Equal12.IN4
Digit[3] => Equal13.IN4
Digit[3] => Equal14.IN4
Digit[3] => Equal15.IN4
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE


|MikroP|ROM_PC_UC:ROM_PC_UC0
clk => program_counter:pc_instance.clk
clk => rom:rom_instance.clk
clk => un_controle:un_control_instance.clk
rst => program_counter:pc_instance.rst
rst => un_controle:un_control_instance.rst
addr[0] <= program_counter:pc_instance.data_out[0]
addr[1] <= program_counter:pc_instance.data_out[1]
addr[2] <= program_counter:pc_instance.data_out[2]
addr[3] <= program_counter:pc_instance.data_out[3]
addr[4] <= program_counter:pc_instance.data_out[4]
addr[5] <= program_counter:pc_instance.data_out[5]
addr[6] <= program_counter:pc_instance.data_out[6]
addr[7] <= program_counter:pc_instance.data_out[7]
addr[8] <= program_counter:pc_instance.data_out[8]
addr[9] <= program_counter:pc_instance.data_out[9]
addr[10] <= program_counter:pc_instance.data_out[10]
addr[11] <= program_counter:pc_instance.data_out[11]
addr[12] <= program_counter:pc_instance.data_out[12]
addr[13] <= program_counter:pc_instance.data_out[13]
addr[14] <= program_counter:pc_instance.data_out[14]
addr[15] <= program_counter:pc_instance.data_out[15]
data[0] <= rom:rom_instance.dado[0]
data[1] <= rom:rom_instance.dado[1]
data[2] <= rom:rom_instance.dado[2]
data[3] <= rom:rom_instance.dado[3]
data[4] <= rom:rom_instance.dado[4]
data[5] <= rom:rom_instance.dado[5]
data[6] <= rom:rom_instance.dado[6]
data[7] <= rom:rom_instance.dado[7]
data[8] <= rom:rom_instance.dado[8]
data[9] <= rom:rom_instance.dado[9]
data[10] <= rom:rom_instance.dado[10]
data[11] <= rom:rom_instance.dado[11]
data[12] <= rom:rom_instance.dado[12]
data[13] <= rom:rom_instance.dado[13]
data[14] <= rom:rom_instance.dado[14]
data[15] <= rom:rom_instance.dado[15]
data[16] <= rom:rom_instance.dado[16]
data[17] <= rom:rom_instance.dado[17]
data[18] <= rom:rom_instance.dado[18]
data[19] <= rom:rom_instance.dado[19]
data[20] <= rom:rom_instance.dado[20]
data[21] <= rom:rom_instance.dado[21]
data[22] <= rom:rom_instance.dado[22]
data[23] <= rom:rom_instance.dado[23]
data[24] <= rom:rom_instance.dado[24]
data[25] <= rom:rom_instance.dado[25]
data[26] <= rom:rom_instance.dado[26]
data[27] <= rom:rom_instance.dado[27]
data[28] <= rom:rom_instance.dado[28]
data[29] <= rom:rom_instance.dado[29]
data[30] <= rom:rom_instance.dado[30]
data[31] <= rom:rom_instance.dado[31]
debug_reg[0] => un_controle:un_control_instance.debug_reg[0]
debug_reg[1] => un_controle:un_control_instance.debug_reg[1]
debug_reg[2] => un_controle:un_control_instance.debug_reg[2]
debug_valor[0] <= un_controle:un_control_instance.debug_valor[0]
debug_valor[1] <= un_controle:un_control_instance.debug_valor[1]
debug_valor[2] <= un_controle:un_control_instance.debug_valor[2]
debug_valor[3] <= un_controle:un_control_instance.debug_valor[3]
debug_valor[4] <= un_controle:un_control_instance.debug_valor[4]
debug_valor[5] <= un_controle:un_control_instance.debug_valor[5]
debug_valor[6] <= un_controle:un_control_instance.debug_valor[6]
debug_valor[7] <= un_controle:un_control_instance.debug_valor[7]
debug_valor[8] <= un_controle:un_control_instance.debug_valor[8]
debug_valor[9] <= un_controle:un_control_instance.debug_valor[9]
debug_valor[10] <= un_controle:un_control_instance.debug_valor[10]
debug_valor[11] <= un_controle:un_control_instance.debug_valor[11]
debug_valor[12] <= un_controle:un_control_instance.debug_valor[12]
debug_valor[13] <= un_controle:un_control_instance.debug_valor[13]
debug_valor[14] <= un_controle:un_control_instance.debug_valor[14]
debug_valor[15] <= un_controle:un_control_instance.debug_valor[15]


|MikroP|ROM_PC_UC:ROM_PC_UC0|program_counter:pc_instance
data_in[0] => counter[0].DATAIN
data_in[1] => counter[1].DATAIN
data_in[2] => counter[2].DATAIN
data_in[3] => counter[3].DATAIN
data_in[4] => counter[4].DATAIN
data_in[5] => counter[5].DATAIN
data_in[6] => counter[6].DATAIN
data_in[7] => counter[7].DATAIN
data_in[8] => counter[8].DATAIN
data_in[9] => counter[9].DATAIN
data_in[10] => counter[10].DATAIN
data_in[11] => counter[11].DATAIN
data_in[12] => counter[12].DATAIN
data_in[13] => counter[13].DATAIN
data_in[14] => counter[14].DATAIN
data_in[15] => counter[15].DATAIN
data_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= counter[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= counter[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= counter[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= counter[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= counter[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= counter[15].DB_MAX_OUTPUT_PORT_TYPE
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
rst => counter[10].ACLR
rst => counter[11].ACLR
rst => counter[12].ACLR
rst => counter[13].ACLR
rst => counter[14].ACLR
rst => counter[15].ACLR
wr_en => counter[15].ENA
wr_en => counter[14].ENA
wr_en => counter[13].ENA
wr_en => counter[12].ENA
wr_en => counter[11].ENA
wr_en => counter[10].ENA
wr_en => counter[9].ENA
wr_en => counter[8].ENA
wr_en => counter[7].ENA
wr_en => counter[6].ENA
wr_en => counter[5].ENA
wr_en => counter[4].ENA
wr_en => counter[3].ENA
wr_en => counter[2].ENA
wr_en => counter[1].ENA
wr_en => counter[0].ENA


|MikroP|ROM_PC_UC:ROM_PC_UC0|rom:rom_instance
clk => dado[0]~reg0.CLK
clk => dado[1]~reg0.CLK
clk => dado[2]~reg0.CLK
clk => dado[3]~reg0.CLK
clk => dado[4]~reg0.CLK
clk => dado[5]~reg0.CLK
clk => dado[6]~reg0.CLK
clk => dado[7]~reg0.CLK
clk => dado[8]~reg0.CLK
clk => dado[9]~reg0.CLK
clk => dado[10]~reg0.CLK
clk => dado[11]~reg0.CLK
clk => dado[12]~reg0.CLK
clk => dado[13]~reg0.CLK
clk => dado[14]~reg0.CLK
clk => dado[15]~reg0.CLK
clk => dado[16]~reg0.CLK
clk => dado[17]~reg0.CLK
clk => dado[18]~reg0.CLK
clk => dado[19]~reg0.CLK
clk => dado[20]~reg0.CLK
clk => dado[21]~reg0.CLK
clk => dado[22]~reg0.CLK
clk => dado[23]~reg0.CLK
clk => dado[24]~reg0.CLK
clk => dado[25]~reg0.CLK
clk => dado[26]~reg0.CLK
clk => dado[27]~reg0.CLK
clk => dado[28]~reg0.CLK
clk => dado[29]~reg0.CLK
clk => dado[30]~reg0.CLK
clk => dado[31]~reg0.CLK
endereco[0] => Mux0.IN134
endereco[0] => Mux1.IN134
endereco[0] => Mux2.IN134
endereco[0] => Mux3.IN134
endereco[0] => Mux4.IN134
endereco[0] => Mux5.IN134
endereco[0] => Mux6.IN134
endereco[0] => Mux7.IN134
endereco[0] => Mux8.IN134
endereco[0] => Mux9.IN134
endereco[0] => Mux10.IN134
endereco[0] => Mux11.IN134
endereco[0] => Mux12.IN134
endereco[0] => Mux13.IN134
endereco[0] => Mux14.IN134
endereco[0] => Mux15.IN134
endereco[0] => Mux16.IN134
endereco[0] => Mux17.IN134
endereco[1] => Mux0.IN133
endereco[1] => Mux1.IN133
endereco[1] => Mux2.IN133
endereco[1] => Mux3.IN133
endereco[1] => Mux4.IN133
endereco[1] => Mux5.IN133
endereco[1] => Mux6.IN133
endereco[1] => Mux7.IN133
endereco[1] => Mux8.IN133
endereco[1] => Mux9.IN133
endereco[1] => Mux10.IN133
endereco[1] => Mux11.IN133
endereco[1] => Mux12.IN133
endereco[1] => Mux13.IN133
endereco[1] => Mux14.IN133
endereco[1] => Mux15.IN133
endereco[1] => Mux16.IN133
endereco[1] => Mux17.IN133
endereco[2] => Mux0.IN132
endereco[2] => Mux1.IN132
endereco[2] => Mux2.IN132
endereco[2] => Mux3.IN132
endereco[2] => Mux4.IN132
endereco[2] => Mux5.IN132
endereco[2] => Mux6.IN132
endereco[2] => Mux7.IN132
endereco[2] => Mux8.IN132
endereco[2] => Mux9.IN132
endereco[2] => Mux10.IN132
endereco[2] => Mux11.IN132
endereco[2] => Mux12.IN132
endereco[2] => Mux13.IN132
endereco[2] => Mux14.IN132
endereco[2] => Mux15.IN132
endereco[2] => Mux16.IN132
endereco[2] => Mux17.IN132
endereco[3] => Mux0.IN131
endereco[3] => Mux1.IN131
endereco[3] => Mux2.IN131
endereco[3] => Mux3.IN131
endereco[3] => Mux4.IN131
endereco[3] => Mux5.IN131
endereco[3] => Mux6.IN131
endereco[3] => Mux7.IN131
endereco[3] => Mux8.IN131
endereco[3] => Mux9.IN131
endereco[3] => Mux10.IN131
endereco[3] => Mux11.IN131
endereco[3] => Mux12.IN131
endereco[3] => Mux13.IN131
endereco[3] => Mux14.IN131
endereco[3] => Mux15.IN131
endereco[3] => Mux16.IN131
endereco[3] => Mux17.IN131
endereco[4] => Mux0.IN130
endereco[4] => Mux1.IN130
endereco[4] => Mux2.IN130
endereco[4] => Mux3.IN130
endereco[4] => Mux4.IN130
endereco[4] => Mux5.IN130
endereco[4] => Mux6.IN130
endereco[4] => Mux7.IN130
endereco[4] => Mux8.IN130
endereco[4] => Mux9.IN130
endereco[4] => Mux10.IN130
endereco[4] => Mux11.IN130
endereco[4] => Mux12.IN130
endereco[4] => Mux13.IN130
endereco[4] => Mux14.IN130
endereco[4] => Mux15.IN130
endereco[4] => Mux16.IN130
endereco[4] => Mux17.IN130
endereco[5] => Mux0.IN129
endereco[5] => Mux1.IN129
endereco[5] => Mux2.IN129
endereco[5] => Mux3.IN129
endereco[5] => Mux4.IN129
endereco[5] => Mux5.IN129
endereco[5] => Mux6.IN129
endereco[5] => Mux7.IN129
endereco[5] => Mux8.IN129
endereco[5] => Mux9.IN129
endereco[5] => Mux10.IN129
endereco[5] => Mux11.IN129
endereco[5] => Mux12.IN129
endereco[5] => Mux13.IN129
endereco[5] => Mux14.IN129
endereco[5] => Mux15.IN129
endereco[5] => Mux16.IN129
endereco[5] => Mux17.IN129
endereco[6] => Mux0.IN128
endereco[6] => Mux1.IN128
endereco[6] => Mux2.IN128
endereco[6] => Mux3.IN128
endereco[6] => Mux4.IN128
endereco[6] => Mux5.IN128
endereco[6] => Mux6.IN128
endereco[6] => Mux7.IN128
endereco[6] => Mux8.IN128
endereco[6] => Mux9.IN128
endereco[6] => Mux10.IN128
endereco[6] => Mux11.IN128
endereco[6] => Mux12.IN128
endereco[6] => Mux13.IN128
endereco[6] => Mux14.IN128
endereco[6] => Mux15.IN128
endereco[6] => Mux16.IN128
endereco[6] => Mux17.IN128
endereco[7] => ~NO_FANOUT~
endereco[8] => ~NO_FANOUT~
endereco[9] => ~NO_FANOUT~
endereco[10] => ~NO_FANOUT~
endereco[11] => ~NO_FANOUT~
endereco[12] => ~NO_FANOUT~
endereco[13] => ~NO_FANOUT~
endereco[14] => ~NO_FANOUT~
endereco[15] => ~NO_FANOUT~
dado[0] <= dado[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[1] <= dado[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[2] <= dado[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[3] <= dado[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[4] <= dado[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[5] <= dado[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[6] <= dado[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[7] <= dado[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[8] <= dado[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[9] <= dado[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[10] <= dado[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[11] <= dado[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[12] <= dado[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[13] <= dado[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[14] <= dado[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[15] <= dado[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[16] <= dado[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[17] <= dado[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[18] <= dado[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[19] <= dado[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[20] <= dado[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[21] <= dado[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[22] <= dado[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[23] <= dado[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[24] <= dado[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[25] <= dado[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[26] <= dado[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[27] <= dado[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[28] <= dado[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[29] <= dado[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[30] <= dado[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dado[31] <= dado[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance
clk => maq_estados:maq_instance.clk
clk => ULARegs:ULARegs_instance.CLK
dado_rom[0] => ULARegs:ULARegs_instance.in_ext[0]
dado_rom[0] => const[0].DATAIN
dado_rom[1] => ULARegs:ULARegs_instance.in_ext[1]
dado_rom[1] => const[1].DATAIN
dado_rom[2] => ULARegs:ULARegs_instance.in_ext[2]
dado_rom[2] => const[2].DATAIN
dado_rom[3] => ULARegs:ULARegs_instance.in_ext[3]
dado_rom[3] => const[3].DATAIN
dado_rom[4] => ULARegs:ULARegs_instance.in_ext[4]
dado_rom[4] => const[4].DATAIN
dado_rom[5] => ULARegs:ULARegs_instance.in_ext[5]
dado_rom[5] => const[5].DATAIN
dado_rom[6] => ULARegs:ULARegs_instance.in_ext[6]
dado_rom[6] => const[6].DATAIN
dado_rom[7] => ULARegs:ULARegs_instance.in_ext[7]
dado_rom[7] => const[7].DATAIN
dado_rom[8] => ULARegs:ULARegs_instance.in_ext[8]
dado_rom[8] => const[8].DATAIN
dado_rom[9] => ULARegs:ULARegs_instance.in_ext[9]
dado_rom[9] => const[9].DATAIN
dado_rom[10] => ULARegs:ULARegs_instance.in_ext[10]
dado_rom[10] => const[10].DATAIN
dado_rom[11] => ULARegs:ULARegs_instance.in_ext[11]
dado_rom[11] => const[11].DATAIN
dado_rom[12] => ULARegs:ULARegs_instance.in_ext[12]
dado_rom[12] => const[12].DATAIN
dado_rom[13] => ULARegs:ULARegs_instance.in_ext[13]
dado_rom[13] => const[13].DATAIN
dado_rom[14] => ULARegs:ULARegs_instance.in_ext[14]
dado_rom[14] => const[14].DATAIN
dado_rom[15] => ULARegs:ULARegs_instance.in_ext[15]
dado_rom[15] => const[15].DATAIN
dado_rom[16] => ULARegs:ULARegs_instance.A2[0]
dado_rom[17] => ULARegs:ULARegs_instance.A2[1]
dado_rom[18] => ULARegs:ULARegs_instance.A2[2]
dado_rom[19] => ULARegs:ULARegs_instance.A1[0]
dado_rom[20] => ULARegs:ULARegs_instance.A1[1]
dado_rom[21] => ULARegs:ULARegs_instance.A1[2]
dado_rom[22] => sRegA[0].DATAB
dado_rom[22] => sSelFlag.IN1
dado_rom[22] => sSelFlag.IN1
dado_rom[23] => sRegA[1].DATAB
dado_rom[24] => sRegA[2].DATAB
dado_rom[25] => ULARegs:ULARegs_instance.op[0]
dado_rom[26] => ULARegs:ULARegs_instance.op[1]
dado_rom[27] => ULARegs:ULARegs_instance.op[2]
dado_rom[28] => ULARegs:ULARegs_instance.select_MUX
dado_rom[29] => sSelFlag.IN1
dado_rom[29] => sSelFlag.IN1
dado_rom[30] => sJumpCond.IN1
dado_rom[30] => sJump_en.IN0
dado_rom[31] => sJump_en.IN1
dado_rom[31] => sJump_en.IN1
dado_rom[31] => sRegA[2].OUTPUTSELECT
dado_rom[31] => sRegA[1].OUTPUTSELECT
dado_rom[31] => sRegA[0].OUTPUTSELECT
rst => maq_estados:maq_instance.rst_maq
rst => ULARegs:ULARegs_instance.rst
jump_en <= sJump_en.DB_MAX_OUTPUT_PORT_TYPE
const[0] <= dado_rom[0].DB_MAX_OUTPUT_PORT_TYPE
const[1] <= dado_rom[1].DB_MAX_OUTPUT_PORT_TYPE
const[2] <= dado_rom[2].DB_MAX_OUTPUT_PORT_TYPE
const[3] <= dado_rom[3].DB_MAX_OUTPUT_PORT_TYPE
const[4] <= dado_rom[4].DB_MAX_OUTPUT_PORT_TYPE
const[5] <= dado_rom[5].DB_MAX_OUTPUT_PORT_TYPE
const[6] <= dado_rom[6].DB_MAX_OUTPUT_PORT_TYPE
const[7] <= dado_rom[7].DB_MAX_OUTPUT_PORT_TYPE
const[8] <= dado_rom[8].DB_MAX_OUTPUT_PORT_TYPE
const[9] <= dado_rom[9].DB_MAX_OUTPUT_PORT_TYPE
const[10] <= dado_rom[10].DB_MAX_OUTPUT_PORT_TYPE
const[11] <= dado_rom[11].DB_MAX_OUTPUT_PORT_TYPE
const[12] <= dado_rom[12].DB_MAX_OUTPUT_PORT_TYPE
const[13] <= dado_rom[13].DB_MAX_OUTPUT_PORT_TYPE
const[14] <= dado_rom[14].DB_MAX_OUTPUT_PORT_TYPE
const[15] <= dado_rom[15].DB_MAX_OUTPUT_PORT_TYPE
wr_en <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
debug_reg[0] => ULARegs:ULARegs_instance.debug_reg[0]
debug_reg[1] => ULARegs:ULARegs_instance.debug_reg[1]
debug_reg[2] => ULARegs:ULARegs_instance.debug_reg[2]
debug_valor[0] <= ULARegs:ULARegs_instance.debug_valor[0]
debug_valor[1] <= ULARegs:ULARegs_instance.debug_valor[1]
debug_valor[2] <= ULARegs:ULARegs_instance.debug_valor[2]
debug_valor[3] <= ULARegs:ULARegs_instance.debug_valor[3]
debug_valor[4] <= ULARegs:ULARegs_instance.debug_valor[4]
debug_valor[5] <= ULARegs:ULARegs_instance.debug_valor[5]
debug_valor[6] <= ULARegs:ULARegs_instance.debug_valor[6]
debug_valor[7] <= ULARegs:ULARegs_instance.debug_valor[7]
debug_valor[8] <= ULARegs:ULARegs_instance.debug_valor[8]
debug_valor[9] <= ULARegs:ULARegs_instance.debug_valor[9]
debug_valor[10] <= ULARegs:ULARegs_instance.debug_valor[10]
debug_valor[11] <= ULARegs:ULARegs_instance.debug_valor[11]
debug_valor[12] <= ULARegs:ULARegs_instance.debug_valor[12]
debug_valor[13] <= ULARegs:ULARegs_instance.debug_valor[13]
debug_valor[14] <= ULARegs:ULARegs_instance.debug_valor[14]
debug_valor[15] <= ULARegs:ULARegs_instance.debug_valor[15]


|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance|maq_estados:maq_instance
estado[0] <= s_estado[0].DB_MAX_OUTPUT_PORT_TYPE
estado[1] <= s_estado[1].DB_MAX_OUTPUT_PORT_TYPE
clk => s_estado[0].CLK
clk => s_estado[1].CLK
rst_maq => s_estado[0].ACLR
rst_maq => s_estado[1].ACLR


|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance|ULARegs:ULARegs_instance
A1[0] => RegistersBank:rb.A1[0]
A1[1] => RegistersBank:rb.A1[1]
A1[2] => RegistersBank:rb.A1[2]
A2[0] => RegistersBank:rb.A2[0]
A2[1] => RegistersBank:rb.A2[1]
A2[2] => RegistersBank:rb.A2[2]
A3[0] => RegistersBank:rb.A3[0]
A3[1] => RegistersBank:rb.A3[1]
A3[2] => RegistersBank:rb.A3[2]
WE3 => RegistersBank:rb.WE3
CLK => RegistersBank:rb.CLK
rst => RegistersBank:rb.rst
op[0] => ULA:ula0.op[0]
op[1] => ULA:ula0.op[1]
op[2] => ULA:ula0.op[2]
flags[0] <= ULA:ula0.flags[0]
flags[1] <= ULA:ula0.flags[1]
in_ext[0] => s_out_MUX.DATAB
in_ext[1] => s_out_MUX.DATAB
in_ext[2] => s_out_MUX.DATAB
in_ext[3] => s_out_MUX.DATAB
in_ext[4] => s_out_MUX.DATAB
in_ext[5] => s_out_MUX.DATAB
in_ext[6] => s_out_MUX.DATAB
in_ext[7] => s_out_MUX.DATAB
in_ext[8] => s_out_MUX.DATAB
in_ext[9] => s_out_MUX.DATAB
in_ext[10] => s_out_MUX.DATAB
in_ext[11] => s_out_MUX.DATAB
in_ext[12] => s_out_MUX.DATAB
in_ext[13] => s_out_MUX.DATAB
in_ext[14] => s_out_MUX.DATAB
in_ext[15] => s_out_MUX.DATAB
select_MUX => s_out_MUX.OUTPUTSELECT
select_MUX => s_out_MUX.OUTPUTSELECT
select_MUX => s_out_MUX.OUTPUTSELECT
select_MUX => s_out_MUX.OUTPUTSELECT
select_MUX => s_out_MUX.OUTPUTSELECT
select_MUX => s_out_MUX.OUTPUTSELECT
select_MUX => s_out_MUX.OUTPUTSELECT
select_MUX => s_out_MUX.OUTPUTSELECT
select_MUX => s_out_MUX.OUTPUTSELECT
select_MUX => s_out_MUX.OUTPUTSELECT
select_MUX => s_out_MUX.OUTPUTSELECT
select_MUX => s_out_MUX.OUTPUTSELECT
select_MUX => s_out_MUX.OUTPUTSELECT
select_MUX => s_out_MUX.OUTPUTSELECT
select_MUX => s_out_MUX.OUTPUTSELECT
select_MUX => s_out_MUX.OUTPUTSELECT
select_MUX => s_in_B[15].OUTPUTSELECT
select_MUX => s_in_B[14].OUTPUTSELECT
select_MUX => s_in_B[13].OUTPUTSELECT
select_MUX => s_in_B[12].OUTPUTSELECT
select_MUX => s_in_B[11].OUTPUTSELECT
select_MUX => s_in_B[10].OUTPUTSELECT
select_MUX => s_in_B[9].OUTPUTSELECT
select_MUX => s_in_B[8].OUTPUTSELECT
select_MUX => s_in_B[7].OUTPUTSELECT
select_MUX => s_in_B[6].OUTPUTSELECT
select_MUX => s_in_B[5].OUTPUTSELECT
select_MUX => s_in_B[4].OUTPUTSELECT
select_MUX => s_in_B[3].OUTPUTSELECT
select_MUX => s_in_B[2].OUTPUTSELECT
select_MUX => s_in_B[1].OUTPUTSELECT
select_MUX => s_in_B[0].OUTPUTSELECT
debug_reg[0] => RegistersBank:rb.debug_reg[0]
debug_reg[1] => RegistersBank:rb.debug_reg[1]
debug_reg[2] => RegistersBank:rb.debug_reg[2]
debug_valor[0] <= RegistersBank:rb.debug_valor[0]
debug_valor[1] <= RegistersBank:rb.debug_valor[1]
debug_valor[2] <= RegistersBank:rb.debug_valor[2]
debug_valor[3] <= RegistersBank:rb.debug_valor[3]
debug_valor[4] <= RegistersBank:rb.debug_valor[4]
debug_valor[5] <= RegistersBank:rb.debug_valor[5]
debug_valor[6] <= RegistersBank:rb.debug_valor[6]
debug_valor[7] <= RegistersBank:rb.debug_valor[7]
debug_valor[8] <= RegistersBank:rb.debug_valor[8]
debug_valor[9] <= RegistersBank:rb.debug_valor[9]
debug_valor[10] <= RegistersBank:rb.debug_valor[10]
debug_valor[11] <= RegistersBank:rb.debug_valor[11]
debug_valor[12] <= RegistersBank:rb.debug_valor[12]
debug_valor[13] <= RegistersBank:rb.debug_valor[13]
debug_valor[14] <= RegistersBank:rb.debug_valor[14]
debug_valor[15] <= RegistersBank:rb.debug_valor[15]


|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance|ULARegs:ULARegs_instance|ULA:ula0
in_A[0] => Mult0.IN15
in_A[0] => Add0.IN32
in_A[0] => RESULT.IN0
in_A[0] => Mod0.IN15
in_A[0] => Div0.IN15
in_A[0] => Add1.IN16
in_A[0] => LessThan0.IN16
in_A[0] => tmp.DATAB
in_A[1] => Mult0.IN14
in_A[1] => Add0.IN31
in_A[1] => RESULT.IN0
in_A[1] => Mod0.IN14
in_A[1] => Div0.IN14
in_A[1] => Add1.IN15
in_A[1] => LessThan0.IN15
in_A[1] => tmp.DATAB
in_A[2] => Mult0.IN13
in_A[2] => Add0.IN30
in_A[2] => RESULT.IN0
in_A[2] => Mod0.IN13
in_A[2] => Div0.IN13
in_A[2] => Add1.IN14
in_A[2] => LessThan0.IN14
in_A[2] => tmp.DATAB
in_A[3] => Mult0.IN12
in_A[3] => Add0.IN29
in_A[3] => RESULT.IN0
in_A[3] => Mod0.IN12
in_A[3] => Div0.IN12
in_A[3] => Add1.IN13
in_A[3] => LessThan0.IN13
in_A[3] => tmp.DATAB
in_A[4] => Mult0.IN11
in_A[4] => Add0.IN28
in_A[4] => RESULT.IN0
in_A[4] => Mod0.IN11
in_A[4] => Div0.IN11
in_A[4] => Add1.IN12
in_A[4] => LessThan0.IN12
in_A[4] => tmp.DATAB
in_A[5] => Mult0.IN10
in_A[5] => Add0.IN27
in_A[5] => RESULT.IN0
in_A[5] => Mod0.IN10
in_A[5] => Div0.IN10
in_A[5] => Add1.IN11
in_A[5] => LessThan0.IN11
in_A[5] => tmp.DATAB
in_A[6] => Mult0.IN9
in_A[6] => Add0.IN26
in_A[6] => RESULT.IN0
in_A[6] => Mod0.IN9
in_A[6] => Div0.IN9
in_A[6] => Add1.IN10
in_A[6] => LessThan0.IN10
in_A[6] => tmp.DATAB
in_A[7] => Mult0.IN8
in_A[7] => Add0.IN25
in_A[7] => RESULT.IN0
in_A[7] => Mod0.IN8
in_A[7] => Div0.IN8
in_A[7] => Add1.IN9
in_A[7] => LessThan0.IN9
in_A[7] => tmp.DATAB
in_A[8] => Mult0.IN7
in_A[8] => Add0.IN24
in_A[8] => RESULT.IN0
in_A[8] => Mod0.IN7
in_A[8] => Div0.IN7
in_A[8] => Add1.IN8
in_A[8] => LessThan0.IN8
in_A[8] => tmp.DATAB
in_A[9] => Mult0.IN6
in_A[9] => Add0.IN23
in_A[9] => RESULT.IN0
in_A[9] => Mod0.IN6
in_A[9] => Div0.IN6
in_A[9] => Add1.IN7
in_A[9] => LessThan0.IN7
in_A[9] => tmp.DATAB
in_A[10] => Mult0.IN5
in_A[10] => Add0.IN22
in_A[10] => RESULT.IN0
in_A[10] => Mod0.IN5
in_A[10] => Div0.IN5
in_A[10] => Add1.IN6
in_A[10] => LessThan0.IN6
in_A[10] => tmp.DATAB
in_A[11] => Mult0.IN4
in_A[11] => Add0.IN21
in_A[11] => RESULT.IN0
in_A[11] => Mod0.IN4
in_A[11] => Div0.IN4
in_A[11] => Add1.IN5
in_A[11] => LessThan0.IN5
in_A[11] => tmp.DATAB
in_A[12] => Mult0.IN3
in_A[12] => Add0.IN20
in_A[12] => RESULT.IN0
in_A[12] => Mod0.IN3
in_A[12] => Div0.IN3
in_A[12] => Add1.IN4
in_A[12] => LessThan0.IN4
in_A[12] => tmp.DATAB
in_A[13] => Mult0.IN2
in_A[13] => Add0.IN19
in_A[13] => RESULT.IN0
in_A[13] => Mod0.IN2
in_A[13] => Div0.IN2
in_A[13] => Add1.IN3
in_A[13] => LessThan0.IN3
in_A[13] => tmp.DATAB
in_A[14] => Mult0.IN1
in_A[14] => Add0.IN18
in_A[14] => RESULT.IN0
in_A[14] => Mod0.IN1
in_A[14] => Div0.IN1
in_A[14] => Add1.IN2
in_A[14] => LessThan0.IN2
in_A[14] => tmp.DATAB
in_A[15] => Mult0.IN0
in_A[15] => Add0.IN17
in_A[15] => RESULT.IN0
in_A[15] => Mod0.IN0
in_A[15] => Div0.IN0
in_A[15] => Add1.IN1
in_A[15] => LessThan0.IN1
in_A[15] => tmp.DATAB
in_B[0] => Mult0.IN31
in_B[0] => RESULT.IN1
in_B[0] => Equal5.IN31
in_B[0] => Mod0.IN31
in_B[0] => Div0.IN31
in_B[0] => Add1.IN32
in_B[0] => LessThan0.IN32
in_B[0] => Add0.IN16
in_B[1] => Mult0.IN30
in_B[1] => RESULT.IN1
in_B[1] => Equal5.IN30
in_B[1] => Mod0.IN30
in_B[1] => Div0.IN30
in_B[1] => Add1.IN31
in_B[1] => LessThan0.IN31
in_B[1] => Add0.IN15
in_B[2] => Mult0.IN29
in_B[2] => RESULT.IN1
in_B[2] => Equal5.IN29
in_B[2] => Mod0.IN29
in_B[2] => Div0.IN29
in_B[2] => Add1.IN30
in_B[2] => LessThan0.IN30
in_B[2] => Add0.IN14
in_B[3] => Mult0.IN28
in_B[3] => RESULT.IN1
in_B[3] => Equal5.IN28
in_B[3] => Mod0.IN28
in_B[3] => Div0.IN28
in_B[3] => Add1.IN29
in_B[3] => LessThan0.IN29
in_B[3] => Add0.IN13
in_B[4] => Mult0.IN27
in_B[4] => RESULT.IN1
in_B[4] => Equal5.IN27
in_B[4] => Mod0.IN27
in_B[4] => Div0.IN27
in_B[4] => Add1.IN28
in_B[4] => LessThan0.IN28
in_B[4] => Add0.IN12
in_B[5] => Mult0.IN26
in_B[5] => RESULT.IN1
in_B[5] => Equal5.IN26
in_B[5] => Mod0.IN26
in_B[5] => Div0.IN26
in_B[5] => Add1.IN27
in_B[5] => LessThan0.IN27
in_B[5] => Add0.IN11
in_B[6] => Mult0.IN25
in_B[6] => RESULT.IN1
in_B[6] => Equal5.IN25
in_B[6] => Mod0.IN25
in_B[6] => Div0.IN25
in_B[6] => Add1.IN26
in_B[6] => LessThan0.IN26
in_B[6] => Add0.IN10
in_B[7] => Mult0.IN24
in_B[7] => RESULT.IN1
in_B[7] => Equal5.IN24
in_B[7] => Mod0.IN24
in_B[7] => Div0.IN24
in_B[7] => Add1.IN25
in_B[7] => LessThan0.IN25
in_B[7] => Add0.IN9
in_B[8] => Mult0.IN23
in_B[8] => RESULT.IN1
in_B[8] => Equal5.IN23
in_B[8] => Mod0.IN23
in_B[8] => Div0.IN23
in_B[8] => Add1.IN24
in_B[8] => LessThan0.IN24
in_B[8] => Add0.IN8
in_B[9] => Mult0.IN22
in_B[9] => RESULT.IN1
in_B[9] => Equal5.IN22
in_B[9] => Mod0.IN22
in_B[9] => Div0.IN22
in_B[9] => Add1.IN23
in_B[9] => LessThan0.IN23
in_B[9] => Add0.IN7
in_B[10] => Mult0.IN21
in_B[10] => RESULT.IN1
in_B[10] => Equal5.IN21
in_B[10] => Mod0.IN21
in_B[10] => Div0.IN21
in_B[10] => Add1.IN22
in_B[10] => LessThan0.IN22
in_B[10] => Add0.IN6
in_B[11] => Mult0.IN20
in_B[11] => RESULT.IN1
in_B[11] => Equal5.IN20
in_B[11] => Mod0.IN20
in_B[11] => Div0.IN20
in_B[11] => Add1.IN21
in_B[11] => LessThan0.IN21
in_B[11] => Add0.IN5
in_B[12] => Mult0.IN19
in_B[12] => RESULT.IN1
in_B[12] => Equal5.IN19
in_B[12] => Mod0.IN19
in_B[12] => Div0.IN19
in_B[12] => Add1.IN20
in_B[12] => LessThan0.IN20
in_B[12] => Add0.IN4
in_B[13] => Mult0.IN18
in_B[13] => RESULT.IN1
in_B[13] => Equal5.IN18
in_B[13] => Mod0.IN18
in_B[13] => Div0.IN18
in_B[13] => Add1.IN19
in_B[13] => LessThan0.IN19
in_B[13] => Add0.IN3
in_B[14] => Mult0.IN17
in_B[14] => RESULT.IN1
in_B[14] => Equal5.IN17
in_B[14] => Mod0.IN17
in_B[14] => Div0.IN17
in_B[14] => Add1.IN18
in_B[14] => LessThan0.IN18
in_B[14] => Add0.IN2
in_B[15] => Mult0.IN16
in_B[15] => RESULT.IN1
in_B[15] => Equal5.IN16
in_B[15] => Mod0.IN16
in_B[15] => Div0.IN16
in_B[15] => Add1.IN17
in_B[15] => LessThan0.IN17
in_B[15] => Add0.IN1
op[0] => Equal0.IN5
op[0] => Equal1.IN5
op[0] => Equal2.IN5
op[0] => Equal3.IN5
op[0] => Equal4.IN5
op[0] => Equal6.IN5
op[0] => Equal7.IN5
op[1] => Equal0.IN4
op[1] => Equal1.IN4
op[1] => Equal2.IN4
op[1] => Equal3.IN4
op[1] => Equal4.IN4
op[1] => Equal6.IN4
op[1] => Equal7.IN4
op[2] => Equal0.IN3
op[2] => Equal1.IN3
op[2] => Equal2.IN3
op[2] => Equal3.IN3
op[2] => Equal4.IN3
op[2] => Equal6.IN3
op[2] => Equal7.IN3
out_ULA[0] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[1] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[2] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[3] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[4] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[5] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[6] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[7] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[8] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[9] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[10] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[11] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[12] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[13] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[14] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[15] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
flags[0] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
flags[1] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE


|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance|ULARegs:ULARegs_instance|RegistersBank:rb
A1[0] => Equal0.IN5
A1[0] => Equal1.IN5
A1[0] => Equal2.IN5
A1[0] => Equal3.IN5
A1[0] => Equal4.IN5
A1[0] => Equal5.IN5
A1[0] => Equal6.IN5
A1[1] => Equal0.IN4
A1[1] => Equal1.IN4
A1[1] => Equal2.IN4
A1[1] => Equal3.IN4
A1[1] => Equal4.IN4
A1[1] => Equal5.IN4
A1[1] => Equal6.IN4
A1[2] => Equal0.IN3
A1[2] => Equal1.IN3
A1[2] => Equal2.IN3
A1[2] => Equal3.IN3
A1[2] => Equal4.IN3
A1[2] => Equal5.IN3
A1[2] => Equal6.IN3
A2[0] => Equal7.IN5
A2[0] => Equal8.IN5
A2[0] => Equal9.IN5
A2[0] => Equal10.IN5
A2[0] => Equal11.IN5
A2[0] => Equal12.IN5
A2[0] => Equal13.IN5
A2[1] => Equal7.IN4
A2[1] => Equal8.IN4
A2[1] => Equal9.IN4
A2[1] => Equal10.IN4
A2[1] => Equal11.IN4
A2[1] => Equal12.IN4
A2[1] => Equal13.IN4
A2[2] => Equal7.IN3
A2[2] => Equal8.IN3
A2[2] => Equal9.IN3
A2[2] => Equal10.IN3
A2[2] => Equal11.IN3
A2[2] => Equal12.IN3
A2[2] => Equal13.IN3
WD3[0] => register_comp:rg0.reg_in[0]
WD3[0] => register_comp:rg1.reg_in[0]
WD3[0] => register_comp:rg2.reg_in[0]
WD3[0] => register_comp:rg3.reg_in[0]
WD3[0] => register_comp:rg4.reg_in[0]
WD3[0] => register_comp:rg5.reg_in[0]
WD3[0] => register_comp:rg6.reg_in[0]
WD3[0] => register_comp:rg7.reg_in[0]
WD3[1] => register_comp:rg0.reg_in[1]
WD3[1] => register_comp:rg1.reg_in[1]
WD3[1] => register_comp:rg2.reg_in[1]
WD3[1] => register_comp:rg3.reg_in[1]
WD3[1] => register_comp:rg4.reg_in[1]
WD3[1] => register_comp:rg5.reg_in[1]
WD3[1] => register_comp:rg6.reg_in[1]
WD3[1] => register_comp:rg7.reg_in[1]
WD3[2] => register_comp:rg0.reg_in[2]
WD3[2] => register_comp:rg1.reg_in[2]
WD3[2] => register_comp:rg2.reg_in[2]
WD3[2] => register_comp:rg3.reg_in[2]
WD3[2] => register_comp:rg4.reg_in[2]
WD3[2] => register_comp:rg5.reg_in[2]
WD3[2] => register_comp:rg6.reg_in[2]
WD3[2] => register_comp:rg7.reg_in[2]
WD3[3] => register_comp:rg0.reg_in[3]
WD3[3] => register_comp:rg1.reg_in[3]
WD3[3] => register_comp:rg2.reg_in[3]
WD3[3] => register_comp:rg3.reg_in[3]
WD3[3] => register_comp:rg4.reg_in[3]
WD3[3] => register_comp:rg5.reg_in[3]
WD3[3] => register_comp:rg6.reg_in[3]
WD3[3] => register_comp:rg7.reg_in[3]
WD3[4] => register_comp:rg0.reg_in[4]
WD3[4] => register_comp:rg1.reg_in[4]
WD3[4] => register_comp:rg2.reg_in[4]
WD3[4] => register_comp:rg3.reg_in[4]
WD3[4] => register_comp:rg4.reg_in[4]
WD3[4] => register_comp:rg5.reg_in[4]
WD3[4] => register_comp:rg6.reg_in[4]
WD3[4] => register_comp:rg7.reg_in[4]
WD3[5] => register_comp:rg0.reg_in[5]
WD3[5] => register_comp:rg1.reg_in[5]
WD3[5] => register_comp:rg2.reg_in[5]
WD3[5] => register_comp:rg3.reg_in[5]
WD3[5] => register_comp:rg4.reg_in[5]
WD3[5] => register_comp:rg5.reg_in[5]
WD3[5] => register_comp:rg6.reg_in[5]
WD3[5] => register_comp:rg7.reg_in[5]
WD3[6] => register_comp:rg0.reg_in[6]
WD3[6] => register_comp:rg1.reg_in[6]
WD3[6] => register_comp:rg2.reg_in[6]
WD3[6] => register_comp:rg3.reg_in[6]
WD3[6] => register_comp:rg4.reg_in[6]
WD3[6] => register_comp:rg5.reg_in[6]
WD3[6] => register_comp:rg6.reg_in[6]
WD3[6] => register_comp:rg7.reg_in[6]
WD3[7] => register_comp:rg0.reg_in[7]
WD3[7] => register_comp:rg1.reg_in[7]
WD3[7] => register_comp:rg2.reg_in[7]
WD3[7] => register_comp:rg3.reg_in[7]
WD3[7] => register_comp:rg4.reg_in[7]
WD3[7] => register_comp:rg5.reg_in[7]
WD3[7] => register_comp:rg6.reg_in[7]
WD3[7] => register_comp:rg7.reg_in[7]
WD3[8] => register_comp:rg0.reg_in[8]
WD3[8] => register_comp:rg1.reg_in[8]
WD3[8] => register_comp:rg2.reg_in[8]
WD3[8] => register_comp:rg3.reg_in[8]
WD3[8] => register_comp:rg4.reg_in[8]
WD3[8] => register_comp:rg5.reg_in[8]
WD3[8] => register_comp:rg6.reg_in[8]
WD3[8] => register_comp:rg7.reg_in[8]
WD3[9] => register_comp:rg0.reg_in[9]
WD3[9] => register_comp:rg1.reg_in[9]
WD3[9] => register_comp:rg2.reg_in[9]
WD3[9] => register_comp:rg3.reg_in[9]
WD3[9] => register_comp:rg4.reg_in[9]
WD3[9] => register_comp:rg5.reg_in[9]
WD3[9] => register_comp:rg6.reg_in[9]
WD3[9] => register_comp:rg7.reg_in[9]
WD3[10] => register_comp:rg0.reg_in[10]
WD3[10] => register_comp:rg1.reg_in[10]
WD3[10] => register_comp:rg2.reg_in[10]
WD3[10] => register_comp:rg3.reg_in[10]
WD3[10] => register_comp:rg4.reg_in[10]
WD3[10] => register_comp:rg5.reg_in[10]
WD3[10] => register_comp:rg6.reg_in[10]
WD3[10] => register_comp:rg7.reg_in[10]
WD3[11] => register_comp:rg0.reg_in[11]
WD3[11] => register_comp:rg1.reg_in[11]
WD3[11] => register_comp:rg2.reg_in[11]
WD3[11] => register_comp:rg3.reg_in[11]
WD3[11] => register_comp:rg4.reg_in[11]
WD3[11] => register_comp:rg5.reg_in[11]
WD3[11] => register_comp:rg6.reg_in[11]
WD3[11] => register_comp:rg7.reg_in[11]
WD3[12] => register_comp:rg0.reg_in[12]
WD3[12] => register_comp:rg1.reg_in[12]
WD3[12] => register_comp:rg2.reg_in[12]
WD3[12] => register_comp:rg3.reg_in[12]
WD3[12] => register_comp:rg4.reg_in[12]
WD3[12] => register_comp:rg5.reg_in[12]
WD3[12] => register_comp:rg6.reg_in[12]
WD3[12] => register_comp:rg7.reg_in[12]
WD3[13] => register_comp:rg0.reg_in[13]
WD3[13] => register_comp:rg1.reg_in[13]
WD3[13] => register_comp:rg2.reg_in[13]
WD3[13] => register_comp:rg3.reg_in[13]
WD3[13] => register_comp:rg4.reg_in[13]
WD3[13] => register_comp:rg5.reg_in[13]
WD3[13] => register_comp:rg6.reg_in[13]
WD3[13] => register_comp:rg7.reg_in[13]
WD3[14] => register_comp:rg0.reg_in[14]
WD3[14] => register_comp:rg1.reg_in[14]
WD3[14] => register_comp:rg2.reg_in[14]
WD3[14] => register_comp:rg3.reg_in[14]
WD3[14] => register_comp:rg4.reg_in[14]
WD3[14] => register_comp:rg5.reg_in[14]
WD3[14] => register_comp:rg6.reg_in[14]
WD3[14] => register_comp:rg7.reg_in[14]
WD3[15] => register_comp:rg0.reg_in[15]
WD3[15] => register_comp:rg1.reg_in[15]
WD3[15] => register_comp:rg2.reg_in[15]
WD3[15] => register_comp:rg3.reg_in[15]
WD3[15] => register_comp:rg4.reg_in[15]
WD3[15] => register_comp:rg5.reg_in[15]
WD3[15] => register_comp:rg6.reg_in[15]
WD3[15] => register_comp:rg7.reg_in[15]
A3[0] => Equal21.IN5
A3[0] => Equal22.IN5
A3[0] => Equal23.IN5
A3[0] => Equal24.IN5
A3[0] => Equal25.IN5
A3[0] => Equal26.IN5
A3[0] => Equal27.IN5
A3[1] => Equal21.IN4
A3[1] => Equal22.IN4
A3[1] => Equal23.IN4
A3[1] => Equal24.IN4
A3[1] => Equal25.IN4
A3[1] => Equal26.IN4
A3[1] => Equal27.IN4
A3[2] => Equal21.IN3
A3[2] => Equal22.IN3
A3[2] => Equal23.IN3
A3[2] => Equal24.IN3
A3[2] => Equal25.IN3
A3[2] => Equal26.IN3
A3[2] => Equal27.IN3
WE3 => s_WE3_1.IN1
WE3 => s_WE3_2.IN1
WE3 => s_WE3_3.IN1
WE3 => s_WE3_4.IN1
WE3 => s_WE3_5.IN1
WE3 => s_WE3_6.IN1
WE3 => s_WE3_7.IN1
CLK => register_comp:rg0.clk
CLK => register_comp:rg1.clk
CLK => register_comp:rg2.clk
CLK => register_comp:rg3.clk
CLK => register_comp:rg4.clk
CLK => register_comp:rg5.clk
CLK => register_comp:rg6.clk
CLK => register_comp:rg7.clk
rst => register_comp:rg0.rst_reg
rst => register_comp:rg1.rst_reg
rst => register_comp:rg2.rst_reg
rst => register_comp:rg3.rst_reg
rst => register_comp:rg4.rst_reg
rst => register_comp:rg5.rst_reg
rst => register_comp:rg6.rst_reg
rst => register_comp:rg7.rst_reg
RD1[0] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[1] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[2] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[3] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[4] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[5] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[6] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[7] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[8] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[9] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[10] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[11] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[12] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[13] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[14] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[15] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD2[0] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[1] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[2] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[3] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[4] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[5] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[6] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[7] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[8] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[9] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[10] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[11] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[12] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[13] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[14] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[15] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
debug_reg[0] => Equal14.IN5
debug_reg[0] => Equal15.IN5
debug_reg[0] => Equal16.IN5
debug_reg[0] => Equal17.IN5
debug_reg[0] => Equal18.IN5
debug_reg[0] => Equal19.IN5
debug_reg[0] => Equal20.IN5
debug_reg[1] => Equal14.IN4
debug_reg[1] => Equal15.IN4
debug_reg[1] => Equal16.IN4
debug_reg[1] => Equal17.IN4
debug_reg[1] => Equal18.IN4
debug_reg[1] => Equal19.IN4
debug_reg[1] => Equal20.IN4
debug_reg[2] => Equal14.IN3
debug_reg[2] => Equal15.IN3
debug_reg[2] => Equal16.IN3
debug_reg[2] => Equal17.IN3
debug_reg[2] => Equal18.IN3
debug_reg[2] => Equal19.IN3
debug_reg[2] => Equal20.IN3
debug_valor[0] <= debug_valor.DB_MAX_OUTPUT_PORT_TYPE
debug_valor[1] <= debug_valor.DB_MAX_OUTPUT_PORT_TYPE
debug_valor[2] <= debug_valor.DB_MAX_OUTPUT_PORT_TYPE
debug_valor[3] <= debug_valor.DB_MAX_OUTPUT_PORT_TYPE
debug_valor[4] <= debug_valor.DB_MAX_OUTPUT_PORT_TYPE
debug_valor[5] <= debug_valor.DB_MAX_OUTPUT_PORT_TYPE
debug_valor[6] <= debug_valor.DB_MAX_OUTPUT_PORT_TYPE
debug_valor[7] <= debug_valor.DB_MAX_OUTPUT_PORT_TYPE
debug_valor[8] <= debug_valor.DB_MAX_OUTPUT_PORT_TYPE
debug_valor[9] <= debug_valor.DB_MAX_OUTPUT_PORT_TYPE
debug_valor[10] <= debug_valor.DB_MAX_OUTPUT_PORT_TYPE
debug_valor[11] <= debug_valor.DB_MAX_OUTPUT_PORT_TYPE
debug_valor[12] <= debug_valor.DB_MAX_OUTPUT_PORT_TYPE
debug_valor[13] <= debug_valor.DB_MAX_OUTPUT_PORT_TYPE
debug_valor[14] <= debug_valor.DB_MAX_OUTPUT_PORT_TYPE
debug_valor[15] <= debug_valor.DB_MAX_OUTPUT_PORT_TYPE


|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance|ULARegs:ULARegs_instance|RegistersBank:rb|register_comp:rg0
reg_in[0] => s_register[0].DATAIN
reg_in[1] => s_register[1].DATAIN
reg_in[2] => s_register[2].DATAIN
reg_in[3] => s_register[3].DATAIN
reg_in[4] => s_register[4].DATAIN
reg_in[5] => s_register[5].DATAIN
reg_in[6] => s_register[6].DATAIN
reg_in[7] => s_register[7].DATAIN
reg_in[8] => s_register[8].DATAIN
reg_in[9] => s_register[9].DATAIN
reg_in[10] => s_register[10].DATAIN
reg_in[11] => s_register[11].DATAIN
reg_in[12] => s_register[12].DATAIN
reg_in[13] => s_register[13].DATAIN
reg_in[14] => s_register[14].DATAIN
reg_in[15] => s_register[15].DATAIN
reg_out[0] <= s_register[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= s_register[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= s_register[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= s_register[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= s_register[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= s_register[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= s_register[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= s_register[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= s_register[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= s_register[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= s_register[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= s_register[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= s_register[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= s_register[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= s_register[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= s_register[15].DB_MAX_OUTPUT_PORT_TYPE
clk => s_register[0].CLK
clk => s_register[1].CLK
clk => s_register[2].CLK
clk => s_register[3].CLK
clk => s_register[4].CLK
clk => s_register[5].CLK
clk => s_register[6].CLK
clk => s_register[7].CLK
clk => s_register[8].CLK
clk => s_register[9].CLK
clk => s_register[10].CLK
clk => s_register[11].CLK
clk => s_register[12].CLK
clk => s_register[13].CLK
clk => s_register[14].CLK
clk => s_register[15].CLK
rst_reg => s_register[0].ACLR
rst_reg => s_register[1].ACLR
rst_reg => s_register[2].ACLR
rst_reg => s_register[3].ACLR
rst_reg => s_register[4].ACLR
rst_reg => s_register[5].ACLR
rst_reg => s_register[6].ACLR
rst_reg => s_register[7].ACLR
rst_reg => s_register[8].ACLR
rst_reg => s_register[9].ACLR
rst_reg => s_register[10].ACLR
rst_reg => s_register[11].ACLR
rst_reg => s_register[12].ACLR
rst_reg => s_register[13].ACLR
rst_reg => s_register[14].ACLR
rst_reg => s_register[15].ACLR
wr_en => s_register[15].ENA
wr_en => s_register[14].ENA
wr_en => s_register[13].ENA
wr_en => s_register[12].ENA
wr_en => s_register[11].ENA
wr_en => s_register[10].ENA
wr_en => s_register[9].ENA
wr_en => s_register[8].ENA
wr_en => s_register[7].ENA
wr_en => s_register[6].ENA
wr_en => s_register[5].ENA
wr_en => s_register[4].ENA
wr_en => s_register[3].ENA
wr_en => s_register[2].ENA
wr_en => s_register[1].ENA
wr_en => s_register[0].ENA


|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance|ULARegs:ULARegs_instance|RegistersBank:rb|register_comp:rg1
reg_in[0] => s_register[0].DATAIN
reg_in[1] => s_register[1].DATAIN
reg_in[2] => s_register[2].DATAIN
reg_in[3] => s_register[3].DATAIN
reg_in[4] => s_register[4].DATAIN
reg_in[5] => s_register[5].DATAIN
reg_in[6] => s_register[6].DATAIN
reg_in[7] => s_register[7].DATAIN
reg_in[8] => s_register[8].DATAIN
reg_in[9] => s_register[9].DATAIN
reg_in[10] => s_register[10].DATAIN
reg_in[11] => s_register[11].DATAIN
reg_in[12] => s_register[12].DATAIN
reg_in[13] => s_register[13].DATAIN
reg_in[14] => s_register[14].DATAIN
reg_in[15] => s_register[15].DATAIN
reg_out[0] <= s_register[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= s_register[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= s_register[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= s_register[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= s_register[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= s_register[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= s_register[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= s_register[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= s_register[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= s_register[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= s_register[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= s_register[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= s_register[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= s_register[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= s_register[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= s_register[15].DB_MAX_OUTPUT_PORT_TYPE
clk => s_register[0].CLK
clk => s_register[1].CLK
clk => s_register[2].CLK
clk => s_register[3].CLK
clk => s_register[4].CLK
clk => s_register[5].CLK
clk => s_register[6].CLK
clk => s_register[7].CLK
clk => s_register[8].CLK
clk => s_register[9].CLK
clk => s_register[10].CLK
clk => s_register[11].CLK
clk => s_register[12].CLK
clk => s_register[13].CLK
clk => s_register[14].CLK
clk => s_register[15].CLK
rst_reg => s_register[0].ACLR
rst_reg => s_register[1].ACLR
rst_reg => s_register[2].ACLR
rst_reg => s_register[3].ACLR
rst_reg => s_register[4].ACLR
rst_reg => s_register[5].ACLR
rst_reg => s_register[6].ACLR
rst_reg => s_register[7].ACLR
rst_reg => s_register[8].ACLR
rst_reg => s_register[9].ACLR
rst_reg => s_register[10].ACLR
rst_reg => s_register[11].ACLR
rst_reg => s_register[12].ACLR
rst_reg => s_register[13].ACLR
rst_reg => s_register[14].ACLR
rst_reg => s_register[15].ACLR
wr_en => s_register[15].ENA
wr_en => s_register[14].ENA
wr_en => s_register[13].ENA
wr_en => s_register[12].ENA
wr_en => s_register[11].ENA
wr_en => s_register[10].ENA
wr_en => s_register[9].ENA
wr_en => s_register[8].ENA
wr_en => s_register[7].ENA
wr_en => s_register[6].ENA
wr_en => s_register[5].ENA
wr_en => s_register[4].ENA
wr_en => s_register[3].ENA
wr_en => s_register[2].ENA
wr_en => s_register[1].ENA
wr_en => s_register[0].ENA


|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance|ULARegs:ULARegs_instance|RegistersBank:rb|register_comp:rg2
reg_in[0] => s_register[0].DATAIN
reg_in[1] => s_register[1].DATAIN
reg_in[2] => s_register[2].DATAIN
reg_in[3] => s_register[3].DATAIN
reg_in[4] => s_register[4].DATAIN
reg_in[5] => s_register[5].DATAIN
reg_in[6] => s_register[6].DATAIN
reg_in[7] => s_register[7].DATAIN
reg_in[8] => s_register[8].DATAIN
reg_in[9] => s_register[9].DATAIN
reg_in[10] => s_register[10].DATAIN
reg_in[11] => s_register[11].DATAIN
reg_in[12] => s_register[12].DATAIN
reg_in[13] => s_register[13].DATAIN
reg_in[14] => s_register[14].DATAIN
reg_in[15] => s_register[15].DATAIN
reg_out[0] <= s_register[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= s_register[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= s_register[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= s_register[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= s_register[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= s_register[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= s_register[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= s_register[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= s_register[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= s_register[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= s_register[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= s_register[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= s_register[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= s_register[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= s_register[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= s_register[15].DB_MAX_OUTPUT_PORT_TYPE
clk => s_register[0].CLK
clk => s_register[1].CLK
clk => s_register[2].CLK
clk => s_register[3].CLK
clk => s_register[4].CLK
clk => s_register[5].CLK
clk => s_register[6].CLK
clk => s_register[7].CLK
clk => s_register[8].CLK
clk => s_register[9].CLK
clk => s_register[10].CLK
clk => s_register[11].CLK
clk => s_register[12].CLK
clk => s_register[13].CLK
clk => s_register[14].CLK
clk => s_register[15].CLK
rst_reg => s_register[0].ACLR
rst_reg => s_register[1].ACLR
rst_reg => s_register[2].ACLR
rst_reg => s_register[3].ACLR
rst_reg => s_register[4].ACLR
rst_reg => s_register[5].ACLR
rst_reg => s_register[6].ACLR
rst_reg => s_register[7].ACLR
rst_reg => s_register[8].ACLR
rst_reg => s_register[9].ACLR
rst_reg => s_register[10].ACLR
rst_reg => s_register[11].ACLR
rst_reg => s_register[12].ACLR
rst_reg => s_register[13].ACLR
rst_reg => s_register[14].ACLR
rst_reg => s_register[15].ACLR
wr_en => s_register[15].ENA
wr_en => s_register[14].ENA
wr_en => s_register[13].ENA
wr_en => s_register[12].ENA
wr_en => s_register[11].ENA
wr_en => s_register[10].ENA
wr_en => s_register[9].ENA
wr_en => s_register[8].ENA
wr_en => s_register[7].ENA
wr_en => s_register[6].ENA
wr_en => s_register[5].ENA
wr_en => s_register[4].ENA
wr_en => s_register[3].ENA
wr_en => s_register[2].ENA
wr_en => s_register[1].ENA
wr_en => s_register[0].ENA


|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance|ULARegs:ULARegs_instance|RegistersBank:rb|register_comp:rg3
reg_in[0] => s_register[0].DATAIN
reg_in[1] => s_register[1].DATAIN
reg_in[2] => s_register[2].DATAIN
reg_in[3] => s_register[3].DATAIN
reg_in[4] => s_register[4].DATAIN
reg_in[5] => s_register[5].DATAIN
reg_in[6] => s_register[6].DATAIN
reg_in[7] => s_register[7].DATAIN
reg_in[8] => s_register[8].DATAIN
reg_in[9] => s_register[9].DATAIN
reg_in[10] => s_register[10].DATAIN
reg_in[11] => s_register[11].DATAIN
reg_in[12] => s_register[12].DATAIN
reg_in[13] => s_register[13].DATAIN
reg_in[14] => s_register[14].DATAIN
reg_in[15] => s_register[15].DATAIN
reg_out[0] <= s_register[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= s_register[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= s_register[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= s_register[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= s_register[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= s_register[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= s_register[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= s_register[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= s_register[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= s_register[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= s_register[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= s_register[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= s_register[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= s_register[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= s_register[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= s_register[15].DB_MAX_OUTPUT_PORT_TYPE
clk => s_register[0].CLK
clk => s_register[1].CLK
clk => s_register[2].CLK
clk => s_register[3].CLK
clk => s_register[4].CLK
clk => s_register[5].CLK
clk => s_register[6].CLK
clk => s_register[7].CLK
clk => s_register[8].CLK
clk => s_register[9].CLK
clk => s_register[10].CLK
clk => s_register[11].CLK
clk => s_register[12].CLK
clk => s_register[13].CLK
clk => s_register[14].CLK
clk => s_register[15].CLK
rst_reg => s_register[0].ACLR
rst_reg => s_register[1].ACLR
rst_reg => s_register[2].ACLR
rst_reg => s_register[3].ACLR
rst_reg => s_register[4].ACLR
rst_reg => s_register[5].ACLR
rst_reg => s_register[6].ACLR
rst_reg => s_register[7].ACLR
rst_reg => s_register[8].ACLR
rst_reg => s_register[9].ACLR
rst_reg => s_register[10].ACLR
rst_reg => s_register[11].ACLR
rst_reg => s_register[12].ACLR
rst_reg => s_register[13].ACLR
rst_reg => s_register[14].ACLR
rst_reg => s_register[15].ACLR
wr_en => s_register[15].ENA
wr_en => s_register[14].ENA
wr_en => s_register[13].ENA
wr_en => s_register[12].ENA
wr_en => s_register[11].ENA
wr_en => s_register[10].ENA
wr_en => s_register[9].ENA
wr_en => s_register[8].ENA
wr_en => s_register[7].ENA
wr_en => s_register[6].ENA
wr_en => s_register[5].ENA
wr_en => s_register[4].ENA
wr_en => s_register[3].ENA
wr_en => s_register[2].ENA
wr_en => s_register[1].ENA
wr_en => s_register[0].ENA


|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance|ULARegs:ULARegs_instance|RegistersBank:rb|register_comp:rg4
reg_in[0] => s_register[0].DATAIN
reg_in[1] => s_register[1].DATAIN
reg_in[2] => s_register[2].DATAIN
reg_in[3] => s_register[3].DATAIN
reg_in[4] => s_register[4].DATAIN
reg_in[5] => s_register[5].DATAIN
reg_in[6] => s_register[6].DATAIN
reg_in[7] => s_register[7].DATAIN
reg_in[8] => s_register[8].DATAIN
reg_in[9] => s_register[9].DATAIN
reg_in[10] => s_register[10].DATAIN
reg_in[11] => s_register[11].DATAIN
reg_in[12] => s_register[12].DATAIN
reg_in[13] => s_register[13].DATAIN
reg_in[14] => s_register[14].DATAIN
reg_in[15] => s_register[15].DATAIN
reg_out[0] <= s_register[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= s_register[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= s_register[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= s_register[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= s_register[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= s_register[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= s_register[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= s_register[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= s_register[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= s_register[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= s_register[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= s_register[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= s_register[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= s_register[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= s_register[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= s_register[15].DB_MAX_OUTPUT_PORT_TYPE
clk => s_register[0].CLK
clk => s_register[1].CLK
clk => s_register[2].CLK
clk => s_register[3].CLK
clk => s_register[4].CLK
clk => s_register[5].CLK
clk => s_register[6].CLK
clk => s_register[7].CLK
clk => s_register[8].CLK
clk => s_register[9].CLK
clk => s_register[10].CLK
clk => s_register[11].CLK
clk => s_register[12].CLK
clk => s_register[13].CLK
clk => s_register[14].CLK
clk => s_register[15].CLK
rst_reg => s_register[0].ACLR
rst_reg => s_register[1].ACLR
rst_reg => s_register[2].ACLR
rst_reg => s_register[3].ACLR
rst_reg => s_register[4].ACLR
rst_reg => s_register[5].ACLR
rst_reg => s_register[6].ACLR
rst_reg => s_register[7].ACLR
rst_reg => s_register[8].ACLR
rst_reg => s_register[9].ACLR
rst_reg => s_register[10].ACLR
rst_reg => s_register[11].ACLR
rst_reg => s_register[12].ACLR
rst_reg => s_register[13].ACLR
rst_reg => s_register[14].ACLR
rst_reg => s_register[15].ACLR
wr_en => s_register[15].ENA
wr_en => s_register[14].ENA
wr_en => s_register[13].ENA
wr_en => s_register[12].ENA
wr_en => s_register[11].ENA
wr_en => s_register[10].ENA
wr_en => s_register[9].ENA
wr_en => s_register[8].ENA
wr_en => s_register[7].ENA
wr_en => s_register[6].ENA
wr_en => s_register[5].ENA
wr_en => s_register[4].ENA
wr_en => s_register[3].ENA
wr_en => s_register[2].ENA
wr_en => s_register[1].ENA
wr_en => s_register[0].ENA


|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance|ULARegs:ULARegs_instance|RegistersBank:rb|register_comp:rg5
reg_in[0] => s_register[0].DATAIN
reg_in[1] => s_register[1].DATAIN
reg_in[2] => s_register[2].DATAIN
reg_in[3] => s_register[3].DATAIN
reg_in[4] => s_register[4].DATAIN
reg_in[5] => s_register[5].DATAIN
reg_in[6] => s_register[6].DATAIN
reg_in[7] => s_register[7].DATAIN
reg_in[8] => s_register[8].DATAIN
reg_in[9] => s_register[9].DATAIN
reg_in[10] => s_register[10].DATAIN
reg_in[11] => s_register[11].DATAIN
reg_in[12] => s_register[12].DATAIN
reg_in[13] => s_register[13].DATAIN
reg_in[14] => s_register[14].DATAIN
reg_in[15] => s_register[15].DATAIN
reg_out[0] <= s_register[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= s_register[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= s_register[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= s_register[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= s_register[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= s_register[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= s_register[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= s_register[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= s_register[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= s_register[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= s_register[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= s_register[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= s_register[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= s_register[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= s_register[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= s_register[15].DB_MAX_OUTPUT_PORT_TYPE
clk => s_register[0].CLK
clk => s_register[1].CLK
clk => s_register[2].CLK
clk => s_register[3].CLK
clk => s_register[4].CLK
clk => s_register[5].CLK
clk => s_register[6].CLK
clk => s_register[7].CLK
clk => s_register[8].CLK
clk => s_register[9].CLK
clk => s_register[10].CLK
clk => s_register[11].CLK
clk => s_register[12].CLK
clk => s_register[13].CLK
clk => s_register[14].CLK
clk => s_register[15].CLK
rst_reg => s_register[0].ACLR
rst_reg => s_register[1].ACLR
rst_reg => s_register[2].ACLR
rst_reg => s_register[3].ACLR
rst_reg => s_register[4].ACLR
rst_reg => s_register[5].ACLR
rst_reg => s_register[6].ACLR
rst_reg => s_register[7].ACLR
rst_reg => s_register[8].ACLR
rst_reg => s_register[9].ACLR
rst_reg => s_register[10].ACLR
rst_reg => s_register[11].ACLR
rst_reg => s_register[12].ACLR
rst_reg => s_register[13].ACLR
rst_reg => s_register[14].ACLR
rst_reg => s_register[15].ACLR
wr_en => s_register[15].ENA
wr_en => s_register[14].ENA
wr_en => s_register[13].ENA
wr_en => s_register[12].ENA
wr_en => s_register[11].ENA
wr_en => s_register[10].ENA
wr_en => s_register[9].ENA
wr_en => s_register[8].ENA
wr_en => s_register[7].ENA
wr_en => s_register[6].ENA
wr_en => s_register[5].ENA
wr_en => s_register[4].ENA
wr_en => s_register[3].ENA
wr_en => s_register[2].ENA
wr_en => s_register[1].ENA
wr_en => s_register[0].ENA


|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance|ULARegs:ULARegs_instance|RegistersBank:rb|register_comp:rg6
reg_in[0] => s_register[0].DATAIN
reg_in[1] => s_register[1].DATAIN
reg_in[2] => s_register[2].DATAIN
reg_in[3] => s_register[3].DATAIN
reg_in[4] => s_register[4].DATAIN
reg_in[5] => s_register[5].DATAIN
reg_in[6] => s_register[6].DATAIN
reg_in[7] => s_register[7].DATAIN
reg_in[8] => s_register[8].DATAIN
reg_in[9] => s_register[9].DATAIN
reg_in[10] => s_register[10].DATAIN
reg_in[11] => s_register[11].DATAIN
reg_in[12] => s_register[12].DATAIN
reg_in[13] => s_register[13].DATAIN
reg_in[14] => s_register[14].DATAIN
reg_in[15] => s_register[15].DATAIN
reg_out[0] <= s_register[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= s_register[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= s_register[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= s_register[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= s_register[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= s_register[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= s_register[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= s_register[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= s_register[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= s_register[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= s_register[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= s_register[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= s_register[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= s_register[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= s_register[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= s_register[15].DB_MAX_OUTPUT_PORT_TYPE
clk => s_register[0].CLK
clk => s_register[1].CLK
clk => s_register[2].CLK
clk => s_register[3].CLK
clk => s_register[4].CLK
clk => s_register[5].CLK
clk => s_register[6].CLK
clk => s_register[7].CLK
clk => s_register[8].CLK
clk => s_register[9].CLK
clk => s_register[10].CLK
clk => s_register[11].CLK
clk => s_register[12].CLK
clk => s_register[13].CLK
clk => s_register[14].CLK
clk => s_register[15].CLK
rst_reg => s_register[0].ACLR
rst_reg => s_register[1].ACLR
rst_reg => s_register[2].ACLR
rst_reg => s_register[3].ACLR
rst_reg => s_register[4].ACLR
rst_reg => s_register[5].ACLR
rst_reg => s_register[6].ACLR
rst_reg => s_register[7].ACLR
rst_reg => s_register[8].ACLR
rst_reg => s_register[9].ACLR
rst_reg => s_register[10].ACLR
rst_reg => s_register[11].ACLR
rst_reg => s_register[12].ACLR
rst_reg => s_register[13].ACLR
rst_reg => s_register[14].ACLR
rst_reg => s_register[15].ACLR
wr_en => s_register[15].ENA
wr_en => s_register[14].ENA
wr_en => s_register[13].ENA
wr_en => s_register[12].ENA
wr_en => s_register[11].ENA
wr_en => s_register[10].ENA
wr_en => s_register[9].ENA
wr_en => s_register[8].ENA
wr_en => s_register[7].ENA
wr_en => s_register[6].ENA
wr_en => s_register[5].ENA
wr_en => s_register[4].ENA
wr_en => s_register[3].ENA
wr_en => s_register[2].ENA
wr_en => s_register[1].ENA
wr_en => s_register[0].ENA


|MikroP|ROM_PC_UC:ROM_PC_UC0|un_controle:un_control_instance|ULARegs:ULARegs_instance|RegistersBank:rb|register_comp:rg7
reg_in[0] => s_register[0].DATAIN
reg_in[1] => s_register[1].DATAIN
reg_in[2] => s_register[2].DATAIN
reg_in[3] => s_register[3].DATAIN
reg_in[4] => s_register[4].DATAIN
reg_in[5] => s_register[5].DATAIN
reg_in[6] => s_register[6].DATAIN
reg_in[7] => s_register[7].DATAIN
reg_in[8] => s_register[8].DATAIN
reg_in[9] => s_register[9].DATAIN
reg_in[10] => s_register[10].DATAIN
reg_in[11] => s_register[11].DATAIN
reg_in[12] => s_register[12].DATAIN
reg_in[13] => s_register[13].DATAIN
reg_in[14] => s_register[14].DATAIN
reg_in[15] => s_register[15].DATAIN
reg_out[0] <= s_register[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= s_register[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= s_register[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= s_register[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= s_register[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= s_register[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= s_register[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= s_register[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= s_register[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= s_register[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= s_register[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= s_register[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= s_register[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= s_register[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= s_register[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= s_register[15].DB_MAX_OUTPUT_PORT_TYPE
clk => s_register[0].CLK
clk => s_register[1].CLK
clk => s_register[2].CLK
clk => s_register[3].CLK
clk => s_register[4].CLK
clk => s_register[5].CLK
clk => s_register[6].CLK
clk => s_register[7].CLK
clk => s_register[8].CLK
clk => s_register[9].CLK
clk => s_register[10].CLK
clk => s_register[11].CLK
clk => s_register[12].CLK
clk => s_register[13].CLK
clk => s_register[14].CLK
clk => s_register[15].CLK
rst_reg => s_register[0].ACLR
rst_reg => s_register[1].ACLR
rst_reg => s_register[2].ACLR
rst_reg => s_register[3].ACLR
rst_reg => s_register[4].ACLR
rst_reg => s_register[5].ACLR
rst_reg => s_register[6].ACLR
rst_reg => s_register[7].ACLR
rst_reg => s_register[8].ACLR
rst_reg => s_register[9].ACLR
rst_reg => s_register[10].ACLR
rst_reg => s_register[11].ACLR
rst_reg => s_register[12].ACLR
rst_reg => s_register[13].ACLR
rst_reg => s_register[14].ACLR
rst_reg => s_register[15].ACLR
wr_en => s_register[15].ENA
wr_en => s_register[14].ENA
wr_en => s_register[13].ENA
wr_en => s_register[12].ENA
wr_en => s_register[11].ENA
wr_en => s_register[10].ENA
wr_en => s_register[9].ENA
wr_en => s_register[8].ENA
wr_en => s_register[7].ENA
wr_en => s_register[6].ENA
wr_en => s_register[5].ENA
wr_en => s_register[4].ENA
wr_en => s_register[3].ENA
wr_en => s_register[2].ENA
wr_en => s_register[1].ENA
wr_en => s_register[0].ENA


