Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 26 23:50:27 2025
| Host         : BOOK-CTJOQLMG70 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_all_timing_summary_routed.rpt -pb top_all_timing_summary_routed.pb -rpx top_all_timing_summary_routed.rpx -warn_on_violation
| Design       : top_all
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    10          
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_TOP_SENSOR/U_btn_db/r_1khz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.942        0.000                      0                  343        0.102        0.000                      0                  343        3.750        0.000                       0                   168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.942        0.000                      0                  343        0.102        0.000                      0                  343        3.750        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 2.335ns (46.602%)  route 2.676ns (53.398%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.557     5.078    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X52Y28         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[0]/Q
                         net (fo=10, routed)          0.653     6.249    U_TOP_SENSOR/U_senor_cu/data_reg[0]
    SLICE_X48Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  U_TOP_SENSOR/U_senor_cu/next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    U_TOP_SENSOR/U_senor_cu/next1_carry_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  U_TOP_SENSOR/U_senor_cu/next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    U_TOP_SENSOR/U_senor_cu/next1_carry__0_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  U_TOP_SENSOR/U_senor_cu/next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.057    U_TOP_SENSOR/U_senor_cu/next1_carry__1_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.391 r  U_TOP_SENSOR/U_senor_cu/next1_carry__2/O[1]
                         net (fo=2, routed)           0.654     8.045    U_TOP_SENSOR/U_senor_cu/next1_carry__2_n_6
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.303     8.348 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.636     8.985    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_7_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_5__1/O
                         net (fo=1, routed)           0.263     9.372    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_5__1_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.469     9.965    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X49Y26         LUT4 (Prop_lut4_I2_O)        0.124    10.089 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000    10.089    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X49Y26         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.436    14.777    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X49Y26         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X49Y26         FDCE (Setup_fdce_C_D)        0.029    15.031    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 2.329ns (46.538%)  route 2.676ns (53.462%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.557     5.078    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X52Y28         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[0]/Q
                         net (fo=10, routed)          0.653     6.249    U_TOP_SENSOR/U_senor_cu/data_reg[0]
    SLICE_X48Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  U_TOP_SENSOR/U_senor_cu/next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    U_TOP_SENSOR/U_senor_cu/next1_carry_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  U_TOP_SENSOR/U_senor_cu/next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    U_TOP_SENSOR/U_senor_cu/next1_carry__0_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  U_TOP_SENSOR/U_senor_cu/next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.057    U_TOP_SENSOR/U_senor_cu/next1_carry__1_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.391 r  U_TOP_SENSOR/U_senor_cu/next1_carry__2/O[1]
                         net (fo=2, routed)           0.654     8.045    U_TOP_SENSOR/U_senor_cu/next1_carry__2_n_6
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.303     8.348 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.636     8.985    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_7_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_5__1/O
                         net (fo=1, routed)           0.263     9.372    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_5__1_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.469     9.965    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X49Y26         LUT3 (Prop_lut3_I1_O)        0.118    10.083 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000    10.083    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X49Y26         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.436    14.777    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X49Y26         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X49Y26         FDCE (Setup_fdce_C_D)        0.075    15.077    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 U_TOP_SENSOR/U_btn_db/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_SENSOR/U_btn_db/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.090ns (26.095%)  route 3.087ns (73.905%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.550     5.071    U_TOP_SENSOR/U_btn_db/clk_IBUF_BUFG
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  U_TOP_SENSOR/U_btn_db/counter_reg[13]/Q
                         net (fo=2, routed)           0.819     6.309    U_TOP_SENSOR/U_btn_db/counter_reg_n_0_[13]
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.299     6.608 r  U_TOP_SENSOR/U_btn_db/counter[17]_i_5/O
                         net (fo=1, routed)           0.404     7.012    U_TOP_SENSOR/U_btn_db/counter[17]_i_5_n_0
    SLICE_X47Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  U_TOP_SENSOR/U_btn_db/counter[17]_i_4/O
                         net (fo=1, routed)           0.827     7.963    U_TOP_SENSOR/U_btn_db/counter[17]_i_4_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.087 f  U_TOP_SENSOR/U_btn_db/counter[17]_i_2/O
                         net (fo=18, routed)          1.038     9.124    U_TOP_SENSOR/U_btn_db/r_1khz
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.248 r  U_TOP_SENSOR/U_btn_db/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.248    U_TOP_SENSOR/U_btn_db/counter[11]
    SLICE_X45Y26         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.433    14.774    U_TOP_SENSOR/U_btn_db/clk_IBUF_BUFG
    SLICE_X45Y26         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[11]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X45Y26         FDCE (Setup_fdce_C_D)        0.029    15.042    U_TOP_SENSOR/U_btn_db/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_SENSOR/U_senor_cu/data_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 1.859ns (48.790%)  route 1.951ns (51.210%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.557     5.078    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X52Y28         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[0]/Q
                         net (fo=10, routed)          0.653     6.249    U_TOP_SENSOR/U_senor_cu/data_reg[0]
    SLICE_X48Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  U_TOP_SENSOR/U_senor_cu/next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    U_TOP_SENSOR/U_senor_cu/next1_carry_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  U_TOP_SENSOR/U_senor_cu/next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    U_TOP_SENSOR/U_senor_cu/next1_carry__0_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.256 r  U_TOP_SENSOR/U_senor_cu/next1_carry__1/O[3]
                         net (fo=2, routed)           0.662     7.918    U_TOP_SENSOR/U_senor_cu/next1_carry__1_n_4
    SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.334     8.252 r  U_TOP_SENSOR/U_senor_cu/data_reg[12]_i_1/O
                         net (fo=1, routed)           0.637     8.888    U_TOP_SENSOR/U_senor_cu/data_reg[12]_i_1_n_0
    SLICE_X48Y28         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.439    14.780    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X48Y28         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[12]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X48Y28         FDCE (Setup_fdce_C_D)       -0.305    14.700    U_TOP_SENSOR/U_senor_cu/data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 U_TOP_SENSOR/U_btn_db/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_SENSOR/U_btn_db/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.118ns (26.587%)  route 3.087ns (73.413%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.550     5.071    U_TOP_SENSOR/U_btn_db/clk_IBUF_BUFG
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  U_TOP_SENSOR/U_btn_db/counter_reg[13]/Q
                         net (fo=2, routed)           0.819     6.309    U_TOP_SENSOR/U_btn_db/counter_reg_n_0_[13]
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.299     6.608 r  U_TOP_SENSOR/U_btn_db/counter[17]_i_5/O
                         net (fo=1, routed)           0.404     7.012    U_TOP_SENSOR/U_btn_db/counter[17]_i_5_n_0
    SLICE_X47Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  U_TOP_SENSOR/U_btn_db/counter[17]_i_4/O
                         net (fo=1, routed)           0.827     7.963    U_TOP_SENSOR/U_btn_db/counter[17]_i_4_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.087 f  U_TOP_SENSOR/U_btn_db/counter[17]_i_2/O
                         net (fo=18, routed)          1.038     9.124    U_TOP_SENSOR/U_btn_db/r_1khz
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.152     9.276 r  U_TOP_SENSOR/U_btn_db/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.276    U_TOP_SENSOR/U_btn_db/counter[12]
    SLICE_X45Y26         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.433    14.774    U_TOP_SENSOR/U_btn_db/clk_IBUF_BUFG
    SLICE_X45Y26         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[12]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X45Y26         FDCE (Setup_fdce_C_D)        0.075    15.088    U_TOP_SENSOR/U_btn_db/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 U_TOP_SENSOR/U_btn_db/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_SENSOR/U_btn_db/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.090ns (26.082%)  route 3.089ns (73.918%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.550     5.071    U_TOP_SENSOR/U_btn_db/clk_IBUF_BUFG
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  U_TOP_SENSOR/U_btn_db/counter_reg[13]/Q
                         net (fo=2, routed)           0.819     6.309    U_TOP_SENSOR/U_btn_db/counter_reg_n_0_[13]
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.299     6.608 r  U_TOP_SENSOR/U_btn_db/counter[17]_i_5/O
                         net (fo=1, routed)           0.404     7.012    U_TOP_SENSOR/U_btn_db/counter[17]_i_5_n_0
    SLICE_X47Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  U_TOP_SENSOR/U_btn_db/counter[17]_i_4/O
                         net (fo=1, routed)           0.827     7.963    U_TOP_SENSOR/U_btn_db/counter[17]_i_4_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.087 f  U_TOP_SENSOR/U_btn_db/counter[17]_i_2/O
                         net (fo=18, routed)          1.040     9.126    U_TOP_SENSOR/U_btn_db/r_1khz
    SLICE_X47Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.250 r  U_TOP_SENSOR/U_btn_db/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.250    U_TOP_SENSOR/U_btn_db/counter[15]
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.434    14.775    U_TOP_SENSOR/U_btn_db/clk_IBUF_BUFG
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[15]/C
                         clock pessimism              0.296    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X47Y27         FDCE (Setup_fdce_C_D)        0.031    15.067    U_TOP_SENSOR/U_btn_db/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 U_TOP_SENSOR/U_btn_db/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_SENSOR/U_btn_db/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 1.120ns (26.609%)  route 3.089ns (73.391%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.550     5.071    U_TOP_SENSOR/U_btn_db/clk_IBUF_BUFG
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  U_TOP_SENSOR/U_btn_db/counter_reg[13]/Q
                         net (fo=2, routed)           0.819     6.309    U_TOP_SENSOR/U_btn_db/counter_reg_n_0_[13]
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.299     6.608 r  U_TOP_SENSOR/U_btn_db/counter[17]_i_5/O
                         net (fo=1, routed)           0.404     7.012    U_TOP_SENSOR/U_btn_db/counter[17]_i_5_n_0
    SLICE_X47Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  U_TOP_SENSOR/U_btn_db/counter[17]_i_4/O
                         net (fo=1, routed)           0.827     7.963    U_TOP_SENSOR/U_btn_db/counter[17]_i_4_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.087 f  U_TOP_SENSOR/U_btn_db/counter[17]_i_2/O
                         net (fo=18, routed)          1.040     9.126    U_TOP_SENSOR/U_btn_db/r_1khz
    SLICE_X47Y27         LUT2 (Prop_lut2_I0_O)        0.154     9.280 r  U_TOP_SENSOR/U_btn_db/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.280    U_TOP_SENSOR/U_btn_db/counter[16]
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.434    14.775    U_TOP_SENSOR/U_btn_db/clk_IBUF_BUFG
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[16]/C
                         clock pessimism              0.296    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X47Y27         FDCE (Setup_fdce_C_D)        0.075    15.111    U_TOP_SENSOR/U_btn_db/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 U_TOP_SENSOR/U_btn_db/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_SENSOR/U_btn_db/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.090ns (26.220%)  route 3.067ns (73.780%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.550     5.071    U_TOP_SENSOR/U_btn_db/clk_IBUF_BUFG
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  U_TOP_SENSOR/U_btn_db/counter_reg[13]/Q
                         net (fo=2, routed)           0.819     6.309    U_TOP_SENSOR/U_btn_db/counter_reg_n_0_[13]
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.299     6.608 r  U_TOP_SENSOR/U_btn_db/counter[17]_i_5/O
                         net (fo=1, routed)           0.404     7.012    U_TOP_SENSOR/U_btn_db/counter[17]_i_5_n_0
    SLICE_X47Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  U_TOP_SENSOR/U_btn_db/counter[17]_i_4/O
                         net (fo=1, routed)           0.827     7.963    U_TOP_SENSOR/U_btn_db/counter[17]_i_4_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.087 f  U_TOP_SENSOR/U_btn_db/counter[17]_i_2/O
                         net (fo=18, routed)          1.018     9.104    U_TOP_SENSOR/U_btn_db/r_1khz
    SLICE_X47Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  U_TOP_SENSOR/U_btn_db/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.228    U_TOP_SENSOR/U_btn_db/counter[10]
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.434    14.775    U_TOP_SENSOR/U_btn_db/clk_IBUF_BUFG
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[10]/C
                         clock pessimism              0.296    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X47Y27         FDCE (Setup_fdce_C_D)        0.029    15.065    U_TOP_SENSOR/U_btn_db/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 U_TOP_SENSOR/U_btn_db/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_SENSOR/U_btn_db/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.090ns (26.233%)  route 3.065ns (73.767%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.550     5.071    U_TOP_SENSOR/U_btn_db/clk_IBUF_BUFG
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  U_TOP_SENSOR/U_btn_db/counter_reg[13]/Q
                         net (fo=2, routed)           0.819     6.309    U_TOP_SENSOR/U_btn_db/counter_reg_n_0_[13]
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.299     6.608 r  U_TOP_SENSOR/U_btn_db/counter[17]_i_5/O
                         net (fo=1, routed)           0.404     7.012    U_TOP_SENSOR/U_btn_db/counter[17]_i_5_n_0
    SLICE_X47Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  U_TOP_SENSOR/U_btn_db/counter[17]_i_4/O
                         net (fo=1, routed)           0.827     7.963    U_TOP_SENSOR/U_btn_db/counter[17]_i_4_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.087 f  U_TOP_SENSOR/U_btn_db/counter[17]_i_2/O
                         net (fo=18, routed)          1.016     9.102    U_TOP_SENSOR/U_btn_db/r_1khz
    SLICE_X47Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.226 r  U_TOP_SENSOR/U_btn_db/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.226    U_TOP_SENSOR/U_btn_db/counter[14]
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.434    14.775    U_TOP_SENSOR/U_btn_db/clk_IBUF_BUFG
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[14]/C
                         clock pessimism              0.296    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X47Y27         FDCE (Setup_fdce_C_D)        0.031    15.067    U_TOP_SENSOR/U_btn_db/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 U_TOP_SENSOR/U_btn_db/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_SENSOR/U_btn_db/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.116ns (26.679%)  route 3.067ns (73.321%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.550     5.071    U_TOP_SENSOR/U_btn_db/clk_IBUF_BUFG
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  U_TOP_SENSOR/U_btn_db/counter_reg[13]/Q
                         net (fo=2, routed)           0.819     6.309    U_TOP_SENSOR/U_btn_db/counter_reg_n_0_[13]
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.299     6.608 r  U_TOP_SENSOR/U_btn_db/counter[17]_i_5/O
                         net (fo=1, routed)           0.404     7.012    U_TOP_SENSOR/U_btn_db/counter[17]_i_5_n_0
    SLICE_X47Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  U_TOP_SENSOR/U_btn_db/counter[17]_i_4/O
                         net (fo=1, routed)           0.827     7.963    U_TOP_SENSOR/U_btn_db/counter[17]_i_4_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.087 f  U_TOP_SENSOR/U_btn_db/counter[17]_i_2/O
                         net (fo=18, routed)          1.018     9.104    U_TOP_SENSOR/U_btn_db/r_1khz
    SLICE_X47Y27         LUT2 (Prop_lut2_I0_O)        0.150     9.254 r  U_TOP_SENSOR/U_btn_db/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.254    U_TOP_SENSOR/U_btn_db/counter[13]
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.434    14.775    U_TOP_SENSOR/U_btn_db/clk_IBUF_BUFG
    SLICE_X47Y27         FDCE                                         r  U_TOP_SENSOR/U_btn_db/counter_reg[13]/C
                         clock pessimism              0.296    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X47Y27         FDCE (Setup_fdce_C_D)        0.075    15.111    U_TOP_SENSOR/U_btn_db/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.155%)  route 0.284ns (66.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.555     1.438    U_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X43Y30         FDCE                                         r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=21, routed)          0.284     1.863    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X42Y30         RAMD32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.823     1.950    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMD32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.451    
    SLICE_X42Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.761    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.155%)  route 0.284ns (66.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.555     1.438    U_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X43Y30         FDCE                                         r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=21, routed)          0.284     1.863    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X42Y30         RAMD32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.823     1.950    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMD32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.451    
    SLICE_X42Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.761    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.155%)  route 0.284ns (66.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.555     1.438    U_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X43Y30         FDCE                                         r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=21, routed)          0.284     1.863    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X42Y30         RAMD32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.823     1.950    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMD32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.451    
    SLICE_X42Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.761    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.155%)  route 0.284ns (66.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.555     1.438    U_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X43Y30         FDCE                                         r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=21, routed)          0.284     1.863    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X42Y30         RAMD32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.823     1.950    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMD32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.499     1.451    
    SLICE_X42Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.761    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.155%)  route 0.284ns (66.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.555     1.438    U_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X43Y30         FDCE                                         r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=21, routed)          0.284     1.863    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X42Y30         RAMD32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.823     1.950    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMD32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.499     1.451    
    SLICE_X42Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.761    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.155%)  route 0.284ns (66.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.555     1.438    U_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X43Y30         FDCE                                         r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=21, routed)          0.284     1.863    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X42Y30         RAMD32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.823     1.950    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMD32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.499     1.451    
    SLICE_X42Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.761    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.155%)  route 0.284ns (66.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.555     1.438    U_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X43Y30         FDCE                                         r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=21, routed)          0.284     1.863    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X42Y30         RAMS32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.823     1.950    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMS32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.499     1.451    
    SLICE_X42Y30         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.761    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.155%)  route 0.284ns (66.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.555     1.438    U_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X43Y30         FDCE                                         r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=21, routed)          0.284     1.863    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X42Y30         RAMS32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.823     1.950    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMS32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.499     1.451    
    SLICE_X42Y30         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.761    U_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.981%)  route 0.287ns (67.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.556     1.439    U_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[1]/Q
                         net (fo=20, routed)          0.287     1.867    U_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/A1
    SLICE_X42Y31         RAMD32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.824     1.951    U_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X42Y31         RAMD32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X42Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.761    U_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.981%)  route 0.287ns (67.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.556     1.439    U_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_UART/FIFO_TX/ufifo_cu/w_ptr_reg[1]/Q
                         net (fo=20, routed)          0.287     1.867    U_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/A1
    SLICE_X42Y31         RAMD32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.824     1.951    U_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X42Y31         RAMD32                                       r  U_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X42Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.761    U_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X45Y25   U_TOP_SENSOR/U_btn_db/counter_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y27   U_TOP_SENSOR/U_btn_db/counter_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X45Y26   U_TOP_SENSOR/U_btn_db/counter_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X45Y26   U_TOP_SENSOR/U_btn_db/counter_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y27   U_TOP_SENSOR/U_btn_db/counter_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y27   U_TOP_SENSOR/U_btn_db/counter_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y27   U_TOP_SENSOR/U_btn_db/counter_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y27   U_TOP_SENSOR/U_btn_db/counter_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y27   U_TOP_SENSOR/U_btn_db/counter_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y28   U_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.465ns  (logic 4.797ns (41.846%)  route 6.667ns (58.154%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
    SLICE_X56Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/Q
                         net (fo=11, routed)          0.702     1.220    U_TOP_SENSOR/U_fnd_contrl/U_counter_4/Q[1]
    SLICE_X56Y37         LUT2 (Prop_lut2_I1_O)        0.152     1.372 f  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/seg_comm_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.179     2.551    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_comm_OBUF[0]
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.348     2.899 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.015     3.914    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1_2
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.038 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.088     5.127    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.251 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.683     7.933    seg_out_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.465 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.465    seg_out[6]
    U7                                                                r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.446ns  (logic 5.002ns (43.706%)  route 6.443ns (56.294%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
    SLICE_X56Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/Q
                         net (fo=11, routed)          0.702     1.220    U_TOP_SENSOR/U_fnd_contrl/U_counter_4/Q[1]
    SLICE_X56Y37         LUT2 (Prop_lut2_I1_O)        0.152     1.372 f  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/seg_comm_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.179     2.551    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_comm_OBUF[0]
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.348     2.899 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.015     3.914    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1_2
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.038 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.095     5.133    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I3_O)        0.153     5.286 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.452     7.738    seg_out_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    11.446 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.446    seg_out[5]
    V5                                                                r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.271ns  (logic 5.038ns (44.695%)  route 6.234ns (55.305%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
    SLICE_X56Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/Q
                         net (fo=11, routed)          0.702     1.220    U_TOP_SENSOR/U_fnd_contrl/U_counter_4/Q[1]
    SLICE_X56Y37         LUT2 (Prop_lut2_I1_O)        0.152     1.372 f  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/seg_comm_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.179     2.551    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_comm_OBUF[0]
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.348     2.899 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.015     3.914    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1_2
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.038 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.051     5.089    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I1_O)        0.152     5.241 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.286     7.528    seg_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    11.271 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.271    seg_out[3]
    V8                                                                r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.069ns  (logic 4.786ns (43.239%)  route 6.283ns (56.761%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
    SLICE_X56Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/Q
                         net (fo=11, routed)          0.702     1.220    U_TOP_SENSOR/U_fnd_contrl/U_counter_4/Q[1]
    SLICE_X56Y37         LUT2 (Prop_lut2_I1_O)        0.152     1.372 f  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/seg_comm_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.179     2.551    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_comm_OBUF[0]
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.348     2.899 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.015     3.914    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1_2
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.038 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.095     5.133    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I2_O)        0.124     5.257 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.291     7.549    seg_out_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.069 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.069    seg_out[4]
    U5                                                                r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.871ns  (logic 4.801ns (44.166%)  route 6.070ns (55.834%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
    SLICE_X56Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/Q
                         net (fo=11, routed)          0.702     1.220    U_TOP_SENSOR/U_fnd_contrl/U_counter_4/Q[1]
    SLICE_X56Y37         LUT2 (Prop_lut2_I1_O)        0.152     1.372 f  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/seg_comm_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.179     2.551    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_comm_OBUF[0]
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.348     2.899 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.015     3.914    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1_2
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.038 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.051     5.089    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.213 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.122     7.336    seg_out_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.871 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.871    seg_out[2]
    U8                                                                r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.825ns  (logic 5.005ns (46.234%)  route 5.820ns (53.766%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
    SLICE_X56Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/Q
                         net (fo=11, routed)          0.702     1.220    U_TOP_SENSOR/U_fnd_contrl/U_counter_4/Q[1]
    SLICE_X56Y37         LUT2 (Prop_lut2_I1_O)        0.152     1.372 f  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/seg_comm_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.179     2.551    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_comm_OBUF[0]
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.348     2.899 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.015     3.914    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1_2
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.038 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.837     4.875    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I3_O)        0.150     5.025 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.087     7.112    seg_out_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    10.825 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.825    seg_out[0]
    W7                                                                r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.647ns  (logic 4.795ns (45.037%)  route 5.852ns (54.963%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
    SLICE_X56Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/Q
                         net (fo=11, routed)          0.702     1.220    U_TOP_SENSOR/U_fnd_contrl/U_counter_4/Q[1]
    SLICE_X56Y37         LUT2 (Prop_lut2_I1_O)        0.152     1.372 f  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/seg_comm_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.179     2.551    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_comm_OBUF[0]
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.348     2.899 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.015     3.914    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1_2
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.038 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.837     4.875    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I1_O)        0.124     4.999 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.119     7.118    seg_out_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.647 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.647    seg_out[1]
    W6                                                                r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_comm[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.450ns  (logic 4.417ns (59.289%)  route 3.033ns (40.711%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
    SLICE_X56Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/Q
                         net (fo=11, routed)          0.702     1.220    U_TOP_SENSOR/U_fnd_contrl/U_counter_4/Q[1]
    SLICE_X56Y37         LUT2 (Prop_lut2_I1_O)        0.152     1.372 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/seg_comm_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.331     3.703    seg_comm_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.747     7.450 r  seg_comm_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.450    seg_comm[2]
    V4                                                                r  seg_comm[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_comm[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.389ns  (logic 4.141ns (56.044%)  route 3.248ns (43.956%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
    SLICE_X56Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/Q
                         net (fo=11, routed)          0.702     1.220    U_TOP_SENSOR/U_fnd_contrl/U_counter_4/Q[1]
    SLICE_X56Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.344 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/seg_comm_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.546     3.890    seg_comm_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.389 r  seg_comm_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.389    seg_comm[1]
    U4                                                                r  seg_comm[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_comm[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.259ns  (logic 4.152ns (57.204%)  route 3.106ns (42.796%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/C
    SLICE_X56Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/Q
                         net (fo=11, routed)          0.908     1.426    U_TOP_SENSOR/U_fnd_contrl/U_counter_4/Q[1]
    SLICE_X56Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.550 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/seg_comm_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.198     3.748    seg_comm_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     7.259 r  seg_comm_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.259    seg_comm[3]
    W4                                                                r  seg_comm[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_TOP_SENSOR/U_btn_db/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_TOP_SENSOR/U_btn_db/q_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.164ns (48.477%)  route 0.174ns (51.523%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[2]/C
    SLICE_X46Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[2]/Q
                         net (fo=3, routed)           0.174     0.338    U_TOP_SENSOR/U_btn_db/q_next[1]
    SLICE_X46Y24         FDCE                                         r  U_TOP_SENSOR/U_btn_db/q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_btn_db/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_TOP_SENSOR/U_btn_db/q_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.164ns (47.084%)  route 0.184ns (52.916%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[6]/C
    SLICE_X46Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[6]/Q
                         net (fo=3, routed)           0.184     0.348    U_TOP_SENSOR/U_btn_db/q_next[5]
    SLICE_X46Y26         FDCE                                         r  U_TOP_SENSOR/U_btn_db/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_btn_db/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_TOP_SENSOR/U_btn_db/q_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[7]/C
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[7]/Q
                         net (fo=3, routed)           0.243     0.384    U_TOP_SENSOR/U_btn_db/q_next[6]
    SLICE_X46Y26         FDCE                                         r  U_TOP_SENSOR/U_btn_db/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_btn_db/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_TOP_SENSOR/U_btn_db/q_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.164ns (42.449%)  route 0.222ns (57.551%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[5]/C
    SLICE_X46Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[5]/Q
                         net (fo=3, routed)           0.222     0.386    U_TOP_SENSOR/U_btn_db/q_next[4]
    SLICE_X46Y26         FDCE                                         r  U_TOP_SENSOR/U_btn_db/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_btn_db/q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_TOP_SENSOR/U_btn_db/q_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.164ns (41.050%)  route 0.236ns (58.950%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[1]/C
    SLICE_X46Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[1]/Q
                         net (fo=3, routed)           0.236     0.400    U_TOP_SENSOR/U_btn_db/q_next[0]
    SLICE_X46Y24         FDCE                                         r  U_TOP_SENSOR/U_btn_db/q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_btn_db/q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_TOP_SENSOR/U_btn_db/q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.164ns (40.067%)  route 0.245ns (59.933%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[4]/C
    SLICE_X46Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[4]/Q
                         net (fo=3, routed)           0.245     0.409    U_TOP_SENSOR/U_btn_db/q_next[3]
    SLICE_X46Y26         FDCE                                         r  U_TOP_SENSOR/U_btn_db/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_btn_db/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_TOP_SENSOR/U_btn_db/q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.164ns (31.933%)  route 0.350ns (68.067%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[3]/C
    SLICE_X46Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[3]/Q
                         net (fo=3, routed)           0.350     0.514    U_TOP_SENSOR/U_btn_db/q_next[2]
    SLICE_X46Y24         FDCE                                         r  U_TOP_SENSOR/U_btn_db/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.207ns (38.397%)  route 0.332ns (61.603%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[0]/C
    SLICE_X56Y37         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[0]/Q
                         net (fo=12, routed)          0.213     0.377    U_TOP_SENSOR/U_fnd_contrl/U_counter_4/Q[0]
    SLICE_X56Y37         LUT2 (Prop_lut2_I0_O)        0.043     0.420 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.119     0.539    U_TOP_SENSOR/U_fnd_contrl/U_counter_4/p_0_in[1]
    SLICE_X56Y37         FDCE                                         r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.209ns (32.048%)  route 0.443ns (67.952%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[0]/C
    SLICE_X56Y37         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[0]/Q
                         net (fo=12, routed)          0.324     0.488    U_TOP_SENSOR/U_fnd_contrl/U_counter_4/Q[0]
    SLICE_X56Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.533 r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.119     0.652    U_TOP_SENSOR/U_fnd_contrl/U_counter_4/p_0_in[0]
    SLICE_X56Y37         FDCE                                         r  U_TOP_SENSOR/U_fnd_contrl/U_counter_4/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_trigger
                            (input port)
  Destination:            U_TOP_SENSOR/U_btn_db/q_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.323ns  (logic 0.264ns (19.983%)  route 1.059ns (80.017%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  start_trigger (IN)
                         net (fo=0)                   0.000     0.000    start_trigger
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  start_trigger_IBUF_inst/O
                         net (fo=1, routed)           1.059     1.278    U_UART/U_uart_cu/start_trigger_IBUF
    SLICE_X44Y26         LUT3 (Prop_lut3_I2_O)        0.045     1.323 r  U_UART/U_uart_cu/q_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.323    U_TOP_SENSOR/U_btn_db/D[0]
    SLICE_X44Y26         FDCE                                         r  U_TOP_SENSOR/U_btn_db/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.428ns  (logic 15.105ns (37.364%)  route 25.322ns (62.636%))
  Logic Levels:           41  (CARRY4=18 LUT2=3 LUT3=5 LUT4=5 LUT5=2 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.074    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X49Y27         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/Q
                         net (fo=17, routed)          1.643     7.136    U_TOP_SENSOR/U_senor_cu/data_reg[3]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.322     7.458 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.554     8.012    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     8.721 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.721    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.835 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.835    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.949    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__2_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.171 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__3/O[0]
                         net (fo=2, routed)           0.976    10.147    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__3_n_7
    SLICE_X50Y32         LUT3 (Prop_lut3_I1_O)        0.323    10.470 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_2/O
                         net (fo=2, routed)           0.968    11.438    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_2_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.328    11.766 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_6/O
                         net (fo=1, routed)           0.000    11.766    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_6_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.164 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.164    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.278 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.278    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.500 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__4/O[0]
                         net (fo=16, routed)          1.623    14.123    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__4_n_7
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.328    14.451 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_i_4/O
                         net (fo=1, routed)           0.341    14.792    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_i_4_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    15.525 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.525    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.747 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__2/O[0]
                         net (fo=19, routed)          1.319    17.066    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__2_n_7
    SLICE_X50Y30         LUT4 (Prop_lut4_I2_O)        0.299    17.365 r  U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_i_3/O
                         net (fo=1, routed)           0.000    17.365    U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_i_3_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.857 r  U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2/CO[1]
                         net (fo=18, routed)          0.615    18.472    U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_n_2
    SLICE_X52Y30         LUT3 (Prop_lut3_I2_O)        0.332    18.804 r  U_TOP_SENSOR/U_senor_cu/i__carry__0_i_9/O
                         net (fo=3, routed)           0.309    19.113    U_TOP_SENSOR/U_senor_cu/i__carry__0_i_9_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.237 r  U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_8/O
                         net (fo=13, routed)          1.169    20.406    U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_8_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I2_O)        0.124    20.530 r  U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_1/O
                         net (fo=25, routed)          1.624    22.154    U_TOP_SENSOR/U_senor_cu/w_o_data[7]
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.278 r  U_TOP_SENSOR/U_senor_cu/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    22.278    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___37_carry__0_i_3_0[0]
    SLICE_X53Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.810 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.810    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.032 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           1.277    24.309    U_TOP_SENSOR/U_senor_cu/i___37_carry__2_i_7_0[0]
    SLICE_X51Y34         LUT3 (Prop_lut3_I2_O)        0.327    24.636 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_9/O
                         net (fo=2, routed)           0.727    25.363    U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_9_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.326    25.689 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_1/O
                         net (fo=2, routed)           1.011    26.701    U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]_0[3]
    SLICE_X53Y34         LUT6 (Prop_lut6_I0_O)        0.124    26.825 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.825    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2_1[3]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.226 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.226    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__1_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.465 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2/O[2]
                         net (fo=15, routed)          1.538    29.003    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___37_carry__2_i_8[0]
    SLICE_X51Y37         LUT4 (Prop_lut4_I0_O)        0.302    29.305 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___90_carry_i_6/O
                         net (fo=1, routed)           0.000    29.305    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___90_carry_i_6_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.855 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry/CO[3]
                         net (fo=1, routed)           0.000    29.855    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.168 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0/O[3]
                         net (fo=3, routed)           0.892    31.060    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0_n_4
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.306    31.366 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.000    31.366    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___120_carry__1_i_3_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.746 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.746    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.000 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2/CO[0]
                         net (fo=4, routed)           0.468    32.468    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2_n_3
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.367    32.835 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.324    33.159    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124    33.283 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_65/O
                         net (fo=4, routed)           0.615    33.898    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_65_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.124    34.022 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           0.839    34.862    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.124    34.986 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55/O
                         net (fo=4, routed)           0.827    35.813    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I3_O)        0.124    35.937 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.962    36.899    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_31_n_0
    SLICE_X52Y40         LUT4 (Prop_lut4_I0_O)        0.124    37.023 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.942    37.965    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1_1
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.124    38.089 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.075    39.164    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[3]
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.124    39.288 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.683    41.971    seg_out_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    45.502 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    45.502    seg_out[6]
    U7                                                                r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.402ns  (logic 15.311ns (37.898%)  route 25.090ns (62.102%))
  Logic Levels:           41  (CARRY4=18 LUT2=3 LUT3=5 LUT4=5 LUT5=2 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.074    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X49Y27         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/Q
                         net (fo=17, routed)          1.643     7.136    U_TOP_SENSOR/U_senor_cu/data_reg[3]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.322     7.458 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.554     8.012    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     8.721 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.721    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.835 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.835    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.949    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__2_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.171 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__3/O[0]
                         net (fo=2, routed)           0.976    10.147    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__3_n_7
    SLICE_X50Y32         LUT3 (Prop_lut3_I1_O)        0.323    10.470 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_2/O
                         net (fo=2, routed)           0.968    11.438    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_2_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.328    11.766 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_6/O
                         net (fo=1, routed)           0.000    11.766    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_6_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.164 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.164    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.278 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.278    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.500 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__4/O[0]
                         net (fo=16, routed)          1.623    14.123    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__4_n_7
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.328    14.451 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_i_4/O
                         net (fo=1, routed)           0.341    14.792    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_i_4_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    15.525 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.525    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.747 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__2/O[0]
                         net (fo=19, routed)          1.319    17.066    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__2_n_7
    SLICE_X50Y30         LUT4 (Prop_lut4_I2_O)        0.299    17.365 r  U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_i_3/O
                         net (fo=1, routed)           0.000    17.365    U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_i_3_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.857 r  U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2/CO[1]
                         net (fo=18, routed)          0.615    18.472    U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_n_2
    SLICE_X52Y30         LUT3 (Prop_lut3_I2_O)        0.332    18.804 r  U_TOP_SENSOR/U_senor_cu/i__carry__0_i_9/O
                         net (fo=3, routed)           0.309    19.113    U_TOP_SENSOR/U_senor_cu/i__carry__0_i_9_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.237 r  U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_8/O
                         net (fo=13, routed)          1.169    20.406    U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_8_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I2_O)        0.124    20.530 r  U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_1/O
                         net (fo=25, routed)          1.624    22.154    U_TOP_SENSOR/U_senor_cu/w_o_data[7]
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.278 r  U_TOP_SENSOR/U_senor_cu/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    22.278    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___37_carry__0_i_3_0[0]
    SLICE_X53Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.810 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.810    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.032 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           1.277    24.309    U_TOP_SENSOR/U_senor_cu/i___37_carry__2_i_7_0[0]
    SLICE_X51Y34         LUT3 (Prop_lut3_I2_O)        0.327    24.636 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_9/O
                         net (fo=2, routed)           0.727    25.363    U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_9_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.326    25.689 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_1/O
                         net (fo=2, routed)           1.011    26.701    U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]_0[3]
    SLICE_X53Y34         LUT6 (Prop_lut6_I0_O)        0.124    26.825 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.825    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2_1[3]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.226 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.226    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__1_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.465 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2/O[2]
                         net (fo=15, routed)          1.538    29.003    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___37_carry__2_i_8[0]
    SLICE_X51Y37         LUT4 (Prop_lut4_I0_O)        0.302    29.305 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___90_carry_i_6/O
                         net (fo=1, routed)           0.000    29.305    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___90_carry_i_6_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.855 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry/CO[3]
                         net (fo=1, routed)           0.000    29.855    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.168 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0/O[3]
                         net (fo=3, routed)           0.892    31.060    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0_n_4
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.306    31.366 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.000    31.366    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___120_carry__1_i_3_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.746 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.746    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.000 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2/CO[0]
                         net (fo=4, routed)           0.468    32.468    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2_n_3
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.367    32.835 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.324    33.159    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124    33.283 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_65/O
                         net (fo=4, routed)           0.615    33.898    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_65_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.124    34.022 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           0.839    34.862    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.124    34.986 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55/O
                         net (fo=4, routed)           0.827    35.813    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I3_O)        0.124    35.937 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.962    36.899    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_31_n_0
    SLICE_X52Y40         LUT4 (Prop_lut4_I0_O)        0.124    37.023 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.942    37.965    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1_1
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.124    38.089 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.074    39.163    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[3]
    SLICE_X58Y34         LUT4 (Prop_lut4_I2_O)        0.154    39.317 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.452    41.769    seg_out_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    45.476 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    45.476    seg_out[5]
    V5                                                                r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.163ns  (logic 15.346ns (38.208%)  route 24.817ns (61.792%))
  Logic Levels:           41  (CARRY4=18 LUT2=3 LUT3=5 LUT4=4 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.074    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X49Y27         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/Q
                         net (fo=17, routed)          1.643     7.136    U_TOP_SENSOR/U_senor_cu/data_reg[3]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.322     7.458 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.554     8.012    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     8.721 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.721    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.835 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.835    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.949    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__2_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.171 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__3/O[0]
                         net (fo=2, routed)           0.976    10.147    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__3_n_7
    SLICE_X50Y32         LUT3 (Prop_lut3_I1_O)        0.323    10.470 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_2/O
                         net (fo=2, routed)           0.968    11.438    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_2_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.328    11.766 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_6/O
                         net (fo=1, routed)           0.000    11.766    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_6_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.164 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.164    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.278 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.278    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.500 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__4/O[0]
                         net (fo=16, routed)          1.623    14.123    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__4_n_7
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.328    14.451 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_i_4/O
                         net (fo=1, routed)           0.341    14.792    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_i_4_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    15.525 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.525    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.747 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__2/O[0]
                         net (fo=19, routed)          1.319    17.066    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__2_n_7
    SLICE_X50Y30         LUT4 (Prop_lut4_I2_O)        0.299    17.365 r  U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_i_3/O
                         net (fo=1, routed)           0.000    17.365    U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_i_3_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.857 r  U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2/CO[1]
                         net (fo=18, routed)          0.615    18.472    U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_n_2
    SLICE_X52Y30         LUT3 (Prop_lut3_I2_O)        0.332    18.804 r  U_TOP_SENSOR/U_senor_cu/i__carry__0_i_9/O
                         net (fo=3, routed)           0.309    19.113    U_TOP_SENSOR/U_senor_cu/i__carry__0_i_9_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.237 r  U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_8/O
                         net (fo=13, routed)          1.169    20.406    U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_8_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I2_O)        0.124    20.530 r  U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_1/O
                         net (fo=25, routed)          1.624    22.154    U_TOP_SENSOR/U_senor_cu/w_o_data[7]
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.278 r  U_TOP_SENSOR/U_senor_cu/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    22.278    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___37_carry__0_i_3_0[0]
    SLICE_X53Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.810 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.810    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.032 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           1.277    24.309    U_TOP_SENSOR/U_senor_cu/i___37_carry__2_i_7_0[0]
    SLICE_X51Y34         LUT3 (Prop_lut3_I2_O)        0.327    24.636 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_9/O
                         net (fo=2, routed)           0.727    25.363    U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_9_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.326    25.689 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_1/O
                         net (fo=2, routed)           1.011    26.701    U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]_0[3]
    SLICE_X53Y34         LUT6 (Prop_lut6_I0_O)        0.124    26.825 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.825    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2_1[3]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.226 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.226    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__1_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.465 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2/O[2]
                         net (fo=15, routed)          1.538    29.003    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___37_carry__2_i_8[0]
    SLICE_X51Y37         LUT4 (Prop_lut4_I0_O)        0.302    29.305 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___90_carry_i_6/O
                         net (fo=1, routed)           0.000    29.305    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___90_carry_i_6_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.855 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry/CO[3]
                         net (fo=1, routed)           0.000    29.855    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.168 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0/O[3]
                         net (fo=3, routed)           0.892    31.060    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0_n_4
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.306    31.366 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.000    31.366    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___120_carry__1_i_3_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.746 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.746    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.000 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2/CO[0]
                         net (fo=4, routed)           0.468    32.468    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2_n_3
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.367    32.835 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.324    33.159    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124    33.283 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_65/O
                         net (fo=4, routed)           0.615    33.898    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_65_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.124    34.022 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           0.834    34.857    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.124    34.981 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_53/O
                         net (fo=3, routed)           0.675    35.655    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_53_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I4_O)        0.124    35.779 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36/O
                         net (fo=2, routed)           0.962    36.741    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    36.865 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.015    37.880    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1_2
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124    38.004 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.051    39.055    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I1_O)        0.152    39.207 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.286    41.494    seg_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    45.237 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    45.237    seg_out[3]
    V8                                                                r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.024ns  (logic 15.094ns (37.712%)  route 24.930ns (62.288%))
  Logic Levels:           41  (CARRY4=18 LUT2=3 LUT3=5 LUT4=5 LUT5=2 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.074    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X49Y27         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/Q
                         net (fo=17, routed)          1.643     7.136    U_TOP_SENSOR/U_senor_cu/data_reg[3]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.322     7.458 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.554     8.012    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     8.721 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.721    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.835 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.835    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.949    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__2_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.171 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__3/O[0]
                         net (fo=2, routed)           0.976    10.147    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__3_n_7
    SLICE_X50Y32         LUT3 (Prop_lut3_I1_O)        0.323    10.470 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_2/O
                         net (fo=2, routed)           0.968    11.438    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_2_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.328    11.766 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_6/O
                         net (fo=1, routed)           0.000    11.766    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_6_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.164 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.164    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.278 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.278    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.500 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__4/O[0]
                         net (fo=16, routed)          1.623    14.123    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__4_n_7
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.328    14.451 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_i_4/O
                         net (fo=1, routed)           0.341    14.792    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_i_4_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    15.525 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.525    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.747 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__2/O[0]
                         net (fo=19, routed)          1.319    17.066    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__2_n_7
    SLICE_X50Y30         LUT4 (Prop_lut4_I2_O)        0.299    17.365 r  U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_i_3/O
                         net (fo=1, routed)           0.000    17.365    U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_i_3_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.857 r  U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2/CO[1]
                         net (fo=18, routed)          0.615    18.472    U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_n_2
    SLICE_X52Y30         LUT3 (Prop_lut3_I2_O)        0.332    18.804 r  U_TOP_SENSOR/U_senor_cu/i__carry__0_i_9/O
                         net (fo=3, routed)           0.309    19.113    U_TOP_SENSOR/U_senor_cu/i__carry__0_i_9_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.237 r  U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_8/O
                         net (fo=13, routed)          1.169    20.406    U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_8_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I2_O)        0.124    20.530 r  U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_1/O
                         net (fo=25, routed)          1.624    22.154    U_TOP_SENSOR/U_senor_cu/w_o_data[7]
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.278 r  U_TOP_SENSOR/U_senor_cu/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    22.278    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___37_carry__0_i_3_0[0]
    SLICE_X53Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.810 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.810    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.032 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           1.277    24.309    U_TOP_SENSOR/U_senor_cu/i___37_carry__2_i_7_0[0]
    SLICE_X51Y34         LUT3 (Prop_lut3_I2_O)        0.327    24.636 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_9/O
                         net (fo=2, routed)           0.727    25.363    U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_9_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.326    25.689 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_1/O
                         net (fo=2, routed)           1.011    26.701    U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]_0[3]
    SLICE_X53Y34         LUT6 (Prop_lut6_I0_O)        0.124    26.825 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.825    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2_1[3]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.226 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.226    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__1_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.465 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2/O[2]
                         net (fo=15, routed)          1.538    29.003    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___37_carry__2_i_8[0]
    SLICE_X51Y37         LUT4 (Prop_lut4_I0_O)        0.302    29.305 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___90_carry_i_6/O
                         net (fo=1, routed)           0.000    29.305    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___90_carry_i_6_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.855 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry/CO[3]
                         net (fo=1, routed)           0.000    29.855    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.168 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0/O[3]
                         net (fo=3, routed)           0.892    31.060    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0_n_4
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.306    31.366 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.000    31.366    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___120_carry__1_i_3_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.746 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.746    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.000 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2/CO[0]
                         net (fo=4, routed)           0.468    32.468    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2_n_3
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.367    32.835 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.324    33.159    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124    33.283 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_65/O
                         net (fo=4, routed)           0.615    33.898    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_65_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.124    34.022 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           0.839    34.862    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.124    34.986 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55/O
                         net (fo=4, routed)           0.827    35.813    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I3_O)        0.124    35.937 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.962    36.899    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_31_n_0
    SLICE_X52Y40         LUT4 (Prop_lut4_I0_O)        0.124    37.023 f  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.942    37.965    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1_1
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.124    38.089 f  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.074    39.163    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[3]
    SLICE_X58Y34         LUT4 (Prop_lut4_I3_O)        0.124    39.287 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.291    41.578    seg_out_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    45.098 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    45.098    seg_out[4]
    U5                                                                r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.763ns  (logic 15.109ns (37.998%)  route 24.653ns (62.002%))
  Logic Levels:           41  (CARRY4=18 LUT2=3 LUT3=5 LUT4=4 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.074    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X49Y27         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/Q
                         net (fo=17, routed)          1.643     7.136    U_TOP_SENSOR/U_senor_cu/data_reg[3]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.322     7.458 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.554     8.012    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     8.721 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.721    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.835 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.835    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.949    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__2_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.171 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__3/O[0]
                         net (fo=2, routed)           0.976    10.147    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__3_n_7
    SLICE_X50Y32         LUT3 (Prop_lut3_I1_O)        0.323    10.470 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_2/O
                         net (fo=2, routed)           0.968    11.438    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_2_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.328    11.766 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_6/O
                         net (fo=1, routed)           0.000    11.766    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_6_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.164 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.164    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.278 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.278    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.500 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__4/O[0]
                         net (fo=16, routed)          1.623    14.123    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__4_n_7
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.328    14.451 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_i_4/O
                         net (fo=1, routed)           0.341    14.792    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_i_4_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    15.525 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.525    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.747 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__2/O[0]
                         net (fo=19, routed)          1.319    17.066    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__2_n_7
    SLICE_X50Y30         LUT4 (Prop_lut4_I2_O)        0.299    17.365 r  U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_i_3/O
                         net (fo=1, routed)           0.000    17.365    U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_i_3_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.857 r  U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2/CO[1]
                         net (fo=18, routed)          0.615    18.472    U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_n_2
    SLICE_X52Y30         LUT3 (Prop_lut3_I2_O)        0.332    18.804 r  U_TOP_SENSOR/U_senor_cu/i__carry__0_i_9/O
                         net (fo=3, routed)           0.309    19.113    U_TOP_SENSOR/U_senor_cu/i__carry__0_i_9_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.237 r  U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_8/O
                         net (fo=13, routed)          1.169    20.406    U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_8_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I2_O)        0.124    20.530 r  U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_1/O
                         net (fo=25, routed)          1.624    22.154    U_TOP_SENSOR/U_senor_cu/w_o_data[7]
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.278 r  U_TOP_SENSOR/U_senor_cu/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    22.278    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___37_carry__0_i_3_0[0]
    SLICE_X53Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.810 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.810    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.032 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           1.277    24.309    U_TOP_SENSOR/U_senor_cu/i___37_carry__2_i_7_0[0]
    SLICE_X51Y34         LUT3 (Prop_lut3_I2_O)        0.327    24.636 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_9/O
                         net (fo=2, routed)           0.727    25.363    U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_9_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.326    25.689 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_1/O
                         net (fo=2, routed)           1.011    26.701    U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]_0[3]
    SLICE_X53Y34         LUT6 (Prop_lut6_I0_O)        0.124    26.825 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.825    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2_1[3]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.226 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.226    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__1_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.465 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2/O[2]
                         net (fo=15, routed)          1.538    29.003    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___37_carry__2_i_8[0]
    SLICE_X51Y37         LUT4 (Prop_lut4_I0_O)        0.302    29.305 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___90_carry_i_6/O
                         net (fo=1, routed)           0.000    29.305    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___90_carry_i_6_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.855 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry/CO[3]
                         net (fo=1, routed)           0.000    29.855    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.168 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0/O[3]
                         net (fo=3, routed)           0.892    31.060    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0_n_4
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.306    31.366 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.000    31.366    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___120_carry__1_i_3_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.746 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.746    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.000 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2/CO[0]
                         net (fo=4, routed)           0.468    32.468    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2_n_3
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.367    32.835 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.324    33.159    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124    33.283 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_65/O
                         net (fo=4, routed)           0.615    33.898    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_65_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.124    34.022 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           0.834    34.857    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.124    34.981 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_53/O
                         net (fo=3, routed)           0.675    35.655    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_53_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I4_O)        0.124    35.779 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36/O
                         net (fo=2, routed)           0.962    36.741    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    36.865 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.015    37.880    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1_2
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124    38.004 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.051    39.055    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I1_O)        0.124    39.179 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.122    41.302    seg_out_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    44.837 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    44.837    seg_out[2]
    U8                                                                r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.716ns  (logic 15.313ns (38.555%)  route 24.404ns (61.445%))
  Logic Levels:           41  (CARRY4=18 LUT2=3 LUT3=5 LUT4=4 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.074    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X49Y27         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/Q
                         net (fo=17, routed)          1.643     7.136    U_TOP_SENSOR/U_senor_cu/data_reg[3]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.322     7.458 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.554     8.012    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     8.721 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.721    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.835 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.835    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.949    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__2_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.171 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__3/O[0]
                         net (fo=2, routed)           0.976    10.147    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__3_n_7
    SLICE_X50Y32         LUT3 (Prop_lut3_I1_O)        0.323    10.470 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_2/O
                         net (fo=2, routed)           0.968    11.438    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_2_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.328    11.766 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_6/O
                         net (fo=1, routed)           0.000    11.766    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_6_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.164 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.164    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.278 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.278    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.500 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__4/O[0]
                         net (fo=16, routed)          1.623    14.123    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__4_n_7
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.328    14.451 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_i_4/O
                         net (fo=1, routed)           0.341    14.792    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_i_4_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    15.525 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.525    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.747 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__2/O[0]
                         net (fo=19, routed)          1.319    17.066    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__2_n_7
    SLICE_X50Y30         LUT4 (Prop_lut4_I2_O)        0.299    17.365 r  U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_i_3/O
                         net (fo=1, routed)           0.000    17.365    U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_i_3_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.857 r  U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2/CO[1]
                         net (fo=18, routed)          0.615    18.472    U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_n_2
    SLICE_X52Y30         LUT3 (Prop_lut3_I2_O)        0.332    18.804 r  U_TOP_SENSOR/U_senor_cu/i__carry__0_i_9/O
                         net (fo=3, routed)           0.309    19.113    U_TOP_SENSOR/U_senor_cu/i__carry__0_i_9_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.237 r  U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_8/O
                         net (fo=13, routed)          1.169    20.406    U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_8_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I2_O)        0.124    20.530 r  U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_1/O
                         net (fo=25, routed)          1.624    22.154    U_TOP_SENSOR/U_senor_cu/w_o_data[7]
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.278 r  U_TOP_SENSOR/U_senor_cu/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    22.278    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___37_carry__0_i_3_0[0]
    SLICE_X53Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.810 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.810    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.032 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           1.277    24.309    U_TOP_SENSOR/U_senor_cu/i___37_carry__2_i_7_0[0]
    SLICE_X51Y34         LUT3 (Prop_lut3_I2_O)        0.327    24.636 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_9/O
                         net (fo=2, routed)           0.727    25.363    U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_9_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.326    25.689 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_1/O
                         net (fo=2, routed)           1.011    26.701    U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]_0[3]
    SLICE_X53Y34         LUT6 (Prop_lut6_I0_O)        0.124    26.825 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.825    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2_1[3]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.226 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.226    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__1_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.465 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2/O[2]
                         net (fo=15, routed)          1.538    29.003    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___37_carry__2_i_8[0]
    SLICE_X51Y37         LUT4 (Prop_lut4_I0_O)        0.302    29.305 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___90_carry_i_6/O
                         net (fo=1, routed)           0.000    29.305    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___90_carry_i_6_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.855 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry/CO[3]
                         net (fo=1, routed)           0.000    29.855    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.168 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0/O[3]
                         net (fo=3, routed)           0.892    31.060    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0_n_4
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.306    31.366 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.000    31.366    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___120_carry__1_i_3_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.746 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.746    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.000 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2/CO[0]
                         net (fo=4, routed)           0.468    32.468    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2_n_3
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.367    32.835 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.324    33.159    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124    33.283 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_65/O
                         net (fo=4, routed)           0.615    33.898    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_65_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.124    34.022 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           0.834    34.857    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.124    34.981 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_53/O
                         net (fo=3, routed)           0.675    35.655    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_53_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I4_O)        0.124    35.779 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36/O
                         net (fo=2, routed)           0.962    36.741    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    36.865 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.015    37.880    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1_2
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124    38.004 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.837    38.841    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I3_O)        0.150    38.991 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.087    41.078    seg_out_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    44.791 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    44.791    seg_out[0]
    W7                                                                r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.539ns  (logic 15.103ns (38.198%)  route 24.436ns (61.802%))
  Logic Levels:           41  (CARRY4=18 LUT2=3 LUT3=5 LUT4=4 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.074    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X49Y27         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[3]/Q
                         net (fo=17, routed)          1.643     7.136    U_TOP_SENSOR/U_senor_cu/data_reg[3]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.322     7.458 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.554     8.012    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     8.721 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.721    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.835 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.835    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.949    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__2_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.171 r  U_TOP_SENSOR/U_senor_cu/o_data__1_carry__3/O[0]
                         net (fo=2, routed)           0.976    10.147    U_TOP_SENSOR/U_senor_cu/o_data__1_carry__3_n_7
    SLICE_X50Y32         LUT3 (Prop_lut3_I1_O)        0.323    10.470 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_2/O
                         net (fo=2, routed)           0.968    11.438    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_2_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.328    11.766 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_6/O
                         net (fo=1, routed)           0.000    11.766    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_i_6_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.164 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.164    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.278 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.278    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.500 r  U_TOP_SENSOR/U_senor_cu/o_data__55_carry__4/O[0]
                         net (fo=16, routed)          1.623    14.123    U_TOP_SENSOR/U_senor_cu/o_data__55_carry__4_n_7
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.328    14.451 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_i_4/O
                         net (fo=1, routed)           0.341    14.792    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_i_4_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    15.525 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.525    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.747 r  U_TOP_SENSOR/U_senor_cu/o_data__104_carry__2/O[0]
                         net (fo=19, routed)          1.319    17.066    U_TOP_SENSOR/U_senor_cu/o_data__104_carry__2_n_7
    SLICE_X50Y30         LUT4 (Prop_lut4_I2_O)        0.299    17.365 r  U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_i_3/O
                         net (fo=1, routed)           0.000    17.365    U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_i_3_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.857 r  U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2/CO[1]
                         net (fo=18, routed)          0.615    18.472    U_TOP_SENSOR/U_senor_cu/o_data__140_carry__2_n_2
    SLICE_X52Y30         LUT3 (Prop_lut3_I2_O)        0.332    18.804 r  U_TOP_SENSOR/U_senor_cu/i__carry__0_i_9/O
                         net (fo=3, routed)           0.309    19.113    U_TOP_SENSOR/U_senor_cu/i__carry__0_i_9_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.237 r  U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_8/O
                         net (fo=13, routed)          1.169    20.406    U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_8_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I2_O)        0.124    20.530 r  U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_1/O
                         net (fo=25, routed)          1.624    22.154    U_TOP_SENSOR/U_senor_cu/w_o_data[7]
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.278 r  U_TOP_SENSOR/U_senor_cu/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    22.278    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___37_carry__0_i_3_0[0]
    SLICE_X53Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.810 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.810    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.032 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           1.277    24.309    U_TOP_SENSOR/U_senor_cu/i___37_carry__2_i_7_0[0]
    SLICE_X51Y34         LUT3 (Prop_lut3_I2_O)        0.327    24.636 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_9/O
                         net (fo=2, routed)           0.727    25.363    U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_9_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.326    25.689 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_1/O
                         net (fo=2, routed)           1.011    26.701    U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]_0[3]
    SLICE_X53Y34         LUT6 (Prop_lut6_I0_O)        0.124    26.825 r  U_TOP_SENSOR/U_senor_cu/i___37_carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.825    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2_1[3]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.226 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.226    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__1_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.465 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2/O[2]
                         net (fo=15, routed)          1.538    29.003    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___37_carry__2_i_8[0]
    SLICE_X51Y37         LUT4 (Prop_lut4_I0_O)        0.302    29.305 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___90_carry_i_6/O
                         net (fo=1, routed)           0.000    29.305    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___90_carry_i_6_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.855 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry/CO[3]
                         net (fo=1, routed)           0.000    29.855    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.168 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0/O[3]
                         net (fo=3, routed)           0.892    31.060    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0_n_4
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.306    31.366 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.000    31.366    U_TOP_SENSOR/U_fnd_contrl/U_splitter/i___120_carry__1_i_3_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.746 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.746    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.000 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2/CO[0]
                         net (fo=4, routed)           0.468    32.468    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2_n_3
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.367    32.835 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.324    33.159    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124    33.283 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_65/O
                         net (fo=4, routed)           0.615    33.898    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_65_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.124    34.022 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           0.834    34.857    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.124    34.981 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_53/O
                         net (fo=3, routed)           0.675    35.655    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_53_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I4_O)        0.124    35.779 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36/O
                         net (fo=2, routed)           0.962    36.741    U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    36.865 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.015    37.880    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1_2
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124    38.004 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.837    38.841    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I1_O)        0.124    38.965 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.119    41.084    seg_out_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    44.613 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    44.613    seg_out[1]
    W6                                                                r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_UART/U_uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.609ns  (logic 3.974ns (46.158%)  route 4.635ns (53.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.074    U_UART/U_uart_tx/clk_IBUF_BUFG
    SLICE_X39Y30         FDPE                                         r  U_UART/U_uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.530 r  U_UART/U_uart_tx/tx_reg/Q
                         net (fo=1, routed)           4.635    10.166    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.683 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.683    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_senor_cu/start_tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.020ns  (logic 3.946ns (49.199%)  route 4.074ns (50.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.074    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X51Y26         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/start_tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_TOP_SENSOR/U_senor_cu/start_tick_reg_reg/Q
                         net (fo=1, routed)           4.074     9.605    start_tick_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490    13.095 r  start_tick_OBUF_inst/O
                         net (fo=0)                   0.000    13.095    start_tick
    G2                                                                r  start_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_UART/U_uart_cu/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_SENSOR/U_btn_db/q_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.560ns  (logic 0.718ns (46.013%)  route 0.842ns (53.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.550     5.071    U_UART/U_uart_cu/clk_IBUF_BUFG
    SLICE_X44Y27         FDCE                                         r  U_UART/U_uart_cu/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDCE (Prop_fdce_C_Q)         0.419     5.490 f  U_UART/U_uart_cu/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.842     6.333    U_UART/U_uart_cu/state[0]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.299     6.632 r  U_UART/U_uart_cu/q_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.632    U_TOP_SENSOR/U_btn_db/D[0]
    SLICE_X44Y26         FDCE                                         r  U_TOP_SENSOR/U_btn_db/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_UART/U_uart_cu/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_SENSOR/U_btn_db/q_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.186ns (46.163%)  route 0.217ns (53.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.554     1.437    U_UART/U_uart_cu/clk_IBUF_BUFG
    SLICE_X44Y27         FDCE                                         r  U_UART/U_uart_cu/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_UART/U_uart_cu/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.217     1.795    U_UART/U_uart_cu/state[1]
    SLICE_X44Y26         LUT3 (Prop_lut3_I1_O)        0.045     1.840 r  U_UART/U_uart_cu/q_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.840    U_TOP_SENSOR/U_btn_db/D[0]
    SLICE_X44Y26         FDCE                                         r  U_TOP_SENSOR/U_btn_db/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_senor_cu/start_tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.332ns (49.292%)  route 1.370ns (50.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.554     1.437    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X51Y26         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/start_tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_TOP_SENSOR/U_senor_cu/start_tick_reg_reg/Q
                         net (fo=1, routed)           1.370     2.949    start_tick_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.191     4.140 r  start_tick_OBUF_inst/O
                         net (fo=0)                   0.000     4.140    start_tick
    G2                                                                r  start_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_UART/U_uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.975ns  (logic 1.360ns (45.705%)  route 1.615ns (54.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.555     1.438    U_UART/U_uart_tx/clk_IBUF_BUFG
    SLICE_X39Y30         FDPE                                         r  U_UART/U_uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.579 r  U_UART/U_uart_tx/tx_reg/Q
                         net (fo=1, routed)           1.615     3.194    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.413 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.413    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.524ns  (logic 1.611ns (45.715%)  route 1.913ns (54.285%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.556     1.439    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X52Y28         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/Q
                         net (fo=29, routed)          0.357     1.944    U_TOP_SENSOR/U_senor_cu/data_reg[15]
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.098     2.042 r  U_TOP_SENSOR/U_senor_cu/i__carry__0_i_3/O
                         net (fo=25, routed)          0.623     2.664    U_TOP_SENSOR/U_senor_cu/w_o_data[1]
    SLICE_X57Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.709 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.049     2.758    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_14_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.803 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.349     3.152    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I1_O)        0.045     3.197 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.536     3.733    seg_out_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.963 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.963    seg_out[1]
    W6                                                                r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.558ns  (logic 1.656ns (46.539%)  route 1.902ns (53.461%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.556     1.439    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X52Y28         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/Q
                         net (fo=29, routed)          0.357     1.944    U_TOP_SENSOR/U_senor_cu/data_reg[15]
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.098     2.042 r  U_TOP_SENSOR/U_senor_cu/i__carry__0_i_3/O
                         net (fo=25, routed)          0.623     2.664    U_TOP_SENSOR/U_senor_cu/w_o_data[1]
    SLICE_X57Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.709 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.049     2.758    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_14_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.803 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.349     3.152    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I3_O)        0.046     3.198 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.525     3.723    seg_out_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     4.997 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.997    seg_out[0]
    W7                                                                r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.612ns  (logic 1.617ns (44.771%)  route 1.995ns (55.229%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.556     1.439    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X52Y28         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/Q
                         net (fo=29, routed)          0.357     1.944    U_TOP_SENSOR/U_senor_cu/data_reg[15]
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.098     2.042 r  U_TOP_SENSOR/U_senor_cu/i__carry__0_i_3/O
                         net (fo=25, routed)          0.623     2.664    U_TOP_SENSOR/U_senor_cu/w_o_data[1]
    SLICE_X57Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.709 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.049     2.758    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_14_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.803 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.425     3.229    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I1_O)        0.045     3.274 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.541     3.815    seg_out_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     5.051 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.051    seg_out[2]
    U8                                                                r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.677ns  (logic 1.602ns (43.569%)  route 2.075ns (56.431%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.556     1.439    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X52Y28         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/Q
                         net (fo=29, routed)          0.357     1.944    U_TOP_SENSOR/U_senor_cu/data_reg[15]
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.098     2.042 r  U_TOP_SENSOR/U_senor_cu/i__carry__0_i_3/O
                         net (fo=25, routed)          0.623     2.664    U_TOP_SENSOR/U_senor_cu/w_o_data[1]
    SLICE_X57Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.709 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.049     2.758    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_14_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.803 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.435     3.239    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I2_O)        0.045     3.284 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.611     3.895    seg_out_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     5.116 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.116    seg_out[4]
    U5                                                                r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.742ns  (logic 1.682ns (44.960%)  route 2.060ns (55.040%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.556     1.439    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X52Y28         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/Q
                         net (fo=29, routed)          0.357     1.944    U_TOP_SENSOR/U_senor_cu/data_reg[15]
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.098     2.042 r  U_TOP_SENSOR/U_senor_cu/i__carry__0_i_3/O
                         net (fo=25, routed)          0.623     2.664    U_TOP_SENSOR/U_senor_cu/w_o_data[1]
    SLICE_X57Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.709 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.049     2.758    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_14_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.803 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.425     3.229    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I1_O)        0.043     3.272 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.606     3.878    seg_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     5.181 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.181    seg_out[3]
    V8                                                                r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.774ns  (logic 1.649ns (43.683%)  route 2.125ns (56.317%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.556     1.439    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X52Y28         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/Q
                         net (fo=29, routed)          0.357     1.944    U_TOP_SENSOR/U_senor_cu/data_reg[15]
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.098     2.042 r  U_TOP_SENSOR/U_senor_cu/i__carry__0_i_3/O
                         net (fo=25, routed)          0.623     2.664    U_TOP_SENSOR/U_senor_cu/w_o_data[1]
    SLICE_X57Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.709 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.049     2.758    U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_14_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.803 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.435     3.239    U_TOP_SENSOR/U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X58Y34         LUT4 (Prop_lut4_I3_O)        0.042     3.281 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.662     3.942    seg_out_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     5.213 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.213    seg_out[5]
    V5                                                                r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.797ns  (logic 1.877ns (49.446%)  route 1.919ns (50.554%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.556     1.439    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X52Y28         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[15]/Q
                         net (fo=29, routed)          0.305     1.892    U_TOP_SENSOR/U_senor_cu/data_reg[15]
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.098     1.990 r  U_TOP_SENSOR/U_senor_cu/digit_10000_carry_i_5/O
                         net (fo=1, routed)           0.000     1.990    U_TOP_SENSOR/U_fnd_contrl/U_splitter/S[2]
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.101 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_10000_carry/CO[3]
                         net (fo=1, routed)           0.000     2.101    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_10000_carry_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.141 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_10000_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.141    U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_10000_carry__0_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     2.233 f  U_TOP_SENSOR/U_fnd_contrl/U_splitter/digit_10000_carry__1/O[3]
                         net (fo=19, routed)          0.503     2.736    U_TOP_SENSOR/U_fnd_contrl/U_splitter/O[0]
    SLICE_X54Y37         LUT6 (Prop_lut6_I4_O)        0.111     2.847 r  U_TOP_SENSOR/U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.308     3.155    U_TOP_SENSOR/U_senor_cu/seg_out[2][0]
    SLICE_X58Y34         LUT4 (Prop_lut4_I2_O)        0.045     3.200 r  U_TOP_SENSOR/U_senor_cu/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.804     4.004    seg_out_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     5.236 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.236    seg_out[6]
    U7                                                                r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.919ns  (logic 1.453ns (20.998%)  route 5.466ns (79.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=153, routed)         5.466     6.919    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/SR[0]
    SLICE_X56Y42         FDCE                                         f  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.452     4.793    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/clk_IBUF_BUFG
    SLICE_X56Y42         FDCE                                         r  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.919ns  (logic 1.453ns (20.998%)  route 5.466ns (79.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=153, routed)         5.466     6.919    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/SR[0]
    SLICE_X56Y42         FDCE                                         f  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.452     4.793    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/clk_IBUF_BUFG
    SLICE_X56Y42         FDCE                                         r  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.919ns  (logic 1.453ns (20.998%)  route 5.466ns (79.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=153, routed)         5.466     6.919    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/SR[0]
    SLICE_X56Y42         FDCE                                         f  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.452     4.793    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/clk_IBUF_BUFG
    SLICE_X56Y42         FDCE                                         r  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.919ns  (logic 1.453ns (20.998%)  route 5.466ns (79.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=153, routed)         5.466     6.919    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/SR[0]
    SLICE_X56Y42         FDCE                                         f  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.452     4.793    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/clk_IBUF_BUFG
    SLICE_X56Y42         FDCE                                         r  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.844ns  (logic 1.453ns (21.229%)  route 5.391ns (78.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=153, routed)         5.391     6.844    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/SR[0]
    SLICE_X56Y38         FDCE                                         f  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.450     4.791    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/clk_IBUF_BUFG
    SLICE_X56Y38         FDCE                                         r  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_clk_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.780ns  (logic 1.453ns (21.427%)  route 5.328ns (78.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=153, routed)         5.328     6.780    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/SR[0]
    SLICE_X56Y41         FDCE                                         f  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.452     4.793    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/clk_IBUF_BUFG
    SLICE_X56Y41         FDCE                                         r  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.780ns  (logic 1.453ns (21.427%)  route 5.328ns (78.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=153, routed)         5.328     6.780    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/SR[0]
    SLICE_X56Y41         FDCE                                         f  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.452     4.793    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/clk_IBUF_BUFG
    SLICE_X56Y41         FDCE                                         r  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.780ns  (logic 1.453ns (21.427%)  route 5.328ns (78.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=153, routed)         5.328     6.780    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/SR[0]
    SLICE_X56Y41         FDCE                                         f  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.452     4.793    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/clk_IBUF_BUFG
    SLICE_X56Y41         FDCE                                         r  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.780ns  (logic 1.453ns (21.427%)  route 5.328ns (78.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=153, routed)         5.328     6.780    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/SR[0]
    SLICE_X56Y41         FDCE                                         f  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.452     4.793    U_TOP_SENSOR/U_fnd_contrl/U_clock_div/clk_IBUF_BUFG
    SLICE_X56Y41         FDCE                                         r  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[9]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            U_UART/U_uart_rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.757ns  (logic 1.704ns (25.221%)  route 5.053ns (74.779%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=9, routed)           4.746     6.202    U_UART/U_uart_rx/D[0]
    SLICE_X37Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.326 r  U_UART/U_uart_rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.307     6.633    U_UART/U_uart_rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.757 r  U_UART/U_uart_rx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.757    U_UART/U_uart_rx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X38Y27         FDCE                                         r  U_UART/U_uart_rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.431     4.772    U_UART/U_uart_rx/clk_IBUF_BUFG
    SLICE_X38Y27         FDCE                                         r  U_UART/U_uart_rx/FSM_sequential_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_TOP_SENSOR/U_btn_db/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_TOP_SENSOR/U_btn_db/edge_detect_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.999%)  route 0.172ns (48.001%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[7]/C
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[7]/Q
                         net (fo=3, routed)           0.172     0.313    U_TOP_SENSOR/U_btn_db/q_next[6]
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.358 r  U_TOP_SENSOR/U_btn_db/edge_detect[0]_i_1/O
                         net (fo=1, routed)           0.000     0.358    U_TOP_SENSOR/U_btn_db/btn_debounce
    SLICE_X47Y26         FDCE                                         r  U_TOP_SENSOR/U_btn_db/edge_detect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.819     1.946    U_TOP_SENSOR/U_btn_db/clk_IBUF_BUFG
    SLICE_X47Y26         FDCE                                         r  U_TOP_SENSOR/U_btn_db/edge_detect_reg[0]/C

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_btn_db/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.344ns (34.282%)  route 0.659ns (65.718%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[3]/C
    SLICE_X46Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[3]/Q
                         net (fo=3, routed)           0.095     0.259    U_TOP_SENSOR/U_btn_db/q_next[2]
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  U_TOP_SENSOR/U_btn_db/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.049     0.353    U_TOP_SENSOR/U_btn_db/FSM_sequential_state[1]_i_6_n_0
    SLICE_X47Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.398 r  U_TOP_SENSOR/U_btn_db/FSM_sequential_state[1]_i_3__1/O
                         net (fo=1, routed)           0.361     0.759    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[0]_1
    SLICE_X49Y26         LUT6 (Prop_lut6_I0_O)        0.045     0.804 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.154     0.958    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X49Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.003 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.003    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X49Y26         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.821     1.948    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X49Y26         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 U_TOP_SENSOR/U_btn_db/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.347ns (34.478%)  route 0.659ns (65.522%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDCE                         0.000     0.000 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[3]/C
    SLICE_X46Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_TOP_SENSOR/U_btn_db/q_reg_reg[3]/Q
                         net (fo=3, routed)           0.095     0.259    U_TOP_SENSOR/U_btn_db/q_next[2]
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  U_TOP_SENSOR/U_btn_db/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.049     0.353    U_TOP_SENSOR/U_btn_db/FSM_sequential_state[1]_i_6_n_0
    SLICE_X47Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.398 r  U_TOP_SENSOR/U_btn_db/FSM_sequential_state[1]_i_3__1/O
                         net (fo=1, routed)           0.361     0.759    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[0]_1
    SLICE_X49Y26         LUT6 (Prop_lut6_I0_O)        0.045     0.804 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.154     0.958    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X49Y26         LUT3 (Prop_lut3_I1_O)        0.048     1.006 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.006    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X49Y26         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.821     1.948    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X49Y26         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_UART/U_tick9600hz/count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.221ns (16.131%)  route 1.149ns (83.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=153, routed)         1.149     1.370    U_UART/U_tick9600hz/SR[0]
    SLICE_X38Y24         FDCE                                         f  U_UART/U_tick9600hz/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.816     1.943    U_UART/U_tick9600hz/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  U_UART/U_tick9600hz/count_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_UART/U_tick9600hz/count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.221ns (16.131%)  route 1.149ns (83.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=153, routed)         1.149     1.370    U_UART/U_tick9600hz/SR[0]
    SLICE_X38Y24         FDCE                                         f  U_UART/U_tick9600hz/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.816     1.943    U_UART/U_tick9600hz/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  U_UART/U_tick9600hz/count_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_UART/U_tick9600hz/count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.221ns (16.131%)  route 1.149ns (83.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=153, routed)         1.149     1.370    U_UART/U_tick9600hz/SR[0]
    SLICE_X38Y24         FDCE                                         f  U_UART/U_tick9600hz/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.816     1.943    U_UART/U_tick9600hz/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  U_UART/U_tick9600hz/count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_UART/U_tick9600hz/count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.221ns (16.131%)  route 1.149ns (83.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=153, routed)         1.149     1.370    U_UART/U_tick9600hz/SR[0]
    SLICE_X38Y24         FDCE                                         f  U_UART/U_tick9600hz/count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.816     1.943    U_UART/U_tick9600hz/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  U_UART/U_tick9600hz/count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_UART/U_tick9600hz/count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.221ns (16.131%)  route 1.149ns (83.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=153, routed)         1.149     1.370    U_UART/U_tick9600hz/SR[0]
    SLICE_X38Y24         FDCE                                         f  U_UART/U_tick9600hz/count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.816     1.943    U_UART/U_tick9600hz/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  U_UART/U_tick9600hz/count_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_UART/U_tick9600hz/count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.221ns (14.962%)  route 1.256ns (85.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=153, routed)         1.256     1.477    U_UART/U_tick9600hz/SR[0]
    SLICE_X40Y25         FDCE                                         f  U_UART/U_tick9600hz/count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.817     1.944    U_UART/U_tick9600hz/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  U_UART/U_tick9600hz/count_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_UART/U_tick9600hz/count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.221ns (14.962%)  route 1.256ns (85.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=153, routed)         1.256     1.477    U_UART/U_tick9600hz/SR[0]
    SLICE_X40Y25         FDCE                                         f  U_UART/U_tick9600hz/count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.817     1.944    U_UART/U_tick9600hz/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  U_UART/U_tick9600hz/count_reg_reg[7]/C





