// Generated by CIRCT firtool-1.128.0
module SimpleAXIArbiter(	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  input         clock,	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
                reset,	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  output        io_left_ar_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_left_ar_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [2:0]  io_left_ar_bits_id,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [31:0] io_left_ar_bits_addr,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [7:0]  io_left_ar_bits_len,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [2:0]  io_left_ar_bits_size,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [1:0]  io_left_ar_bits_burst,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_left_r_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_left_r_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [2:0]  io_left_r_bits_id,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [31:0] io_left_r_bits_data,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [1:0]  io_left_r_bits_resp,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_left_r_bits_last,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
                io_right_aw_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_right_aw_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [2:0]  io_right_aw_bits_id,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [31:0] io_right_aw_bits_addr,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [7:0]  io_right_aw_bits_len,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [2:0]  io_right_aw_bits_size,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [1:0]  io_right_aw_bits_burst,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_right_w_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_right_w_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [31:0] io_right_w_bits_data,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [3:0]  io_right_w_bits_strb,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_right_w_bits_last,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
                io_right_b_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_right_b_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [2:0]  io_right_b_bits_id,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [1:0]  io_right_b_bits_resp,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_right_ar_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_right_ar_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [2:0]  io_right_ar_bits_id,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [31:0] io_right_ar_bits_addr,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [7:0]  io_right_ar_bits_len,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [2:0]  io_right_ar_bits_size,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [1:0]  io_right_ar_bits_burst,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_right_r_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_right_r_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [2:0]  io_right_r_bits_id,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [31:0] io_right_r_bits_data,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [1:0]  io_right_r_bits_resp,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_right_r_bits_last,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_out_aw_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_out_aw_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [2:0]  io_out_aw_bits_id,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [31:0] io_out_aw_bits_addr,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [7:0]  io_out_aw_bits_len,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [2:0]  io_out_aw_bits_size,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [1:0]  io_out_aw_bits_burst,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_out_w_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_out_w_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [31:0] io_out_w_bits_data,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [3:0]  io_out_w_bits_strb,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_out_w_bits_last,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
                io_out_b_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_out_b_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [2:0]  io_out_b_bits_id,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [1:0]  io_out_b_bits_resp,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_out_ar_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_out_ar_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [2:0]  io_out_ar_bits_id,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [31:0] io_out_ar_bits_addr,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [7:0]  io_out_ar_bits_len,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [2:0]  io_out_ar_bits_size,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [1:0]  io_out_ar_bits_burst,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_out_r_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_out_r_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [2:0]  io_out_r_bits_id,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [31:0] io_out_r_bits_data,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [1:0]  io_out_r_bits_resp,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_out_r_bits_last	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
);

  reg  [1:0] state;	// src/main/scala/mycpu/utils/Arbiter.scala:16:22
  wire       rightReq = io_right_ar_valid | io_right_aw_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:48:36
  wire       _layer_probe = state == 2'h0;	// src/main/scala/mycpu/utils/Arbiter.scala:16:22, :54:17, :69:39
  wire       _GEN = state == 2'h1;	// src/main/scala/mycpu/utils/Arbiter.scala:16:22, :54:17, :69:14
  wire       _GEN_0 = state == 2'h2;	// src/main/scala/mycpu/utils/Arbiter.scala:16:22, :54:17
  wire       _GEN_1 = _GEN | _layer_probe & io_left_ar_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:54:17, :69:{29,39,54}
  wire       _GEN_2 = _GEN_0 | _layer_probe & rightReq;	// src/main/scala/mycpu/utils/Arbiter.scala:48:36, :54:17, :69:39, :72:{35,60}
  wire       io_out_b_ready_0 = ~_GEN_1 & _GEN_2 & io_right_b_ready;	// src/main/scala/mycpu/utils/Arbiter.scala:28:16, :44:19, :69:{29,67}, :70:12, :72:{35,74}, :73:12
  wire       io_out_r_ready_0 = _GEN_1 ? io_left_r_ready : _GEN_2 & io_right_r_ready;	// src/main/scala/mycpu/utils/Arbiter.scala:43:19, :69:{29,67}, :70:12, :72:{35,74}, :73:12
  always @(posedge clock) begin	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
    if (reset)	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
      state <= 2'h0;	// src/main/scala/mycpu/utils/Arbiter.scala:16:22
    else if (_layer_probe) begin	// src/main/scala/mycpu/utils/Arbiter.scala:54:17, :69:39
      if (io_left_ar_valid)	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
        state <= 2'h1;	// src/main/scala/mycpu/utils/Arbiter.scala:16:22, :69:14
      else if (rightReq)	// src/main/scala/mycpu/utils/Arbiter.scala:48:36
        state <= 2'h2;	// src/main/scala/mycpu/utils/Arbiter.scala:16:22
    end
    else if ((_GEN | _GEN_0)
             & (io_out_r_ready_0 & io_out_r_valid | io_out_b_ready_0 & io_out_b_valid))	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/Arbiter.scala:16:22, :44:19, :54:17, :60:{21,35,43}, :63:{35,43}, :69:67, :70:12, :72:74, :73:12
      state <= 2'h0;	// src/main/scala/mycpu/utils/Arbiter.scala:16:22
  end // always @(posedge)
  assign io_left_ar_ready = _GEN_1 & io_out_ar_ready;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :27:16, :69:{29,67}, :70:12
  assign io_left_r_valid = _GEN_1 & io_out_r_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :30:16, :69:{29,67}, :70:12
  assign io_left_r_bits_id = io_out_r_bits_id;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_left_r_bits_data = io_out_r_bits_data;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_left_r_bits_resp = io_out_r_bits_resp;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_left_r_bits_last = io_out_r_bits_last;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_right_aw_ready = ~_GEN_1 & _GEN_2 & io_out_aw_ready;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :28:16, :69:{29,67}, :72:{35,74}, :73:12
  assign io_right_w_ready = ~_GEN_1 & _GEN_2 & io_out_w_ready;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :28:16, :29:16, :69:{29,67}, :72:{35,74}, :73:12
  assign io_right_b_valid = ~_GEN_1 & _GEN_2 & io_out_b_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :28:16, :31:16, :69:{29,67}, :72:{35,74}, :73:12
  assign io_right_b_bits_id = io_out_b_bits_id;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_right_b_bits_resp = io_out_b_bits_resp;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_right_ar_ready = ~_GEN_1 & _GEN_2 & io_out_ar_ready;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :27:16, :28:16, :69:{29,67}, :72:{35,74}, :73:12
  assign io_right_r_valid = ~_GEN_1 & _GEN_2 & io_out_r_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :28:16, :30:16, :69:{29,67}, :72:{35,74}, :73:12
  assign io_right_r_bits_id = io_out_r_bits_id;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_right_r_bits_data = io_out_r_bits_data;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_right_r_bits_resp = io_out_r_bits_resp;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_right_r_bits_last = io_out_r_bits_last;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_out_aw_valid = ~_GEN_1 & _GEN_2 & io_right_aw_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :28:16, :41:19, :69:{29,67}, :70:12, :72:{35,74}, :73:12
  assign io_out_aw_bits_id = _GEN_1 ? 3'h0 : io_right_aw_bits_id;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :9:14, :69:{29,67}, :70:12, :72:74
  assign io_out_aw_bits_addr = _GEN_1 ? 32'h0 : io_right_aw_bits_addr;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :9:14, :69:{29,67}, :70:12, :72:74
  assign io_out_aw_bits_len = _GEN_1 ? 8'h0 : io_right_aw_bits_len;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :9:14, :69:{29,67}, :70:12, :72:74
  assign io_out_aw_bits_size = _GEN_1 ? 3'h0 : io_right_aw_bits_size;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :9:14, :69:{29,67}, :70:12, :72:74
  assign io_out_aw_bits_burst = _GEN_1 ? 2'h0 : io_right_aw_bits_burst;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :16:22, :69:{29,67}, :70:12, :72:74
  assign io_out_w_valid = ~_GEN_1 & _GEN_2 & io_right_w_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :28:16, :42:19, :69:{29,67}, :70:12, :72:{35,74}, :73:12
  assign io_out_w_bits_data = _GEN_1 ? 32'h0 : io_right_w_bits_data;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :9:14, :69:{29,67}, :70:12, :72:74
  assign io_out_w_bits_strb = _GEN_1 ? 4'h0 : io_right_w_bits_strb;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :9:14, :69:{29,67}, :70:12, :72:74
  assign io_out_w_bits_last = ~_GEN_1 & io_right_w_bits_last;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :28:16, :69:{29,67}, :70:12, :72:74
  assign io_out_b_ready = io_out_b_ready_0;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :44:19, :69:67, :70:12, :72:74, :73:12
  assign io_out_ar_valid = _GEN_1 ? io_left_ar_valid : _GEN_2 & io_right_ar_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :40:19, :69:{29,67}, :70:12, :72:{35,74}, :73:12
  assign io_out_ar_bits_id = _GEN_1 ? io_left_ar_bits_id : io_right_ar_bits_id;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :69:{29,67}, :70:12, :72:74
  assign io_out_ar_bits_addr = _GEN_1 ? io_left_ar_bits_addr : io_right_ar_bits_addr;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :69:{29,67}, :70:12, :72:74
  assign io_out_ar_bits_len = _GEN_1 ? io_left_ar_bits_len : io_right_ar_bits_len;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :69:{29,67}, :70:12, :72:74
  assign io_out_ar_bits_size = _GEN_1 ? io_left_ar_bits_size : io_right_ar_bits_size;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :69:{29,67}, :70:12, :72:74
  assign io_out_ar_bits_burst = _GEN_1 ? io_left_ar_bits_burst : io_right_ar_bits_burst;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :69:{29,67}, :70:12, :72:74
  assign io_out_r_ready = io_out_r_ready_0;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :69:67, :70:12, :72:74
endmodule

