{
  "module_name": "pinctrl-icelake.c",
  "hash_id": "fd162d380b4e20185a282d5d69f4ef745fa38e6b375d1d6cc9e8dddb5240ba31",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/intel/pinctrl-icelake.c",
  "human_readable_source": "\n \n\n#include <linux/acpi.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"pinctrl-intel.h\"\n\n#define ICL_LP_PAD_OWN\t\t0x020\n#define ICL_LP_PADCFGLOCK\t0x080\n#define ICL_LP_HOSTSW_OWN\t0x0b0\n#define ICL_LP_GPI_IS\t\t0x100\n#define ICL_LP_GPI_IE\t\t0x110\n\n#define ICL_N_PAD_OWN\t\t0x020\n#define ICL_N_PADCFGLOCK\t0x080\n#define ICL_N_HOSTSW_OWN\t0x0b0\n#define ICL_N_GPI_IS\t\t0x100\n#define ICL_N_GPI_IE\t\t0x120\n\n#define ICL_GPP(r, s, e, g)\t\t\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.reg_num = (r),\t\t\t\t\\\n\t\t.base = (s),\t\t\t\t\\\n\t\t.size = ((e) - (s) + 1),\t\t\\\n\t\t.gpio_base = (g),\t\t\t\\\n\t}\n\n#define ICL_LP_COMMUNITY(b, s, e, g)\t\t\t\\\n\tINTEL_COMMUNITY_GPPS(b, s, e, g, ICL_LP)\n\n#define ICL_N_COMMUNITY(b, s, e, g)\t\t\t\\\n\tINTEL_COMMUNITY_GPPS(b, s, e, g, ICL_N)\n\n \nstatic const struct pinctrl_pin_desc icllp_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"SD3_CMD\"),\n\tPINCTRL_PIN(1, \"SD3_D0\"),\n\tPINCTRL_PIN(2, \"SD3_D1\"),\n\tPINCTRL_PIN(3, \"SD3_D2\"),\n\tPINCTRL_PIN(4, \"SD3_D3\"),\n\tPINCTRL_PIN(5, \"SD3_CDB\"),\n\tPINCTRL_PIN(6, \"SD3_CLK\"),\n\tPINCTRL_PIN(7, \"SD3_WP\"),\n\t \n\tPINCTRL_PIN(8, \"CORE_VID_0\"),\n\tPINCTRL_PIN(9, \"CORE_VID_1\"),\n\tPINCTRL_PIN(10, \"VRALERTB\"),\n\tPINCTRL_PIN(11, \"CPU_GP_2\"),\n\tPINCTRL_PIN(12, \"CPU_GP_3\"),\n\tPINCTRL_PIN(13, \"ISH_I2C0_SDA\"),\n\tPINCTRL_PIN(14, \"ISH_I2C0_SCL\"),\n\tPINCTRL_PIN(15, \"ISH_I2C1_SDA\"),\n\tPINCTRL_PIN(16, \"ISH_I2C1_SCL\"),\n\tPINCTRL_PIN(17, \"I2C5_SDA\"),\n\tPINCTRL_PIN(18, \"I2C5_SCL\"),\n\tPINCTRL_PIN(19, \"PMCALERTB\"),\n\tPINCTRL_PIN(20, \"SLP_S0B\"),\n\tPINCTRL_PIN(21, \"PLTRSTB\"),\n\tPINCTRL_PIN(22, \"SPKR\"),\n\tPINCTRL_PIN(23, \"GSPI0_CS0B\"),\n\tPINCTRL_PIN(24, \"GSPI0_CLK\"),\n\tPINCTRL_PIN(25, \"GSPI0_MISO\"),\n\tPINCTRL_PIN(26, \"GSPI0_MOSI\"),\n\tPINCTRL_PIN(27, \"GSPI1_CS0B\"),\n\tPINCTRL_PIN(28, \"GSPI1_CLK\"),\n\tPINCTRL_PIN(29, \"GSPI1_MISO\"),\n\tPINCTRL_PIN(30, \"GSPI1_MOSI\"),\n\tPINCTRL_PIN(31, \"SML1ALERTB\"),\n\tPINCTRL_PIN(32, \"GSPI0_CLK_LOOPBK\"),\n\tPINCTRL_PIN(33, \"GSPI1_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(34, \"ESPI_IO_0\"),\n\tPINCTRL_PIN(35, \"ESPI_IO_1\"),\n\tPINCTRL_PIN(36, \"ESPI_IO_2\"),\n\tPINCTRL_PIN(37, \"ESPI_IO_3\"),\n\tPINCTRL_PIN(38, \"ESPI_CSB\"),\n\tPINCTRL_PIN(39, \"ESPI_CLK\"),\n\tPINCTRL_PIN(40, \"ESPI_RESETB\"),\n\tPINCTRL_PIN(41, \"I2S2_SCLK\"),\n\tPINCTRL_PIN(42, \"I2S2_SFRM\"),\n\tPINCTRL_PIN(43, \"I2S2_TXD\"),\n\tPINCTRL_PIN(44, \"I2S2_RXD\"),\n\tPINCTRL_PIN(45, \"SATA_DEVSLP_2\"),\n\tPINCTRL_PIN(46, \"SATAXPCIE_1\"),\n\tPINCTRL_PIN(47, \"SATAXPCIE_2\"),\n\tPINCTRL_PIN(48, \"USB2_OCB_1\"),\n\tPINCTRL_PIN(49, \"USB2_OCB_2\"),\n\tPINCTRL_PIN(50, \"USB2_OCB_3\"),\n\tPINCTRL_PIN(51, \"DDSP_HPD_C\"),\n\tPINCTRL_PIN(52, \"DDSP_HPD_B\"),\n\tPINCTRL_PIN(53, \"DDSP_HPD_1\"),\n\tPINCTRL_PIN(54, \"DDSP_HPD_2\"),\n\tPINCTRL_PIN(55, \"I2S5_TXD\"),\n\tPINCTRL_PIN(56, \"I2S5_RXD\"),\n\tPINCTRL_PIN(57, \"I2S1_SCLK\"),\n\tPINCTRL_PIN(58, \"ESPI_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(59, \"SD_1P8_SEL\"),\n\tPINCTRL_PIN(60, \"SD_PWR_EN_B\"),\n\tPINCTRL_PIN(61, \"GPPC_H_2\"),\n\tPINCTRL_PIN(62, \"SX_EXIT_HOLDOFFB\"),\n\tPINCTRL_PIN(63, \"I2C2_SDA\"),\n\tPINCTRL_PIN(64, \"I2C2_SCL\"),\n\tPINCTRL_PIN(65, \"I2C3_SDA\"),\n\tPINCTRL_PIN(66, \"I2C3_SCL\"),\n\tPINCTRL_PIN(67, \"I2C4_SDA\"),\n\tPINCTRL_PIN(68, \"I2C4_SCL\"),\n\tPINCTRL_PIN(69, \"SRCCLKREQB_4\"),\n\tPINCTRL_PIN(70, \"SRCCLKREQB_5\"),\n\tPINCTRL_PIN(71, \"M2_SKT2_CFG_0\"),\n\tPINCTRL_PIN(72, \"M2_SKT2_CFG_1\"),\n\tPINCTRL_PIN(73, \"M2_SKT2_CFG_2\"),\n\tPINCTRL_PIN(74, \"M2_SKT2_CFG_3\"),\n\tPINCTRL_PIN(75, \"DDPB_CTRLCLK\"),\n\tPINCTRL_PIN(76, \"DDPB_CTRLDATA\"),\n\tPINCTRL_PIN(77, \"CPU_VCCIO_PWR_GATEB\"),\n\tPINCTRL_PIN(78, \"TIME_SYNC_0\"),\n\tPINCTRL_PIN(79, \"IMGCLKOUT_1\"),\n\tPINCTRL_PIN(80, \"IMGCLKOUT_2\"),\n\tPINCTRL_PIN(81, \"IMGCLKOUT_3\"),\n\tPINCTRL_PIN(82, \"IMGCLKOUT_4\"),\n\t \n\tPINCTRL_PIN(83, \"ISH_GP_0\"),\n\tPINCTRL_PIN(84, \"ISH_GP_1\"),\n\tPINCTRL_PIN(85, \"ISH_GP_2\"),\n\tPINCTRL_PIN(86, \"ISH_GP_3\"),\n\tPINCTRL_PIN(87, \"IMGCLKOUT_0\"),\n\tPINCTRL_PIN(88, \"SRCCLKREQB_0\"),\n\tPINCTRL_PIN(89, \"SRCCLKREQB_1\"),\n\tPINCTRL_PIN(90, \"SRCCLKREQB_2\"),\n\tPINCTRL_PIN(91, \"SRCCLKREQB_3\"),\n\tPINCTRL_PIN(92, \"ISH_SPI_CSB\"),\n\tPINCTRL_PIN(93, \"ISH_SPI_CLK\"),\n\tPINCTRL_PIN(94, \"ISH_SPI_MISO\"),\n\tPINCTRL_PIN(95, \"ISH_SPI_MOSI\"),\n\tPINCTRL_PIN(96, \"ISH_UART0_RXD\"),\n\tPINCTRL_PIN(97, \"ISH_UART0_TXD\"),\n\tPINCTRL_PIN(98, \"ISH_UART0_RTSB\"),\n\tPINCTRL_PIN(99, \"ISH_UART0_CTSB\"),\n\tPINCTRL_PIN(100, \"ISH_GP_4\"),\n\tPINCTRL_PIN(101, \"ISH_GP_5\"),\n\tPINCTRL_PIN(102, \"I2S_MCLK\"),\n\tPINCTRL_PIN(103, \"GSPI2_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(104, \"CNV_BRI_DT\"),\n\tPINCTRL_PIN(105, \"CNV_BRI_RSP\"),\n\tPINCTRL_PIN(106, \"CNV_RGI_DT\"),\n\tPINCTRL_PIN(107, \"CNV_RGI_RSP\"),\n\tPINCTRL_PIN(108, \"CNV_RF_RESET_B\"),\n\tPINCTRL_PIN(109, \"EMMC_HIP_MON\"),\n\tPINCTRL_PIN(110, \"CNV_PA_BLANKING\"),\n\tPINCTRL_PIN(111, \"EMMC_CMD\"),\n\tPINCTRL_PIN(112, \"EMMC_DATA0\"),\n\tPINCTRL_PIN(113, \"EMMC_DATA1\"),\n\tPINCTRL_PIN(114, \"EMMC_DATA2\"),\n\tPINCTRL_PIN(115, \"EMMC_DATA3\"),\n\tPINCTRL_PIN(116, \"EMMC_DATA4\"),\n\tPINCTRL_PIN(117, \"EMMC_DATA5\"),\n\tPINCTRL_PIN(118, \"EMMC_DATA6\"),\n\tPINCTRL_PIN(119, \"EMMC_DATA7\"),\n\tPINCTRL_PIN(120, \"EMMC_RCLK\"),\n\tPINCTRL_PIN(121, \"EMMC_CLK\"),\n\tPINCTRL_PIN(122, \"EMMC_RESETB\"),\n\tPINCTRL_PIN(123, \"A4WP_PRESENT\"),\n\t \n\tPINCTRL_PIN(124, \"CNV_BTEN\"),\n\tPINCTRL_PIN(125, \"CNV_WCEN\"),\n\tPINCTRL_PIN(126, \"CNV_BT_HOST_WAKEB\"),\n\tPINCTRL_PIN(127, \"CNV_BT_IF_SELECT\"),\n\tPINCTRL_PIN(128, \"vCNV_BT_UART_TXD\"),\n\tPINCTRL_PIN(129, \"vCNV_BT_UART_RXD\"),\n\tPINCTRL_PIN(130, \"vCNV_BT_UART_CTS_B\"),\n\tPINCTRL_PIN(131, \"vCNV_BT_UART_RTS_B\"),\n\tPINCTRL_PIN(132, \"vCNV_MFUART1_TXD\"),\n\tPINCTRL_PIN(133, \"vCNV_MFUART1_RXD\"),\n\tPINCTRL_PIN(134, \"vCNV_MFUART1_CTS_B\"),\n\tPINCTRL_PIN(135, \"vCNV_MFUART1_RTS_B\"),\n\tPINCTRL_PIN(136, \"vUART0_TXD\"),\n\tPINCTRL_PIN(137, \"vUART0_RXD\"),\n\tPINCTRL_PIN(138, \"vUART0_CTS_B\"),\n\tPINCTRL_PIN(139, \"vUART0_RTS_B\"),\n\tPINCTRL_PIN(140, \"vISH_UART0_TXD\"),\n\tPINCTRL_PIN(141, \"vISH_UART0_RXD\"),\n\tPINCTRL_PIN(142, \"vISH_UART0_CTS_B\"),\n\tPINCTRL_PIN(143, \"vISH_UART0_RTS_B\"),\n\tPINCTRL_PIN(144, \"vCNV_BT_I2S_BCLK\"),\n\tPINCTRL_PIN(145, \"vCNV_BT_I2S_WS_SYNC\"),\n\tPINCTRL_PIN(146, \"vCNV_BT_I2S_SDO\"),\n\tPINCTRL_PIN(147, \"vCNV_BT_I2S_SDI\"),\n\tPINCTRL_PIN(148, \"vI2S2_SCLK\"),\n\tPINCTRL_PIN(149, \"vI2S2_SFRM\"),\n\tPINCTRL_PIN(150, \"vI2S2_TXD\"),\n\tPINCTRL_PIN(151, \"vI2S2_RXD\"),\n\tPINCTRL_PIN(152, \"vSD3_CD_B\"),\n\t \n\tPINCTRL_PIN(153, \"SMBCLK\"),\n\tPINCTRL_PIN(154, \"SMBDATA\"),\n\tPINCTRL_PIN(155, \"SMBALERTB\"),\n\tPINCTRL_PIN(156, \"SML0CLK\"),\n\tPINCTRL_PIN(157, \"SML0DATA\"),\n\tPINCTRL_PIN(158, \"SML0ALERTB\"),\n\tPINCTRL_PIN(159, \"SML1CLK\"),\n\tPINCTRL_PIN(160, \"SML1DATA\"),\n\tPINCTRL_PIN(161, \"UART0_RXD\"),\n\tPINCTRL_PIN(162, \"UART0_TXD\"),\n\tPINCTRL_PIN(163, \"UART0_RTSB\"),\n\tPINCTRL_PIN(164, \"UART0_CTSB\"),\n\tPINCTRL_PIN(165, \"UART1_RXD\"),\n\tPINCTRL_PIN(166, \"UART1_TXD\"),\n\tPINCTRL_PIN(167, \"UART1_RTSB\"),\n\tPINCTRL_PIN(168, \"UART1_CTSB\"),\n\tPINCTRL_PIN(169, \"I2C0_SDA\"),\n\tPINCTRL_PIN(170, \"I2C0_SCL\"),\n\tPINCTRL_PIN(171, \"I2C1_SDA\"),\n\tPINCTRL_PIN(172, \"I2C1_SCL\"),\n\tPINCTRL_PIN(173, \"UART2_RXD\"),\n\tPINCTRL_PIN(174, \"UART2_TXD\"),\n\tPINCTRL_PIN(175, \"UART2_RTSB\"),\n\tPINCTRL_PIN(176, \"UART2_CTSB\"),\n\t \n\tPINCTRL_PIN(177, \"L_BKLTEN\"),\n\tPINCTRL_PIN(178, \"L_BKLTCTL\"),\n\tPINCTRL_PIN(179, \"L_VDDEN\"),\n\tPINCTRL_PIN(180, \"SYS_PWROK\"),\n\tPINCTRL_PIN(181, \"SYS_RESETB\"),\n\tPINCTRL_PIN(182, \"MLK_RSTB\"),\n\t \n\tPINCTRL_PIN(183, \"SATAXPCIE_0\"),\n\tPINCTRL_PIN(184, \"SPI1_IO_2\"),\n\tPINCTRL_PIN(185, \"SPI1_IO_3\"),\n\tPINCTRL_PIN(186, \"CPU_GP_0\"),\n\tPINCTRL_PIN(187, \"SATA_DEVSLP_0\"),\n\tPINCTRL_PIN(188, \"SATA_DEVSLP_1\"),\n\tPINCTRL_PIN(189, \"GPPC_E_6\"),\n\tPINCTRL_PIN(190, \"CPU_GP_1\"),\n\tPINCTRL_PIN(191, \"SATA_LEDB\"),\n\tPINCTRL_PIN(192, \"USB2_OCB_0\"),\n\tPINCTRL_PIN(193, \"SPI1_CSB\"),\n\tPINCTRL_PIN(194, \"SPI1_CLK\"),\n\tPINCTRL_PIN(195, \"SPI1_MISO_IO_1\"),\n\tPINCTRL_PIN(196, \"SPI1_MOSI_IO_0\"),\n\tPINCTRL_PIN(197, \"DDSP_HPD_A\"),\n\tPINCTRL_PIN(198, \"ISH_GP_6\"),\n\tPINCTRL_PIN(199, \"ISH_GP_7\"),\n\tPINCTRL_PIN(200, \"DISP_MISC_4\"),\n\tPINCTRL_PIN(201, \"DDP1_CTRLCLK\"),\n\tPINCTRL_PIN(202, \"DDP1_CTRLDATA\"),\n\tPINCTRL_PIN(203, \"DDP2_CTRLCLK\"),\n\tPINCTRL_PIN(204, \"DDP2_CTRLDATA\"),\n\tPINCTRL_PIN(205, \"DDPA_CTRLCLK\"),\n\tPINCTRL_PIN(206, \"DDPA_CTRLDATA\"),\n\t \n\tPINCTRL_PIN(207, \"JTAG_TDO\"),\n\tPINCTRL_PIN(208, \"JTAGX\"),\n\tPINCTRL_PIN(209, \"PRDYB\"),\n\tPINCTRL_PIN(210, \"PREQB\"),\n\tPINCTRL_PIN(211, \"CPU_TRSTB\"),\n\tPINCTRL_PIN(212, \"JTAG_TDI\"),\n\tPINCTRL_PIN(213, \"JTAG_TMS\"),\n\tPINCTRL_PIN(214, \"JTAG_TCK\"),\n\tPINCTRL_PIN(215, \"ITP_PMODE\"),\n\t \n\tPINCTRL_PIN(216, \"HDA_BCLK\"),\n\tPINCTRL_PIN(217, \"HDA_SYNC\"),\n\tPINCTRL_PIN(218, \"HDA_SDO\"),\n\tPINCTRL_PIN(219, \"HDA_SDI_0\"),\n\tPINCTRL_PIN(220, \"HDA_RSTB\"),\n\tPINCTRL_PIN(221, \"HDA_SDI_1\"),\n\tPINCTRL_PIN(222, \"I2S1_TXD\"),\n\tPINCTRL_PIN(223, \"I2S1_RXD\"),\n\t \n\tPINCTRL_PIN(224, \"SNDW1_CLK\"),\n\tPINCTRL_PIN(225, \"SNDW1_DATA\"),\n\tPINCTRL_PIN(226, \"SNDW2_CLK\"),\n\tPINCTRL_PIN(227, \"SNDW2_DATA\"),\n\tPINCTRL_PIN(228, \"SNDW3_CLK\"),\n\tPINCTRL_PIN(229, \"SNDW3_DATA\"),\n\tPINCTRL_PIN(230, \"SNDW4_CLK\"),\n\tPINCTRL_PIN(231, \"SNDW4_DATA\"),\n\t \n\tPINCTRL_PIN(232, \"SPI0_IO_2\"),\n\tPINCTRL_PIN(233, \"SPI0_IO_3\"),\n\tPINCTRL_PIN(234, \"SPI0_MOSI_IO_0\"),\n\tPINCTRL_PIN(235, \"SPI0_MISO_IO_1\"),\n\tPINCTRL_PIN(236, \"SPI0_TPM_CSB\"),\n\tPINCTRL_PIN(237, \"SPI0_FLASH_0_CSB\"),\n\tPINCTRL_PIN(238, \"SPI0_FLASH_1_CSB\"),\n\tPINCTRL_PIN(239, \"SPI0_CLK\"),\n\tPINCTRL_PIN(240, \"SPI0_CLK_LOOPBK\"),\n};\n\nstatic const struct intel_padgroup icllp_community0_gpps[] = {\n\tICL_GPP(0, 0, 7, 0),\t\t\t\t \n\tICL_GPP(1, 8, 33, 32),\t\t\t\t \n\tICL_GPP(2, 34, 58, 64),\t\t\t\t \n};\n\nstatic const struct intel_padgroup icllp_community1_gpps[] = {\n\tICL_GPP(0, 59, 82, 96),\t\t\t\t \n\tICL_GPP(1, 83, 103, 128),\t\t\t \n\tICL_GPP(2, 104, 123, 160),\t\t\t \n\tICL_GPP(3, 124, 152, 192),\t\t\t \n};\n\nstatic const struct intel_padgroup icllp_community4_gpps[] = {\n\tICL_GPP(0, 153, 176, 224),\t\t\t \n\tICL_GPP(1, 177, 182, INTEL_GPIO_BASE_NOMAP),\t \n\tICL_GPP(2, 183, 206, 256),\t\t\t \n\tICL_GPP(3, 207, 215, INTEL_GPIO_BASE_NOMAP),\t \n};\n\nstatic const struct intel_padgroup icllp_community5_gpps[] = {\n\tICL_GPP(0, 216, 223, 288),\t\t\t \n\tICL_GPP(1, 224, 231, 320),\t\t\t \n\tICL_GPP(2, 232, 240, INTEL_GPIO_BASE_NOMAP),\t \n};\n\nstatic const struct intel_community icllp_communities[] = {\n\tICL_LP_COMMUNITY(0, 0, 58, icllp_community0_gpps),\n\tICL_LP_COMMUNITY(1, 59, 152, icllp_community1_gpps),\n\tICL_LP_COMMUNITY(2, 153, 215, icllp_community4_gpps),\n\tICL_LP_COMMUNITY(3, 216, 240, icllp_community5_gpps),\n};\n\nstatic const unsigned int icllp_spi0_pins[] = { 22, 23, 24, 25, 26 };\nstatic const unsigned int icllp_spi0_modes[] = { 3, 1, 1, 1, 1 };\nstatic const unsigned int icllp_spi1_pins[] = { 27, 28, 29, 30, 31 };\nstatic const unsigned int icllp_spi1_modes[] = { 1, 1, 1, 1, 3 };\nstatic const unsigned int icllp_spi2_pins[] = { 92, 93, 94, 95, 98 };\nstatic const unsigned int icllp_spi2_modes[] = { 3, 3, 3, 3, 2 };\n\nstatic const unsigned int icllp_i2c0_pins[] = { 169, 170 };\nstatic const unsigned int icllp_i2c1_pins[] = { 171, 172 };\nstatic const unsigned int icllp_i2c2_pins[] = { 63, 64 };\nstatic const unsigned int icllp_i2c3_pins[] = { 65, 66 };\nstatic const unsigned int icllp_i2c4_pins[] = { 67, 68 };\n\nstatic const unsigned int icllp_uart0_pins[] = { 161, 162, 163, 164 };\nstatic const unsigned int icllp_uart1_pins[] = { 165, 166, 167, 168 };\nstatic const unsigned int icllp_uart2_pins[] = { 173, 174, 175, 176 };\n\nstatic const struct intel_pingroup icllp_groups[] = {\n\tPIN_GROUP(\"spi0_grp\", icllp_spi0_pins, icllp_spi0_modes),\n\tPIN_GROUP(\"spi1_grp\", icllp_spi1_pins, icllp_spi1_modes),\n\tPIN_GROUP(\"spi2_grp\", icllp_spi2_pins, icllp_spi2_modes),\n\tPIN_GROUP(\"i2c0_grp\", icllp_i2c0_pins, 1),\n\tPIN_GROUP(\"i2c1_grp\", icllp_i2c1_pins, 1),\n\tPIN_GROUP(\"i2c2_grp\", icllp_i2c2_pins, 1),\n\tPIN_GROUP(\"i2c3_grp\", icllp_i2c3_pins, 1),\n\tPIN_GROUP(\"i2c4_grp\", icllp_i2c4_pins, 1),\n\tPIN_GROUP(\"uart0_grp\", icllp_uart0_pins, 1),\n\tPIN_GROUP(\"uart1_grp\", icllp_uart1_pins, 1),\n\tPIN_GROUP(\"uart2_grp\", icllp_uart2_pins, 1),\n};\n\nstatic const char * const icllp_spi0_groups[] = { \"spi0_grp\" };\nstatic const char * const icllp_spi1_groups[] = { \"spi1_grp\" };\nstatic const char * const icllp_spi2_groups[] = { \"spi2_grp\" };\nstatic const char * const icllp_i2c0_groups[] = { \"i2c0_grp\" };\nstatic const char * const icllp_i2c1_groups[] = { \"i2c1_grp\" };\nstatic const char * const icllp_i2c2_groups[] = { \"i2c2_grp\" };\nstatic const char * const icllp_i2c3_groups[] = { \"i2c3_grp\" };\nstatic const char * const icllp_i2c4_groups[] = { \"i2c4_grp\" };\nstatic const char * const icllp_uart0_groups[] = { \"uart0_grp\" };\nstatic const char * const icllp_uart1_groups[] = { \"uart1_grp\" };\nstatic const char * const icllp_uart2_groups[] = { \"uart2_grp\" };\n\nstatic const struct intel_function icllp_functions[] = {\n\tFUNCTION(\"spi0\", icllp_spi0_groups),\n\tFUNCTION(\"spi1\", icllp_spi1_groups),\n\tFUNCTION(\"spi2\", icllp_spi2_groups),\n\tFUNCTION(\"i2c0\", icllp_i2c0_groups),\n\tFUNCTION(\"i2c1\", icllp_i2c1_groups),\n\tFUNCTION(\"i2c2\", icllp_i2c2_groups),\n\tFUNCTION(\"i2c3\", icllp_i2c3_groups),\n\tFUNCTION(\"i2c4\", icllp_i2c4_groups),\n\tFUNCTION(\"uart0\", icllp_uart0_groups),\n\tFUNCTION(\"uart1\", icllp_uart1_groups),\n\tFUNCTION(\"uart2\", icllp_uart2_groups),\n};\n\nstatic const struct intel_pinctrl_soc_data icllp_soc_data = {\n\t.pins = icllp_pins,\n\t.npins = ARRAY_SIZE(icllp_pins),\n\t.groups = icllp_groups,\n\t.ngroups = ARRAY_SIZE(icllp_groups),\n\t.functions = icllp_functions,\n\t.nfunctions = ARRAY_SIZE(icllp_functions),\n\t.communities = icllp_communities,\n\t.ncommunities = ARRAY_SIZE(icllp_communities),\n};\n\n \nstatic const struct pinctrl_pin_desc icln_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"SPI0_IO_2\"),\n\tPINCTRL_PIN(1, \"SPI0_IO_3\"),\n\tPINCTRL_PIN(2, \"SPI0_MOSI_IO_0\"),\n\tPINCTRL_PIN(3, \"SPI0_MISO_IO_1\"),\n\tPINCTRL_PIN(4, \"SPI0_TPM_CSB\"),\n\tPINCTRL_PIN(5, \"SPI0_FLASH_0_CSB\"),\n\tPINCTRL_PIN(6, \"SPI0_FLASH_1_CSB\"),\n\tPINCTRL_PIN(7, \"SPI0_CLK\"),\n\tPINCTRL_PIN(8, \"SPI0_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(9, \"CORE_VID_0\"),\n\tPINCTRL_PIN(10, \"CORE_VID_1\"),\n\tPINCTRL_PIN(11, \"VRALERTB\"),\n\tPINCTRL_PIN(12, \"CPU_GP_2\"),\n\tPINCTRL_PIN(13, \"CPU_GP_3\"),\n\tPINCTRL_PIN(14, \"SRCCLKREQB_0\"),\n\tPINCTRL_PIN(15, \"SRCCLKREQB_1\"),\n\tPINCTRL_PIN(16, \"SRCCLKREQB_2\"),\n\tPINCTRL_PIN(17, \"SRCCLKREQB_3\"),\n\tPINCTRL_PIN(18, \"SRCCLKREQB_4\"),\n\tPINCTRL_PIN(19, \"SRCCLKREQB_5\"),\n\tPINCTRL_PIN(20, \"EXT_PWR_GATEB\"),\n\tPINCTRL_PIN(21, \"SLP_S0B\"),\n\tPINCTRL_PIN(22, \"PLTRSTB\"),\n\tPINCTRL_PIN(23, \"SPKR_GSPI0_CS1B\"),\n\tPINCTRL_PIN(24, \"GSPI0_CS0B\"),\n\tPINCTRL_PIN(25, \"GSPI0_CLK\"),\n\tPINCTRL_PIN(26, \"GSPI0_MISO_TBT_LSX3_A\"),\n\tPINCTRL_PIN(27, \"GSPI0_MOSI_TBT_LSX3_B\"),\n\tPINCTRL_PIN(28, \"GSPI1_CS0B\"),\n\tPINCTRL_PIN(29, \"GSPI1_CLK_NFC_CLK\"),\n\tPINCTRL_PIN(30, \"GSPI1_MISO_NFC_CLKREQ\"),\n\tPINCTRL_PIN(31, \"GSPI1_MOSI\"),\n\tPINCTRL_PIN(32, \"GSPI1_CS1B\"),\n\tPINCTRL_PIN(33, \"GSPI0_CLK_LOOPBK\"),\n\tPINCTRL_PIN(34, \"GSPI1_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(35, \"ESPI_IO_0\"),\n\tPINCTRL_PIN(36, \"ESPI_IO_1\"),\n\tPINCTRL_PIN(37, \"ESPI_IO_2\"),\n\tPINCTRL_PIN(38, \"ESPI_IO_3\"),\n\tPINCTRL_PIN(39, \"ESPI_CSB\"),\n\tPINCTRL_PIN(40, \"ESPI_CLK\"),\n\tPINCTRL_PIN(41, \"ESPI_RESETB\"),\n\tPINCTRL_PIN(42, \"SMBCLK\"),\n\tPINCTRL_PIN(43, \"SMBDATA\"),\n\tPINCTRL_PIN(44, \"SMBALERTB\"),\n\tPINCTRL_PIN(45, \"CPU_GP_0\"),\n\tPINCTRL_PIN(46, \"CPU_GP_1\"),\n\tPINCTRL_PIN(47, \"USB2_OCB_1\"),\n\tPINCTRL_PIN(48, \"USB2_OCB_2\"),\n\tPINCTRL_PIN(49, \"USB2_OCB_3\"),\n\tPINCTRL_PIN(50, \"DDSP_HPD_A_TIME_SYNC_0\"),\n\tPINCTRL_PIN(51, \"DDSP_HPD_B_TIME_SYNC_1\"),\n\tPINCTRL_PIN(52, \"DDSP_HPD_C\"),\n\tPINCTRL_PIN(53, \"USB2_OCB_0\"),\n\tPINCTRL_PIN(54, \"PCHHOTB\"),\n\tPINCTRL_PIN(55, \"ESPI_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(56, \"SNDW1_CLK\"),\n\tPINCTRL_PIN(57, \"SNDW1_DATA\"),\n\tPINCTRL_PIN(58, \"SNDW2_CLK\"),\n\tPINCTRL_PIN(59, \"SNDW2_DATA\"),\n\tPINCTRL_PIN(60, \"SNDW3_CLK_DMIC_CLK_1\"),\n\tPINCTRL_PIN(61, \"SNDW3_DATA_DMIC_DATA_1\"),\n\tPINCTRL_PIN(62, \"SNDW4_CLK_DMIC_CLK_0\"),\n\tPINCTRL_PIN(63, \"SNDW4_DATA_DMIC_DATA_0\"),\n\t \n\tPINCTRL_PIN(64, \"HDA_BCLK\"),\n\tPINCTRL_PIN(65, \"HDA_SYNC\"),\n\tPINCTRL_PIN(66, \"HDA_SDO\"),\n\tPINCTRL_PIN(67, \"HDA_SDI_0\"),\n\tPINCTRL_PIN(68, \"HDA_RSTB\"),\n\tPINCTRL_PIN(69, \"HDA_SDI_1_I2S1_RXD\"),\n\tPINCTRL_PIN(70, \"I2S1_SFRM\"),\n\tPINCTRL_PIN(71, \"I2S1_TXD\"),\n\t \n\tPINCTRL_PIN(72, \"GPPC_H_0\"),\n\tPINCTRL_PIN(73, \"CNV_RF_RESET_B\"),\n\tPINCTRL_PIN(74, \"MODEM_CLKREQ\"),\n\tPINCTRL_PIN(75, \"SX_EXIT_HOLDOFFB\"),\n\tPINCTRL_PIN(76, \"I2C2_SDA\"),\n\tPINCTRL_PIN(77, \"I2C2_SCL\"),\n\tPINCTRL_PIN(78, \"I2C3_SDA\"),\n\tPINCTRL_PIN(79, \"I2C3_SCL\"),\n\tPINCTRL_PIN(80, \"I2C4_SDA\"),\n\tPINCTRL_PIN(81, \"I2C4_SCL\"),\n\tPINCTRL_PIN(82, \"CPU_VCCIO_PWR_GATEB\"),\n\tPINCTRL_PIN(83, \"I2S2_SCLK\"),\n\tPINCTRL_PIN(84, \"CNV_RF_RESET_B\"),\n\tPINCTRL_PIN(85, \"MODEM_CLKREQ\"),\n\tPINCTRL_PIN(86, \"I2S2_RXD\"),\n\tPINCTRL_PIN(87, \"I2S1_SCLK\"),\n\tPINCTRL_PIN(88, \"GPPC_H_16\"),\n\tPINCTRL_PIN(89, \"GPPC_H_17\"),\n\tPINCTRL_PIN(90, \"GPPC_H_18\"),\n\tPINCTRL_PIN(91, \"GPPC_H_19\"),\n\tPINCTRL_PIN(92, \"GPPC_H_20\"),\n\tPINCTRL_PIN(93, \"GPPC_H_21\"),\n\tPINCTRL_PIN(94, \"GPPC_H_22\"),\n\tPINCTRL_PIN(95, \"GPPC_H_23\"),\n\t \n\tPINCTRL_PIN(96, \"SPI1_CSB_BK_0_SBK_0\"),\n\tPINCTRL_PIN(97, \"SPI1_CLK_BK_1_SBK_1\"),\n\tPINCTRL_PIN(98, \"SPI1_MISO_IO_1_BK_2_SBK_2\"),\n\tPINCTRL_PIN(99, \"SPI1_MOSI_IO_0_BK_3_SBK_3\"),\n\tPINCTRL_PIN(100, \"ISH_I2C0_SDA\"),\n\tPINCTRL_PIN(101, \"ISH_I2C0_SCL\"),\n\tPINCTRL_PIN(102, \"ISH_I2C1_SDA\"),\n\tPINCTRL_PIN(103, \"ISH_I2C1_SCL\"),\n\tPINCTRL_PIN(104, \"ISH_SPI_CSB_GSPI2_CS0B_TBT_LSX4_A\"),\n\tPINCTRL_PIN(105, \"ISH_SPI_CLK_GSPI2_CLK_TBT_LSX4_B\"),\n\tPINCTRL_PIN(106, \"ISH_SPI_MISO_GSPI2_MISO_TBT_LSX5_A\"),\n\tPINCTRL_PIN(107, \"ISH_SPI_MOSI_GSPI2_MOSI_TBT_LSX5_B\"),\n\tPINCTRL_PIN(108, \"ISH_UART0_RXD_I2C4B_SDA\"),\n\tPINCTRL_PIN(109, \"ISH_UART0_TXD_I2C4B_SCL\"),\n\tPINCTRL_PIN(110, \"ISH_UART0_RTSB_GSPI2_CS1B\"),\n\tPINCTRL_PIN(111, \"ISH_UART0_CTSB_CNV_WCEN\"),\n\tPINCTRL_PIN(112, \"SPI1_IO_2\"),\n\tPINCTRL_PIN(113, \"SPI1_IO_3\"),\n\tPINCTRL_PIN(114, \"I2S_MCLK\"),\n\tPINCTRL_PIN(115, \"CNV_MFUART2_RXD\"),\n\tPINCTRL_PIN(116, \"CNV_MFUART2_TXD\"),\n\tPINCTRL_PIN(117, \"CNV_PA_BLANKING\"),\n\tPINCTRL_PIN(118, \"I2C5_SDA_ISH_I2C2_SDA\"),\n\tPINCTRL_PIN(119, \"I2C5_SCL_ISH_I2C2_SCL\"),\n\tPINCTRL_PIN(120, \"GSPI2_CLK_LOOPBK\"),\n\tPINCTRL_PIN(121, \"SPI1_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(122, \"CNV_BTEN\"),\n\tPINCTRL_PIN(123, \"CNV_WCEN\"),\n\tPINCTRL_PIN(124, \"CNV_BT_HOST_WAKEB\"),\n\tPINCTRL_PIN(125, \"CNV_BT_IF_SELECT\"),\n\tPINCTRL_PIN(126, \"vCNV_BT_UART_TXD\"),\n\tPINCTRL_PIN(127, \"vCNV_BT_UART_RXD\"),\n\tPINCTRL_PIN(128, \"vCNV_BT_UART_CTS_B\"),\n\tPINCTRL_PIN(129, \"vCNV_BT_UART_RTS_B\"),\n\tPINCTRL_PIN(130, \"vCNV_MFUART1_TXD\"),\n\tPINCTRL_PIN(131, \"vCNV_MFUART1_RXD\"),\n\tPINCTRL_PIN(132, \"vCNV_MFUART1_CTS_B\"),\n\tPINCTRL_PIN(133, \"vCNV_MFUART1_RTS_B\"),\n\tPINCTRL_PIN(134, \"vUART0_TXD\"),\n\tPINCTRL_PIN(135, \"vUART0_RXD\"),\n\tPINCTRL_PIN(136, \"vUART0_CTS_B\"),\n\tPINCTRL_PIN(137, \"vUART0_RTS_B\"),\n\tPINCTRL_PIN(138, \"vISH_UART0_TXD\"),\n\tPINCTRL_PIN(139, \"vISH_UART0_RXD\"),\n\tPINCTRL_PIN(140, \"vISH_UART0_CTS_B\"),\n\tPINCTRL_PIN(141, \"vISH_UART0_RTS_B\"),\n\tPINCTRL_PIN(142, \"vCNV_BT_I2S_BCLK\"),\n\tPINCTRL_PIN(143, \"vCNV_BT_I2S_WS_SYNC\"),\n\tPINCTRL_PIN(144, \"vCNV_BT_I2S_SDO\"),\n\tPINCTRL_PIN(145, \"vCNV_BT_I2S_SDI\"),\n\tPINCTRL_PIN(146, \"vI2S2_SCLK\"),\n\tPINCTRL_PIN(147, \"vI2S2_SFRM\"),\n\tPINCTRL_PIN(148, \"vI2S2_TXD\"),\n\tPINCTRL_PIN(149, \"vI2S2_RXD\"),\n\tPINCTRL_PIN(150, \"vSD3_CD_B\"),\n\t \n\tPINCTRL_PIN(151, \"GPPC_C_0\"),\n\tPINCTRL_PIN(152, \"GPPC_C_1\"),\n\tPINCTRL_PIN(153, \"GPPC_C_2\"),\n\tPINCTRL_PIN(154, \"GPPC_C_3\"),\n\tPINCTRL_PIN(155, \"GPPC_C_4\"),\n\tPINCTRL_PIN(156, \"GPPC_C_5\"),\n\tPINCTRL_PIN(157, \"SUSWARNB_SUSPWRDNACK\"),\n\tPINCTRL_PIN(158, \"SUSACKB\"),\n\tPINCTRL_PIN(159, \"UART0_RXD\"),\n\tPINCTRL_PIN(160, \"UART0_TXD\"),\n\tPINCTRL_PIN(161, \"UART0_RTSB\"),\n\tPINCTRL_PIN(162, \"UART0_CTSB\"),\n\tPINCTRL_PIN(163, \"UART1_RXD_ISH_UART1_RXD\"),\n\tPINCTRL_PIN(164, \"UART1_TXD_ISH_UART1_TXD\"),\n\tPINCTRL_PIN(165, \"UART1_RTSB_ISH_UART1_RTSB\"),\n\tPINCTRL_PIN(166, \"UART1_CTSB_ISH_UART1_CTSB\"),\n\tPINCTRL_PIN(167, \"I2C0_SDA\"),\n\tPINCTRL_PIN(168, \"I2C0_SCL\"),\n\tPINCTRL_PIN(169, \"I2C1_SDA\"),\n\tPINCTRL_PIN(170, \"I2C1_SCL\"),\n\tPINCTRL_PIN(171, \"UART2_RXD_CNV_MFUART0_RXD\"),\n\tPINCTRL_PIN(172, \"UART2_TXD_CNV_MFUART0_TXD\"),\n\tPINCTRL_PIN(173, \"UART2_RTSB_CNV_MFUART0_RTS_B\"),\n\tPINCTRL_PIN(174, \"UART2_CTSB_CNV_MFUART0_CTS_B\"),\n\t \n\tPINCTRL_PIN(175, \"L_BKLTEN\"),\n\tPINCTRL_PIN(176, \"L_BKLTCTL\"),\n\tPINCTRL_PIN(177, \"L_VDDEN\"),\n\tPINCTRL_PIN(178, \"SYS_PWROK\"),\n\tPINCTRL_PIN(179, \"SYS_RESETB\"),\n\tPINCTRL_PIN(180, \"MLK_RSTB\"),\n\t \n\tPINCTRL_PIN(181, \"ISH_GP_0_IMGCLKOUT_0\"),\n\tPINCTRL_PIN(182, \"ISH_GP_1\"),\n\tPINCTRL_PIN(183, \"IMGCLKOUT_1\"),\n\tPINCTRL_PIN(184, \"ISH_GP_2_SATA_DEVSLP_0\"),\n\tPINCTRL_PIN(185, \"IMGCLKOUT_2\"),\n\tPINCTRL_PIN(186, \"SATA_LEDB_SPI1_CS1B\"),\n\tPINCTRL_PIN(187, \"IMGCLKOUT_3\"),\n\tPINCTRL_PIN(188, \"ISH_GP_3_SATA_DEVSLP_1\"),\n\tPINCTRL_PIN(189, \"FIVR_DIGPB_0\"),\n\tPINCTRL_PIN(190, \"SML0CLK\"),\n\tPINCTRL_PIN(191, \"SML0DATA\"),\n\tPINCTRL_PIN(192, \"BSSB_LS3_RX\"),\n\tPINCTRL_PIN(193, \"BSSB_LS3_TX\"),\n\tPINCTRL_PIN(194, \"BSSB_LS0_RX\"),\n\tPINCTRL_PIN(195, \"BSSB_LS0_TX\"),\n\tPINCTRL_PIN(196, \"BSSB_LS1_RX\"),\n\tPINCTRL_PIN(197, \"BSSB_LS1_TX\"),\n\tPINCTRL_PIN(198, \"BSSB_LS2_RX\"),\n\tPINCTRL_PIN(199, \"BSSB_LS2_TX\"),\n\tPINCTRL_PIN(200, \"FIVR_DIGPB_1\"),\n\tPINCTRL_PIN(201, \"CNV_BRI_DT\"),\n\tPINCTRL_PIN(202, \"CNV_BRI_RSP\"),\n\tPINCTRL_PIN(203, \"CNV_RGI_DT\"),\n\tPINCTRL_PIN(204, \"CNV_RGI_RSP\"),\n\t \n\tPINCTRL_PIN(205, \"SD3_CMD\"),\n\tPINCTRL_PIN(206, \"SD3_D0\"),\n\tPINCTRL_PIN(207, \"SD3_D1\"),\n\tPINCTRL_PIN(208, \"SD3_D2\"),\n\tPINCTRL_PIN(209, \"SD3_D3\"),\n\tPINCTRL_PIN(210, \"SD3_CDB\"),\n\tPINCTRL_PIN(211, \"SD3_CLK\"),\n\tPINCTRL_PIN(212, \"SD3_WP\"),\n};\n\nstatic const struct intel_padgroup icln_community0_gpps[] = {\n\tICL_GPP(0, 0, 8, INTEL_GPIO_BASE_NOMAP),\t \n\tICL_GPP(1, 9, 34, 32),\t\t\t\t \n\tICL_GPP(2, 35, 55, 64),\t\t\t\t \n\tICL_GPP(3, 56, 63, 96),\t\t\t\t \n\tICL_GPP(4, 64, 71, 128),\t\t\t \n};\n\nstatic const struct intel_padgroup icln_community1_gpps[] = {\n\tICL_GPP(0, 72, 95, 160),\t\t\t \n\tICL_GPP(1, 96, 121, 192),\t\t\t \n\tICL_GPP(2, 122, 150, 224),\t\t\t \n\tICL_GPP(3, 151, 174, 256),\t\t\t \n};\n\nstatic const struct intel_padgroup icln_community4_gpps[] = {\n\tICL_GPP(0, 175, 180, INTEL_GPIO_BASE_NOMAP),\t \n\tICL_GPP(1, 181, 204, 288),\t\t\t \n};\n\nstatic const struct intel_padgroup icln_community5_gpps[] = {\n\tICL_GPP(0, 205, 212, INTEL_GPIO_BASE_ZERO),\t \n};\n\nstatic const struct intel_community icln_communities[] = {\n\tICL_N_COMMUNITY(0, 0, 71, icln_community0_gpps),\n\tICL_N_COMMUNITY(1, 72, 174, icln_community1_gpps),\n\tICL_N_COMMUNITY(2, 175, 204, icln_community4_gpps),\n\tICL_N_COMMUNITY(3, 205, 212, icln_community5_gpps),\n};\n\nstatic const struct intel_pinctrl_soc_data icln_soc_data = {\n\t.pins = icln_pins,\n\t.npins = ARRAY_SIZE(icln_pins),\n\t.communities = icln_communities,\n\t.ncommunities = ARRAY_SIZE(icln_communities),\n};\n\nstatic INTEL_PINCTRL_PM_OPS(icl_pinctrl_pm_ops);\n\nstatic const struct acpi_device_id icl_pinctrl_acpi_match[] = {\n\t{ \"INT3455\", (kernel_ulong_t)&icllp_soc_data },\n\t{ \"INT34C3\", (kernel_ulong_t)&icln_soc_data },\n\t{ }\n};\nMODULE_DEVICE_TABLE(acpi, icl_pinctrl_acpi_match);\n\nstatic struct platform_driver icl_pinctrl_driver = {\n\t.probe = intel_pinctrl_probe_by_hid,\n\t.driver = {\n\t\t.name = \"icelake-pinctrl\",\n\t\t.acpi_match_table = icl_pinctrl_acpi_match,\n\t\t.pm = &icl_pinctrl_pm_ops,\n\t},\n};\nmodule_platform_driver(icl_pinctrl_driver);\n\nMODULE_AUTHOR(\"Andy Shevchenko <andriy.shevchenko@linux.intel.com>\");\nMODULE_AUTHOR(\"Mika Westerberg <mika.westerberg@linux.intel.com>\");\nMODULE_DESCRIPTION(\"Intel Ice Lake PCH pinctrl/GPIO driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_IMPORT_NS(PINCTRL_INTEL);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}