Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Xilinx/Projects/MipsExecution/CPU_EU_Tester_isim_beh.exe -prj C:/Xilinx/Projects/MipsExecution/CPU_EU_Tester_beh.prj work.CPU_EU_Tester work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/Projects/MipsExecution/../RegisterFile/RegFile32.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MipsExecution/SignExtend_16to32.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MipsExecution/../Lab6/mux2_5.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MipsExecution/../Lab6/mux2_32.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MipsExecution/../ALU/ALU_Control.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MipsExecution/../ALU/ALU.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MipsExecution/CPU_EU.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MipsExecution/CPU_EU_Tester.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Mux2to1_5bit
Compiling module RegFile32
Compiling module SignExtend_16to32
Compiling module Mux2to1_32bit
Compiling module ALU_Control
Compiling module ALU
Compiling module CPU_EU
Compiling module CPU_EU_Tester
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable C:/Xilinx/Projects/MipsExecution/CPU_EU_Tester_isim_beh.exe
Fuse Memory Usage: 28224 KB
Fuse CPU Usage: 639 ms
