{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634768536935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634768536938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 20 18:22:00 2021 " "Processing started: Wed Oct 20 18:22:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634768536938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634768536938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off karim_elgammal_lab3 -c karim_elgammal_lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off karim_elgammal_lab3 -c karim_elgammal_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634768536938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634768537403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634768537403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_lab3.vhd 18 9 " "Found 18 design units, including 9 entities, in source file karim_elgammal_lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myMUX-structlogicFunc " "Found design unit 1: myMUX-structlogicFunc" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 karim_elgammal_barrel_shifter_structural-structBS " "Found design unit 2: karim_elgammal_barrel_shifter_structural-structBS" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 karim_elgammal_barrel_shifter_behavioral-behlogicFunc " "Found design unit 3: karim_elgammal_barrel_shifter_behavioral-behlogicFunc" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 half_adder-strucHA " "Found design unit 4: half_adder-strucHA" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 full_adder-strucFA " "Found design unit 5: full_adder-strucFA" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 rca_structural-strucRCA " "Found design unit 6: rca_structural-strucRCA" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 rca_behavioral-behRCA " "Found design unit 7: rca_behavioral-behRCA" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 254 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 bcd_adder_structural-strucBCD " "Found design unit 8: bcd_adder_structural-strucBCD" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 290 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 bcd_adder_behavioral-behBCD " "Found design unit 9: bcd_adder_behavioral-behBCD" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_ENTITY_NAME" "1 myMUX " "Found entity 1: myMUX" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_ENTITY_NAME" "2 karim_elgammal_barrel_shifter_structural " "Found entity 2: karim_elgammal_barrel_shifter_structural" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_ENTITY_NAME" "3 karim_elgammal_barrel_shifter_behavioral " "Found entity 3: karim_elgammal_barrel_shifter_behavioral" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_ENTITY_NAME" "4 half_adder " "Found entity 4: half_adder" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_ENTITY_NAME" "5 full_adder " "Found entity 5: full_adder" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_ENTITY_NAME" "6 rca_structural " "Found entity 6: rca_structural" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_ENTITY_NAME" "7 rca_behavioral " "Found entity 7: rca_behavioral" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_ENTITY_NAME" "8 bcd_adder_structural " "Found entity 8: bcd_adder_structural" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""} { "Info" "ISGN_ENTITY_NAME" "9 bcd_adder_behavioral " "Found entity 9: bcd_adder_behavioral" {  } { { "karim_elgammal_lab3.vhd" "" { Text "P:/vdhl3_karim_elgammal/karim_elgammal_lab3.vhd" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634768544274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634768544274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd_adder_behavioral " "Elaborating entity \"bcd_adder_behavioral\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634768544306 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634768545033 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634768545624 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634768545624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634768545963 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634768545963 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634768545963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634768545963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634768546085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 20 18:22:26 2021 " "Processing ended: Wed Oct 20 18:22:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634768546085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634768546085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634768546085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634768546085 ""}
