{
	"id": 66089761,
	"body": "\u003ca id=\"c3\"\u003e\u003c/a\u003eComment 3:\n\n\u003cpre\u003eI think I've got a simpler reproduction\n\npanda(~/src) % go run -gcflags -N f.go\npanda(~/src) % go run f.go\n2014/01/02 21:38:09 f() = [16]float32{1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1};\nwant [16]float32{1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1}\nexit status 1\npanda(~/src) % cat f.go \npackage main\n\nimport \"reflect\"\nimport \"log\"\n\nfunc f() [16]float32 {\n        f0, f1, f2, f3, f4, f5, f6, f7, f8, f9, f10, f11, f12, f13, f14, f15 :=\n                float32(1), float32(1), float32(1), float32(1), float32(1), float32(1), float32(1), float32(1), float32(1), float32(1), float32(1), float32(1), float32(1), float32(1), float32(1), float32(1)\n        d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15 :=\n                float64(f0), float64(f1), float64(f2), float64(f3), float64(f4), float64(f5), float64(f6), float64(f7), float64(f8), float64(f9), float64(f10), float64(f11), float64(f12), float64(f13), float64(f14), float64(f15)\n        return [...]float32{\n                float32(d0), float32(d1), float32(d2), float32(d3), float32(d4), float32(d5), float32(d6), float32(d7), float32(d8), float32(d9), float32(d10), float32(d11), float32(d12), float32(d13), float32(d14), float32(d15),\n        }\n}\n\nfunc main() {\n        want := [...]float32{1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1}\n        got := f()\n        if !reflect.DeepEqual(got, want) {\n                log.Fatalf(\"f() = %#v; want %#v\", got, want)\n        }\n}\n\nLooking at the assembly produced\n\n   0x00010cd4 \u0026lt;+212\u0026gt;:   vcvt.u32.f32    s30, s30, #2\n   0x00010cd8 \u0026lt;+216\u0026gt;:   vcvt.u32.f32    s28, s28, #4\n   0x00010cdc \u0026lt;+220\u0026gt;:   vcvt.u32.f32    s26, s26, #6\n   0x00010ce0 \u0026lt;+224\u0026gt;:   vcvt.u32.f32    s24, s24, #8\n   0x00010ce4 \u0026lt;+228\u0026gt;:   vcvt.u32.f32    s22, s22, #10\n   0x00010ce8 \u0026lt;+232\u0026gt;:   vcvt.u32.f32    s20, s20, #12\n   0x00010cec \u0026lt;+236\u0026gt;:   vcvt.u32.f32    s18, s18, #14\n   0x00010cf0 \u0026lt;+240\u0026gt;:   vcvt.u32.f32    s16, s16, #16\n   0x00010cf4 \u0026lt;+244\u0026gt;:   vcvt.f64.f32    d7, s14\n   0x00010cf8 \u0026lt;+248\u0026gt;:   vcvt.f64.f32    d6, s12\n   0x00010cfc \u0026lt;+252\u0026gt;:   vcvt.f64.f32    d5, s10\n   0x00010d00 \u0026lt;+256\u0026gt;:   vcvt.f64.f32    d4, s8\n   0x00010d04 \u0026lt;+260\u0026gt;:   vcvt.f64.f32    d3, s6\n   0x00010d08 \u0026lt;+264\u0026gt;:   vcvt.f64.f32    d2, s4\n\ninstructions +212 to +240 are miscompiled.\u003c/pre\u003e",
	"user": {
		"login": "davecheney",
		"id": 7171,
		"type": "User",
		"site_admin": false
	},
	"created_at": "2014-01-02T10:39:39Z",
	"updated_at": "2014-12-22T06:31:11Z"
}
