Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 23 14:25:05 2024
| Host         : NULL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_100ms/clk_100ms_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_10ms/clk_10ms_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.798        0.000                      0                  105        0.131        0.000                      0                  105        4.650        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.798        0.000                      0                  105        0.131        0.000                      0                  105        4.650        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.309ns (16.794%)  route 1.531ns (83.206%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 14.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.498     5.406    clk_div_100ms/cnt_reg[18]
    SLICE_X4Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.449 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.443     5.892    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.935 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.590     6.525    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X5Y20          FDRE                                         r  clk_div_100ms/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.535    14.310    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  clk_div_100ms/cnt_reg[20]/C
                         clock pessimism              0.352    14.662    
                         clock uncertainty           -0.035    14.627    
    SLICE_X5Y20          FDRE (Setup_fdre_C_R)       -0.304    14.323    clk_div_100ms/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  7.798    

Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.309ns (16.794%)  route 1.531ns (83.206%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 14.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.498     5.406    clk_div_100ms/cnt_reg[18]
    SLICE_X4Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.449 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.443     5.892    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.935 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.590     6.525    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X5Y20          FDRE                                         r  clk_div_100ms/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.535    14.310    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  clk_div_100ms/cnt_reg[21]/C
                         clock pessimism              0.352    14.662    
                         clock uncertainty           -0.035    14.627    
    SLICE_X5Y20          FDRE (Setup_fdre_C_R)       -0.304    14.323    clk_div_100ms/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  7.798    

Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.309ns (16.794%)  route 1.531ns (83.206%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 14.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.498     5.406    clk_div_100ms/cnt_reg[18]
    SLICE_X4Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.449 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.443     5.892    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.935 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.590     6.525    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X5Y20          FDRE                                         r  clk_div_100ms/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.535    14.310    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  clk_div_100ms/cnt_reg[22]/C
                         clock pessimism              0.352    14.662    
                         clock uncertainty           -0.035    14.627    
    SLICE_X5Y20          FDRE (Setup_fdre_C_R)       -0.304    14.323    clk_div_100ms/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  7.798    

Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.309ns (17.611%)  route 1.446ns (82.389%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.498     5.406    clk_div_100ms/cnt_reg[18]
    SLICE_X4Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.449 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.443     5.892    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.935 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.505     6.440    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.536    14.311    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[16]/C
                         clock pessimism              0.374    14.685    
                         clock uncertainty           -0.035    14.650    
    SLICE_X5Y19          FDRE (Setup_fdre_C_R)       -0.304    14.346    clk_div_100ms/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  7.906    

Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.309ns (17.611%)  route 1.446ns (82.389%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.498     5.406    clk_div_100ms/cnt_reg[18]
    SLICE_X4Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.449 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.443     5.892    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.935 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.505     6.440    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.536    14.311    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[17]/C
                         clock pessimism              0.374    14.685    
                         clock uncertainty           -0.035    14.650    
    SLICE_X5Y19          FDRE (Setup_fdre_C_R)       -0.304    14.346    clk_div_100ms/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  7.906    

Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.309ns (17.611%)  route 1.446ns (82.389%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.498     5.406    clk_div_100ms/cnt_reg[18]
    SLICE_X4Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.449 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.443     5.892    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.935 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.505     6.440    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.536    14.311    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
                         clock pessimism              0.374    14.685    
                         clock uncertainty           -0.035    14.650    
    SLICE_X5Y19          FDRE (Setup_fdre_C_R)       -0.304    14.346    clk_div_100ms/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  7.906    

Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.309ns (17.611%)  route 1.446ns (82.389%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.498     5.406    clk_div_100ms/cnt_reg[18]
    SLICE_X4Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.449 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.443     5.892    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.935 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.505     6.440    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.536    14.311    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[19]/C
                         clock pessimism              0.374    14.685    
                         clock uncertainty           -0.035    14.650    
    SLICE_X5Y19          FDRE (Setup_fdre_C_R)       -0.304    14.346    clk_div_100ms/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  7.906    

Slack (MET) :             7.974ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.309ns (18.558%)  route 1.356ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.498     5.406    clk_div_100ms/cnt_reg[18]
    SLICE_X4Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.449 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.443     5.892    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.935 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.415     6.350    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X5Y18          FDRE                                         r  clk_div_100ms/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.536    14.311    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  clk_div_100ms/cnt_reg[12]/C
                         clock pessimism              0.352    14.663    
                         clock uncertainty           -0.035    14.628    
    SLICE_X5Y18          FDRE (Setup_fdre_C_R)       -0.304    14.324    clk_div_100ms/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  7.974    

Slack (MET) :             7.974ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.309ns (18.558%)  route 1.356ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.498     5.406    clk_div_100ms/cnt_reg[18]
    SLICE_X4Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.449 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.443     5.892    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.935 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.415     6.350    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X5Y18          FDRE                                         r  clk_div_100ms/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.536    14.311    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  clk_div_100ms/cnt_reg[13]/C
                         clock pessimism              0.352    14.663    
                         clock uncertainty           -0.035    14.628    
    SLICE_X5Y18          FDRE (Setup_fdre_C_R)       -0.304    14.324    clk_div_100ms/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  7.974    

Slack (MET) :             7.974ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.309ns (18.558%)  route 1.356ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.498     5.406    clk_div_100ms/cnt_reg[18]
    SLICE_X4Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.449 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.443     5.892    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.935 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.415     6.350    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X5Y18          FDRE                                         r  clk_div_100ms/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.536    14.311    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  clk_div_100ms/cnt_reg[14]/C
                         clock pessimism              0.352    14.663    
                         clock uncertainty           -0.035    14.628    
    SLICE_X5Y18          FDRE (Setup_fdre_C_R)       -0.304    14.324    clk_div_100ms/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  7.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 clk_div_10ms/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_10ms/clk_10ms_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.281%)  route 0.074ns (36.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.706     1.952    clk_div_10ms/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  clk_div_10ms/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.100     2.052 r  clk_div_10ms/cnt_reg[14]/Q
                         net (fo=3, routed)           0.074     2.126    clk_div_10ms/cnt_reg[14]
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.028     2.154 r  clk_div_10ms/clk_10ms_i_1/O
                         net (fo=1, routed)           0.000     2.154    clk_div_10ms/clk_10ms_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  clk_div_10ms/clk_10ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.944     2.429    clk_div_10ms/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  clk_div_10ms/clk_10ms_reg/C
                         clock pessimism             -0.466     1.963    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.060     2.023    clk_div_10ms/clk_10ms_reg
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clk_div_100ms/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.712     1.958    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  clk_div_100ms/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.100     2.058 r  clk_div_100ms/cnt_reg[3]/Q
                         net (fo=1, routed)           0.094     2.151    clk_div_100ms/cnt_reg_n_0_[3]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.228 r  clk_div_100ms/cnt_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     2.228    clk_div_100ms/cnt_reg[0]_i_2__0_n_4
    SLICE_X5Y15          FDRE                                         r  clk_div_100ms/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.950     2.435    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  clk_div_100ms/cnt_reg[3]/C
                         clock pessimism             -0.477     1.958    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.071     2.029    clk_div_100ms/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 display_inst/m0/div_res_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/m0/div_res_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.712     1.958    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  display_inst/m0/div_res_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.100     2.058 r  display_inst/m0/div_res_reg[15]/Q
                         net (fo=1, routed)           0.094     2.151    display_inst/m0/div_res_reg_n_0_[15]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.228 r  display_inst/m0/div_res_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.228    display_inst/m0/div_res_reg[12]_i_1_n_4
    SLICE_X1Y16          FDRE                                         r  display_inst/m0/div_res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.950     2.435    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  display_inst/m0/div_res_reg[15]/C
                         clock pessimism             -0.477     1.958    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.071     2.029    display_inst/m0/div_res_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 display_inst/m0/div_res_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/m0/div_res_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.713     1.959    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  display_inst/m0/div_res_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  display_inst/m0/div_res_reg[11]/Q
                         net (fo=1, routed)           0.094     2.152    display_inst/m0/div_res_reg_n_0_[11]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.229 r  display_inst/m0/div_res_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.229    display_inst/m0/div_res_reg[8]_i_1_n_4
    SLICE_X1Y15          FDRE                                         r  display_inst/m0/div_res_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.951     2.436    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  display_inst/m0/div_res_reg[11]/C
                         clock pessimism             -0.477     1.959    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.071     2.030    display_inst/m0/div_res_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 display_inst/m0/div_res_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/m0/div_res_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.713     1.959    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  display_inst/m0/div_res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  display_inst/m0/div_res_reg[3]/Q
                         net (fo=1, routed)           0.094     2.152    display_inst/m0/div_res_reg_n_0_[3]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.229 r  display_inst/m0/div_res_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.229    display_inst/m0/div_res_reg[0]_i_1_n_4
    SLICE_X1Y13          FDRE                                         r  display_inst/m0/div_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.952     2.437    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  display_inst/m0/div_res_reg[3]/C
                         clock pessimism             -0.478     1.959    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.071     2.030    display_inst/m0/div_res_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 display_inst/m0/div_res_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/m0/div_res_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.713     1.959    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  display_inst/m0/div_res_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  display_inst/m0/div_res_reg[7]/Q
                         net (fo=1, routed)           0.094     2.152    display_inst/m0/div_res_reg_n_0_[7]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.229 r  display_inst/m0/div_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.229    display_inst/m0/div_res_reg[4]_i_1_n_4
    SLICE_X1Y14          FDRE                                         r  display_inst/m0/div_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.952     2.437    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  display_inst/m0/div_res_reg[7]/C
                         clock pessimism             -0.478     1.959    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.071     2.030    display_inst/m0/div_res_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 clk_div_100ms/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.184%)  route 0.099ns (35.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.710     1.956    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  clk_div_100ms/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.100     2.056 r  clk_div_100ms/cnt_reg[11]/Q
                         net (fo=2, routed)           0.099     2.155    clk_div_100ms/cnt_reg[11]
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.232 r  clk_div_100ms/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.232    clk_div_100ms/cnt_reg[8]_i_1__0_n_4
    SLICE_X5Y17          FDRE                                         r  clk_div_100ms/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.948     2.433    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  clk_div_100ms/cnt_reg[11]/C
                         clock pessimism             -0.477     1.956    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.071     2.027    clk_div_100ms/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 display_inst/m0/div_res_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/m0/div_res_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.712     1.958    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  display_inst/m0/div_res_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.100     2.058 r  display_inst/m0/div_res_reg[12]/Q
                         net (fo=1, routed)           0.094     2.151    display_inst/m0/div_res_reg_n_0_[12]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.234 r  display_inst/m0/div_res_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.234    display_inst/m0/div_res_reg[12]_i_1_n_7
    SLICE_X1Y16          FDRE                                         r  display_inst/m0/div_res_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.950     2.435    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  display_inst/m0/div_res_reg[12]/C
                         clock pessimism             -0.477     1.958    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.071     2.029    display_inst/m0/div_res_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clk_div_100ms/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  clk_div_100ms/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  clk_div_100ms/cnt_reg[4]/Q
                         net (fo=1, routed)           0.094     2.150    clk_div_100ms/cnt_reg_n_0_[4]
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.233 r  clk_div_100ms/cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.233    clk_div_100ms/cnt_reg[4]_i_1__0_n_7
    SLICE_X5Y16          FDRE                                         r  clk_div_100ms/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.949     2.434    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  clk_div_100ms/cnt_reg[4]/C
                         clock pessimism             -0.477     1.957    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.071     2.028    clk_div_100ms/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 display_inst/m0/div_res_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/m0/div_res_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/m0/div_res_reg[16]/Q
                         net (fo=1, routed)           0.094     2.150    display_inst/m0/div_res_reg_n_0_[16]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.233 r  display_inst/m0/div_res_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.233    display_inst/m0/div_res_reg[16]_i_1_n_7
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.949     2.434    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[16]/C
                         clock pessimism             -0.477     1.957    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.071     2.028    display_inst/m0/div_res_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X4Y19    clk_div_100ms/clk_100ms_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X5Y15    clk_div_100ms/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X5Y17    clk_div_100ms/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X5Y17    clk_div_100ms/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X5Y18    clk_div_100ms/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X5Y18    clk_div_100ms/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X5Y18    clk_div_100ms/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X5Y18    clk_div_100ms/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X5Y19    clk_div_100ms/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y19    clk_div_100ms/clk_100ms_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y19    clk_div_100ms/clk_100ms_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y15    clk_div_100ms/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y15    clk_div_100ms/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y17    clk_div_100ms/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y17    clk_div_100ms/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y17    clk_div_100ms/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y17    clk_div_100ms/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y18    clk_div_100ms/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y18    clk_div_100ms/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y19    clk_div_100ms/clk_100ms_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y19    clk_div_100ms/clk_100ms_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y15    clk_div_100ms/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y15    clk_div_100ms/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y17    clk_div_100ms/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y17    clk_div_100ms/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y17    clk_div_100ms/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y17    clk_div_100ms/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y18    clk_div_100ms/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y18    clk_div_100ms/cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m1/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.998ns  (logic 3.687ns (61.475%)  route 2.311ns (38.525%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  m1/Q_reg_reg[2]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  m1/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.563     0.786    display_inst/m0/min_ones[2]
    SLICE_X2Y17          LUT6 (Prop_lut6_I2_O)        0.043     0.829 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.567     1.396    display_inst/m0/s_logisimBus14[2]
    SLICE_X0Y18          LUT4 (Prop_lut4_I1_O)        0.050     1.446 r  display_inst/m0/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.181     2.627    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.371     5.998 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.998    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.972ns  (logic 3.772ns (63.158%)  route 2.200ns (36.842%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE                         0.000     0.000 r  m2/Q_reg_reg[1]/C
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  m2/Q_reg_reg[1]/Q
                         net (fo=3, routed)           0.532     0.768    display_inst/m0/Q[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.123     0.891 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.447     1.338    display_inst/m0/s_logisimBus14[1]
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.054     1.392 r  display_inst/m0/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.221     2.613    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.359     5.972 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.972    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.956ns  (logic 3.681ns (61.807%)  route 2.275ns (38.193%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE                         0.000     0.000 r  m2/Q_reg_reg[1]/C
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  m2/Q_reg_reg[1]/Q
                         net (fo=3, routed)           0.532     0.768    display_inst/m0/Q[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.123     0.891 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.562     1.453    display_inst/m0/s_logisimBus14[1]
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.043     1.496 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.181     2.677    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.279     5.956 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.956    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m1/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.901ns  (logic 3.566ns (60.419%)  route 2.336ns (39.581%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  m1/Q_reg_reg[2]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  m1/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.563     0.786    display_inst/m0/min_ones[2]
    SLICE_X2Y17          LUT6 (Prop_lut6_I2_O)        0.043     0.829 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.567     1.396    display_inst/m0/s_logisimBus14[2]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.043     1.439 r  display_inst/m0/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.206     2.645    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.257     5.901 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.901    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.897ns  (logic 3.786ns (64.195%)  route 2.112ns (35.805%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE                         0.000     0.000 r  m2/Q_reg_reg[1]/C
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  m2/Q_reg_reg[1]/Q
                         net (fo=3, routed)           0.532     0.768    display_inst/m0/Q[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.123     0.891 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.442     1.332    display_inst/m0/s_logisimBus14[1]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.051     1.383 r  display_inst/m0/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.138     2.522    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.376     5.897 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.897    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 3.690ns (63.747%)  route 2.099ns (36.253%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE                         0.000     0.000 r  m2/Q_reg_reg[1]/C
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  m2/Q_reg_reg[1]/Q
                         net (fo=3, routed)           0.532     0.768    display_inst/m0/Q[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.123     0.891 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.442     1.332    display_inst/m0/s_logisimBus14[1]
    SLICE_X0Y18          LUT4 (Prop_lut4_I1_O)        0.043     1.375 r  display_inst/m0/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.125     2.501    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288     5.789 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.789    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.765ns  (logic 3.657ns (63.429%)  route 2.108ns (36.571%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE                         0.000     0.000 r  m2/Q_reg_reg[1]/C
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  m2/Q_reg_reg[1]/Q
                         net (fo=3, routed)           0.532     0.768    display_inst/m0/Q[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.123     0.891 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.447     1.338    display_inst/m0/s_logisimBus14[1]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.043     1.381 r  display_inst/m0/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.130     2.510    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.255     5.765 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.765    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m1/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/Q_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.096ns  (logic 0.330ns (30.110%)  route 0.766ns (69.890%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  m1/Q_reg_reg[3]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  m1/Q_reg_reg[3]/Q
                         net (fo=6, routed)           0.567     0.771    m1/min_ones[3]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.126     0.897 r  m1/Q_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.199     1.096    m3/Q_reg_reg[0]_0[0]
    SLICE_X3Y18          FDRE                                         r  m3/Q_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m1/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/Q_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.096ns  (logic 0.330ns (30.110%)  route 0.766ns (69.890%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  m1/Q_reg_reg[3]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  m1/Q_reg_reg[3]/Q
                         net (fo=6, routed)           0.567     0.771    m1/min_ones[3]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.126     0.897 r  m1/Q_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.199     1.096    m3/Q_reg_reg[0]_0[0]
    SLICE_X3Y18          FDRE                                         r  m3/Q_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m1/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/Q_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.096ns  (logic 0.330ns (30.110%)  route 0.766ns (69.890%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  m1/Q_reg_reg[3]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  m1/Q_reg_reg[3]/Q
                         net (fo=6, routed)           0.567     0.771    m1/min_ones[3]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.126     0.897 r  m1/Q_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.199     1.096    m3/Q_reg_reg[0]_0[0]
    SLICE_X3Y18          FDRE                                         r  m3/Q_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m1/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m1/Q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.495%)  route 0.136ns (51.505%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  m1/Q_reg_reg[2]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m1/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.136     0.236    m1/min_ones[2]
    SLICE_X1Y18          LUT4 (Prop_lut4_I3_O)        0.028     0.264 r  m1/Q_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.264    m1/p_0_in[2]
    SLICE_X1Y18          FDRE                                         r  m1/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m1/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m1/Q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.129ns (48.689%)  route 0.136ns (51.311%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  m1/Q_reg_reg[2]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m1/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.136     0.236    m1/min_ones[2]
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.029     0.265 r  m1/Q_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.265    m1/p_0_in[3]
    SLICE_X1Y18          FDRE                                         r  m1/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m4/Q_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.047%)  route 0.150ns (53.953%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  m4/Q_reg_reg[0]/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.100     0.100 f  m4/Q_reg_reg[0]/Q
                         net (fo=5, routed)           0.150     0.250    m4/Q[0]
    SLICE_X4Y18          LUT3 (Prop_lut3_I2_O)        0.028     0.278 r  m4/Q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.278    m4/p_0_in__2[0]
    SLICE_X4Y18          FDRE                                         r  m4/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m4/Q_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.129ns (46.240%)  route 0.150ns (53.760%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  m4/Q_reg_reg[0]/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m4/Q_reg_reg[0]/Q
                         net (fo=5, routed)           0.150     0.250    m4/Q[0]
    SLICE_X4Y18          LUT3 (Prop_lut3_I2_O)        0.029     0.279 r  m4/Q_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.279    m4/p_0_in__2[1]
    SLICE_X4Y18          FDRE                                         r  m4/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/Q_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.157ns (55.364%)  route 0.127ns (44.636%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  m4/Q_reg_reg[1]/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.091     0.091 f  m4/Q_reg_reg[1]/Q
                         net (fo=11, routed)          0.127     0.218    m3/Q_reg_reg[2]_0[0]
    SLICE_X3Y18          LUT4 (Prop_lut4_I1_O)        0.066     0.284 r  m3/Q_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.284    m3/p_0_in__1[1]
    SLICE_X3Y18          FDRE                                         r  m3/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m4/Q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.145ns (49.478%)  route 0.148ns (50.522%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  m4/Q_reg_reg[2]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  m4/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.148     0.266    m4/Q[2]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.027     0.293 r  m4/Q_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.293    m4/p_0_in__2[3]
    SLICE_X2Y17          FDRE                                         r  m4/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m4/Q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.146ns (49.650%)  route 0.148ns (50.350%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  m4/Q_reg_reg[2]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  m4/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.148     0.266    m4/Q[2]
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.028     0.294 r  m4/Q_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.294    m4/p_0_in__2[2]
    SLICE_X2Y17          FDRE                                         r  m4/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/Q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.128ns (42.896%)  route 0.170ns (57.104%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  m3/Q_reg_reg[2]/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m3/Q_reg_reg[2]/Q
                         net (fo=11, routed)          0.170     0.270    m3/Q[2]
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.028     0.298 r  m3/Q_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.298    m3/p_0_in__1[2]
    SLICE_X3Y18          FDRE                                         r  m3/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/Q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.129ns (43.087%)  route 0.170ns (56.913%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  m3/Q_reg_reg[2]/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m3/Q_reg_reg[2]/Q
                         net (fo=11, routed)          0.170     0.270    m3/Q[2]
    SLICE_X3Y18          LUT5 (Prop_lut5_I2_O)        0.029     0.299 r  m3/Q_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.299    m3/p_0_in__1[3]
    SLICE_X3Y18          FDRE                                         r  m3/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m2/Q_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.145ns (48.227%)  route 0.156ns (51.773%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE                         0.000     0.000 r  m2/Q_reg_reg[0]/C
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  m2/Q_reg_reg[0]/Q
                         net (fo=6, routed)           0.156     0.274    m2/Q[0]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.027     0.301 r  m2/Q_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.301    m2/p_0_in__0[1]
    SLICE_X2Y19          FDRE                                         r  m2/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 3.679ns (62.264%)  route 2.230ns (37.736%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.561     5.472    display_inst/m0/s_logisimBus23[18]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.043     5.515 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.447     5.962    display_inst/m0/s_logisimBus14[1]
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.054     6.016 r  display_inst/m0/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.221     7.238    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.359    10.597 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.597    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.896ns  (logic 3.687ns (62.543%)  route 2.208ns (37.457%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.461     5.372    display_inst/m0/s_logisimBus23[18]
    SLICE_X2Y17          LUT6 (Prop_lut6_I4_O)        0.043     5.415 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.567     5.982    display_inst/m0/s_logisimBus14[2]
    SLICE_X0Y18          LUT4 (Prop_lut4_I1_O)        0.050     6.032 r  display_inst/m0/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.181     7.213    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.371    10.584 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.584    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 3.588ns (60.897%)  route 2.304ns (39.103%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.561     5.472    display_inst/m0/s_logisimBus23[18]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.043     5.515 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.562     6.077    display_inst/m0/s_logisimBus14[1]
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.043     6.120 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.181     7.301    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.279    10.580 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.580    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.834ns  (logic 3.693ns (63.301%)  route 2.141ns (36.699%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.561     5.472    display_inst/m0/s_logisimBus23[18]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.043     5.515 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.442     5.957    display_inst/m0/s_logisimBus14[1]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.051     6.008 r  display_inst/m0/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.138     7.146    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.376    10.522 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.522    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 3.566ns (61.487%)  route 2.233ns (38.513%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.461     5.372    display_inst/m0/s_logisimBus23[18]
    SLICE_X2Y17          LUT6 (Prop_lut6_I4_O)        0.043     5.415 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.567     5.982    display_inst/m0/s_logisimBus14[2]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.043     6.025 r  display_inst/m0/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.206     7.231    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.257    10.487 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.487    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.725ns  (logic 3.597ns (62.831%)  route 2.128ns (37.169%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.561     5.472    display_inst/m0/s_logisimBus23[18]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.043     5.515 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.442     5.957    display_inst/m0/s_logisimBus14[1]
    SLICE_X0Y18          LUT4 (Prop_lut4_I1_O)        0.043     6.000 r  display_inst/m0/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.125     7.125    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288    10.413 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.413    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.702ns  (logic 3.564ns (62.506%)  route 2.138ns (37.494%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.561     5.472    display_inst/m0/s_logisimBus23[18]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.043     5.515 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.447     5.962    display_inst/m0/s_logisimBus14[1]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.043     6.005 r  display_inst/m0/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.130     7.135    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.255    10.390 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.390    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.403ns  (logic 3.647ns (67.492%)  route 1.756ns (32.508%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.489     5.400    display_inst/m0/s_logisimBus23[18]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.054     5.454 r  display_inst/m0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.267     6.722    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.370    10.091 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.091    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.336ns  (logic 3.635ns (68.129%)  route 1.701ns (31.871%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 f  display_inst/m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.484     5.395    display_inst/m0/s_logisimBus23[18]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.051     5.446 r  display_inst/m0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.217     6.663    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         3.361    10.024 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.024    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.283ns  (logic 3.525ns (66.732%)  route 1.758ns (33.268%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.484     5.395    display_inst/m0/s_logisimBus23[18]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.043     5.438 r  display_inst/m0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.274     6.712    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         3.259     9.971 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.971    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.497ns (75.012%)  route 0.499ns (24.988%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/m0/div_res_reg[17]/Q
                         net (fo=9, routed)           0.142     2.199    display_inst/m0/s_logisimBus23[17]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.028     2.227 r  display_inst/m0/AN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.356     2.583    SEGMENT_OBUF[7]
    AA22                 OBUF (Prop_obuf_I_O)         1.369     3.952 r  SEGMENT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.952    SEGMENT[7]
    AA22                                                              r  SEGMENT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.498ns (74.619%)  route 0.509ns (25.381%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/m0/div_res_reg[17]/Q
                         net (fo=9, routed)           0.142     2.199    display_inst/m0/s_logisimBus23[17]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.028     2.227 r  display_inst/m0/AN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.367     2.594    SEGMENT_OBUF[7]
    AB21                 OBUF (Prop_obuf_I_O)         1.370     3.964 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.964    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.496ns (73.060%)  route 0.551ns (26.940%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 f  display_inst/m0/div_res_reg[17]/Q
                         net (fo=9, routed)           0.147     2.203    display_inst/m0/s_logisimBus23[17]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.028     2.231 r  display_inst/m0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.636    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         1.368     4.004 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.004    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.547ns (75.120%)  route 0.512ns (24.880%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 f  display_inst/m0/div_res_reg[17]/Q
                         net (fo=9, routed)           0.147     2.203    display_inst/m0/s_logisimBus23[17]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.030     2.233 r  display_inst/m0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.366     2.599    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         1.417     4.017 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.017    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.558ns (74.017%)  route 0.547ns (25.983%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/m0/div_res_reg[17]/Q
                         net (fo=9, routed)           0.142     2.199    display_inst/m0/s_logisimBus23[17]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.033     2.232 r  display_inst/m0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.637    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         1.425     4.061 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.061    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.519ns (70.081%)  route 0.649ns (29.919%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/m0/div_res_reg[17]/Q
                         net (fo=9, routed)           0.152     2.209    display_inst/m0/s_logisimBus23[17]
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.028     2.237 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.176     2.413    display_inst/m0/s_logisimBus14[2]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.028     2.441 r  display_inst/m0/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.321     2.761    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         1.363     4.125 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.125    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.543ns (68.368%)  route 0.714ns (31.632%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.248     2.305    display_inst/m0/s_logisimBus23[18]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.028     2.333 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.106     2.439    display_inst/m0/s_logisimBus14[0]
    SLICE_X1Y18          LUT4 (Prop_lut4_I3_O)        0.028     2.467 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.360     2.827    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         1.387     4.214 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.214    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.572ns (69.303%)  route 0.696ns (30.697%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/m0/div_res_reg[17]/Q
                         net (fo=9, routed)           0.152     2.209    display_inst/m0/s_logisimBus23[17]
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.028     2.237 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.176     2.413    display_inst/m0/s_logisimBus14[2]
    SLICE_X0Y18          LUT4 (Prop_lut4_I1_O)        0.030     2.443 r  display_inst/m0/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.368     2.811    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         1.414     4.225 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.225    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.552ns (68.244%)  route 0.722ns (31.756%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/m0/div_res_reg[17]/Q
                         net (fo=9, routed)           0.152     2.209    display_inst/m0/s_logisimBus23[17]
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.028     2.237 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.252     2.489    display_inst/m0/s_logisimBus14[2]
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.028     2.517 r  display_inst/m0/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.318     2.835    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         1.396     4.231 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.231    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.521ns (65.972%)  route 0.784ns (34.028%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/m0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.248     2.305    display_inst/m0/s_logisimBus23[18]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.028     2.333 r  display_inst/m0/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.177     2.510    display_inst/m0/s_logisimBus14[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.028     2.538 r  display_inst/m0/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.360     2.897    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         1.365     4.262 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.262    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------





