library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity Divisor is
    Port ( 
        clk     : in STD_LOGIC;
        div_clk : out STD_LOGIC
    );
end Divisor;

architecture Behavioral of Divisor is
    -- Constante de divisi√≥n para 1 Hz (50 MHz / 2 / 25,000,000 = 1 Hz)
    constant C_DIV : integer := 25000000;
    signal count   : integer range 0 to C_DIV-1 := 0;
    signal s_div_clk : std_logic := '0';
begin

    process (clk)
    begin
        if rising_edge(clk) then
            if count = C_DIV-1 then
                count <= 0;
                s_div_clk <= not s_div_clk; -- Alterna el reloj para dividir por 2
            else
                count <= count + 1;
            end if;
        end if;
    end process;
    
    div_clk <= s_div_clk;
    
end Behavioral;