<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>bd_f512_cpm_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>CLK.pl_ref_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pl_ref_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PL_REF_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PL_REF_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PL_REF_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PL_REF_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PL_REF_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PL_REF_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.PL_REF_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.CLK.pl_ref_clk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_TEST_EN&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK.chi0_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.CHI0_CLK.ASSOCIATED_BUSIF">S0_CHI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CHI0_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CHI0_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CHI0_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CHI0_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CHI0_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.CHI0_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.CLK.chi0_clk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK.chi1_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.CHI1_CLK.ASSOCIATED_BUSIF">S1_CHI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CHI1_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CHI1_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CHI1_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CHI1_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CHI1_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.CHI1_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.CLK.chi1_clk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK.pcie0_user_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_user_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.PCIE0_USER_CLK.ASSOCIATED_BUSIF">pcie0_s_axis_rq:pcie0_s_axis_cc:pcie0_m_axis_cq:pcie0_m_axis_rc:dma0_s_axis_c2h:dma0_s_axis_c2h_cmpt:dma0_m_axis_h2c:dma0_s_axis_c2h_0:dma0_m_axis_h2c_0:dma0_s_axis_c2h_1:dma0_m_axis_h2c_1:dma0_s_axis_c2h_2:dma0_m_axis_h2c_2:dma0_s_axis_c2h_3:dma0_m_axis_h2c_3:dma0_st_rx_msg</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE0_USER_CLK.FREQ_HZ">250000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE0_USER_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE0_USER_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE0_USER_CLK.CLK_DOMAIN">bd_f512_cpm_0_0_pcie0_user_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE0_USER_CLK.ASSOCIATED_RESET">dma0_axi_aresetn</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE0_USER_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.CLK.pcie0_user_clk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK.pcie1_user_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_user_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.PCIE1_USER_CLK.ASSOCIATED_BUSIF">pcie1_s_axis_rq:pcie1_s_axis_cc:pcie1_m_axis_cq:pcie1_m_axis_rc</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE1_USER_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE1_USER_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE1_USER_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE1_USER_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE1_USER_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE1_USER_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.CLK.pcie1_user_clk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK.pcie0_dbg_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_dbg_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.PCIE0_DBG_CLK.ASSOCIATED_BUSIF">pcie0_s_axis_dbg:pcie0_m_axis_dbg</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE0_DBG_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE0_DBG_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE0_DBG_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE0_DBG_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE0_DBG_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE0_DBG_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.CLK.pcie0_dbg_clk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK.pcie1_dbg_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_dbg_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.PCIE1_DBG_CLK.ASSOCIATED_BUSIF">pcie1_s_axis_dbg:pcie1_m_axis_dbg</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE1_DBG_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE1_DBG_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE1_DBG_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE1_DBG_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE1_DBG_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.PCIE1_DBG_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.CLK.pcie1_dbg_clk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK.gt_refclk0_ibuf_out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gt_refclk0_ibuf_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK0_IBUF_OUT.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK0_IBUF_OUT.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK0_IBUF_OUT.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK0_IBUF_OUT.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK0_IBUF_OUT.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK0_IBUF_OUT.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK0_IBUF_OUT.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.CLK.gt_refclk0_ibuf_out" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_SHARE_GTREFCLK&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP0&quot;)">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK.gt_refclk1_ibuf_out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gt_refclk1_ibuf_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK1_IBUF_OUT.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK1_IBUF_OUT.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK1_IBUF_OUT.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK1_IBUF_OUT.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK1_IBUF_OUT.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK1_IBUF_OUT.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK1_IBUF_OUT.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.CLK.gt_refclk1_ibuf_out" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_SHARE_GTREFCLK&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP1&quot;)">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK.gt_refclk0_ibuf_odiv2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gt_refclk0_ibuf_odiv2</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK0_IBUF_ODIV2.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK0_IBUF_ODIV2.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK0_IBUF_ODIV2.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK0_IBUF_ODIV2.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK0_IBUF_ODIV2.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK0_IBUF_ODIV2.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK0_IBUF_ODIV2.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.CLK.gt_refclk0_ibuf_odiv2" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_SHARE_GTREFCLK&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP0&quot;)">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK.gt_refclk1_ibuf_odiv2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gt_refclk1_ibuf_odiv2</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK1_IBUF_ODIV2.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK1_IBUF_ODIV2.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK1_IBUF_ODIV2.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK1_IBUF_ODIV2.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK1_IBUF_ODIV2.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK1_IBUF_ODIV2.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.GT_REFCLK1_IBUF_ODIV2.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.CLK.gt_refclk1_ibuf_odiv2" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_SHARE_GTREFCLK&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP1&quot;)">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RST.dma0_soft_resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_soft_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.DMA0_SOFT_RESETN.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.DMA0_SOFT_RESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.RST.dma0_soft_resetn" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;)">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RST.dma0_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.DMA0_AXI_ARESETN.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.DMA0_AXI_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.RST.dma0_axi_aresetn" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;)">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RST.pcie0_user_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_user_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.PCIE0_USER_RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.PCIE0_USER_RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.RST.pcie0_user_reset" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;)">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RST.pcie1_user_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_user_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.PCIE1_USER_RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.PCIE1_USER_RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.RST.pcie1_user_reset" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RST.pcie0_dbg_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_dbg_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.PCIE0_DBG_RST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.PCIE0_DBG_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.RST.pcie0_dbg_rst" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RST.pcie1_dbg_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_dbg_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.PCIE1_DBG_RST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.PCIE1_DBG_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.RST.pcie1_dbg_rst" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S0_CHI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="chi" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="chi_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s0_chi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SYSCOACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_syscoack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXSACTIVE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_ssactive</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXREQLCRDV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_reqlcrdv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXSNPFLITV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_snpflitv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXRSPFLITV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_crspflitv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXDATFLITV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_rdatflitv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXRSPLCRDV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_srsplcrdv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXDATLCRDV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_wdatlcrdv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXSNPFLITPEND</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_snpflitpend</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXRSPFLITPEND</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_crspflitpend</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXDATFLITPEND</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_rdatflitpend</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXLINKACTIVEACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_mlinkactiveack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXLINKACTIVEREQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_slinkactivereq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SYSCOREQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_syscoreq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXSACTIVE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_msactive</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXREQFLITV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_reqflitv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXSNPLCRDV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_snplcrdv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXRSPLCRDV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_crsplcrdv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXDATLCRDV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_rdatlcrdv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXRSPFLITV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_srspflitv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXDATFLITV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_wdatflitv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXSNPFLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_snpflit</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXRSPFLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_crspflit</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXDATFLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_rdatflit</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXREQFLITPEND</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_reqflitpend</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXRSPFLITPEND</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_srspflitpend</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXDATFLITPEND</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_wdatflitpend</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXLINKACTIVEREQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_mlinkactivereq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXLINKACTIVEACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_slinkactiveack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXREQFLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_reqflit</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXRSPFLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_srspflit</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXDATFLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi0_wdatflit</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S0_CHI.PROTOCOL">CHI</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DAT_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S0_CHI.DAT_WIDTH">190</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RSP_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S0_CHI.RSP_WIDTH">45</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SNP_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S0_CHI.SNP_WIDTH">65</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>REQ_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S0_CHI.REQ_WIDTH">96</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S0_CHI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S0_CHI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S0_CHI.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.S0_CHI" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S1_CHI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="chi" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="chi_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s1_chi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SYSCOACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_syscoack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXSACTIVE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_ssactive</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXREQLCRDV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_reqlcrdv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXSNPFLITV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_snpflitv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXRSPFLITV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_crspflitv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXDATFLITV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_rdatflitv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXRSPLCRDV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_srsplcrdv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXDATLCRDV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_wdatlcrdv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXSNPFLITPEND</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_snpflitpend</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXRSPFLITPEND</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_crspflitpend</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXDATFLITPEND</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_rdatflitpend</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXLINKACTIVEACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_mlinkactiveack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXLINKACTIVEREQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_slinkactivereq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SYSCOREQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_syscoreq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXSACTIVE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_msactive</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXREQFLITV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_reqflitv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXSNPLCRDV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_snplcrdv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXRSPLCRDV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_crsplcrdv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXDATLCRDV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_rdatlcrdv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXRSPFLITV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_srspflitv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXDATFLITV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_wdatflitv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXSNPFLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_snpflit</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXRSPFLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_crspflit</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXDATFLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_rdatflit</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXREQFLITPEND</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_reqflitpend</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXRSPFLITPEND</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_srspflitpend</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXDATFLITPEND</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_wdatflitpend</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXLINKACTIVEREQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_mlinkactivereq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXLINKACTIVEACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_slinkactiveack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXREQFLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_reqflit</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXRSPFLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_srspflit</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXDATFLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chi1_wdatflit</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S1_CHI.PROTOCOL">CHI</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DAT_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S1_CHI.DAT_WIDTH">190</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RSP_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S1_CHI.RSP_WIDTH">45</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SNP_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S1_CHI.SNP_WIDTH">65</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>REQ_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S1_CHI.REQ_WIDTH">96</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S1_CHI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S1_CHI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S1_CHI.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.S1_CHI" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>INTERRUPT.cpm_irq0</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_irq0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.INTERRUPT.CPM_IRQ0.SENSITIVITY">LEVEL_HIGH</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.INTERRUPT.CPM_IRQ0.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.INTERRUPT.cpm_irq0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>INTERRUPT.cpm_irq1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_irq1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.INTERRUPT.CPM_IRQ1.SENSITIVITY">LEVEL_HIGH</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.INTERRUPT.CPM_IRQ1.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.INTERRUPT.cpm_irq1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>INTERRUPT.cpm_misc_irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_misc_irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.INTERRUPT.CPM_MISC_IRQ.SENSITIVITY">LEVEL_HIGH</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.INTERRUPT.CPM_MISC_IRQ.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.INTERRUPT.cpm_misc_irq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>INTERRUPT.cpm_cor_irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_cor_irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.INTERRUPT.CPM_COR_IRQ.SENSITIVITY">LEVEL_HIGH</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.INTERRUPT.CPM_COR_IRQ.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.INTERRUPT.cpm_cor_irq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>INTERRUPT.cpm_uncor_irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_uncor_irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.INTERRUPT.CPM_UNCOR_IRQ.SENSITIVITY">LEVEL_HIGH</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.INTERRUPT.CPM_UNCOR_IRQ.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.INTERRUPT.cpm_uncor_irq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>INTERRUPT.dma0_irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.INTERRUPT.DMA0_IRQ.SENSITIVITY">LEVEL_HIGH</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.INTERRUPT.DMA0_IRQ.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.INTERRUPT.dma0_irq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot;">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_cfg_control</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_cfg_control" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_cfg_control_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>err_cor_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_err_cor_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>err_uncor_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_err_uncor_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>flr_done</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_flr_done</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>flr_in_process</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_flr_in_process</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hot_reset_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_hot_reset_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hot_reset_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_hot_reset_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>power_state_change_ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_power_state_change_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>power_state_change_interrupt</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_power_state_change_interrupt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_flr_done</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_vf_flr_done</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_flr_func_num</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_vf_flr_func_num</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_flr_in_process</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_vf_flr_in_process</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_cfg_control" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_cfg_control</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_cfg_control" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_cfg_control_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>err_cor_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_err_cor_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>err_uncor_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_err_uncor_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>flr_done</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_flr_done</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>flr_in_process</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_flr_in_process</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hot_reset_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_hot_reset_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hot_reset_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_hot_reset_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>power_state_change_ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_power_state_change_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>power_state_change_interrupt</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_power_state_change_interrupt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_flr_done</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_vf_flr_done</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_flr_func_num</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_vf_flr_func_num</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_flr_in_process</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_vf_flr_in_process</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_cfg_control" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_cfg_interrupt</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_interrupt_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SENT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_interrupt_sent</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTx_VECTOR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_interrupt_int</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PENDING</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_interrupt_pending</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_cfg_interrupt" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;)">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_cfg_interrupt</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_interrupt_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SENT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_interrupt_sent</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTx_VECTOR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_interrupt_int</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PENDING</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_interrupt_pending</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_cfg_interrupt" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_cfg_mgmt</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_cfg_mgmt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_cfg_mgmt_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READ_EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_mgmt_read_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READ_WRITE_DONE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_mgmt_read_write_done</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WRITE_EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_mgmt_write_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DEBUG_ACCESS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_mgmt_debug_access</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READ_DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_mgmt_read_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_mgmt_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BYTE_EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_mgmt_byte_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WRITE_DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_mgmt_write_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FUNCTION_NUMBER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_mgmt_function_number</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_cfg_mgmt" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_cfg_mgmt</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_cfg_mgmt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_cfg_mgmt_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READ_EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_mgmt_read_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READ_WRITE_DONE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_mgmt_read_write_done</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WRITE_EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_mgmt_write_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DEBUG_ACCESS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_mgmt_debug_access</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READ_DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_mgmt_read_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_mgmt_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BYTE_EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_mgmt_byte_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WRITE_DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_mgmt_write_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FUNCTION_NUMBER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_mgmt_function_number</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_cfg_mgmt" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_cfg_msi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_msi" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_msi_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fail</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msi_fail</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sent</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msi_sent</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mask_update</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msi_mask_update</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msi_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msi_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mmenable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msi_mmenable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tph_present</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msi_tph_present</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>attr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msi_attr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>select</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msi_select</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tph_type</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msi_tph_type</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tph_st_tag</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msi_tph_st_tag</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>int_vector</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msi_int_vector</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pending_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msi_pending_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>function_number</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msi_function_number</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pending_status_data_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msi_pending_status_data_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pending_status_function_num</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msi_pending_status_function_number</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_cfg_msi" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_cfg_msi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_msi" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_msi_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msi_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msi_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mmenable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msi_mmenable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tph_present</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msi_tph_present</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>attr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msi_attr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>select</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msi_select</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tph_type</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msi_tph_type</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tph_st_tag</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msi_tph_st_tag</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>int_vector</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msi_int_vector</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pending_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msi_pending_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>function_number</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msi_function_number</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pending_status_data_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msi_pending_status_data_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pending_status_function_num</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msi_pending_status_function_number</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_cfg_msi" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_cfg_msix</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_cfg_msix" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_cfg_msix_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fail</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_fail</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sent</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_sent</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vec_pending_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_vec_pending_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mask</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_mask</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_mask</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_vf_mask</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_vf_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>int_vector</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_int_vector</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tph_present</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_tph_present</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>attr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_attr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>address</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_address</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tph_type</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_tph_type</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tph_st_tag</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_tph_st_tag</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vec_pending</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_vec_pending</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mint_vector</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_mint_vector</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>function_number</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msix_function_number</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_cfg_msix" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;)">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_cfg_msix</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_cfg_msix" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_cfg_msix_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mask</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msix_mask</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msix_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_mask</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msix_vf_mask</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msix_vf_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>int_vector</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msix_int_vector</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tph_present</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msix_tph_present</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>attr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msix_attr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msix_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>address</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msix_address</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tph_type</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msix_tph_type</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tph_st_tag</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msix_tph_st_tag</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vec_pending</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msix_vec_pending</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mint_vector</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msix_mint_vector</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>function_number</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msix_function_number</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_cfg_msix" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;)">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_cfg_ext</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_ext" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_ext_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>read_received</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_ext_read_received</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>write_received</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_ext_write_received</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>write_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_ext_write_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>read_data_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_ext_read_data_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>function_number</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_ext_function_number</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>register_number</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_ext_register_number</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>read_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_ext_read_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>write_byte_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_ext_write_byte_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_cfg_ext" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_cfg_ext</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_ext" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_ext_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>read_received</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_ext_read_received</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>write_received</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_ext_write_received</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>write_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_ext_write_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>read_data_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_ext_read_data_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>function_number</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_ext_function_number</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>register_number</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_ext_register_number</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>read_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_ext_read_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>write_byte_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_ext_write_byte_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_cfg_ext" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_cfg_fc</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie_cfg_fc" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie_cfg_fc_rtl" spirit:version="1.1"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PH</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_fc_ph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_fc_pd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NPH</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_fc_nph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NPD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_fc_npd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VC_SEL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_fc_vc_sel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PD_SCALE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_fc_pd_scale</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PH_SCALE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_fc_ph_scale</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NPD_SCALE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_fc_npd_scale</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NPH_SCALE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_fc_nph_scale</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SEL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_fc_sel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CPLH</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_fc_cplh</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CPLD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_fc_cpld</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CPLD_SCALE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_fc_cpld_scale</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CPLH_SCALE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_fc_cplh_scale</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_cfg_fc" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_cfg_fc</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie_cfg_fc" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie_cfg_fc_rtl" spirit:version="1.1"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PH</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_fc_ph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_fc_pd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NPH</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_fc_nph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NPD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_fc_npd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VC_SEL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_fc_vc_sel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PD_SCALE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_fc_pd_scale</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PH_SCALE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_fc_ph_scale</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NPD_SCALE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_fc_npd_scale</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NPH_SCALE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_fc_nph_scale</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SEL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_fc_sel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_cfg_fc" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_cfg_msg_tx</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_mesg_tx" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_mesg_tx_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRANSMIT_DONE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msg_transmit_done</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRANSMIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msg_transmit</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRANSMIT_TYPE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msg_transmit_type</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRANSMIT_DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msg_transmit_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_cfg_msg_tx" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MESG_TRANSMIT_IF&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_cfg_msg_tx</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_mesg_tx" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_mesg_tx_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRANSMIT_DONE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msg_transmit_done</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRANSMIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msg_transmit</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRANSMIT_TYPE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msg_transmit_type</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRANSMIT_DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_msg_transmit_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_cfg_msg_tx" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MESG_TRANSMIT_IF&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_cfg_status</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_cfg_status" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_cfg_status_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>err_cor_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_err_cor_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>err_fatal_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_err_fatal_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>err_nonfatal_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_err_nonfatal_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>local_error_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_local_error_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>local_error_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_local_error_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pasid_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_pasid_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pasid_control</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_pasid_control</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>max_pasid_width_control</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_max_pasid_width_control</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pasid_exec_permission_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_pasid_exec_permission_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pasid_privil_mode_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_pasid_privil_mode_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_tag_vld0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_rq_tag_vld0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_tag_vld1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_rq_tag_vld1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_seq_num_vld0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_rq_seq_num_vld0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_seq_num_vld1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_rq_seq_num_vld1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_tag_av</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_rq_tag_av</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_tag0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_rq_tag0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_tag1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_rq_tag1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_seq_num0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_rq_seq_num0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_seq_num1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_rq_seq_num1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cq_np_req_count</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cq_np_req_count</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cq_np_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cq_np_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_vf_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_power_state</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_vf_power_state</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_tph_st_mode</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_vf_tph_st_mode</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_ats_control_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_vf_ats_control_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_tph_requester_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_vf_tph_requester_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vc1_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_vc1_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vc1_negotiation_pending</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_vc1_negotiation_pending</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>function_power_state</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_function_power_state</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>atomic_requester_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_atomic_requester_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>phy_link_down</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_phy_link_down</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ext_tag_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_ext_tag_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pl_status_change</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_pl_status_change</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rcb_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_rcb_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pri_control</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_pri_control</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ltssm_state</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_ltssm_state</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>max_payload</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_max_payload</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tph_st_mode</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_tph_st_mode</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>max_read_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_max_read_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>current_speed</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_current_speed</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rx_pm_state</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_rx_pm_state</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tx_pm_state</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_tx_pm_state</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>phy_link_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_phy_link_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>function_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_function_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link_power_state</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_link_power_state</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>negotiated_width</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_negotiated_width</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ats_control_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_ats_control_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tph_requester_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_tph_requester_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>10b_tag_requester_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_10b_tag_requester_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_cfg_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_cfg_status</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_cfg_status" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_cfg_status_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>err_cor_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_err_cor_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>err_fatal_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_err_fatal_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>err_nonfatal_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_err_nonfatal_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>local_error_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_local_error_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>local_error_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_local_error_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pasid_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_pasid_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pasid_control</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_pasid_control</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>max_pasid_width_control</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_max_pasid_width_control</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pasid_exec_permission_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_pasid_exec_permission_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pasid_privil_mode_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_pasid_privil_mode_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_tag_vld0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_rq_tag_vld0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_tag_vld1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_rq_tag_vld1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_seq_num_vld0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_rq_seq_num_vld0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_seq_num_vld1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_rq_seq_num_vld1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_tag_av</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_rq_tag_av</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_tag0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_rq_tag0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_tag1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_rq_tag1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_seq_num0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_rq_seq_num0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rq_seq_num1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_rq_seq_num1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cq_np_req_count</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cq_np_req_count</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cq_np_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cq_np_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_vf_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_power_state</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_vf_power_state</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_tph_st_mode</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_vf_tph_st_mode</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_ats_control_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_vf_ats_control_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vf_tph_requester_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_vf_tph_requester_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>phy_link_down</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_phy_link_down</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ext_tag_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_ext_tag_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pl_status_change</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_pl_status_change</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rcb_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_rcb_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pri_control</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_pri_control</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ltssm_state</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_ltssm_state</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>max_payload</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_max_payload</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tph_st_mode</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_tph_st_mode</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>max_read_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_max_read_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>current_speed</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_current_speed</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rx_pm_state</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_rx_pm_state</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tx_pm_state</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_tx_pm_state</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>phy_link_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_phy_link_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>function_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_function_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link_power_state</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_link_power_state</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>negotiated_width</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_negotiated_width</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ats_control_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_ats_control_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tph_requester_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_tph_requester_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>10b_tag_requester_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_cfg_10b_tag_requester_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_cfg_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_edr</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_edr" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_edr_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_edr_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>datarate_change_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_edr_datarate_change_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>datarate_change_ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_edr_datarate_change_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_edr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_EDR_LINK_SPEED&apos;)) != &quot;None&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_edr</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_edr" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie4_edr_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_edr_enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>datarate_change_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_edr_datarate_change_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>datarate_change_ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_edr_datarate_change_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_edr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_EDR_LINK_SPEED&apos;)) != &quot;None&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_transmit_fc</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_transmit_fc" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_transmit_fc_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>npd_av</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_tfc_npd_av</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>nph_av</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_tfc_nph_av</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_transmit_fc" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_TX_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_transmit_fc</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_transmit_fc" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_transmit_fc_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>npd_av</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_tfc_npd_av</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>nph_av</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_tfc_nph_av</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_transmit_fc" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_TX_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_cfg_msg_recd</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_msg_received" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="pcie3_cfg_msg_received_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>recd</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msg_received</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>recd_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msg_received_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>recd_type</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_cfg_msg_received_type</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_cfg_msg_recd" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MESG_RSVD_IF&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_s_axis_rq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_s_axis_rq_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_s_axis_rq_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_s_axis_rq_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_s_axis_rq_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_s_axis_rq_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_s_axis_rq_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_RQ.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_RQ.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_RQ.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_RQ.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_RQ.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_RQ.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_RQ.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_RQ.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_RQ.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_RQ.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_RQ.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_RQ.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_RQ.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_s_axis_rq" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_s_axis_rq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_s_axis_rq_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_s_axis_rq_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_s_axis_rq_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_s_axis_rq_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_s_axis_rq_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_s_axis_rq_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_RQ.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_RQ.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_RQ.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_RQ.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_RQ.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_RQ.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_RQ.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_RQ.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_RQ.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_RQ.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_RQ.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_RQ.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_RQ.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_s_axis_rq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_s_axis_cc</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_s_axis_cc_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_s_axis_cc_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_s_axis_cc_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_s_axis_cc_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_s_axis_cc_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_s_axis_cc_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_CC.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_CC.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_CC.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_CC.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_CC.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_CC.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_CC.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_CC.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_CC.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_CC.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_CC.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_CC.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_CC.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_s_axis_cc" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_s_axis_cc</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_s_axis_cc_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_s_axis_cc_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_s_axis_cc_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_s_axis_cc_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_s_axis_cc_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_s_axis_cc_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_CC.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_CC.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_CC.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_CC.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_CC.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_CC.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_CC.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_CC.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_CC.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_CC.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_CC.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_CC.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_CC.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_s_axis_cc" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_m_axis_rc</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_m_axis_rc_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_m_axis_rc_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_m_axis_rc_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_m_axis_rc_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_m_axis_rc_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_m_axis_rc_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_RC.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_RC.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_RC.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_RC.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_RC.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_RC.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_RC.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_RC.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_RC.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_RC.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_RC.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_RC.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_RC.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_m_axis_rc" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_m_axis_rc</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_m_axis_rc_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_m_axis_rc_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_m_axis_rc_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_m_axis_rc_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_m_axis_rc_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_m_axis_rc_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_RC.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_RC.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_RC.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_RC.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_RC.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_RC.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_RC.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_RC.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_RC.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_RC.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_RC.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_RC.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_RC.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_m_axis_rc" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_m_axis_cq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_m_axis_cq_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_m_axis_cq_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_m_axis_cq_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_m_axis_cq_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_m_axis_cq_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_m_axis_cq_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_CQ.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_CQ.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_CQ.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_CQ.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_CQ.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_CQ.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_CQ.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_CQ.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_CQ.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_CQ.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_CQ.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_CQ.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_CQ.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_m_axis_cq" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_m_axis_cq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_m_axis_cq_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_m_axis_cq_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_m_axis_cq_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_m_axis_cq_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_m_axis_cq_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_m_axis_cq_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_CQ.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_CQ.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_CQ.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_CQ.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_CQ.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_CQ.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_CQ.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_CQ.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_CQ.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_CQ.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_CQ.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_CQ.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_CQ.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_m_axis_cq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_s_axis_dbg</spirit:name>
      <spirit:description>PCIe0 Debug Slave interface</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_s_axis_dbg_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_s_axis_dbg_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_s_axis_dbg_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_s_axis_dbg_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_DBG.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_DBG.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_DBG.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_DBG.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_DBG.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_DBG.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_DBG.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_DBG.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_DBG.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_DBG.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_DBG.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_DBG.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PCIE0_S_AXIS_DBG.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_s_axis_dbg" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_s_axis_dbg</spirit:name>
      <spirit:description>PCIe1 Debug Slave interface</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_s_axis_dbg_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_s_axis_dbg_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_s_axis_dbg_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_s_axis_dbg_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_DBG.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_DBG.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_DBG.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_DBG.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_DBG.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_DBG.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_DBG.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_DBG.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_DBG.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_DBG.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_DBG.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_DBG.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PCIE1_S_AXIS_DBG.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_s_axis_dbg" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie0_m_axis_dbg</spirit:name>
      <spirit:description>PCIe0 Debug Master interface</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_m_axis_dbg_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_m_axis_dbg_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_m_axis_dbg_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_m_axis_dbg_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_DBG.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_DBG.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_DBG.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_DBG.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_DBG.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_DBG.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_DBG.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_DBG.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_DBG.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_DBG.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_DBG.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_DBG.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PCIE0_M_AXIS_DBG.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie0_m_axis_dbg" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pcie1_m_axis_dbg</spirit:name>
      <spirit:description>PCIe1 Debug Master interface</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_m_axis_dbg_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_m_axis_dbg_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_m_axis_dbg_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_m_axis_dbg_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_DBG.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_DBG.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_DBG.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_DBG.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_DBG.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_DBG.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_DBG.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_DBG.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_DBG.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_DBG.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_DBG.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_DBG.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PCIE1_M_AXIS_DBG.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.pcie1_m_axis_dbg" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_s_axis_c2h_0</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_0_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_0_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_0_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_0_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_0_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_0_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_0.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_0.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_0.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_0.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_0.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_0.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_0.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_0.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_0.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_0.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_0.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_0.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_0.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_s_axis_c2h_0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_s_axis_c2h_1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_1_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_1_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_1_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_1_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_1_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_1_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_1.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_1.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_1.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_1.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_1.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_1.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_1.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_1.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_1.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_1.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_1.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_1.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_1.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_s_axis_c2h_1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_s_axis_c2h_2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_2_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_2_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_2_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_2_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_2_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_2_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_2.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_2.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_2.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_2.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_2.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_2.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_2.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_2.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_2.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_2.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_2.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_2.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_2.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_s_axis_c2h_2" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_s_axis_c2h_3</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_3_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_3_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_3_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_3_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_3_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_3_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_3.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_3.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_3.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_3.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_3.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_3.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_3.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_3.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_3.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_3.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_3.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_3.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.DMA0_S_AXIS_C2H_3.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_s_axis_c2h_3" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_m_axis_h2c_0</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_0_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_0_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_0_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_0_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_0_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_0_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_0.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_0.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_0.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_0.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_0.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_0.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_0.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_0.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_0.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_0.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_0.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_0.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_0.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_m_axis_h2c_0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_m_axis_h2c_1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_1_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_1_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_1_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_1_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_1_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_1_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_1.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_1.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_1.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_1.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_1.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_1.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_1.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_1.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_1.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_1.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_1.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_1.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_1.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_m_axis_h2c_1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_m_axis_h2c_2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_2_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_2_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_2_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_2_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_2_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_2_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_2.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_2.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_2.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_2.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_2.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_2.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_2.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_2.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_2.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_2.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_2.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_2.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_2.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_m_axis_h2c_2" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_m_axis_h2c_3</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_3_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_3_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_3_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_3_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_3_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_3_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_3.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_3.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_3.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_3.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_3.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_3.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_3.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_3.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_3.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_3.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_3.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_3.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.DMA0_M_AXIS_H2C_3.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_m_axis_h2c_3" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_c2h_dsc_byp_0</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_dsc_bypass" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_dsc_bypass_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_0_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>load</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_0_load</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ctl</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_0_ctl</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>len</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_0_len</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_0_src_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dst_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_0_dst_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_c2h_dsc_byp_0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**0 % 10 = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_h2c_dsc_byp_0</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_dsc_bypass" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_dsc_bypass_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_0_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>load</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_0_load</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ctl</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_0_ctl</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>len</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_0_len</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_0_src_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dst_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_0_dst_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_h2c_dsc_byp_0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**0 % 10 = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_c2h_dsc_byp_1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_dsc_bypass" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_dsc_bypass_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_1_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>load</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_1_load</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ctl</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_1_ctl</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>len</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_1_len</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_1_src_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dst_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_1_dst_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_c2h_dsc_byp_1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**1 % 10 = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_h2c_dsc_byp_1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_dsc_bypass" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_dsc_bypass_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_1_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>load</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_1_load</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ctl</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_1_ctl</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>len</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_1_len</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_1_src_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dst_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_1_dst_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_h2c_dsc_byp_1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**1 % 10 = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_c2h_dsc_byp_2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_dsc_bypass" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_dsc_bypass_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_2_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>load</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_2_load</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ctl</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_2_ctl</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>len</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_2_len</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_2_src_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dst_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_2_dst_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_c2h_dsc_byp_2" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**2 % 10 = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_h2c_dsc_byp_2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_dsc_bypass" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_dsc_bypass_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_2_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>load</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_2_load</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ctl</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_2_ctl</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>len</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_2_len</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_2_src_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dst_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_2_dst_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_h2c_dsc_byp_2" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**2 % 10 = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_c2h_dsc_byp_3</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_dsc_bypass" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_dsc_bypass_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_3_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>load</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_3_load</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ctl</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_3_ctl</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>len</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_3_len</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_3_src_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dst_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_dsc_byp_3_dst_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_c2h_dsc_byp_3" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**3 % 10 = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_h2c_dsc_byp_3</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_dsc_bypass" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_dsc_bypass_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_3_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>load</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_3_load</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ctl</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_3_ctl</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>len</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_3_len</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_3_src_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dst_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_dsc_byp_3_dst_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_h2c_dsc_byp_3" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**3 % 10 = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_status</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_status_ports" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="xdma_status_ports_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>c2h_sts0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_sts_0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>h2c_sts0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_sts_0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>c2h_sts1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_sts_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>h2c_sts1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_sts_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>c2h_sts2</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_sts_2</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>h2c_sts2</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_sts_2</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>c2h_sts3</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_sts_3</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>h2c_sts3</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_sts_3</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_STS_PORTS&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_mgmt</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="cpm_dma_mgmt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="cpm_dma_mgmt_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpl_vld</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_mgmt_cpl_vld</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>req_rdy</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_mgmt_req_rdy</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpl_rdy</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_mgmt_cpl_rdy</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>req_vld</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_mgmt_req_vld</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpl_sts</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_mgmt_cpl_sts</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpl_dat</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_mgmt_cpl_dat</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>req_cmd</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_mgmt_req_cmd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>req_fnc</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_mgmt_req_fnc</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>req_msc</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_mgmt_req_msc</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>req_adr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_mgmt_req_adr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>req_dat</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_mgmt_req_dat</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_mgmt" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot;">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_c2h_byp_in_mm</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_dsc_byp" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_dsc_byp_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_mm_rdy</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sdi</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_mm_sdi</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_mm_vld</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>error</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_mm_error</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mrkr_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_mm_mrkr_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>len</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_mm_len</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>qid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_mm_qid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>func</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_mm_func</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cidx</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_mm_cidx</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>radr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_mm_radr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>wadr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_mm_wadr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>port_id</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_mm_port_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_c2h_byp_in_mm" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_c2h_byp_in_st_csh</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_dsc_byp" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_dsc_byp_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_st_csh_rdy</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_st_csh_vld</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>error</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_st_csh_error</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>qid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_st_csh_qid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>func</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_st_csh_func</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_st_csh_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>port_id</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_st_csh_port_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_c2h_byp_in_st_csh" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_c2h_byp_in_st_sim</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_dsc_byp" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_dsc_byp_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_st_sim_rdy</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_st_sim_vld</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>error</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_st_sim_error</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>qid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_st_sim_qid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>func</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_st_sim_func</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_st_sim_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>port_id</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_in_st_sim_port_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_c2h_byp_in_st_sim" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_c2h_byp_out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_dsc_byp" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_dsc_byp_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_out_vld</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>error</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_out_error</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>st_mm</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_out_st_mm</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mrkr_rsp</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_out_mrkr_rsp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_out_rdy</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>qid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_out_qid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dsc</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_out_dsc</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>func</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_out_func</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cidx</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_out_cidx</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dsc_sz</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_out_dsc_sz</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>port_id</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_c2h_byp_out_port_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_c2h_byp_out" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_h2c_byp_in_mm</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_dsc_byp" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_dsc_byp_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_mm_rdy</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sdi</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_mm_sdi</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_mm_vld</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>error</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_mm_error</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mrkr_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_mm_mrkr_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>len</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_mm_len</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>qid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_mm_qid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>func</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_mm_func</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cidx</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_mm_cidx</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>radr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_mm_radr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>wadr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_mm_wadr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>port_id</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_mm_port_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_h2c_byp_in_mm" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_h2c_byp_in_st</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_dsc_byp" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_dsc_byp_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_st_rdy</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>eop</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_st_eop</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sdi</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_st_sdi</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sop</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_st_sop</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_st_vld</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>error</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_st_error</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>no_dma</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_st_no_dma</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mrkr_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_st_mrkr_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>len</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_st_len</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>qid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_st_qid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>func</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_st_func</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_st_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cidx</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_st_cidx</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>port_id</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_in_st_port_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_h2c_byp_in_st" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_h2c_byp_out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_dsc_byp" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_dsc_byp_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_out_vld</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>error</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_out_error</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>st_mm</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_out_st_mm</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mrkr_rsp</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_out_mrkr_rsp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_out_rdy</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>qid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_out_qid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dsc</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_out_dsc</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>func</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_out_func</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cidx</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_out_cidx</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dsc_sz</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_out_dsc_sz</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>port_id</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_h2c_byp_out_port_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_h2c_byp_out" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_s_axis_c2h</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="display_qdma" spirit:name="s_axis_c2h" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="display_qdma" spirit:name="s_axis_c2h_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tlast</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dpar</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_dpar</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mty</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_mty</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ctrl_marker</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_ctrl_marker</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ctrl_dis_cmpt</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_ctrl_dis_cmpt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ctrl_imm_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_ctrl_imm_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ctrl_user_trig</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_ctrl_user_trig</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ctrl_len</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_ctrl_len</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ctrl_qid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_ctrl_qid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ctrl_port_id</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_ctrl_port_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_s_axis_c2h" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_s_axis_c2h_cmpt</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="display_qdma" spirit:name="s_axis_c2h_cmpt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="display_qdma" spirit:name="s_axis_c2h_cmpt_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_cmpt_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tlast</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_cmpt_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_cmpt_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dpar</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_cmpt_dpar</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_cmpt_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>size</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_s_axis_c2h_cmpt_size</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_s_axis_c2h_cmpt" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_m_axis_h2c</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="display_qdma" spirit:name="m_axis_h2c" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="display_qdma" spirit:name="m_axis_h2c_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tlast</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>err</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_tuser_err</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>zero_byte</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_tuser_zero_byte</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>par</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_dpar</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mty</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_tuser_mty</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>qid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_tuser_qid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_tuser_mdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>port_id</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_m_axis_h2c_tuser_port_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_m_axis_h2c" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_st_rx_msg</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_st_rx_msg_last</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_st_rx_msg_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_st_rx_msg_rdy</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_st_rx_msg_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.FREQ_HZ">250000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.CLK_DOMAIN">bd_f512_cpm_0_0_pcie0_user_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_st_rx_msg" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot;)">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_dsc_crdt_in</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_dsc_crdt_in" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_dsc_crdt_in_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rdy</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_dsc_crdt_in_rdy</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sel</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_dsc_crdt_in_sel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_dsc_crdt_in_vld</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>qid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_dsc_crdt_in_qid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>crdt</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_dsc_crdt_in_crdt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_dsc_crdt_in" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_axis_c2h_status</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_c2h_status" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_c2h_status_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>drop</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_axis_c2h_status_drop</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_axis_c2h_status_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>qid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_axis_c2h_status_qid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_axis_c2h_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_usr_irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_usr_irq" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_usr_irq_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fail</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_usr_irq_fail</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_usr_irq_vld</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_usr_irq_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vec</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_usr_irq_vec</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fnc</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_usr_irq_fnc</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_usr_irq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_usr_flr</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_usr_flr" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_usr_flr_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>set</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_usr_flr_set</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>clear</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_usr_flr_clr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fnc</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_usr_flr_fnc</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>done_vld</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_usr_flr_done_vld</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>done_fnc</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_usr_flr_done_fnc</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_usr_flr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma0_tm_dsc_sts</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_tm_dsc_sts" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="qdma_tm_dsc_sts_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mm</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_tm_dsc_sts_mm</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>qen</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_tm_dsc_sts_qen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>byp</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_tm_dsc_sts_byp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dir</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_tm_dsc_sts_dir</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>error</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_tm_dsc_sts_err</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_tm_dsc_sts_vld</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>qinv</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_tm_dsc_sts_qinv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>irq_arm</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_tm_dsc_sts_irq_arm</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rdy</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_tm_dsc_sts_rdy</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>qid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_tm_dsc_sts_qid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>avl</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_tm_dsc_sts_avl</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>port_id</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma0_tm_dsc_sts_port_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma0_tm_dsc_sts" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PCIE0_GT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>GTX_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_gt_txn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>GTX_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_gt_txp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>GRX_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_gt_rxn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>GRX_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie0_gt_rxp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>CAN_DEBUG</spirit:name>
          <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE0_GT.CAN_DEBUG">false</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.PCIE0_GT" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>HSDP0_GT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>GTX_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp0_gt_txn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>GTX_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp0_gt_txp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>GRX_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp0_gt_rxn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>GRX_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp0_gt_rxp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>CAN_DEBUG</spirit:name>
          <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HSDP0_GT.CAN_DEBUG">false</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.HSDP0_GT" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP0&quot; and spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_INGRESS_TRAFFIC&apos;)) = &quot;AURORA&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PCIE1_GT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>GTX_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_gt_txn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>GTX_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_gt_txp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>GRX_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_gt_rxn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>GRX_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pcie1_gt_rxp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>CAN_DEBUG</spirit:name>
          <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PCIE1_GT.CAN_DEBUG">false</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.PCIE1_GT" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>HSDP1_GT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>GTX_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp1_gt_txn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>GTX_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp1_gt_txp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>GRX_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp1_gt_rxn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>GRX_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp1_gt_rxp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>CAN_DEBUG</spirit:name>
          <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HSDP1_GT.CAN_DEBUG">false</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.HSDP1_GT" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP1&quot; and spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_INGRESS_TRAFFIC&apos;)) = &quot;AURORA&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>gt_refclk0</spirit:name>
      <spirit:displayName>GT refclk 0</spirit:displayName>
      <spirit:description>GT Reference clock for PCIeA0/HSDP0</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="diff_clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="diff_clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gt_refclk0_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gt_refclk0_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>CAN_DEBUG</spirit:name>
          <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.GT_REFCLK0.CAN_DEBUG">false</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.GT_REFCLK0.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.gt_refclk0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP0&quot;">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>gt_refclk1</spirit:name>
      <spirit:displayName>GT refclk 1</spirit:displayName>
      <spirit:description>GT Reference clock for PCIeA1/HSDP1</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="diff_clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="diff_clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gt_refclk1_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gt_refclk1_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>CAN_DEBUG</spirit:name>
          <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.GT_REFCLK1.CAN_DEBUG">false</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.GT_REFCLK1.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.gt_refclk1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP1&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>IF_PS_CPM</spirit:name>
      <spirit:displayName>PS-CPM Ports</spirit:displayName>
      <spirit:description>Ports between CPM and PS9 Hard block</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="display_cpm4" spirit:name="ps_cpm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="display_cpm4" spirit:name="ps_cpm_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpm_osc_clk_div2</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_osc_clk_div2</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_araddr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_arburst</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_arcache</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_arid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_arlen</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_arlock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_arprot</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_arqos</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_arready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_arregion</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_arregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_arsize</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_aruser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_arvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_awaddr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_awburst</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_awcache</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_awid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_awlen</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_awlock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_awprot</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_awqos</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_awready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_awregion</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_awregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_awsize</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_awuser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_awvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_bid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_bready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_bresp</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_buser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_bvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_rdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_rid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_rlast</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_rready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_rresp</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_ruser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_rvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_wdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_wid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_wid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_wlast</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_wready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_wstrb</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_wuser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi0_ps_wvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi0_ps_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_araddr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_arburst</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_arcache</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_arid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_arlen</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_arlock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_arprot</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_arqos</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_arready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_arregion</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_arregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_arsize</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_aruser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_arvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_awaddr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_awburst</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_awcache</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_awid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_awlen</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_awlock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_awprot</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_awqos</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_awready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_awregion</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_awregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_awsize</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_awuser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_awvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_bid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_bready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_bresp</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_buser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_bvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_rdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_rid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_rlast</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_rready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_rresp</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_ruser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_rvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_wdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_wid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_wid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_wlast</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_wready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_wstrb</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_wuser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m_axi1_ps_wvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi1_ps_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpmps_corr_irq</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpmps_corr_irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpmps_misc_irq</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpmps_misc_irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpmps_uncorr_irq</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpmps_uncorr_irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_araddr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_arburst</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_arcache</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_arid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_arlen</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_arlock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_arprot</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_arqos</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_arready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_arregion</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_arregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_arsize</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_aruser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_arvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_awaddr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_awburst</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_awcache</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_awid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_awlen</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_awlock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_awprot</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_awqos</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_awready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_awregion</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_awregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_awsize</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_awuser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_awvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_bid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_bready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_bresp</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_buser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_bvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_rdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_rid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_rlast</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_rready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_rresp</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_ruser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_rvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_wdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_wid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_wid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_wlast</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_wready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_wstrb</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_wuser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_cfg_wvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_cfg_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_powerdown</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_powerdown</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_powerdown</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_powerdown</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_powerdown</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_powerdown</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_powerdown</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_powerdown</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_powerdown</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_powerdown</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_powerdown</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_powerdown</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_powerdown</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_powerdown</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_powerdown</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_powerdown</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_powerdown</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_powerdown</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_powerdown</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_powerdown</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_powerdown</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_powerdown</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_powerdown</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_powerdown</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_powerdown</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_powerdown</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_powerdown</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_powerdown</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_powerdown</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_powerdown</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_powerdown</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_powerdown</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_phystatus</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_phystatus</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_phystatus</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_phystatus</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_phystatus</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_phystatus</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_phystatus</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_phystatus</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_phystatus</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_phystatus</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_phystatus</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_phystatus</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_phystatus</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_phystatus</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_phystatus</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_phystatus</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_phystatus</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_phystatus</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_phystatus</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_phystatus</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_phystatus</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_phystatus</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_phystatus</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_phystatus</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_phystatus</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_phystatus</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_phystatus</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_phystatus</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_phystatus</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_phystatus</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_rx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_rx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_rx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_rx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_rx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_rx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_rx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_rx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_rx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_rx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_rx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_rx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_rx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_rx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_rx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_rx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_rx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_rx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_rx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_rx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_rx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_rx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_rx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_rx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_rx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_rx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_rx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_rx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_rx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_rx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_rx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_rx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_rx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_rx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_rx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_rx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_rx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_rx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_rx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_rx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_rx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_rx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_rx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_rx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_rx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_rx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_rx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_rx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_rx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_rx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_rx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_rx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_rx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_rx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_rx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_rx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_rx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_rx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_rx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_rx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_rx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_rx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_rx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_rx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_rx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_rx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_rx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_rx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_rx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_rx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_rx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_rx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_rx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_rx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_rx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_rx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_rx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_rx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_rx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_rx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_rx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_rx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_rx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_rx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_rx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_rx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_rx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_rx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_rx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_rx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_rx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_rx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_rx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_rx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_rx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_rx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_rx_polarity</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_rx_polarity</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_rx_polarity</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_rx_polarity</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_rx_polarity</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_rx_polarity</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_rx_polarity</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_rx_polarity</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_rx_polarity</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_rx_polarity</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_rx_polarity</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_rx_polarity</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_rx_polarity</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_rx_polarity</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_rx_polarity</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_rx_polarity</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_rx_polarity</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_rx_polarity</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_rx_polarity</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_rx_polarity</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_rx_polarity</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_rx_polarity</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_rx_polarity</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_rx_polarity</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_rx_polarity</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_rx_polarity</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_rx_polarity</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_rx_polarity</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_rx_polarity</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_rx_polarity</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_rx_polarity</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_rx_polarity</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_rx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_rx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_rx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_rx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_rx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_rx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_rx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_rx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_rx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_rx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_rx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_rx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_rx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_rx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_rx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_rx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_rx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_rx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_rx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_rx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_rx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_rx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_rx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_rx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_rx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_rx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_rx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_rx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_rx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_rx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_rx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_rx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_rx_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_rx_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_rx_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_rx_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_rx_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_rx_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_rx_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_rx_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_rx_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_rx_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_rx_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_rx_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_rx_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_rx_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_rx_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_rx_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_rx_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_rx_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_rx_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_rx_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_rx_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_rx_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_rx_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_rx_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_rx_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_rx_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_rx_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_rx_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_rx_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_rx_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_rx_status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_rx_status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_rx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_rx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_rx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_rx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_rx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_rx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_rx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_rx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_rx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_rx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_rx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_rx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_rx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_rx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_rx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_rx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_rx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_rx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_rx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_rx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_rx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_rx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_rx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_rx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_rx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_rx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_rx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_rx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_rx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_rx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_rx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_rx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_rx_termination</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_rx_termination</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_rx_termination</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_rx_termination</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_rx_termination</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_rx_termination</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_rx_termination</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_rx_termination</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_rx_termination</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_rx_termination</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_rx_termination</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_rx_termination</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_rx_termination</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_rx_termination</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_rx_termination</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_rx_termination</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_rx_termination</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_rx_termination</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_rx_termination</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_rx_termination</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_rx_termination</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_rx_termination</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_rx_termination</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_rx_termination</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_rx_termination</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_rx_termination</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_rx_termination</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_rx_termination</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_rx_termination</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_rx_termination</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_rx_termination</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_rx_termination</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_rx_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_rx_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_rx_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_rx_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_rx_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_rx_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_rx_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_rx_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_rx_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_rx_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_rx_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_rx_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_rx_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_rx_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_rx_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_rx_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_rx_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_rx_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_rx_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_rx_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_rx_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_rx_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_rx_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_rx_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_rx_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_rx_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_rx_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_rx_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_rx_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_rx_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_rx_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_rx_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_tx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_tx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_tx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_tx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_tx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_tx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_tx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_tx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_tx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_tx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_tx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_tx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_tx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_tx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_tx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_tx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_tx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_tx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_tx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_tx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_tx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_tx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_tx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_tx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_tx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_tx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_tx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_tx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_tx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_tx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_tx_charisk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_tx_charisk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_tx_compliance</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_tx_compliance</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_tx_compliance</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_tx_compliance</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_tx_compliance</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_tx_compliance</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_tx_compliance</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_tx_compliance</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_tx_compliance</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_tx_compliance</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_tx_compliance</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_tx_compliance</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_tx_compliance</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_tx_compliance</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_tx_compliance</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_tx_compliance</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_tx_compliance</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_tx_compliance</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_tx_compliance</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_tx_compliance</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_tx_compliance</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_tx_compliance</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_tx_compliance</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_tx_compliance</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_tx_compliance</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_tx_compliance</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_tx_compliance</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_tx_compliance</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_tx_compliance</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_tx_compliance</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_tx_compliance</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_tx_compliance</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_tx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_tx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_tx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_tx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_tx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_tx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_tx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_tx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_tx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_tx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_tx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_tx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_tx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_tx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_tx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_tx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_tx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_tx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_tx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_tx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_tx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_tx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_tx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_tx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_tx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_tx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_tx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_tx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_tx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_tx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_tx_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_tx_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_tx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_tx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_tx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_tx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_tx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_tx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_tx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_tx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_tx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_tx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_tx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_tx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_tx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_tx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_tx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_tx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_tx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_tx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_tx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_tx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_tx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_tx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_tx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_tx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_tx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_tx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_tx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_tx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_tx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_tx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_tx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_tx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_tx_deemph</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_tx_deemph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_tx_deemph</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_tx_deemph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_tx_deemph</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_tx_deemph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_tx_deemph</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_tx_deemph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_tx_deemph</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_tx_deemph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_tx_deemph</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_tx_deemph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_tx_deemph</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_tx_deemph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_tx_deemph</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_tx_deemph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_tx_deemph</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_tx_deemph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_tx_deemph</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_tx_deemph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_tx_deemph</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_tx_deemph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_tx_deemph</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_tx_deemph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_tx_deemph</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_tx_deemph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_tx_deemph</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_tx_deemph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_tx_deemph</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_tx_deemph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_tx_deemph</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_tx_deemph</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_tx_detectrxloopback</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_tx_detectrxloopback</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_tx_detectrxloopback</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_tx_detectrxloopback</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_tx_detectrxloopback</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_tx_detectrxloopback</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_tx_detectrxloopback</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_tx_detectrxloopback</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_tx_detectrxloopback</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_tx_detectrxloopback</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_tx_detectrxloopback</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_tx_detectrxloopback</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_tx_detectrxloopback</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_tx_detectrxloopback</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_tx_detectrxloopback</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_tx_detectrxloopback</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_tx_detectrxloopback</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_tx_detectrxloopback</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_tx_detectrxloopback</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_tx_detectrxloopback</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_tx_detectrxloopback</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_tx_detectrxloopback</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_tx_detectrxloopback</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_tx_detectrxloopback</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_tx_detectrxloopback</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_tx_detectrxloopback</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_tx_detectrxloopback</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_tx_detectrxloopback</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_tx_detectrxloopback</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_tx_detectrxloopback</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_tx_detectrxloopback</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_tx_detectrxloopback</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_tx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_tx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_tx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_tx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_tx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_tx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_tx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_tx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_tx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_tx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_tx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_tx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_tx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_tx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_tx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_tx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_tx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_tx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_tx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_tx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_tx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_tx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_tx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_tx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_tx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_tx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_tx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_tx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_tx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_tx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_tx_elecidle</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_tx_elecidle</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_tx_maincursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_tx_maincursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_tx_maincursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_tx_maincursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_tx_maincursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_tx_maincursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_tx_maincursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_tx_maincursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_tx_maincursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_tx_maincursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_tx_maincursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_tx_maincursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_tx_maincursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_tx_maincursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_tx_maincursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_tx_maincursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_tx_maincursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_tx_maincursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_tx_maincursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_tx_maincursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_tx_maincursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_tx_maincursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_tx_maincursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_tx_maincursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_tx_maincursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_tx_maincursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_tx_maincursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_tx_maincursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_tx_maincursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_tx_maincursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_tx_maincursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_tx_maincursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_tx_margin</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_tx_margin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_tx_margin</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_tx_margin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_tx_margin</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_tx_margin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_tx_margin</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_tx_margin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_tx_margin</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_tx_margin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_tx_margin</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_tx_margin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_tx_margin</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_tx_margin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_tx_margin</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_tx_margin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_tx_margin</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_tx_margin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_tx_margin</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_tx_margin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_tx_margin</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_tx_margin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_tx_margin</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_tx_margin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_tx_margin</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_tx_margin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_tx_margin</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_tx_margin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_tx_margin</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_tx_margin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_tx_margin</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_tx_margin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_tx_postcursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_tx_postcursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_tx_postcursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_tx_postcursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_tx_postcursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_tx_postcursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_tx_postcursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_tx_postcursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_tx_postcursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_tx_postcursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_tx_postcursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_tx_postcursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_tx_postcursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_tx_postcursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_tx_postcursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_tx_postcursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_tx_postcursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_tx_postcursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_tx_postcursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_tx_postcursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_tx_postcursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_tx_postcursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_tx_postcursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_tx_postcursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_tx_postcursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_tx_postcursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_tx_postcursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_tx_postcursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_tx_postcursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_tx_postcursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_tx_postcursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_tx_postcursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_tx_precursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_tx_precursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_tx_precursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_tx_precursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_tx_precursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_tx_precursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_tx_precursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_tx_precursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_tx_precursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_tx_precursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_tx_precursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_tx_precursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_tx_precursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_tx_precursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_tx_precursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_tx_precursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_tx_precursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_tx_precursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_tx_precursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_tx_precursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_tx_precursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_tx_precursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_tx_precursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_tx_precursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_tx_precursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_tx_precursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_tx_precursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_tx_precursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_tx_precursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_tx_precursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_tx_precursor</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_tx_precursor</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_tx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_tx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_tx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_tx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_tx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_tx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_tx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_tx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_tx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_tx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_tx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_tx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_tx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_tx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_tx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_tx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_tx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_tx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_tx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_tx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_tx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_tx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_tx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_tx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_tx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_tx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_tx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_tx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_tx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_tx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_tx_startblock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_tx_startblock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_tx_swing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_tx_swing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_tx_swing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_tx_swing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_tx_swing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_tx_swing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_tx_swing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_tx_swing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_tx_swing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_tx_swing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_tx_swing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_tx_swing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_tx_swing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_tx_swing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_tx_swing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_tx_swing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_tx_swing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_tx_swing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_tx_swing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_tx_swing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_tx_swing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_tx_swing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_tx_swing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_tx_swing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_tx_swing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_tx_swing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_tx_swing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_tx_swing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_tx_swing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_tx_swing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_tx_swing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_tx_swing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe0_tx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe0_tx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe1_tx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe1_tx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe2_tx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe2_tx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe3_tx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe3_tx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe4_tx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe4_tx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe5_tx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe5_tx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe6_tx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe6_tx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe7_tx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe7_tx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe8_tx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe8_tx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe9_tx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe9_tx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe10_tx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe10_tx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe11_tx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe11_tx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe12_tx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe12_tx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe13_tx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe13_tx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe14_tx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe14_tx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe15_tx_syncheader</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe15_tx_syncheader</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe0_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe0_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe1_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe1_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe2_rx_datavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe2_rx_datavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe0_rx_gearboxslip</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe0_rx_gearboxslip</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe1_rx_gearboxslip</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe1_rx_gearboxslip</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe2_rx_gearboxslip</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe2_rx_gearboxslip</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe0_rx_header</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe0_rx_header</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe1_rx_header</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe1_rx_header</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe2_rx_header</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe2_rx_header</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe0_rx_headervalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe0_rx_headervalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe1_rx_headervalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe1_rx_headervalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe2_rx_headervalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe2_rx_headervalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe0_rx_pcsreset</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe0_rx_pcsreset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe1_rx_pcsreset</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe1_rx_pcsreset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe2_rx_pcsreset</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe2_rx_pcsreset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe0_rx_resetdone</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe0_rx_resetdone</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe1_rx_resetdone</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe1_rx_resetdone</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe2_rx_resetdone</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe2_rx_resetdone</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe0_tx_header</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe0_tx_header</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe1_tx_header</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe1_tx_header</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe2_tx_header</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe2_tx_header</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe0_tx_resetdone</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe0_tx_resetdone</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe1_tx_resetdone</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe1_tx_resetdone</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe2_tx_resetdone</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe2_tx_resetdone</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe0_tx_sequence</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe0_tx_sequence</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe1_tx_sequence</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe1_tx_sequence</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_xpipe2_tx_sequence</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_xpipe2_tx_sequence</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_gt_rxoutclk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_gt_rxoutclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsdp_gt_txusrclk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsdp_gt_txusrclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>phy_ready_frbot</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>phy_ready_frbot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>phy_ready_tobot</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>phy_ready_tobot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link0_xpipe_bufgtce</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link0_xpipe_bufgtce</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link1_xpipe_bufgtce</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link1_xpipe_bufgtce</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link0_xpipe_bufgtcemask</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link0_xpipe_bufgtcemask</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link1_xpipe_bufgtcemask</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link1_xpipe_bufgtcemask</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link0_xpipe_bufgtdiv</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link0_xpipe_bufgtdiv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link1_xpipe_bufgtdiv</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link1_xpipe_bufgtdiv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link0_xpipe_bufgtrst</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link0_xpipe_bufgtrst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link1_xpipe_bufgtrst</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link1_xpipe_bufgtrst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link0_xpipe_bufgtrstmask</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link0_xpipe_bufgtrstmask</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link1_xpipe_bufgtrstmask</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link1_xpipe_bufgtrstmask</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link0_xpipe_gtoutclk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link0_xpipe_gtoutclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link1_xpipe_gtoutclk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link1_xpipe_gtoutclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link0_xpipe_gtpipeclk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link0_xpipe_gtpipeclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link1_xpipe_gtpipeclk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link1_xpipe_gtpipeclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link0_xpipe_pcielinkreachtarget</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link0_xpipe_pcielinkreachtarget</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link1_xpipe_pcielinkreachtarget</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link1_xpipe_pcielinkreachtarget</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link0_xpipe_pcieltssmstate</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link0_xpipe_pcieltssmstate</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link1_xpipe_pcieltssmstate</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link1_xpipe_pcieltssmstate</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link0_xpipe_pcieperstn</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link0_xpipe_pcieperstn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link1_xpipe_pcieperstn</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link1_xpipe_pcieperstn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link0_xpipe_phyesmadaptationsave</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link0_xpipe_phyesmadaptationsave</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link1_xpipe_phyesmadaptationsave</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link1_xpipe_phyesmadaptationsave</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link0_xpipe_phyready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link0_xpipe_phyready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link1_xpipe_phyready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link1_xpipe_phyready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link0_xpipe_piperate</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link0_xpipe_piperate</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>link1_xpipe_piperate</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>link1_xpipe_piperate</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_araddr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_arburst</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_arcache</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_arid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_arlen</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_arlock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_arprot</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_arqos</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_arready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_arregion</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_arregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_arsize</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_aruser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_arvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_awaddr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_awburst</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_awcache</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_awid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_awlen</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_awlock</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_awprot</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_awqos</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_awready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_awregion</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_awregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_awsize</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_awuser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_awvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_bid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_bready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_bresp</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_buser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_bvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_rdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_rid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_rlast</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_rready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_rresp</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_ruser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_rvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_wdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_wid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_wid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_wlast</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_wready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_wstrb</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_wuser</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_pcie_wvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_pcie_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpm_pcr_apb_en</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_pcr_apb_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpm_pcr_dis_npi_clk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_pcr_dis_npi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpm_pcr_fabric_en</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_pcr_fabric_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpm_pcr_gate_reg</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_pcr_gate_reg</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpm_pcr_hold_state</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_pcr_hold_state</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpm_pcr_init_state</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_pcr_init_state</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpm_pcr_mem_clr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_pcr_mem_clr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpm_pcr_o_disable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_pcr_o_disable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpm_pcr_pcomplete</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_pcr_pcomplete</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpm_pcr_pwr_dn</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_pcr_pwr_dn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpm_pcr_scan_clr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_pcr_scan_clr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpm_pcr_start_bisr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_pcr_start_bisr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpm_pcr_start_cal</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_pcr_start_cal</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpm_pcr_tristate</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpm_pcr_tristate</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q0_rxmargin_req_ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q0_rxmargin_req_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q1_rxmargin_req_ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q1_rxmargin_req_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q2_rxmargin_req_ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q2_rxmargin_req_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q3_rxmargin_req_ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q3_rxmargin_req_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q0_rxmargin_req_cmd</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q0_rxmargin_req_cmd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q1_rxmargin_req_cmd</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q1_rxmargin_req_cmd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q2_rxmargin_req_cmd</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q2_rxmargin_req_cmd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q3_rxmargin_req_cmd</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q3_rxmargin_req_cmd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q0_rxmargin_req_lanenum</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q0_rxmargin_req_lanenum</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q1_rxmargin_req_lanenum</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q1_rxmargin_req_lanenum</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q2_rxmargin_req_lanenum</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q2_rxmargin_req_lanenum</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q3_rxmargin_req_lanenum</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q3_rxmargin_req_lanenum</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q0_rxmargin_req_payload</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q0_rxmargin_req_payload</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q1_rxmargin_req_payload</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q1_rxmargin_req_payload</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q2_rxmargin_req_payload</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q2_rxmargin_req_payload</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q3_rxmargin_req_payload</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q3_rxmargin_req_payload</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q0_rxmargin_req_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q0_rxmargin_req_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q1_rxmargin_req_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q1_rxmargin_req_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q2_rxmargin_req_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q2_rxmargin_req_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q3_rxmargin_req_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q3_rxmargin_req_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q0_rxmargin_res_ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q0_rxmargin_res_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q1_rxmargin_res_ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q1_rxmargin_res_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q2_rxmargin_res_ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q2_rxmargin_res_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q3_rxmargin_res_ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q3_rxmargin_res_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q0_rxmargin_res_cmd</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q0_rxmargin_res_cmd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q1_rxmargin_res_cmd</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q1_rxmargin_res_cmd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q2_rxmargin_res_cmd</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q2_rxmargin_res_cmd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q3_rxmargin_res_cmd</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q3_rxmargin_res_cmd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q0_rxmargin_res_lanenum</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q0_rxmargin_res_lanenum</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q1_rxmargin_res_lanenum</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q1_rxmargin_res_lanenum</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q2_rxmargin_res_lanenum</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q2_rxmargin_res_lanenum</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q3_rxmargin_res_lanenum</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q3_rxmargin_res_lanenum</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q0_rxmargin_res_payload</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q0_rxmargin_res_payload</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q1_rxmargin_res_payload</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q1_rxmargin_res_payload</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q2_rxmargin_res_payload</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q2_rxmargin_res_payload</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q3_rxmargin_res_payload</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q3_rxmargin_res_payload</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q0_rxmargin_res_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q0_rxmargin_res_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q1_rxmargin_res_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q1_rxmargin_res_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q2_rxmargin_res_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q2_rxmargin_res_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>xpipe_q3_rxmargin_res_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xpipe_q3_rxmargin_res_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>lpd_refclk_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lpd_refclk_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>lpd_switch_timeout_cnt</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lpd_switch_timeout_cnt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>lpd_swclk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lpd_swclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>perst0n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>perst0n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>perst1n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>perst1n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.IF_PS_CPM" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s0_chi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S0CHI_DDR_LOWER_2GB</spirit:name>
        <spirit:displayName>DDR_LOWER_2GB</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="32">0x00000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="32">0x80000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S0_CHI.S0CHI_DDR_LOWER_2GB" xilinx:dependency="CPM_REQ_AGENTS_0_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:addressBlock>
        <spirit:name>S0CHI_DDR_32GB</spirit:name>
        <spirit:displayName>DDR_32GB</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="36">0x800000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="36">0x800000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>memory</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S0_CHI.S0CHI_DDR_32GB" xilinx:dependency="CPM_REQ_AGENTS_0_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:addressBlock>
        <spirit:name>S0CHI_DDR_256GB</spirit:name>
        <spirit:displayName>DDR_256GB</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="40">0xC000000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="40">0x4000000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>memory</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S0_CHI.S0CHI_DDR_256GB" xilinx:dependency="CPM_REQ_AGENTS_0_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:addressBlock>
        <spirit:name>S0CHI_DDR_734GB</spirit:name>
        <spirit:displayName>DDR_734GB</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="44">0x10000000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="44">0x10000000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>memory</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S0_CHI.S0CHI_DDR_734GB" xilinx:dependency="CPM_REQ_AGENTS_0_ENABLE ==1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:addressBlock>
        <spirit:name>S0CHI_DDR_CH1</spirit:name>
        <spirit:displayName>DDR_HIGH</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="44">0x50000000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="44">0x10000000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>memory</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S0_CHI.S0CHI_DDR_CH1" xilinx:dependency="CPM_REQ_AGENTS_0_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:addressBlock>
        <spirit:name>S0CHI_DDR_CH2</spirit:name>
        <spirit:displayName>DDR_HIGH</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="44">0x60000000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="44">0x10000000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>memory</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S0_CHI.S0CHI_DDR_CH2" xilinx:dependency="CPM_REQ_AGENTS_0_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:addressBlock>
        <spirit:name>S0CHI_DDR_CH3</spirit:name>
        <spirit:displayName>DDR_HIGH</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="44">0x70000000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="44">0x10000000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>memory</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S0_CHI.S0CHI_DDR_CH3" xilinx:dependency="CPM_REQ_AGENTS_0_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:addressBlock>
        <spirit:name>S0CHI_FPD_SLAVES</spirit:name>
        <spirit:displayName>FPD_SLAVES</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="32">0xFD000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="32">0x1000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S0_CHI.S0CHI_FPD_SLAVES" xilinx:dependency="CPM_REQ_AGENTS_0_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:addressBlock>
        <spirit:name>S0CHI_LPD_SLAVES</spirit:name>
        <spirit:displayName>LPD_SLAVES</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="32">0xFE000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="32">0x2000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S0_CHI.S0CHI_LPD_SLAVES" xilinx:dependency="CPM_REQ_AGENTS_0_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:vendorExtensions>
        <xilinx:memoryMapInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="MEMMAP_ENABLEMENT.s0_chi" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:memoryMapInfo>
      </spirit:vendorExtensions>
    </spirit:memoryMap>
    <spirit:memoryMap>
      <spirit:name>s1_chi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S1CHI_DDR_LOWER_2GB</spirit:name>
        <spirit:displayName>DDR_LOWER_2GB</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="32">0x00000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="32">0x80000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S1_CHI.S1CHI_DDR_LOWER_2GB" xilinx:dependency="CPM_REQ_AGENTS_1_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:addressBlock>
        <spirit:name>S1CHI_DDR_32GB</spirit:name>
        <spirit:displayName>DDR_32GB</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="36">0x800000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="36">0x800000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>memory</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S1_CHI.S1CHI_DDR_32GB" xilinx:dependency="CPM_REQ_AGENTS_1_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:addressBlock>
        <spirit:name>S1CHI_DDR_256GB</spirit:name>
        <spirit:displayName>DDR_256GB</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="40">0xC000000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="40">0x4000000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>memory</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S1_CHI.S1CHI_DDR_256GB" xilinx:dependency="CPM_REQ_AGENTS_1_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:addressBlock>
        <spirit:name>S1CHI_DDR_734GB</spirit:name>
        <spirit:displayName>DDR_734GB</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="44">0x10000000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="44">0x10000000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>memory</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S1_CHI.S1CHI_DDR_734GB" xilinx:dependency="CPM_REQ_AGENTS_1_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:addressBlock>
        <spirit:name>S1CHI_DDR_CH1</spirit:name>
        <spirit:displayName>DDR_HIGH</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="44">0x50000000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="44">0x10000000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>memory</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S1_CHI.S1CHI_DDR_CH1" xilinx:dependency="CPM_REQ_AGENTS_1_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:addressBlock>
        <spirit:name>S1CHI_DDR_CH2</spirit:name>
        <spirit:displayName>DDR_HIGH</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="44">0x60000000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="44">0x10000000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>memory</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S1_CHI.S1CHI_DDR_CH2" xilinx:dependency="CPM_REQ_AGENTS_1_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:addressBlock>
        <spirit:name>S1CHI_DDR_CH3</spirit:name>
        <spirit:displayName>DDR_HIGH</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="44">0x70000000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="44">0x10000000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>memory</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S1_CHI.S1CHI_DDR_CH3" xilinx:dependency="CPM_REQ_AGENTS_1_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:addressBlock>
        <spirit:name>S1CHI_FPD_SLAVES</spirit:name>
        <spirit:displayName>FPD_SLAVES</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="32">0xFD000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="32">0x1000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S1_CHI.S1CHI_FPD_SLAVES" xilinx:dependency="CPM_REQ_AGENTS_1_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:addressBlock>
        <spirit:name>S1CHI_LPD_SLAVES</spirit:name>
        <spirit:displayName>LPD_SLAVES</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="32">0xFE000000</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="32">0x2000000</spirit:range>
        <spirit:width spirit:format="long">64</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:vendorExtensions>
          <xilinx:addressBlockInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="ADDRBLOCK_ENABLEMENT.S1_CHI.S1CHI_LPD_SLAVES" xilinx:dependency="CPM_REQ_AGENTS_1_ENABLE == 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:addressBlockInfo>
        </spirit:vendorExtensions>
      </spirit:addressBlock>
      <spirit:vendorExtensions>
        <xilinx:memoryMapInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="MEMMAP_ENABLEMENT.s1_chi" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:memoryMapInfo>
      </spirit:vendorExtensions>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_elaboratesubcores</spirit:name>
        <spirit:displayName>Elaborate Sub-Cores</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:elaborate.subcores</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_elaboratesubcores_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 21 19:19:07 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:35e7d834</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>bd_f512_cpm_0_0_core_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 21 19:44:18 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:002f1fd6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:002f1fd6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>bd_f512_cpm_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 21 19:44:18 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:002f1fd6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>bd_f512_cpm_0_0_core_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 21 19:44:19 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:27e73424</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>bd_f512_cpm_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 21 19:44:19 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:27e73424</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_hardwarehandoff</spirit:name>
        <spirit:displayName>Hardware Handoff</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:hw.handoff</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_hardwarehandoff_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 21 19:44:21 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:079aef28</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>cpm_osc_clk_div2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_osc_clk_div2" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_araddr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_arburst" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_arcache" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_arid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_arlen" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_arlock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_arprot" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_arqos" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_arready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_arregion</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_arregion" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_arsize" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_aruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_arvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_awaddr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_awburst" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_awcache" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_awid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_awlen" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_awlock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_awprot" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_awqos" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_awready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_awregion</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_awregion" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_awsize" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_awuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_awvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_bid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_bready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_bresp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_buser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_bvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_rdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_rid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_rlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_rready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_rresp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">17</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_ruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_rvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_wdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_wid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_wid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_wlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_wready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_wstrb" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">17</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_wuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi0_ps_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi0_ps_wvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_araddr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_arburst" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_arcache" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_arid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_arlen" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_arlock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_arprot" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_arqos" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_arready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_arregion</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_arregion" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_arsize" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">17</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_aruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_arvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_awaddr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_awburst" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_awcache" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_awid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_awlen" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_awlock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_awprot" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_awqos" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_awready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_awregion</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_awregion" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_awsize" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">17</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_awuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_awvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_bid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_bready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_bresp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_buser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_bvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_rdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_rid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_rlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_rready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_rresp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">16</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_ruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_rvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_wdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_wid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_wid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_wlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_wready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_wstrb" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">16</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_wuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi1_ps_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi1_ps_wvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpmps_corr_irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpmps_corr_irq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpmps_misc_irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpmps_misc_irq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpmps_uncorr_irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpmps_uncorr_irq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_araddr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_arburst" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_arcache" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_arid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_arlen" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_arlock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_arprot" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_arqos" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_arready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_arregion</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_arregion" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_arsize" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_aruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_arvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_awaddr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_awburst" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_awcache" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_awid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_awlen" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_awlock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_awprot" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_awqos" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_awready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_awregion</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_awregion" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_awsize" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_awuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_awvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_bid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_bready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_bresp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_buser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_bvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_rdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_rid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_rlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_rready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_rresp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_ruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_rvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_wdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_wid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_wid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_wlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_wready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_wstrb" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_wuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_cfg_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_cfg_wvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_powerdown</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_powerdown" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_powerdown</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_powerdown" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_powerdown</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_powerdown" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_powerdown</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_powerdown" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_powerdown</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_powerdown" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_powerdown</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_powerdown" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_powerdown</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_powerdown" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_powerdown</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_powerdown" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_powerdown</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_powerdown" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_powerdown</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_powerdown" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_powerdown</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_powerdown" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_powerdown</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_powerdown" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_powerdown</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_powerdown" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_powerdown</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_powerdown" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_powerdown</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_powerdown" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_powerdown</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_powerdown" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_phystatus</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_phystatus" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_phystatus</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_phystatus" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_phystatus</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_phystatus" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_phystatus</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_phystatus" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_phystatus</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_phystatus" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_phystatus</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_phystatus" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_phystatus</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_phystatus" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_phystatus</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_phystatus" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_phystatus</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_phystatus" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_phystatus</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_phystatus" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_phystatus</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_phystatus" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_phystatus</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_phystatus" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_phystatus</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_phystatus" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_phystatus</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_phystatus" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_phystatus</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_phystatus" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_rx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_rx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_rx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_rx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_rx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_rx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_rx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_rx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_rx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_rx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_rx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_rx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_rx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_rx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_rx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_rx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_rx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_rx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_rx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_rx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_rx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_rx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_rx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_rx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_rx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_rx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_rx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_rx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_rx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_rx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_rx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_rx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_rx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_rx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_rx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_rx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_rx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_rx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_rx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_rx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_rx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_rx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_rx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_rx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_rx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_rx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_rx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_rx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_rx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_rx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_rx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_rx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_rx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_rx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_rx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_rx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_rx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_rx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_rx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_rx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_rx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_rx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_rx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_rx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_rx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_rx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_rx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_rx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_rx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_rx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_rx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_rx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_rx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_rx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_rx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_rx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_rx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_rx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_rx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_rx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_rx_polarity</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_rx_polarity" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_rx_polarity</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_rx_polarity" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_rx_polarity</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_rx_polarity" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_rx_polarity</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_rx_polarity" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_rx_polarity</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_rx_polarity" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_rx_polarity</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_rx_polarity" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_rx_polarity</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_rx_polarity" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_rx_polarity</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_rx_polarity" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_rx_polarity</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_rx_polarity" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_rx_polarity</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_rx_polarity" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_rx_polarity</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_rx_polarity" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_rx_polarity</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_rx_polarity" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_rx_polarity</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_rx_polarity" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_rx_polarity</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_rx_polarity" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_rx_polarity</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_rx_polarity" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_rx_polarity</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_rx_polarity" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_rx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_rx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_rx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_rx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_rx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_rx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_rx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_rx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_rx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_rx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_rx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_rx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_rx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_rx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_rx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_rx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_rx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_rx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_rx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_rx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_rx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_rx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_rx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_rx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_rx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_rx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_rx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_rx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_rx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_rx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_rx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_rx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_rx_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_rx_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_rx_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_rx_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_rx_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_rx_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_rx_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_rx_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_rx_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_rx_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_rx_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_rx_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_rx_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_rx_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_rx_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_rx_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_rx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_rx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_rx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_rx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_rx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_rx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_rx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_rx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_rx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_rx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_rx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_rx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_rx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_rx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_rx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_rx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_rx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_rx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_rx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_rx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_rx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_rx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_rx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_rx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_rx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_rx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_rx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_rx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_rx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_rx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_rx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_rx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_rx_termination</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_rx_termination" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_rx_termination</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_rx_termination" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_rx_termination</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_rx_termination" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_rx_termination</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_rx_termination" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_rx_termination</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_rx_termination" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_rx_termination</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_rx_termination" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_rx_termination</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_rx_termination" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_rx_termination</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_rx_termination" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_rx_termination</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_rx_termination" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_rx_termination</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_rx_termination" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_rx_termination</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_rx_termination" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_rx_termination</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_rx_termination" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_rx_termination</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_rx_termination" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_rx_termination</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_rx_termination" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_rx_termination</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_rx_termination" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_rx_termination</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_rx_termination" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_rx_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_rx_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_rx_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_rx_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_rx_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_rx_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_rx_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_rx_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_rx_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_rx_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_rx_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_rx_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_rx_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_rx_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_rx_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_rx_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_rx_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_rx_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_rx_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_rx_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_rx_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_rx_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_rx_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_rx_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_rx_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_rx_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_rx_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_rx_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_rx_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_rx_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_rx_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_rx_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_tx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_tx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_tx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_tx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_tx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_tx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_tx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_tx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_tx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_tx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_tx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_tx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_tx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_tx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_tx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_tx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_tx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_tx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_tx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_tx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_tx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_tx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_tx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_tx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_tx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_tx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_tx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_tx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_tx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_tx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_tx_charisk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_tx_charisk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_tx_compliance</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_tx_compliance" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_tx_compliance</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_tx_compliance" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_tx_compliance</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_tx_compliance" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_tx_compliance</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_tx_compliance" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_tx_compliance</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_tx_compliance" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_tx_compliance</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_tx_compliance" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_tx_compliance</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_tx_compliance" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_tx_compliance</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_tx_compliance" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_tx_compliance</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_tx_compliance" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_tx_compliance</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_tx_compliance" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_tx_compliance</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_tx_compliance" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_tx_compliance</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_tx_compliance" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_tx_compliance</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_tx_compliance" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_tx_compliance</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_tx_compliance" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_tx_compliance</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_tx_compliance" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_tx_compliance</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_tx_compliance" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_tx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_tx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_tx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_tx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_tx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_tx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_tx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_tx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_tx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_tx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_tx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_tx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_tx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_tx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_tx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_tx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_tx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_tx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_tx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_tx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_tx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_tx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_tx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_tx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_tx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_tx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_tx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_tx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_tx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_tx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_tx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_tx_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_tx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_tx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_tx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_tx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_tx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_tx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_tx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_tx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_tx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_tx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_tx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_tx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_tx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_tx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_tx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_tx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_tx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_tx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_tx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_tx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_tx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_tx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_tx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_tx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_tx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_tx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_tx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_tx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_tx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_tx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_tx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_tx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_tx_deemph</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_tx_deemph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_tx_deemph</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_tx_deemph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_tx_deemph</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_tx_deemph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_tx_deemph</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_tx_deemph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_tx_deemph</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_tx_deemph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_tx_deemph</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_tx_deemph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_tx_deemph</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_tx_deemph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_tx_deemph</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_tx_deemph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_tx_deemph</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_tx_deemph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_tx_deemph</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_tx_deemph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_tx_deemph</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_tx_deemph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_tx_deemph</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_tx_deemph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_tx_deemph</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_tx_deemph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_tx_deemph</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_tx_deemph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_tx_deemph</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_tx_deemph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_tx_deemph</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_tx_deemph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_tx_detectrxloopback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_tx_detectrxloopback" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_tx_detectrxloopback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_tx_detectrxloopback" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_tx_detectrxloopback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_tx_detectrxloopback" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_tx_detectrxloopback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_tx_detectrxloopback" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_tx_detectrxloopback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_tx_detectrxloopback" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_tx_detectrxloopback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_tx_detectrxloopback" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_tx_detectrxloopback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_tx_detectrxloopback" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_tx_detectrxloopback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_tx_detectrxloopback" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_tx_detectrxloopback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_tx_detectrxloopback" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_tx_detectrxloopback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_tx_detectrxloopback" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_tx_detectrxloopback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_tx_detectrxloopback" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_tx_detectrxloopback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_tx_detectrxloopback" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_tx_detectrxloopback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_tx_detectrxloopback" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_tx_detectrxloopback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_tx_detectrxloopback" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_tx_detectrxloopback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_tx_detectrxloopback" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_tx_detectrxloopback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_tx_detectrxloopback" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_tx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_tx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_tx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_tx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_tx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_tx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_tx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_tx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_tx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_tx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_tx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_tx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_tx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_tx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_tx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_tx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_tx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_tx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_tx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_tx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_tx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_tx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_tx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_tx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_tx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_tx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_tx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_tx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_tx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_tx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_tx_elecidle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_tx_elecidle" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_tx_maincursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_tx_maincursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_tx_maincursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_tx_maincursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_tx_maincursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_tx_maincursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_tx_maincursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_tx_maincursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_tx_maincursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_tx_maincursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_tx_maincursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_tx_maincursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_tx_maincursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_tx_maincursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_tx_maincursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_tx_maincursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_tx_maincursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_tx_maincursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_tx_maincursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_tx_maincursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_tx_maincursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_tx_maincursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_tx_maincursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_tx_maincursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_tx_maincursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_tx_maincursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_tx_maincursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_tx_maincursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_tx_maincursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_tx_maincursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_tx_maincursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_tx_maincursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_tx_margin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_tx_margin" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_tx_margin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_tx_margin" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_tx_margin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_tx_margin" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_tx_margin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_tx_margin" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_tx_margin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_tx_margin" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_tx_margin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_tx_margin" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_tx_margin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_tx_margin" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_tx_margin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_tx_margin" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_tx_margin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_tx_margin" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_tx_margin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_tx_margin" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_tx_margin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_tx_margin" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_tx_margin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_tx_margin" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_tx_margin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_tx_margin" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_tx_margin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_tx_margin" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_tx_margin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_tx_margin" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_tx_margin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_tx_margin" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_tx_postcursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_tx_postcursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_tx_postcursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_tx_postcursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_tx_postcursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_tx_postcursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_tx_postcursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_tx_postcursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_tx_postcursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_tx_postcursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_tx_postcursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_tx_postcursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_tx_postcursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_tx_postcursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_tx_postcursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_tx_postcursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_tx_postcursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_tx_postcursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_tx_postcursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_tx_postcursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_tx_postcursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_tx_postcursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_tx_postcursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_tx_postcursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_tx_postcursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_tx_postcursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_tx_postcursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_tx_postcursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_tx_postcursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_tx_postcursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_tx_postcursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_tx_postcursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_tx_precursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_tx_precursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_tx_precursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_tx_precursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_tx_precursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_tx_precursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_tx_precursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_tx_precursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_tx_precursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_tx_precursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_tx_precursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_tx_precursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_tx_precursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_tx_precursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_tx_precursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_tx_precursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_tx_precursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_tx_precursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_tx_precursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_tx_precursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_tx_precursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_tx_precursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_tx_precursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_tx_precursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_tx_precursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_tx_precursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_tx_precursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_tx_precursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_tx_precursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_tx_precursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_tx_precursor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_tx_precursor" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_tx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_tx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_tx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_tx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_tx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_tx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_tx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_tx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_tx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_tx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_tx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_tx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_tx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_tx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_tx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_tx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_tx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_tx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_tx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_tx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_tx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_tx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_tx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_tx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_tx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_tx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_tx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_tx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_tx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_tx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_tx_startblock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_tx_startblock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_tx_swing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_tx_swing" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_tx_swing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_tx_swing" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_tx_swing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_tx_swing" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_tx_swing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_tx_swing" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_tx_swing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_tx_swing" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_tx_swing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_tx_swing" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_tx_swing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_tx_swing" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_tx_swing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_tx_swing" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_tx_swing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_tx_swing" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_tx_swing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_tx_swing" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_tx_swing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_tx_swing" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_tx_swing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_tx_swing" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_tx_swing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_tx_swing" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_tx_swing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_tx_swing" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_tx_swing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_tx_swing" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_tx_swing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_tx_swing" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe0_tx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe0_tx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe1_tx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe1_tx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe2_tx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe2_tx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe3_tx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe3_tx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe4_tx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe4_tx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe5_tx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe5_tx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe6_tx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe6_tx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe7_tx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe7_tx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe8_tx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe8_tx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe9_tx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe9_tx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe10_tx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe10_tx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe11_tx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe11_tx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe12_tx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe12_tx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe13_tx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe13_tx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe14_tx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe14_tx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe15_tx_syncheader</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe15_tx_syncheader" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe0_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe0_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe1_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe1_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe2_rx_datavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe2_rx_datavalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe0_rx_gearboxslip</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe0_rx_gearboxslip" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe1_rx_gearboxslip</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe1_rx_gearboxslip" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe2_rx_gearboxslip</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe2_rx_gearboxslip" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe0_rx_header</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe0_rx_header" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe1_rx_header</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe1_rx_header" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe2_rx_header</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe2_rx_header" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe0_rx_headervalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe0_rx_headervalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe1_rx_headervalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe1_rx_headervalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe2_rx_headervalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe2_rx_headervalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe0_rx_pcsreset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe0_rx_pcsreset" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe1_rx_pcsreset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe1_rx_pcsreset" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe2_rx_pcsreset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe2_rx_pcsreset" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe0_rx_resetdone</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe0_rx_resetdone" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe1_rx_resetdone</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe1_rx_resetdone" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe2_rx_resetdone</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe2_rx_resetdone" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe0_tx_header</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe0_tx_header" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe1_tx_header</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe1_tx_header" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe2_tx_header</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe2_tx_header" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe0_tx_resetdone</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe0_tx_resetdone" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe1_tx_resetdone</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe1_tx_resetdone" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe2_tx_resetdone</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe2_tx_resetdone" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe0_tx_sequence</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe0_tx_sequence" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe1_tx_sequence</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe1_tx_sequence" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_xpipe2_tx_sequence</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_xpipe2_tx_sequence" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_gt_rxoutclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_gt_rxoutclk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp_gt_txusrclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp_gt_txusrclk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_ready_frbot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.phy_ready_frbot" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_ready_tobot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.phy_ready_tobot" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link0_xpipe_bufgtce</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link0_xpipe_bufgtce" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link1_xpipe_bufgtce</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link1_xpipe_bufgtce" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link0_xpipe_bufgtcemask</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link0_xpipe_bufgtcemask" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link1_xpipe_bufgtcemask</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link1_xpipe_bufgtcemask" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link0_xpipe_bufgtdiv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link0_xpipe_bufgtdiv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link1_xpipe_bufgtdiv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link1_xpipe_bufgtdiv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link0_xpipe_bufgtrst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link0_xpipe_bufgtrst" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link1_xpipe_bufgtrst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link1_xpipe_bufgtrst" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link0_xpipe_bufgtrstmask</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link0_xpipe_bufgtrstmask" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link1_xpipe_bufgtrstmask</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link1_xpipe_bufgtrstmask" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link0_xpipe_gtoutclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link0_xpipe_gtoutclk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link1_xpipe_gtoutclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link1_xpipe_gtoutclk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link0_xpipe_gtpipeclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link0_xpipe_gtpipeclk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link1_xpipe_gtpipeclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link1_xpipe_gtpipeclk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link0_xpipe_pcielinkreachtarget</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link0_xpipe_pcielinkreachtarget" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link1_xpipe_pcielinkreachtarget</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link1_xpipe_pcielinkreachtarget" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link0_xpipe_pcieltssmstate</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link0_xpipe_pcieltssmstate" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link1_xpipe_pcieltssmstate</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link1_xpipe_pcieltssmstate" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link0_xpipe_pcieperstn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link0_xpipe_pcieperstn" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link1_xpipe_pcieperstn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link1_xpipe_pcieperstn" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link0_xpipe_phyesmadaptationsave</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link0_xpipe_phyesmadaptationsave" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link1_xpipe_phyesmadaptationsave</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link1_xpipe_phyesmadaptationsave" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link0_xpipe_phyready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link0_xpipe_phyready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link1_xpipe_phyready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link1_xpipe_phyready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link0_xpipe_piperate</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link0_xpipe_piperate" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>link1_xpipe_piperate</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.link1_xpipe_piperate" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_araddr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_arburst" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_arcache" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_arid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_arlen" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_arlock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_arprot" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_arqos" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_arready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_arregion</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_arregion" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_arsize" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">17</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_aruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_arvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_awaddr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_awburst" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_awcache" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_awid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_awlen" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_awlock" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_awprot" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_awqos" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_awready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_awregion</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_awregion" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_awsize" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">17</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_awuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_awvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_bid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_bready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_bresp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_buser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_bvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_rdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_rid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_rlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_rready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_rresp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">16</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_ruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_rvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_wdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_wid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_wid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_wlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_wready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_wstrb" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">16</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_wuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_pcie_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axi_pcie_wvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_pcr_apb_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_pcr_apb_en" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_pcr_dis_npi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_pcr_dis_npi_clk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_pcr_fabric_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_pcr_fabric_en" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_pcr_gate_reg</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_pcr_gate_reg" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_pcr_hold_state</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_pcr_hold_state" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_pcr_init_state</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_pcr_init_state" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_pcr_mem_clr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_pcr_mem_clr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_pcr_o_disable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_pcr_o_disable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_pcr_pcomplete</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_pcr_pcomplete" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_pcr_pwr_dn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_pcr_pwr_dn" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_pcr_scan_clr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_pcr_scan_clr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_pcr_start_bisr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_pcr_start_bisr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_pcr_start_cal</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_pcr_start_cal" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_pcr_tristate</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_pcr_tristate" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q0_rxmargin_req_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q0_rxmargin_req_ack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q1_rxmargin_req_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q1_rxmargin_req_ack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q2_rxmargin_req_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q2_rxmargin_req_ack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q3_rxmargin_req_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q3_rxmargin_req_ack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q0_rxmargin_req_cmd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q0_rxmargin_req_cmd" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q1_rxmargin_req_cmd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q1_rxmargin_req_cmd" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q2_rxmargin_req_cmd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q2_rxmargin_req_cmd" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q3_rxmargin_req_cmd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q3_rxmargin_req_cmd" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q0_rxmargin_req_lanenum</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q0_rxmargin_req_lanenum" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q1_rxmargin_req_lanenum</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q1_rxmargin_req_lanenum" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q2_rxmargin_req_lanenum</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q2_rxmargin_req_lanenum" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q3_rxmargin_req_lanenum</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q3_rxmargin_req_lanenum" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q0_rxmargin_req_payload</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q0_rxmargin_req_payload" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q1_rxmargin_req_payload</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q1_rxmargin_req_payload" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q2_rxmargin_req_payload</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q2_rxmargin_req_payload" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q3_rxmargin_req_payload</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q3_rxmargin_req_payload" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q0_rxmargin_req_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q0_rxmargin_req_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q1_rxmargin_req_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q1_rxmargin_req_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q2_rxmargin_req_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q2_rxmargin_req_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q3_rxmargin_req_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q3_rxmargin_req_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q0_rxmargin_res_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q0_rxmargin_res_ack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q1_rxmargin_res_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q1_rxmargin_res_ack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q2_rxmargin_res_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q2_rxmargin_res_ack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q3_rxmargin_res_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q3_rxmargin_res_ack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q0_rxmargin_res_cmd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q0_rxmargin_res_cmd" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q1_rxmargin_res_cmd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q1_rxmargin_res_cmd" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q2_rxmargin_res_cmd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q2_rxmargin_res_cmd" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q3_rxmargin_res_cmd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q3_rxmargin_res_cmd" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q0_rxmargin_res_lanenum</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q0_rxmargin_res_lanenum" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q1_rxmargin_res_lanenum</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q1_rxmargin_res_lanenum" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q2_rxmargin_res_lanenum</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q2_rxmargin_res_lanenum" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q3_rxmargin_res_lanenum</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q3_rxmargin_res_lanenum" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q0_rxmargin_res_payload</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q0_rxmargin_res_payload" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q1_rxmargin_res_payload</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q1_rxmargin_res_payload" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q2_rxmargin_res_payload</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q2_rxmargin_res_payload" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q3_rxmargin_res_payload</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q3_rxmargin_res_payload" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q0_rxmargin_res_req</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q0_rxmargin_res_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q1_rxmargin_res_req</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q1_rxmargin_res_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q2_rxmargin_res_req</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q2_rxmargin_res_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xpipe_q3_rxmargin_res_req</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xpipe_q3_rxmargin_res_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>lpd_refclk_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.lpd_refclk_in" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>lpd_switch_timeout_cnt</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.lpd_switch_timeout_cnt" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>lpd_swclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.lpd_swclk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>perst0n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.perst0n" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>perst1n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.perst1n" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) != &quot;NONE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_user_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_user_clk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_user_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_user_clk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_clk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_clk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pl_ref_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pl_ref_clk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_TEST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_misc_irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_misc_irq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_cor_irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_cor_irq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_uncor_irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_uncor_irq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_irq0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_irq0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpm_irq1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.cpm_irq1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PERIPHERAL_EN&apos;)) = 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_irq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_user_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_user_reset" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_user_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_user_reset" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_axi_aresetn" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_soft_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_soft_resetn" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_user_lnk_up</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_user_lnk_up" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_user_lnk_up</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_user_lnk_up" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_syscoack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_syscoack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_syscoack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_syscoack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_ssactive</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_ssactive" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_ssactive</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_ssactive" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_reqlcrdv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_reqlcrdv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_reqlcrdv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_reqlcrdv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_snpflitv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_snpflitv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_snpflitv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_snpflitv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_crspflitv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_crspflitv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_crspflitv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_crspflitv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_rdatflitv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_rdatflitv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_rdatflitv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_rdatflitv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_srsplcrdv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_srsplcrdv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_srsplcrdv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_srsplcrdv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_wdatlcrdv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_wdatlcrdv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_wdatlcrdv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_wdatlcrdv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_snpflitpend</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_snpflitpend" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_snpflitpend</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_snpflitpend" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_crspflitpend</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_crspflitpend" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_crspflitpend</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_crspflitpend" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_rdatflitpend</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_rdatflitpend" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_rdatflitpend</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_rdatflitpend" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_mlinkactiveack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_mlinkactiveack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_mlinkactiveack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_mlinkactiveack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_slinkactivereq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_slinkactivereq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_slinkactivereq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_slinkactivereq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_syscoreq</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_syscoreq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_syscoreq</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_syscoreq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_msactive</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_msactive" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_msactive</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_msactive" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_reqflitv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_reqflitv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_reqflitv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_reqflitv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_snplcrdv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_snplcrdv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_snplcrdv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_snplcrdv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_crsplcrdv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_crsplcrdv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_crsplcrdv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_crsplcrdv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_rdatlcrdv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_rdatlcrdv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_rdatlcrdv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_rdatlcrdv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_srspflitv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_srspflitv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_srspflitv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_srspflitv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_wdatflitv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_wdatflitv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_wdatflitv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_wdatflitv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_snpflit</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">87</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_snpflit" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_snpflit</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">87</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_snpflit" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_crspflit</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">50</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_crspflit" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_crspflit</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">50</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_crspflit" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_rdatflit</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">704</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_rdatflit" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_rdatflit</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">704</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_rdatflit" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_reqflitpend</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_reqflitpend" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_reqflitpend</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_reqflitpend" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_srspflitpend</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_srspflitpend" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_srspflitpend</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_srspflitpend" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_wdatflitpend</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_wdatflitpend" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_wdatflitpend</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_wdatflitpend" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_mlinkactivereq</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_mlinkactivereq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_mlinkactivereq</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_mlinkactivereq" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_slinkactiveack</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_slinkactiveack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_slinkactiveack</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_slinkactiveack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_reqflit</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">120</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_reqflit" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_reqflit</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">120</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_reqflit" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_srspflit</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">50</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_srspflit" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_srspflit</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">50</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_srspflit" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi0_wdatflit</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">704</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi0_wdatflit" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>chi1_wdatflit</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">704</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.chi1_wdatflit" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_m_axis_cq_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) - 1">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_m_axis_cq_tdata" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_m_axis_cq_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_WIDTH&apos;)) - 1">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_m_axis_cq_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_m_axis_rc_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) - 1">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_m_axis_rc_tdata" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_m_axis_rc_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_WIDTH&apos;)) - 1">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_m_axis_rc_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_m_axis_cq_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;))/32) - 1">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_m_axis_cq_tkeep" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_m_axis_cq_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_WIDTH&apos;))/32) - 1">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_m_axis_cq_tkeep" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_m_axis_rc_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;))/32) - 1">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_m_axis_rc_tkeep" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_m_axis_rc_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_WIDTH&apos;))/32) - 1">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_m_axis_rc_tkeep" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_m_axis_cq_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_m_axis_cq_tlast" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_m_axis_cq_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_m_axis_cq_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_m_axis_rc_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_m_axis_rc_tlast" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_m_axis_rc_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_m_axis_rc_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_m_axis_cq_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_m_axis_cq_tready" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_m_axis_cq_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_m_axis_cq_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_m_axis_rc_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_m_axis_rc_tready" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_m_axis_rc_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_m_axis_rc_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_m_axis_cq_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_CPM_PCIE0_AXIS_CQ_TUSER_WIDTH&apos;)) - 1">182</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_m_axis_cq_tuser" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_m_axis_cq_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_CPM_PCIE1_AXIS_CQ_TUSER_WIDTH&apos;)) - 1">84</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_m_axis_cq_tuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_m_axis_rc_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_CPM_PCIE0_AXIS_RC_TUSER_WIDTH&apos;)) - 1">160</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_m_axis_rc_tuser" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_m_axis_rc_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_CPM_PCIE1_AXIS_RC_TUSER_WIDTH&apos;)) - 1">74</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_m_axis_rc_tuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_m_axis_cq_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_m_axis_cq_tvalid" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_m_axis_cq_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_m_axis_cq_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_m_axis_rc_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_m_axis_rc_tvalid" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_m_axis_rc_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_m_axis_rc_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_s_axis_rq_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_s_axis_rq_tready" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_s_axis_rq_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_s_axis_rq_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_s_axis_cc_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_s_axis_cc_tready" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_s_axis_cc_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_s_axis_cc_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_s_axis_rq_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) - 1">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_s_axis_rq_tdata" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_s_axis_rq_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_WIDTH&apos;)) - 1">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_s_axis_rq_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_s_axis_cc_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) - 1">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_s_axis_cc_tdata" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_s_axis_cc_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_WIDTH&apos;)) - 1">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_s_axis_cc_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_s_axis_rq_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;))/32) - 1">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_s_axis_rq_tkeep" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_s_axis_rq_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_WIDTH&apos;))/32) - 1">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_s_axis_rq_tkeep" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_s_axis_cc_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;))/32) - 1">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_s_axis_cc_tkeep" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_s_axis_cc_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_WIDTH&apos;))/32) - 1">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_s_axis_cc_tkeep" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_s_axis_rq_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_s_axis_rq_tlast" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_s_axis_rq_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_s_axis_rq_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_s_axis_cc_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_s_axis_cc_tlast" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_s_axis_cc_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_s_axis_cc_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_s_axis_rq_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_CPM_PCIE0_AXIS_RQ_TUSER_WIDTH&apos;)) - 1">178</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_s_axis_rq_tuser" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_s_axis_rq_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_CPM_PCIE1_AXIS_RQ_TUSER_WIDTH&apos;)) - 1">61</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_s_axis_rq_tuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_s_axis_cc_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_CPM_PCIE0_AXIS_CC_TUSER_WIDTH&apos;)) - 1">80</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_s_axis_cc_tuser" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_s_axis_cc_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_CPM_PCIE1_AXIS_CC_TUSER_WIDTH&apos;)) - 1">32</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_s_axis_cc_tuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_s_axis_rq_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_s_axis_rq_tvalid" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_s_axis_rq_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_s_axis_rq_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_s_axis_cc_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_s_axis_cc_tvalid" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_s_axis_cc_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_s_axis_cc_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_interrupt_sent</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_interrupt_sent" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_interrupt_sent</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_interrupt_sent" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_interrupt_int</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_interrupt_int" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_interrupt_int</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_interrupt_int" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_interrupt_pending</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_interrupt_pending" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_interrupt_pending</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_interrupt_pending" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_mgmt_read_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_mgmt_read_en" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_mgmt_read_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_mgmt_read_en" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_mgmt_read_write_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_mgmt_read_write_done" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_mgmt_read_write_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_mgmt_read_write_done" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_mgmt_write_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_mgmt_write_en" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_mgmt_write_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_mgmt_write_en" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_mgmt_debug_access</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_mgmt_debug_access" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_mgmt_debug_access</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_mgmt_debug_access" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_mgmt_read_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_mgmt_read_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_mgmt_read_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_mgmt_read_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_mgmt_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_mgmt_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_mgmt_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_mgmt_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_mgmt_byte_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_mgmt_byte_en" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_mgmt_byte_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_mgmt_byte_en" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_mgmt_write_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_mgmt_write_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_mgmt_write_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_mgmt_write_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_mgmt_function_number</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_mgmt_function_number" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_mgmt_function_number</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_mgmt_function_number" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_MGMT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msg_transmit_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msg_transmit_done" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MESG_TRANSMIT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msg_transmit_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msg_transmit_done" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MESG_TRANSMIT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msg_transmit</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msg_transmit" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MESG_TRANSMIT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msg_transmit</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msg_transmit" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MESG_TRANSMIT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msg_transmit_type</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msg_transmit_type" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MESG_TRANSMIT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msg_transmit_type</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msg_transmit_type" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MESG_TRANSMIT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msg_transmit_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msg_transmit_data" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MESG_TRANSMIT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msg_transmit_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msg_transmit_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MESG_TRANSMIT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msg_received</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msg_received" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MESG_RSVD_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msg_received_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msg_received_data" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MESG_RSVD_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msg_received_type</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msg_received_type" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;CCIX&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MESG_RSVD_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_fc_ph</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_fc_ph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_fc_ph</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_fc_ph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_fc_pd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_fc_pd" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_fc_pd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_fc_pd" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_fc_nph</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_fc_nph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_fc_nph</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_fc_nph" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_fc_npd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_fc_npd" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_fc_npd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_fc_npd" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_fc_vc_sel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_fc_vc_sel" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_fc_vc_sel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_fc_vc_sel" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_fc_pd_scale</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_fc_pd_scale" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_fc_pd_scale</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_fc_pd_scale" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_fc_ph_scale</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_fc_ph_scale" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_fc_ph_scale</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_fc_ph_scale" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_fc_npd_scale</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_fc_npd_scale" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_fc_npd_scale</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_fc_npd_scale" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_fc_nph_scale</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_fc_nph_scale" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_fc_nph_scale</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_fc_nph_scale" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_fc_sel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_fc_sel" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_fc_sel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_fc_sel" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_fc_cplh</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_fc_cplh" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_fc_cpld</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_fc_cpld" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_fc_cpld_scale</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_fc_cpld_scale" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_fc_cplh_scale</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_fc_cplh_scale" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_err_cor_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_err_cor_in" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_err_cor_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_err_cor_in" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_err_uncor_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_err_uncor_in" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_err_uncor_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_err_uncor_in" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_flr_done</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_flr_done" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_flr_done</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_flr_done" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_flr_in_process</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_flr_in_process" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_flr_in_process</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_flr_in_process" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_hot_reset_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_hot_reset_in" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_hot_reset_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_hot_reset_in" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_hot_reset_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_hot_reset_out" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_hot_reset_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_hot_reset_out" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_power_state_change_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_power_state_change_ack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_power_state_change_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_power_state_change_ack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_power_state_change_interrupt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_power_state_change_interrupt" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_power_state_change_interrupt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_power_state_change_interrupt" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_CTL_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_vf_flr_done</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_vf_flr_done" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_CTL_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_SRIOV_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_vf_flr_done</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_vf_flr_done" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_CTL_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_SRIOV_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_vf_flr_func_num</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_vf_flr_func_num" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_CTL_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_SRIOV_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_vf_flr_func_num</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_vf_flr_func_num" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_CTL_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_SRIOV_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_vf_flr_in_process</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">251</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_vf_flr_in_process" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_CTL_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_SRIOV_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_vf_flr_in_process</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">251</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_vf_flr_in_process" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_CTL_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_SRIOV_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_err_cor_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_err_cor_out" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_err_cor_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_err_cor_out" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_err_fatal_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_err_fatal_out" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_err_fatal_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_err_fatal_out" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_err_nonfatal_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_err_nonfatal_out" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_err_nonfatal_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_err_nonfatal_out" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_local_error_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_local_error_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_local_error_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_local_error_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_local_error_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_local_error_out" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_local_error_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_local_error_out" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_pasid_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_pasid_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PASID_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_pasid_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_pasid_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PASID_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_pasid_control</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_pasid_control" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_PASID_CAP_ON&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_pasid_control</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_pasid_control" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF0_PASID_CAP_ON&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_max_pasid_width_control</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_max_pasid_width_control" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_PASID_CAP_ON&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_max_pasid_width_control</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_max_pasid_width_control" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF0_PASID_CAP_ON&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_pasid_exec_permission_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_pasid_exec_permission_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PASID_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_pasid_exec_permission_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_pasid_exec_permission_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PASID_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_pasid_privil_mode_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_pasid_privil_mode_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PASID_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_pasid_privil_mode_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_pasid_privil_mode_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PASID_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_rq_tag_vld0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_rq_tag_vld0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_rq_tag_vld0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_rq_tag_vld0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_rq_tag_vld1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_rq_tag_vld1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_rq_tag_vld1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_rq_tag_vld1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_rq_seq_num_vld0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_rq_seq_num_vld0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_rq_seq_num_vld0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_rq_seq_num_vld0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_rq_seq_num_vld1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_rq_seq_num_vld1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_rq_seq_num_vld1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_rq_seq_num_vld1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_rq_tag_av</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_rq_tag_av" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_rq_tag_av</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_rq_tag_av" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_rq_tag0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_rq_tag0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_rq_tag0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_rq_tag0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_rq_tag1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_rq_tag1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_rq_tag1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_rq_tag1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_rq_seq_num0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_rq_seq_num0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_rq_seq_num0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_rq_seq_num0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_rq_seq_num1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_rq_seq_num1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_rq_seq_num1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_rq_seq_num1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cq_np_req_count</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cq_np_req_count" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cq_np_req_count</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cq_np_req_count" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cq_np_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cq_np_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cq_np_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cq_np_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_vf_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">503</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_vf_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_SRIOV_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_vf_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">503</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_vf_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_SRIOV_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_vf_power_state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">755</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_vf_power_state" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_SRIOV_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_vf_power_state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">755</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_vf_power_state" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_SRIOV_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_vf_tph_st_mode</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">755</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_vf_tph_st_mode" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_SRIOV_CAP_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_TPHR_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_vf_tph_st_mode</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">755</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_vf_tph_st_mode" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_SRIOV_CAP_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF0_TPHR_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_vf_ats_control_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">251</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_vf_ats_control_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_SRIOV_CAP_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_ATS_PRI_CAP_ON&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_vf_ats_control_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">251</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_vf_ats_control_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_SRIOV_CAP_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_ATS_PRI_CAP_ON&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_vf_tph_requester_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">251</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_vf_tph_requester_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_SRIOV_CAP_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_TPHR_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_vf_tph_requester_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">251</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_vf_tph_requester_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_SRIOV_CAP_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF0_TPHR_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_vc1_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_vc1_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_vc1_negotiation_pending</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_vc1_negotiation_pending" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_function_power_state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_function_power_state" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_atomic_requester_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_atomic_requester_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_phy_link_down</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_phy_link_down" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_phy_link_down</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_phy_link_down" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_ext_tag_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_ext_tag_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_ext_tag_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_ext_tag_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_pl_status_change</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_pl_status_change" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_pl_status_change</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_pl_status_change" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_rcb_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_rcb_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_rcb_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_rcb_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_pri_control</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_pri_control" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_ATS_PRI_CAP_ON&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_pri_control</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_pri_control" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_ATS_PRI_CAP_ON&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_ltssm_state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_ltssm_state" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_ltssm_state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_ltssm_state" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_max_payload</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_max_payload" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_max_payload</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_max_payload" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_tph_st_mode</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_tph_st_mode" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_tph_st_mode</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_tph_st_mode" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_max_read_req</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_max_read_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_max_read_req</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_max_read_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_current_speed</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_current_speed" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_current_speed</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_current_speed" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_rx_pm_state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_rx_pm_state" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_rx_pm_state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_rx_pm_state" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_tx_pm_state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_tx_pm_state" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_tx_pm_state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_tx_pm_state" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_phy_link_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_phy_link_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_phy_link_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_phy_link_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_function_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_function_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_function_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_function_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_link_power_state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_link_power_state" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_link_power_state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_link_power_state" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_negotiated_width</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_negotiated_width" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_negotiated_width</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_negotiated_width" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_ats_control_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_ats_control_enable" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_ATS_PRI_CAP_ON&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_ats_control_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_ats_control_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_ATS_PRI_CAP_ON&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_tph_requester_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_tph_requester_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_tph_requester_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_tph_requester_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_10b_tag_requester_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_10b_tag_requester_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_10b_tag_requester_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_10b_tag_requester_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_STS_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_ext_read_received</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_ext_read_received" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_ext_read_received</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_ext_read_received" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_ext_write_received</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_ext_write_received" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_ext_write_received</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_ext_write_received" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_ext_write_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_ext_write_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_ext_write_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_ext_write_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_ext_read_data_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_ext_read_data_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_ext_read_data_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_ext_read_data_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_ext_function_number</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_ext_function_number" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_ext_function_number</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_ext_function_number" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_ext_register_number</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_ext_register_number" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_ext_register_number</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_ext_register_number" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_ext_read_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_ext_read_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_ext_read_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_ext_read_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_ext_write_byte_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_ext_write_byte_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_ext_write_byte_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_ext_write_byte_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CFG_EXT_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_tfc_npd_av</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_tfc_npd_av" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_TX_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_tfc_npd_av</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_tfc_npd_av" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_TX_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_tfc_nph_av</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_tfc_nph_av" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_TX_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_tfc_nph_av</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_tfc_nph_av" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_TX_FC_IF&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_edr_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_edr_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_EDR_LINK_SPEED&apos;)) != &quot;None&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_edr_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_edr_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_EDR_LINK_SPEED&apos;)) != &quot;None&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_edr_datarate_change_req</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_edr_datarate_change_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_EDR_LINK_SPEED&apos;)) != &quot;None&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_edr_datarate_change_req</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_edr_datarate_change_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_EDR_LINK_SPEED&apos;)) != &quot;None&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_edr_datarate_change_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_edr_datarate_change_ack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_EDR_LINK_SPEED&apos;)) != &quot;None&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_edr_datarate_change_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_edr_datarate_change_ack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_EDR_LINK_SPEED&apos;)) != &quot;None&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msi_fail</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msi_fail" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msi_sent</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msi_sent" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msi_mask_update</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msi_mask_update" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msi_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msi_data" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msi_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msi_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msi_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msi_enable" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msi_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msi_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msi_mmenable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msi_mmenable" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msi_mmenable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msi_mmenable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msi_tph_present</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msi_tph_present" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msi_tph_present</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msi_tph_present" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msi_attr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msi_attr" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msi_attr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msi_attr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msi_select</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msi_select" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msi_select</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msi_select" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msi_tph_type</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msi_tph_type" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msi_tph_type</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msi_tph_type" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msi_tph_st_tag</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msi_tph_st_tag" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msi_tph_st_tag</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msi_tph_st_tag" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msi_int_vector</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msi_int_vector" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msi_int_vector</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msi_int_vector" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msi_pending_status</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msi_pending_status" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msi_pending_status</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msi_pending_status" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msi_function_number</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msi_function_number" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msi_function_number</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msi_function_number" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msi_pending_status_data_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msi_pending_status_data_enable" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msi_pending_status_data_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msi_pending_status_data_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msi_pending_status_function_number</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msi_pending_status_function_number" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msi_pending_status_function_number</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msi_pending_status_function_number" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;None&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) != 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_fail</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_fail" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) = 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_sent</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_sent" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) = 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_vec_pending_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_vec_pending_status" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_mask</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_mask" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msix_mask</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msix_mask" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_enable" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msix_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msix_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_vf_mask</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">251</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_vf_mask" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_SRIOV_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msix_vf_mask</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">251</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msix_vf_mask" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_SRIOV_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_vf_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">251</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_vf_enable" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_SRIOV_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msix_vf_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">251</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msix_vf_enable" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_SRIOV_CAP_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_int_vector</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_int_vector" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msix_int_vector</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msix_int_vector" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_tph_present</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_tph_present" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_Internal&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) = 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msix_tph_present</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msix_tph_present" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_Internal&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) = 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_attr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_attr" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_Internal&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) = 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msix_attr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msix_attr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_Internal&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) = 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_data" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_External&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msix_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msix_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_External&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_address</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_address" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_External&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msix_address</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msix_address" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_External&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_tph_type</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_tph_type" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_Internal&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) = 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msix_tph_type</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msix_tph_type" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_Internal&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) = 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_tph_st_tag</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_tph_st_tag" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_Internal&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) = 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msix_tph_st_tag</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msix_tph_st_tag" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_Internal&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) = 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_vec_pending</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_vec_pending" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msix_vec_pending</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msix_vec_pending" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_mint_vector</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_mint_vector" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_External&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) = 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msix_mint_vector</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msix_mint_vector" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_External&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) = 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_cfg_msix_function_number</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_cfg_msix_function_number" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;PCIE&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;)) = &quot;CCIX&quot;) and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;)) = 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_cfg_msix_function_number</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_cfg_msix_function_number" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) != &quot;None&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS&apos;)) != &quot;MSI-X_AXI4-Stream&quot;) and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;)) = 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_m_axis_dbg_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_m_axis_dbg_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_m_axis_dbg_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_m_axis_dbg_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_m_axis_dbg_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_m_axis_dbg_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_m_axis_dbg_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_m_axis_dbg_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_m_axis_dbg_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_m_axis_dbg_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_m_axis_dbg_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_m_axis_dbg_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_m_axis_dbg_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_m_axis_dbg_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_m_axis_dbg_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_m_axis_dbg_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_s_axis_dbg_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_s_axis_dbg_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_s_axis_dbg_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_s_axis_dbg_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_s_axis_dbg_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_s_axis_dbg_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_s_axis_dbg_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_s_axis_dbg_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_s_axis_dbg_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_s_axis_dbg_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_s_axis_dbg_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_s_axis_dbg_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_s_axis_dbg_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_s_axis_dbg_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_s_axis_dbg_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_s_axis_dbg_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_dbg_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_dbg_aclk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_dbg_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_dbg_aclk" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_dbg_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_dbg_aresetn" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_dbg_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_dbg_aresetn" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_EN&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_AXIST_EN&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_mgmt_cpl_vld</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_mgmt_cpl_vld" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_mgmt_req_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_mgmt_req_rdy" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_mgmt_cpl_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_mgmt_cpl_rdy" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_mgmt_req_vld</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_mgmt_req_vld" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_mgmt_cpl_sts</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_mgmt_cpl_sts" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_mgmt_cpl_dat</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_mgmt_cpl_dat" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_mgmt_req_cmd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_mgmt_req_cmd" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_mgmt_req_fnc</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_mgmt_req_fnc" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_mgmt_req_msc</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_mgmt_req_msc" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_mgmt_req_adr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_mgmt_req_adr" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_mgmt_req_dat</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_mgmt_req_dat" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_0_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) - 1">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_0_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_1_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) - 1">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_1_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_2_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) - 1">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_2_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 2">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_3_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) - 1">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_3_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 3">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_0_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_0_tkeep" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_1_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_1_tkeep" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_2_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_2_tkeep" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 2">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_3_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_3_tkeep" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 3">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_0_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_0_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_1_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_1_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_2_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_2_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 2">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_3_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_3_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 3">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_0_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_0_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_1_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_1_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_2_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_2_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 2">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_3_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_3_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 3">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_0_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_0_tuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_1_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_1_tuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_2_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_2_tuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 2">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_3_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_3_tuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 3">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_0_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_0_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_1_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_1_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_2_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_2_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 2">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_3_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_3_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 3">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_0_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) - 1">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_0_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_1_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) - 1">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_1_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_2_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) - 1">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_2_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 2">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_3_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) - 1">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_3_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 3">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_0_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_0_tkeep" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_1_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_1_tkeep" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_2_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_2_tkeep" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 2">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_3_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_3_tkeep" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 3">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_0_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_0_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_1_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_1_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_2_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_2_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 2">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_3_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_3_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 3">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_0_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_0_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_1_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_1_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_2_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_2_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 2">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_3_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_3_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 3">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_0_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_0_tuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_1_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_1_tuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_2_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_2_tuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 2">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_3_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_3_tuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 3">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_0_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_0_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_1_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_1_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_2_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_2_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 2">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_3_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_3_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 3">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_0_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_0_ready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**0 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_0_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_0_ready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**0 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_1_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_1_ready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**1 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_1_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_1_ready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**1 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_2_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_2_ready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**2 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_2_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_2_ready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**2 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_3_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_3_ready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**3 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_3_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_3_ready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**3 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_0_load</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_0_load" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**0 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_0_load</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_0_load" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**0 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_1_load</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_1_load" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**1 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_1_load</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_1_load" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**1 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_2_load</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_2_load" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**2 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_2_load</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_2_load" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**2 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_3_load</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_3_load" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**3 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_3_load</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_3_load" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**3 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_0_ctl</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_0_ctl" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**0 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_0_ctl</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_0_ctl" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**0 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_1_ctl</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_1_ctl" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**1 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_1_ctl</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_1_ctl" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**1 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_2_ctl</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_2_ctl" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**2 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_2_ctl</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_2_ctl" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**2 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_3_ctl</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_3_ctl" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**3 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_3_ctl</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_3_ctl" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**3 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_0_len</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_0_len" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**0 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_0_len</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_0_len" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**0 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_1_len</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_1_len" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**1 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_1_len</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_1_len" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**1 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_2_len</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_2_len" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**2 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_2_len</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_2_len" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**2 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_3_len</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_3_len" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**3 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_3_len</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_3_len" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**3 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_0_src_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_0_src_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**0 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_0_src_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_0_src_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**0 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_1_src_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_1_src_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**1 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_1_src_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_1_src_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**1 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_2_src_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_2_src_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**2 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_2_src_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_2_src_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**2 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_3_src_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_3_src_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**3 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_3_src_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_3_src_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**3 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_0_dst_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_0_dst_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**0 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_0_dst_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_0_dst_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**0 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_1_dst_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_1_dst_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**1 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_1_dst_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_1_dst_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**1 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_2_dst_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_2_dst_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**2 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_2_dst_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_2_dst_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**2 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_dsc_byp_3_dst_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_dsc_byp_3_dst_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR&apos;)) / 10**3 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_dsc_byp_3_dst_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_dsc_byp_3_dst_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD&apos;)) / 10**3 % 10 = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_sts_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_sts_0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_STS_PORTS&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_sts_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_sts_0" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_STS_PORTS&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_sts_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_sts_1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_STS_PORTS&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_sts_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_sts_1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_STS_PORTS&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_sts_2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_sts_2" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_STS_PORTS&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 2">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_sts_2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_sts_2" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_STS_PORTS&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 2">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_sts_3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_sts_3" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_STS_PORTS&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL&apos;)) > 3">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_sts_3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_sts_3" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_STS_PORTS&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL&apos;)) > 3">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_st_rx_msg_last</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_st_rx_msg_last" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_st_rx_msg_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_st_rx_msg_valid" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_st_rx_msg_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_st_rx_msg_rdy" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_st_rx_msg_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_st_rx_msg_data" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xdma0_usr_irq_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_NUM_USR_IRQ&apos;)) - 1">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xdma0_usr_irq_ack" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xdma0_usr_irq_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_NUM_USR_IRQ&apos;)) - 1">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xdma0_usr_irq_req" xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; or spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;AXI_Bridge&quot;)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>xdma0_usr_irq_fnc</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.xdma0_usr_irq_fnc" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;DMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_TL_PF_ENABLE_REG&apos;)) > 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS&apos;)) = &quot;MSI-X_Internal&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_usr_flr_set</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_usr_flr_set" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_usr_flr_clr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_usr_flr_clr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_usr_flr_fnc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_usr_flr_fnc" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_usr_flr_done_vld</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_usr_flr_done_vld" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_usr_flr_done_fnc</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_usr_flr_done_fnc" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_dpar</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;))/8) - 1">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_dpar" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) - 1">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_mty</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_mty" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_ctrl_marker</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_ctrl_marker" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_ctrl_dis_cmpt</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_ctrl_dis_cmpt" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_ctrl_imm_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_ctrl_imm_data" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_ctrl_user_trig</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_ctrl_user_trig" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_ctrl_len</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_ctrl_len" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_ctrl_qid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_ctrl_qid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_ctrl_port_id</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_ctrl_port_id" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_cmpt_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_cmpt_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_cmpt_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_cmpt_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_cmpt_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_cmpt_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_cmpt_dpar</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_cmpt_dpar" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_cmpt_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_cmpt_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_s_axis_c2h_cmpt_size</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_s_axis_c2h_cmpt_size" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_tlast" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_tuser_err</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_tuser_err" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_tvalid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) - 1">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_tdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_tuser_zero_byte</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_tuser_zero_byte" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_tready" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_dpar</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;))/8) - 1">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_dpar" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_tuser_mty</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_tuser_mty" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_tuser_qid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_tuser_qid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_tuser_mdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_tuser_mdata" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_m_axis_h2c_tuser_port_id</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_m_axis_h2c_tuser_port_id" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_out_vld</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_out_vld" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_out_error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_out_error" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_out_st_mm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_out_st_mm" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_out_mrkr_rsp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_out_mrkr_rsp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_out_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_out_rdy" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_out_qid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_out_qid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_out_dsc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_out_dsc" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_out_func</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_out_func" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_out_cidx</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_out_cidx" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_out_dsc_sz</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_out_dsc_sz" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_out_port_id</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_out_port_id" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_out_vld</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_out_vld" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_out_error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_out_error" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_out_st_mm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_out_st_mm" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_out_mrkr_rsp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_out_mrkr_rsp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_out_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_out_rdy" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_out_qid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_out_qid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_out_dsc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_out_dsc" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_out_func</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_out_func" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_out_cidx</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_out_cidx" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_out_dsc_sz</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_out_dsc_sz" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_out_port_id</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_out_port_id" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_mm_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_mm_rdy" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_mm_sdi</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_mm_sdi" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_mm_vld</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_mm_vld" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_mm_error</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_mm_error" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_mm_mrkr_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_mm_mrkr_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_mm_len</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_mm_len" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_mm_qid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_mm_qid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_mm_func</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_mm_func" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_mm_cidx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_mm_cidx" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_mm_radr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_mm_radr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_mm_wadr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_mm_wadr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_mm_port_id</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_mm_port_id" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_st_csh_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_st_csh_rdy" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_st_csh_vld</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_st_csh_vld" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_st_csh_error</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_st_csh_error" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_st_csh_qid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_st_csh_qid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_st_csh_func</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_st_csh_func" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_st_csh_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_st_csh_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_st_csh_port_id</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_st_csh_port_id" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_st_sim_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_st_sim_rdy" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_st_sim_vld</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_st_sim_vld" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_st_sim_error</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_st_sim_error" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_st_sim_qid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_st_sim_qid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_st_sim_func</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_st_sim_func" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_st_sim_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_st_sim_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_c2h_byp_in_st_sim_port_id</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_c2h_byp_in_st_sim_port_id" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_mm_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_mm_rdy" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_mm_sdi</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_mm_sdi" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_mm_vld</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_mm_vld" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_mm_error</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_mm_error" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_mm_mrkr_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_mm_mrkr_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_mm_len</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_mm_len" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_mm_qid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_mm_qid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_mm_func</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_mm_func" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_mm_cidx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_mm_cidx" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_mm_radr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_mm_radr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_mm_wadr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_mm_wadr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_mm_port_id</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_mm_port_id" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4S&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_st_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_st_rdy" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_st_eop</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_st_eop" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_st_sdi</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_st_sdi" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_st_sop</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_st_sop" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_st_vld</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_st_vld" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_st_error</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_st_error" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_st_no_dma</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_st_no_dma" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_st_mrkr_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_st_mrkr_req" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_st_len</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_st_len" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_st_qid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_st_qid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_st_func</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_st_func" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_st_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_st_addr" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_st_cidx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_st_cidx" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_h2c_byp_in_st_port_id</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_h2c_byp_in_st_port_id" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD&apos;)) = 1 and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_tm_dsc_sts_mm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_tm_dsc_sts_mm" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_tm_dsc_sts_qen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_tm_dsc_sts_qen" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_tm_dsc_sts_byp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_tm_dsc_sts_byp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_tm_dsc_sts_dir</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_tm_dsc_sts_dir" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_tm_dsc_sts_err</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_tm_dsc_sts_err" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_tm_dsc_sts_vld</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_tm_dsc_sts_vld" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_tm_dsc_sts_qinv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_tm_dsc_sts_qinv" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_tm_dsc_sts_irq_arm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_tm_dsc_sts_irq_arm" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_tm_dsc_sts_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_tm_dsc_sts_rdy" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_tm_dsc_sts_qid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_tm_dsc_sts_qid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_tm_dsc_sts_avl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_tm_dsc_sts_avl" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_tm_dsc_sts_port_id</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_tm_dsc_sts_port_id" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_dsc_crdt_in_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_dsc_crdt_in_rdy" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_dsc_crdt_in_sel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_dsc_crdt_in_sel" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_dsc_crdt_in_vld</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_dsc_crdt_in_vld" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_dsc_crdt_in_qid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_dsc_crdt_in_qid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_dsc_crdt_in_crdt</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_dsc_crdt_in_crdt" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_usr_irq_fail</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_usr_irq_fail" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_usr_irq_vld</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_usr_irq_vld" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_usr_irq_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_usr_irq_ack" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_usr_irq_vec</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_usr_irq_vec" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_usr_irq_fnc</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_usr_irq_fnc" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_axis_c2h_status_drop</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_axis_c2h_status_drop" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_axis_c2h_status_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_axis_c2h_status_valid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma0_axis_c2h_status_qid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma0_axis_c2h_status_qid" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;)) = &quot;QDMA&quot; and spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_DMA_INTF&apos;)) != &quot;AXI4&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_gt_txn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH&apos;)) - 1">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_gt_txn" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_gt_txn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH&apos;)) - 1">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_gt_txn" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_gt_txp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH&apos;)) - 1">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_gt_txp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_gt_txp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH&apos;)) - 1">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_gt_txp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_gt_rxn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH&apos;)) - 1">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_gt_rxn" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_gt_rxn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH&apos;)) - 1">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_gt_rxn" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie0_gt_rxp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH&apos;)) - 1">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie0_gt_rxp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcie1_gt_rxp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH&apos;)) - 1">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pcie1_gt_rxp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp0_gt_txn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp0_gt_txn" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP0&quot; and spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_INGRESS_TRAFFIC&apos;)) = &quot;AURORA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp1_gt_txn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp1_gt_txn" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP1&quot; and spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_INGRESS_TRAFFIC&apos;)) = &quot;AURORA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp0_gt_txp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp0_gt_txp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP0&quot; and spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_INGRESS_TRAFFIC&apos;)) = &quot;AURORA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp1_gt_txp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp1_gt_txp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP1&quot; and spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_INGRESS_TRAFFIC&apos;)) = &quot;AURORA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp0_gt_rxn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp0_gt_rxn" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP0&quot; and spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_INGRESS_TRAFFIC&apos;)) = &quot;AURORA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp1_gt_rxn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp1_gt_rxn" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP1&quot; and spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_INGRESS_TRAFFIC&apos;)) = &quot;AURORA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp0_gt_rxp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp0_gt_rxp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP0&quot; and spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_INGRESS_TRAFFIC&apos;)) = &quot;AURORA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsdp1_gt_rxp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.hsdp1_gt_rxp" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP1&quot; and spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_INGRESS_TRAFFIC&apos;)) = &quot;AURORA&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>gt_refclk0_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.gt_refclk0_n" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP0&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>gt_refclk1_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.gt_refclk1_n" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP1&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>gt_refclk0_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.gt_refclk0_p" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP0&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>gt_refclk1_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.gt_refclk1_p" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP1&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>gt_refclk0_ibuf_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.gt_refclk0_ibuf_out" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_SHARE_GTREFCLK&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP0&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>gt_refclk1_ibuf_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.gt_refclk1_ibuf_out" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_SHARE_GTREFCLK&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP1&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>gt_refclk0_ibuf_odiv2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.gt_refclk0_ibuf_odiv2" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_SHARE_GTREFCLK&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP0&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>gt_refclk1_ibuf_odiv2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.gt_refclk1_ibuf_odiv2" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_SHARE_GTREFCLK&apos;)) = 1 and (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;)) = 1 or spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;)) = &quot;HSDP1&quot;)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="string">
        <spirit:name>C_PS_HSDP_MODE</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_PS_HSDP_MODE" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_MODE&apos;))">NONE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_PS_HSDP_INGRESS_TRAFFIC</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_PS_HSDP_INGRESS_TRAFFIC" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.PS_HSDP_INGRESS_TRAFFIC&apos;))">JTAG</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE_CHANNELS_FOR_POWER</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE_CHANNELS_FOR_POWER" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE_CHANNELS_FOR_POWER&apos;))">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_XPIPE_0_LOC</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_0_LOC" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_0_LOC&apos;))">QUAD0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_XPIPE_1_LOC</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_1_LOC" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_1_LOC&apos;))">QUAD1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_XPIPE_2_LOC</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_2_LOC" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_2_LOC&apos;))">QUAD2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_XPIPE_3_LOC</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_3_LOC" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_3_LOC&apos;))">QUAD3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_XPIPE_0_LINK0_CFG</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_0_LINK0_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_0_LINK0_CFG&apos;))">X8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_XPIPE_1_LINK0_CFG</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_1_LINK0_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_1_LINK0_CFG&apos;))">X8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_XPIPE_2_LINK0_CFG</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_2_LINK0_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_2_LINK0_CFG&apos;))">DISABLE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_XPIPE_3_LINK0_CFG</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_3_LINK0_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_3_LINK0_CFG&apos;))">DISABLE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_XPIPE_0_LINK1_CFG</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_0_LINK1_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_0_LINK1_CFG&apos;))">DISABLE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_XPIPE_1_LINK1_CFG</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_1_LINK1_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_1_LINK1_CFG&apos;))">DISABLE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_XPIPE_2_LINK1_CFG</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_2_LINK1_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_2_LINK1_CFG&apos;))">DISABLE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_XPIPE_3_LINK1_CFG</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_3_LINK1_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_3_LINK1_CFG&apos;))">DISABLE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_0_CLK_CFG</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_0_CLK_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_0_CLK_CFG&apos;))">1044480</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_1_CLK_CFG</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_1_CLK_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_1_CLK_CFG&apos;))">1048320</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_2_CLK_CFG</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_2_CLK_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_2_CLK_CFG&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_3_CLK_CFG</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_3_CLK_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_3_CLK_CFG&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_0_CLKDLY_CFG</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_0_CLKDLY_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_0_CLKDLY_CFG&apos;))">268485632</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_1_CLKDLY_CFG</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_1_CLKDLY_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_1_CLKDLY_CFG&apos;))">33557632</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_2_CLKDLY_CFG</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_2_CLKDLY_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_2_CLKDLY_CFG&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_3_CLKDLY_CFG</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_3_CLKDLY_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_3_CLKDLY_CFG&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_0_REG_CFG</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_0_REG_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_0_REG_CFG&apos;))">8146</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_1_REG_CFG</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_1_REG_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_1_REG_CFG&apos;))">8137</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_2_REG_CFG</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_2_REG_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_2_REG_CFG&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_3_REG_CFG</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_3_REG_CFG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_3_REG_CFG&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_0_MODE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_0_MODE" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_0_MODE&apos;))">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_1_MODE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_1_MODE" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_1_MODE&apos;))">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_2_MODE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_2_MODE" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_2_MODE&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_3_MODE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_3_MODE" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_3_MODE&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_0_RSVD</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_0_RSVD" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_0_RSVD&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_1_RSVD</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_1_RSVD" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_1_RSVD&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_2_RSVD</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_2_RSVD" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_2_RSVD&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_3_RSVD</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_3_RSVD" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_3_RSVD&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_0_INSTANTIATED</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_0_INSTANTIATED" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_0_INSTANTIATED&apos;))">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_1_INSTANTIATED</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_1_INSTANTIATED" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_1_INSTANTIATED&apos;))">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_2_INSTANTIATED</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_2_INSTANTIATED" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_2_INSTANTIATED&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_XPIPE_3_INSTANTIATED</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_XPIPE_3_INSTANTIATED" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_XPIPE_3_INSTANTIATED&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_USE_MODE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_USE_MODE" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_DESIGN_USE_MODE&apos;))">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_CPM_PCIE0_FUNCTIONAL_MODE</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_FUNCTIONAL_MODE" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE&apos;))">DMA</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_NUM_USR_IRQ</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_NUM_USR_IRQ" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_NUM_USR_IRQ&apos;)) = 0)? 1 : spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_NUM_USR_IRQ&apos;))">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH&apos;)) = &quot;X16&quot; ? 16 : (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH&apos;)) = &quot;X8&quot; ? 8 : (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH&apos;)) = &quot;X4&quot; ? 4 : (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH&apos;)) = &quot;X2&quot; ? 2 : 1)))">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH&apos;)) = &quot;X8&quot; ? 8 : (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH&apos;)) = &quot;X4&quot; ? 4 : (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH&apos;)) = &quot;X2&quot; ? 2 : 1))">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_AXIS_CC_TUSER_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_AXIS_CC_TUSER_WIDTH" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) = 512 ? 81 : 33">81</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_AXIS_CC_TUSER_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_AXIS_CC_TUSER_WIDTH" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_WIDTH&apos;)) = 512 ? 81 : 33">33</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_AXIS_RC_TUSER_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_AXIS_RC_TUSER_WIDTH" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) = 512 ? 161 : 75">161</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_AXIS_RC_TUSER_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_AXIS_RC_TUSER_WIDTH" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_WIDTH&apos;)) = 512 ? 161 : 75">75</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_AXIS_RQ_TUSER_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_AXIS_RQ_TUSER_WIDTH" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) = 512 ? (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_PASID_CAP_ON&apos;)) = 1 ? 183 : 179) : (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_PASID_CAP_ON&apos;)) = 1 ? 85 : 62)">179</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_AXIS_RQ_TUSER_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_AXIS_RQ_TUSER_WIDTH" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_WIDTH&apos;)) = 512 ? (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF0_PASID_CAP_ON&apos;)) = 1 ? 183 : 179) : (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF0_PASID_CAP_ON&apos;)) = 1 ? 85 : 62)">62</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_AXIS_CQ_TUSER_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_AXIS_CQ_TUSER_WIDTH" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;)) = 512 ? (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_PASID_CAP_ON&apos;)) = 1 ? 229 : 183) : (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_PASID_CAP_ON&apos;)) = 1 ? 108 : 85)">183</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_AXIS_CQ_TUSER_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_AXIS_CQ_TUSER_WIDTH" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_WIDTH&apos;)) = 512 ? (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF0_PASID_CAP_ON&apos;)) = 1 ? 229 : 183) : (spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF0_PASID_CAP_ON&apos;)) = 1 ? 108 : 85)">85</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_CPM_PCIE0_MODES</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_MODES" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODES&apos;))">DMA</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_CPM_PCIE1_MODES</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_MODES" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MODES&apos;))">None</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_CPM_PCIE0_USER_CLK_FREQ</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_USER_CLK_FREQ" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_USER_CLK_FREQ&apos;))">250_MHz</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_CPM_PCIE1_USER_CLK_FREQ</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_USER_CLK_FREQ" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_USER_CLK_FREQ&apos;))">125_MHz</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_CPM_PCIE0_LINK_SPEED_FOR_POWER</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_LINK_SPEED_FOR_POWER" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_SPEED0_FOR_POWER&apos;))">GEN4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_CPM_PCIE1_LINK_SPEED_FOR_POWER</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_LINK_SPEED_FOR_POWER" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_SPEED1_FOR_POWER&apos;))">GEN1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_CPM_PCIE0_MODE_FOR_POWER</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_MODE_FOR_POWER" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_MODE0_FOR_POWER&apos;))">CPM_STREAM_W_DMA</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_CPM_PCIE1_MODE_FOR_POWER</spirit:name>
        <spirit:value spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_MODE_FOR_POWER" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_MODE1_FOR_POWER&apos;))">NONE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_LINK_WIDTH_FOR_POWER</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_LINK_WIDTH_FOR_POWER" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_LINK_WIDTH0_FOR_POWER&apos;))">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_LINK_WIDTH_FOR_POWER</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_LINK_WIDTH_FOR_POWER" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_LINK_WIDTH1_FOR_POWER&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_ARI_CAP_ENABLE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_ARI_CAP_ENABLE" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_ARI_CAP_ENABLED&apos;))">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_ARI_CAP_ENABLE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_ARI_CAP_ENABLE" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_ARI_CAP_ENABLED&apos;))">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF0_MSI_ENABLED</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF0_MSI_ENABLED" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED&apos;))">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF0_MSI_ENABLED</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF0_MSI_ENABLED" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED&apos;))">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF0_PASID_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF0_PASID_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_PASID_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF0_PASID_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF0_PASID_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF0_PASID_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_CONTROLLER_ENABLE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_CONTROLLER_ENABLE" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE&apos;))">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_CONTROLLER_ENABLE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_CONTROLLER_ENABLE" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_TL_PF_ENABLE_REG</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_TL_PF_ENABLE_REG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_TL_PF_ENABLE_REG&apos;))">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_TL_PF_ENABLE_REG</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_TL_PF_ENABLE_REG" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_TL_PF_ENABLE_REG&apos;))">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_AXISTEN_IF_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_AXISTEN_IF_WIDTH" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH&apos;))">512</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_AXISTEN_IF_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_AXISTEN_IF_WIDTH" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_WIDTH&apos;))">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PL_UPSTREAM_FACING</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PL_UPSTREAM_FACING" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PL_UPSTREAM_FACING&apos;))">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PL_UPSTREAM_FACING</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PL_UPSTREAM_FACING" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PL_UPSTREAM_FACING&apos;))">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_SRIOV_CAP_ENABLE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_SRIOV_CAP_ENABLE" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_SRIOV_CAP_ENABLE&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_SRIOV_CAP_ENABLE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_SRIOV_CAP_ENABLE" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_SRIOV_CAP_ENABLE&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET&apos;))">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET&apos;))">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET&apos;))">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET&apos;))">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET&apos;))">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET&apos;))">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET&apos;))">13</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET&apos;))">13</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF0_ATS_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF0_ATS_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_ATS_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF0_ATS_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF0_ATS_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_ATS_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF1_ATS_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF1_ATS_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_ATS_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF1_ATS_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF1_ATS_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_ATS_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF2_ATS_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF2_ATS_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_ATS_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF2_ATS_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF2_ATS_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_ATS_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF3_ATS_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF3_ATS_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_ATS_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF3_ATS_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF3_ATS_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_ATS_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF0_PRI_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF0_PRI_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_ATS_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF0_PRI_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF0_PRI_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_ATS_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF1_PRI_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF1_PRI_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_ATS_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF1_PRI_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF1_PRI_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_ATS_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF2_PRI_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF2_PRI_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_ATS_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF2_PRI_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF2_PRI_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_ATS_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_PF3_PRI_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_PF3_PRI_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_ATS_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_PF3_PRI_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_PF3_PRI_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_ATS_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_VFG0_ATS_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_VFG0_ATS_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_VFG0_ATS_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_VFG0_ATS_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_VFG0_ATS_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_VFG0_ATS_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_VFG1_ATS_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_VFG1_ATS_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_VFG1_ATS_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_VFG1_ATS_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_VFG1_ATS_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_VFG1_ATS_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_VFG2_ATS_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_VFG2_ATS_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_VFG2_ATS_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_VFG2_ATS_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_VFG2_ATS_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_VFG2_ATS_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_VFG3_ATS_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_VFG3_ATS_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_VFG3_ATS_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_VFG3_ATS_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_VFG3_ATS_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_VFG3_ATS_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_VFG0_PRI_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_VFG0_PRI_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_VFG0_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_VFG0_PRI_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_VFG0_PRI_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_VFG0_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_VFG1_PRI_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_VFG1_PRI_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_VFG1_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_VFG1_PRI_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_VFG1_PRI_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_VFG1_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_VFG2_PRI_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_VFG2_PRI_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_VFG2_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_VFG2_PRI_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_VFG2_PRI_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_VFG2_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE0_VFG3_PRI_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE0_VFG3_PRI_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_VFG3_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_PCIE1_VFG3_PRI_CAP_ON</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_PCIE1_VFG3_PRI_CAP_ON" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_VFG3_PRI_CAP_ON&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_DMA_IS_MM_ONLY</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_DMA_IS_MM_ONLY" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_DMA_IS_MM_ONLY&apos;))">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>C_CPM_CCIX_IS_MM_ONLY</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_CPM_CCIX_IS_MM_ONLY" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_CCIX_IS_MM_ONLY&apos;))">0</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_04670499</spirit:name>
      <spirit:enumeration>No_ASPM</spirit:enumeration>
      <spirit:enumeration>L0s_Supported</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_08fa21dc</spirit:name>
      <spirit:enumeration>20.0_GT/s</spirit:enumeration>
      <spirit:enumeration>25.0_GT/s</spirit:enumeration>
      <spirit:enumeration>None</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_0a094bcc</spirit:name>
      <spirit:enumeration>1GB</spirit:enumeration>
      <spirit:enumeration>2GB</spirit:enumeration>
      <spirit:enumeration>3GB</spirit:enumeration>
      <spirit:enumeration>4GB</spirit:enumeration>
      <spirit:enumeration>8GB</spirit:enumeration>
      <spirit:enumeration>16GB</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_0b9ad8c1</spirit:name>
      <spirit:enumeration>Bytes</spirit:enumeration>
      <spirit:enumeration>Kilobytes</spirit:enumeration>
      <spirit:enumeration>Megabytes</spirit:enumeration>
      <spirit:enumeration>Gigabytes</spirit:enumeration>
      <spirit:enumeration>Terabytes</spirit:enumeration>
      <spirit:enumeration>Petabytes</spirit:enumeration>
      <spirit:enumeration>Exabytes</spirit:enumeration>
      <spirit:enumeration>Exabytes</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_0cee66fe</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_1055e03b</spirit:name>
      <spirit:enumeration>None</spirit:enumeration>
      <spirit:enumeration>Tandem_PROM</spirit:enumeration>
      <spirit:enumeration>Tandem_PCIe</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_110bd32e</spirit:name>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_11c8f0f1</spirit:name>
      <spirit:enumeration>TXOUTCLK</spirit:enumeration>
      <spirit:enumeration>RXOUTCLK</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_12a41c92</spirit:name>
      <spirit:enumeration>NONE</spirit:enumeration>
      <spirit:enumeration>X1</spirit:enumeration>
      <spirit:enumeration>X2</spirit:enumeration>
      <spirit:enumeration>X4</spirit:enumeration>
      <spirit:enumeration>X8</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_150a9c51</spirit:name>
      <spirit:enumeration>None</spirit:enumeration>
      <spirit:enumeration>Check_Parity</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_16bd9351</spirit:name>
      <spirit:enumeration>16ms_to_1s</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_1700d258</spirit:name>
      <spirit:enumeration>Bytes</spirit:enumeration>
      <spirit:enumeration>Kilobytes</spirit:enumeration>
      <spirit:enumeration>Megabytes</spirit:enumeration>
      <spirit:enumeration>Gigabytes</spirit:enumeration>
      <spirit:enumeration>Terabytes</spirit:enumeration>
      <spirit:enumeration>Exabytes</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_18609d52</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_186d8312</spirit:name>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>12</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>20</spirit:enumeration>
      <spirit:enumeration>24</spirit:enumeration>
      <spirit:enumeration>28</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>36</spirit:enumeration>
      <spirit:enumeration>40</spirit:enumeration>
      <spirit:enumeration>44</spirit:enumeration>
      <spirit:enumeration>48</spirit:enumeration>
      <spirit:enumeration>52</spirit:enumeration>
      <spirit:enumeration>56</spirit:enumeration>
      <spirit:enumeration>60</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>68</spirit:enumeration>
      <spirit:enumeration>72</spirit:enumeration>
      <spirit:enumeration>76</spirit:enumeration>
      <spirit:enumeration>80</spirit:enumeration>
      <spirit:enumeration>84</spirit:enumeration>
      <spirit:enumeration>88</spirit:enumeration>
      <spirit:enumeration>92</spirit:enumeration>
      <spirit:enumeration>96</spirit:enumeration>
      <spirit:enumeration>100</spirit:enumeration>
      <spirit:enumeration>104</spirit:enumeration>
      <spirit:enumeration>108</spirit:enumeration>
      <spirit:enumeration>112</spirit:enumeration>
      <spirit:enumeration>116</spirit:enumeration>
      <spirit:enumeration>120</spirit:enumeration>
      <spirit:enumeration>124</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>132</spirit:enumeration>
      <spirit:enumeration>136</spirit:enumeration>
      <spirit:enumeration>140</spirit:enumeration>
      <spirit:enumeration>144</spirit:enumeration>
      <spirit:enumeration>148</spirit:enumeration>
      <spirit:enumeration>152</spirit:enumeration>
      <spirit:enumeration>156</spirit:enumeration>
      <spirit:enumeration>160</spirit:enumeration>
      <spirit:enumeration>164</spirit:enumeration>
      <spirit:enumeration>168</spirit:enumeration>
      <spirit:enumeration>172</spirit:enumeration>
      <spirit:enumeration>176</spirit:enumeration>
      <spirit:enumeration>180</spirit:enumeration>
      <spirit:enumeration>184</spirit:enumeration>
      <spirit:enumeration>188</spirit:enumeration>
      <spirit:enumeration>192</spirit:enumeration>
      <spirit:enumeration>196</spirit:enumeration>
      <spirit:enumeration>200</spirit:enumeration>
      <spirit:enumeration>204</spirit:enumeration>
      <spirit:enumeration>208</spirit:enumeration>
      <spirit:enumeration>212</spirit:enumeration>
      <spirit:enumeration>216</spirit:enumeration>
      <spirit:enumeration>220</spirit:enumeration>
      <spirit:enumeration>224</spirit:enumeration>
      <spirit:enumeration>228</spirit:enumeration>
      <spirit:enumeration>232</spirit:enumeration>
      <spirit:enumeration>236</spirit:enumeration>
      <spirit:enumeration>240</spirit:enumeration>
      <spirit:enumeration>244</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_19636e19</spirit:name>
      <spirit:enumeration>Bytes</spirit:enumeration>
      <spirit:enumeration>Kilobytes</spirit:enumeration>
      <spirit:enumeration>Megabytes</spirit:enumeration>
      <spirit:enumeration>Gigabytes</spirit:enumeration>
      <spirit:enumeration>Gigabytes</spirit:enumeration>
      <spirit:enumeration>Terabytes</spirit:enumeration>
      <spirit:enumeration>Petabytes</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_1b40266a</spirit:name>
      <spirit:enumeration>Bytes</spirit:enumeration>
      <spirit:enumeration>Kilobytes</spirit:enumeration>
      <spirit:enumeration>Megabytes</spirit:enumeration>
      <spirit:enumeration>Gigabytes</spirit:enumeration>
      <spirit:enumeration>Terabytes</spirit:enumeration>
      <spirit:enumeration>Petabytes</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_1d42b717</spirit:name>
      <spirit:enumeration>Gen1</spirit:enumeration>
      <spirit:enumeration>Gen2</spirit:enumeration>
      <spirit:enumeration>Gen3</spirit:enumeration>
      <spirit:enumeration>Gen4</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_24b724fb</spirit:name>
      <spirit:enumeration>Basic</spirit:enumeration>
      <spirit:enumeration>Advanced</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_2680037b</spirit:name>
      <spirit:enumeration>MSI-X_Internal</spirit:enumeration>
      <spirit:enumeration>None</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_282334d2</spirit:name>
      <spirit:enumeration>HA0</spirit:enumeration>
      <spirit:enumeration>HA1</spirit:enumeration>
      <spirit:enumeration>SA0</spirit:enumeration>
      <spirit:enumeration>SA1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_2a3233c0</spirit:name>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_2dba17cd</spirit:name>
      <spirit:enumeration>None</spirit:enumeration>
      <spirit:enumeration>Check_Parity</spirit:enumeration>
      <spirit:enumeration>Propagate_Parity</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_2e165dad</spirit:name>
      <spirit:enumeration>0</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>7</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>12</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>20</spirit:enumeration>
      <spirit:enumeration>24</spirit:enumeration>
      <spirit:enumeration>28</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>36</spirit:enumeration>
      <spirit:enumeration>40</spirit:enumeration>
      <spirit:enumeration>44</spirit:enumeration>
      <spirit:enumeration>48</spirit:enumeration>
      <spirit:enumeration>52</spirit:enumeration>
      <spirit:enumeration>56</spirit:enumeration>
      <spirit:enumeration>60</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>68</spirit:enumeration>
      <spirit:enumeration>72</spirit:enumeration>
      <spirit:enumeration>76</spirit:enumeration>
      <spirit:enumeration>80</spirit:enumeration>
      <spirit:enumeration>84</spirit:enumeration>
      <spirit:enumeration>88</spirit:enumeration>
      <spirit:enumeration>92</spirit:enumeration>
      <spirit:enumeration>96</spirit:enumeration>
      <spirit:enumeration>100</spirit:enumeration>
      <spirit:enumeration>104</spirit:enumeration>
      <spirit:enumeration>108</spirit:enumeration>
      <spirit:enumeration>112</spirit:enumeration>
      <spirit:enumeration>116</spirit:enumeration>
      <spirit:enumeration>120</spirit:enumeration>
      <spirit:enumeration>124</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>132</spirit:enumeration>
      <spirit:enumeration>136</spirit:enumeration>
      <spirit:enumeration>140</spirit:enumeration>
      <spirit:enumeration>144</spirit:enumeration>
      <spirit:enumeration>148</spirit:enumeration>
      <spirit:enumeration>152</spirit:enumeration>
      <spirit:enumeration>156</spirit:enumeration>
      <spirit:enumeration>160</spirit:enumeration>
      <spirit:enumeration>164</spirit:enumeration>
      <spirit:enumeration>168</spirit:enumeration>
      <spirit:enumeration>172</spirit:enumeration>
      <spirit:enumeration>176</spirit:enumeration>
      <spirit:enumeration>180</spirit:enumeration>
      <spirit:enumeration>184</spirit:enumeration>
      <spirit:enumeration>188</spirit:enumeration>
      <spirit:enumeration>192</spirit:enumeration>
      <spirit:enumeration>196</spirit:enumeration>
      <spirit:enumeration>200</spirit:enumeration>
      <spirit:enumeration>204</spirit:enumeration>
      <spirit:enumeration>208</spirit:enumeration>
      <spirit:enumeration>212</spirit:enumeration>
      <spirit:enumeration>216</spirit:enumeration>
      <spirit:enumeration>220</spirit:enumeration>
      <spirit:enumeration>224</spirit:enumeration>
      <spirit:enumeration>228</spirit:enumeration>
      <spirit:enumeration>232</spirit:enumeration>
      <spirit:enumeration>236</spirit:enumeration>
      <spirit:enumeration>240</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_2f3cffa2</spirit:name>
      <spirit:enumeration>BAR_1</spirit:enumeration>
      <spirit:enumeration>BAR_2</spirit:enumeration>
      <spirit:enumeration>BAR_3</spirit:enumeration>
      <spirit:enumeration>BAR_4</spirit:enumeration>
      <spirit:enumeration>BAR_5</spirit:enumeration>
      <spirit:enumeration>BAR_1:0</spirit:enumeration>
      <spirit:enumeration>BAR_3:2</spirit:enumeration>
      <spirit:enumeration>BAR_5:4</spirit:enumeration>
      <spirit:enumeration>BAR_0</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_32f888ca</spirit:name>
      <spirit:enumeration>less_than_1us</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_3492ba30</spirit:name>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>12</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>20</spirit:enumeration>
      <spirit:enumeration>24</spirit:enumeration>
      <spirit:enumeration>28</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>36</spirit:enumeration>
      <spirit:enumeration>40</spirit:enumeration>
      <spirit:enumeration>44</spirit:enumeration>
      <spirit:enumeration>48</spirit:enumeration>
      <spirit:enumeration>52</spirit:enumeration>
      <spirit:enumeration>56</spirit:enumeration>
      <spirit:enumeration>60</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>68</spirit:enumeration>
      <spirit:enumeration>72</spirit:enumeration>
      <spirit:enumeration>76</spirit:enumeration>
      <spirit:enumeration>80</spirit:enumeration>
      <spirit:enumeration>84</spirit:enumeration>
      <spirit:enumeration>88</spirit:enumeration>
      <spirit:enumeration>92</spirit:enumeration>
      <spirit:enumeration>96</spirit:enumeration>
      <spirit:enumeration>100</spirit:enumeration>
      <spirit:enumeration>104</spirit:enumeration>
      <spirit:enumeration>108</spirit:enumeration>
      <spirit:enumeration>112</spirit:enumeration>
      <spirit:enumeration>116</spirit:enumeration>
      <spirit:enumeration>120</spirit:enumeration>
      <spirit:enumeration>124</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>132</spirit:enumeration>
      <spirit:enumeration>136</spirit:enumeration>
      <spirit:enumeration>140</spirit:enumeration>
      <spirit:enumeration>144</spirit:enumeration>
      <spirit:enumeration>148</spirit:enumeration>
      <spirit:enumeration>152</spirit:enumeration>
      <spirit:enumeration>156</spirit:enumeration>
      <spirit:enumeration>160</spirit:enumeration>
      <spirit:enumeration>164</spirit:enumeration>
      <spirit:enumeration>168</spirit:enumeration>
      <spirit:enumeration>172</spirit:enumeration>
      <spirit:enumeration>176</spirit:enumeration>
      <spirit:enumeration>180</spirit:enumeration>
      <spirit:enumeration>184</spirit:enumeration>
      <spirit:enumeration>188</spirit:enumeration>
      <spirit:enumeration>192</spirit:enumeration>
      <spirit:enumeration>196</spirit:enumeration>
      <spirit:enumeration>200</spirit:enumeration>
      <spirit:enumeration>204</spirit:enumeration>
      <spirit:enumeration>208</spirit:enumeration>
      <spirit:enumeration>212</spirit:enumeration>
      <spirit:enumeration>216</spirit:enumeration>
      <spirit:enumeration>220</spirit:enumeration>
      <spirit:enumeration>224</spirit:enumeration>
      <spirit:enumeration>228</spirit:enumeration>
      <spirit:enumeration>232</spirit:enumeration>
      <spirit:enumeration>236</spirit:enumeration>
      <spirit:enumeration>240</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_3a23197b</spirit:name>
      <spirit:enumeration>Bytes</spirit:enumeration>
      <spirit:enumeration>Kilobytes</spirit:enumeration>
      <spirit:enumeration>Megabytes</spirit:enumeration>
      <spirit:enumeration>Gigabytes</spirit:enumeration>
      <spirit:enumeration>Exabytes</spirit:enumeration>
      <spirit:enumeration>Terabytes</spirit:enumeration>
      <spirit:enumeration>Petabytes</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_3ca2cbc7</spirit:name>
      <spirit:enumeration>BAR_0</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_4216f3e4</spirit:name>
      <spirit:enumeration>Other_memory_controller</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_4453f333</spirit:name>
      <spirit:enumeration>None</spirit:enumeration>
      <spirit:enumeration>Extended_Small</spirit:enumeration>
      <spirit:enumeration>Extended_Large</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_4665eb01</spirit:name>
      <spirit:enumeration>0</spirit:enumeration>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>3</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>5</spirit:enumeration>
      <spirit:enumeration>6</spirit:enumeration>
      <spirit:enumeration>7</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_4687dd86</spirit:name>
      <spirit:enumeration>None</spirit:enumeration>
      <spirit:enumeration>PCIE</spirit:enumeration>
      <spirit:enumeration>CCIX</spirit:enumeration>
      <spirit:enumeration>DMA</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_47140c0d</spirit:name>
      <spirit:enumeration>0000</spirit:enumeration>
      <spirit:enumeration>0001</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_523e4496</spirit:name>
      <spirit:enumeration>BEBC20</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_52889bb4</spirit:name>
      <spirit:enumeration>62.5_MHz</spirit:enumeration>
      <spirit:enumeration>100_MHz</spirit:enumeration>
      <spirit:enumeration>125_MHz</spirit:enumeration>
      <spirit:enumeration>250_MHz</spirit:enumeration>
      <spirit:enumeration>500_MHz</spirit:enumeration>
      <spirit:enumeration>1000_MHz</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_52d29139</spirit:name>
      <spirit:enumeration>Bytes</spirit:enumeration>
      <spirit:enumeration>Kilobytes</spirit:enumeration>
      <spirit:enumeration>Megabytes</spirit:enumeration>
      <spirit:enumeration>Gigabytes</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_589df8e9</spirit:name>
      <spirit:enumeration>RAM</spirit:enumeration>
      <spirit:enumeration>Other_memory_controller</spirit:enumeration>
      <spirit:enumeration>Flash</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_5a9e37cd</spirit:name>
      <spirit:enumeration>Device_Memory</spirit:enumeration>
      <spirit:enumeration>Normal_Non_Cacheable_Memory</spirit:enumeration>
      <spirit:enumeration>Normal_Cacheable_Memory</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_5b1a6f6b</spirit:name>
      <spirit:enumeration>None</spirit:enumeration>
      <spirit:enumeration>Single_Port_Streaming</spirit:enumeration>
      <spirit:enumeration>Dual_Port_Streaming</spirit:enumeration>
      <spirit:enumeration>Single_Port_DMA</spirit:enumeration>
      <spirit:enumeration>Dual_Port_DMA</spirit:enumeration>
      <spirit:enumeration>Root_Port_DMA</spirit:enumeration>
      <spirit:enumeration>Single_Port_CCIX</spirit:enumeration>
      <spirit:enumeration>Dual_Port_CCIX</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_5e45706a</spirit:name>
      <spirit:enumeration>1_vector</spirit:enumeration>
      <spirit:enumeration>2_vectors</spirit:enumeration>
      <spirit:enumeration>4_vectors</spirit:enumeration>
      <spirit:enumeration>8_vectors</spirit:enumeration>
      <spirit:enumeration>16_vectors</spirit:enumeration>
      <spirit:enumeration>32_vectors</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_61bc5fcf</spirit:name>
      <spirit:enumeration>0</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>7</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>12</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>20</spirit:enumeration>
      <spirit:enumeration>24</spirit:enumeration>
      <spirit:enumeration>28</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>36</spirit:enumeration>
      <spirit:enumeration>40</spirit:enumeration>
      <spirit:enumeration>44</spirit:enumeration>
      <spirit:enumeration>48</spirit:enumeration>
      <spirit:enumeration>52</spirit:enumeration>
      <spirit:enumeration>56</spirit:enumeration>
      <spirit:enumeration>60</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>68</spirit:enumeration>
      <spirit:enumeration>72</spirit:enumeration>
      <spirit:enumeration>76</spirit:enumeration>
      <spirit:enumeration>80</spirit:enumeration>
      <spirit:enumeration>84</spirit:enumeration>
      <spirit:enumeration>88</spirit:enumeration>
      <spirit:enumeration>92</spirit:enumeration>
      <spirit:enumeration>96</spirit:enumeration>
      <spirit:enumeration>100</spirit:enumeration>
      <spirit:enumeration>104</spirit:enumeration>
      <spirit:enumeration>108</spirit:enumeration>
      <spirit:enumeration>112</spirit:enumeration>
      <spirit:enumeration>116</spirit:enumeration>
      <spirit:enumeration>120</spirit:enumeration>
      <spirit:enumeration>124</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>132</spirit:enumeration>
      <spirit:enumeration>136</spirit:enumeration>
      <spirit:enumeration>140</spirit:enumeration>
      <spirit:enumeration>144</spirit:enumeration>
      <spirit:enumeration>148</spirit:enumeration>
      <spirit:enumeration>152</spirit:enumeration>
      <spirit:enumeration>156</spirit:enumeration>
      <spirit:enumeration>160</spirit:enumeration>
      <spirit:enumeration>164</spirit:enumeration>
      <spirit:enumeration>168</spirit:enumeration>
      <spirit:enumeration>172</spirit:enumeration>
      <spirit:enumeration>176</spirit:enumeration>
      <spirit:enumeration>180</spirit:enumeration>
      <spirit:enumeration>184</spirit:enumeration>
      <spirit:enumeration>188</spirit:enumeration>
      <spirit:enumeration>192</spirit:enumeration>
      <spirit:enumeration>196</spirit:enumeration>
      <spirit:enumeration>200</spirit:enumeration>
      <spirit:enumeration>204</spirit:enumeration>
      <spirit:enumeration>208</spirit:enumeration>
      <spirit:enumeration>212</spirit:enumeration>
      <spirit:enumeration>216</spirit:enumeration>
      <spirit:enumeration>220</spirit:enumeration>
      <spirit:enumeration>224</spirit:enumeration>
      <spirit:enumeration>228</spirit:enumeration>
      <spirit:enumeration>232</spirit:enumeration>
      <spirit:enumeration>236</spirit:enumeration>
      <spirit:enumeration>240</spirit:enumeration>
      <spirit:enumeration>244</spirit:enumeration>
      <spirit:enumeration>248</spirit:enumeration>
      <spirit:enumeration>252</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_64463d26</spirit:name>
      <spirit:enumeration>62.5_MHz</spirit:enumeration>
      <spirit:enumeration>100_MHz</spirit:enumeration>
      <spirit:enumeration>125_MHz</spirit:enumeration>
      <spirit:enumeration>250_MHz</spirit:enumeration>
      <spirit:enumeration>500_MHz</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_65a71186</spirit:name>
      <spirit:enumeration>PPLL</spirit:enumeration>
      <spirit:enumeration>RPLL</spirit:enumeration>
      <spirit:enumeration>APLL</spirit:enumeration>
      <spirit:enumeration>NPLL</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_661c4a03</spirit:name>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6b979ebc</spirit:name>
      <spirit:enumeration>250</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6f5507b7</spirit:name>
      <spirit:enumeration>None</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_78df0f14</spirit:name>
      <spirit:enumeration>62.5_MHz</spirit:enumeration>
      <spirit:enumeration>100_MHz</spirit:enumeration>
      <spirit:enumeration>125_MHz</spirit:enumeration>
      <spirit:enumeration>250_MHz</spirit:enumeration>
      <spirit:enumeration>500_MHz</spirit:enumeration>
      <spirit:enumeration>1000_MHz</spirit:enumeration>
      <spirit:enumeration>312.5_MHz</spirit:enumeration>
      <spirit:enumeration>390.625_MHz</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_7d45a81a</spirit:name>
      <spirit:enumeration>128_bytes</spirit:enumeration>
      <spirit:enumeration>256_bytes</spirit:enumeration>
      <spirit:enumeration>512_bytes</spirit:enumeration>
      <spirit:enumeration>1024_bytes</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_7e60966b</spirit:name>
      <spirit:enumeration>2.5_GT/s</spirit:enumeration>
      <spirit:enumeration>5.0_GT/s</spirit:enumeration>
      <spirit:enumeration>8.0_GT/s</spirit:enumeration>
      <spirit:enumeration>16.0_GT/s</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_81a1639d</spirit:name>
      <spirit:enumeration>DWORD_Aligned</spirit:enumeration>
      <spirit:enumeration>Address_Aligned</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_81ddc592</spirit:name>
      <spirit:enumeration>Kilobytes</spirit:enumeration>
      <spirit:enumeration>Megabytes</spirit:enumeration>
      <spirit:enumeration>Gigabytes</spirit:enumeration>
      <spirit:enumeration>Terabytes</spirit:enumeration>
      <spirit:enumeration>Petabytes</spirit:enumeration>
      <spirit:enumeration>Exabytes</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_82d9452f</spirit:name>
      <spirit:enumeration>0</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>7</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>12</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>20</spirit:enumeration>
      <spirit:enumeration>24</spirit:enumeration>
      <spirit:enumeration>28</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>36</spirit:enumeration>
      <spirit:enumeration>40</spirit:enumeration>
      <spirit:enumeration>44</spirit:enumeration>
      <spirit:enumeration>48</spirit:enumeration>
      <spirit:enumeration>52</spirit:enumeration>
      <spirit:enumeration>56</spirit:enumeration>
      <spirit:enumeration>60</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>68</spirit:enumeration>
      <spirit:enumeration>72</spirit:enumeration>
      <spirit:enumeration>76</spirit:enumeration>
      <spirit:enumeration>80</spirit:enumeration>
      <spirit:enumeration>84</spirit:enumeration>
      <spirit:enumeration>88</spirit:enumeration>
      <spirit:enumeration>92</spirit:enumeration>
      <spirit:enumeration>96</spirit:enumeration>
      <spirit:enumeration>100</spirit:enumeration>
      <spirit:enumeration>104</spirit:enumeration>
      <spirit:enumeration>108</spirit:enumeration>
      <spirit:enumeration>112</spirit:enumeration>
      <spirit:enumeration>116</spirit:enumeration>
      <spirit:enumeration>120</spirit:enumeration>
      <spirit:enumeration>124</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>132</spirit:enumeration>
      <spirit:enumeration>136</spirit:enumeration>
      <spirit:enumeration>140</spirit:enumeration>
      <spirit:enumeration>144</spirit:enumeration>
      <spirit:enumeration>148</spirit:enumeration>
      <spirit:enumeration>152</spirit:enumeration>
      <spirit:enumeration>156</spirit:enumeration>
      <spirit:enumeration>160</spirit:enumeration>
      <spirit:enumeration>164</spirit:enumeration>
      <spirit:enumeration>168</spirit:enumeration>
      <spirit:enumeration>172</spirit:enumeration>
      <spirit:enumeration>176</spirit:enumeration>
      <spirit:enumeration>180</spirit:enumeration>
      <spirit:enumeration>184</spirit:enumeration>
      <spirit:enumeration>188</spirit:enumeration>
      <spirit:enumeration>192</spirit:enumeration>
      <spirit:enumeration>196</spirit:enumeration>
      <spirit:enumeration>200</spirit:enumeration>
      <spirit:enumeration>204</spirit:enumeration>
      <spirit:enumeration>208</spirit:enumeration>
      <spirit:enumeration>212</spirit:enumeration>
      <spirit:enumeration>216</spirit:enumeration>
      <spirit:enumeration>220</spirit:enumeration>
      <spirit:enumeration>224</spirit:enumeration>
      <spirit:enumeration>228</spirit:enumeration>
      <spirit:enumeration>232</spirit:enumeration>
      <spirit:enumeration>236</spirit:enumeration>
      <spirit:enumeration>240</spirit:enumeration>
      <spirit:enumeration>244</spirit:enumeration>
      <spirit:enumeration>248</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_847d868a</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>3</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>5</spirit:enumeration>
      <spirit:enumeration>6</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_84ab74a8</spirit:name>
      <spirit:enumeration>REF_CLK</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_8526b8a0</spirit:name>
      <spirit:enumeration>0</spirit:enumeration>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>3</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>5</spirit:enumeration>
      <spirit:enumeration>6</spirit:enumeration>
      <spirit:enumeration>7</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>9</spirit:enumeration>
      <spirit:enumeration>10</spirit:enumeration>
      <spirit:enumeration>11</spirit:enumeration>
      <spirit:enumeration>12</spirit:enumeration>
      <spirit:enumeration>13</spirit:enumeration>
      <spirit:enumeration>14</spirit:enumeration>
      <spirit:enumeration>15</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_86c5d341</spirit:name>
      <spirit:enumeration>500</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_872b8df7</spirit:name>
      <spirit:enumeration>ST_Table_not_present</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_8aad6ae4</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_8adc6510</spirit:name>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>12</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>20</spirit:enumeration>
      <spirit:enumeration>24</spirit:enumeration>
      <spirit:enumeration>28</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>36</spirit:enumeration>
      <spirit:enumeration>40</spirit:enumeration>
      <spirit:enumeration>44</spirit:enumeration>
      <spirit:enumeration>48</spirit:enumeration>
      <spirit:enumeration>52</spirit:enumeration>
      <spirit:enumeration>56</spirit:enumeration>
      <spirit:enumeration>60</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>68</spirit:enumeration>
      <spirit:enumeration>72</spirit:enumeration>
      <spirit:enumeration>76</spirit:enumeration>
      <spirit:enumeration>80</spirit:enumeration>
      <spirit:enumeration>84</spirit:enumeration>
      <spirit:enumeration>88</spirit:enumeration>
      <spirit:enumeration>92</spirit:enumeration>
      <spirit:enumeration>96</spirit:enumeration>
      <spirit:enumeration>100</spirit:enumeration>
      <spirit:enumeration>104</spirit:enumeration>
      <spirit:enumeration>108</spirit:enumeration>
      <spirit:enumeration>112</spirit:enumeration>
      <spirit:enumeration>116</spirit:enumeration>
      <spirit:enumeration>120</spirit:enumeration>
      <spirit:enumeration>124</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>132</spirit:enumeration>
      <spirit:enumeration>136</spirit:enumeration>
      <spirit:enumeration>140</spirit:enumeration>
      <spirit:enumeration>144</spirit:enumeration>
      <spirit:enumeration>148</spirit:enumeration>
      <spirit:enumeration>152</spirit:enumeration>
      <spirit:enumeration>156</spirit:enumeration>
      <spirit:enumeration>160</spirit:enumeration>
      <spirit:enumeration>164</spirit:enumeration>
      <spirit:enumeration>168</spirit:enumeration>
      <spirit:enumeration>172</spirit:enumeration>
      <spirit:enumeration>176</spirit:enumeration>
      <spirit:enumeration>180</spirit:enumeration>
      <spirit:enumeration>184</spirit:enumeration>
      <spirit:enumeration>188</spirit:enumeration>
      <spirit:enumeration>192</spirit:enumeration>
      <spirit:enumeration>196</spirit:enumeration>
      <spirit:enumeration>200</spirit:enumeration>
      <spirit:enumeration>204</spirit:enumeration>
      <spirit:enumeration>208</spirit:enumeration>
      <spirit:enumeration>212</spirit:enumeration>
      <spirit:enumeration>216</spirit:enumeration>
      <spirit:enumeration>220</spirit:enumeration>
      <spirit:enumeration>224</spirit:enumeration>
      <spirit:enumeration>228</spirit:enumeration>
      <spirit:enumeration>232</spirit:enumeration>
      <spirit:enumeration>236</spirit:enumeration>
      <spirit:enumeration>240</spirit:enumeration>
      <spirit:enumeration>244</spirit:enumeration>
      <spirit:enumeration>248</spirit:enumeration>
      <spirit:enumeration>252</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_8af5a703</spirit:name>
      <spirit:enumeration>0</spirit:enumeration>
      <spirit:enumeration>1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_95bed110</spirit:name>
      <spirit:enumeration>DWORD_Aligned</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_971c123c</spirit:name>
      <spirit:enumeration>X4</spirit:enumeration>
      <spirit:enumeration>X8</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_990df235</spirit:name>
      <spirit:enumeration>625</spirit:enumeration>
      <spirit:enumeration>781.25</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_994b74c9</spirit:name>
      <spirit:enumeration>Other_or_Non_Specified_Memory_Type</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d16c2c5</spirit:name>
      <spirit:enumeration>250_MHz</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9fec6b7c</spirit:name>
      <spirit:enumeration>312.5_MHz</spirit:enumeration>
      <spirit:enumeration>390.625_MHz</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_a11b979f</spirit:name>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_a97fc1a0</spirit:name>
      <spirit:enumeration>None</spirit:enumeration>
      <spirit:enumeration>PCIE</spirit:enumeration>
      <spirit:enumeration>CCIX</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_aa031417</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>3</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_abb9f30d</spirit:name>
      <spirit:enumeration>PCI_Express_Endpoint_device</spirit:enumeration>
      <spirit:enumeration>Legacy_PCI_Express_Endpoint_device</spirit:enumeration>
      <spirit:enumeration>Root_Port_of_PCI_Express_Root_Complex</spirit:enumeration>
      <spirit:enumeration>Switch_Port-Upstream</spirit:enumeration>
      <spirit:enumeration>Switch_Port-Downstream</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ad1fea8a</spirit:name>
      <spirit:enumeration>Bytes</spirit:enumeration>
      <spirit:enumeration>Kilobytes</spirit:enumeration>
      <spirit:enumeration>Megabytes</spirit:enumeration>
      <spirit:enumeration>Gigabytes</spirit:enumeration>
      <spirit:enumeration>Exabytes</spirit:enumeration>
      <spirit:enumeration>Terabytes</spirit:enumeration>
      <spirit:enumeration>Petabytes</spirit:enumeration>
      <spirit:enumeration>Petabytes</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ae52e88e</spirit:name>
      <spirit:enumeration>Gen1</spirit:enumeration>
      <spirit:enumeration>Gen2</spirit:enumeration>
      <spirit:enumeration>Gen3</spirit:enumeration>
      <spirit:enumeration>Gen4</spirit:enumeration>
      <spirit:enumeration>Gen3</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ae9f88f6</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_af38333b</spirit:name>
      <spirit:enumeration>16</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_b1103909</spirit:name>
      <spirit:enumeration>HA</spirit:enumeration>
      <spirit:enumeration>SA</spirit:enumeration>
      <spirit:enumeration>None</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_b276ce5b</spirit:name>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>12</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>20</spirit:enumeration>
      <spirit:enumeration>24</spirit:enumeration>
      <spirit:enumeration>28</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>36</spirit:enumeration>
      <spirit:enumeration>40</spirit:enumeration>
      <spirit:enumeration>44</spirit:enumeration>
      <spirit:enumeration>48</spirit:enumeration>
      <spirit:enumeration>52</spirit:enumeration>
      <spirit:enumeration>56</spirit:enumeration>
      <spirit:enumeration>60</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>68</spirit:enumeration>
      <spirit:enumeration>72</spirit:enumeration>
      <spirit:enumeration>76</spirit:enumeration>
      <spirit:enumeration>80</spirit:enumeration>
      <spirit:enumeration>84</spirit:enumeration>
      <spirit:enumeration>88</spirit:enumeration>
      <spirit:enumeration>92</spirit:enumeration>
      <spirit:enumeration>96</spirit:enumeration>
      <spirit:enumeration>100</spirit:enumeration>
      <spirit:enumeration>104</spirit:enumeration>
      <spirit:enumeration>108</spirit:enumeration>
      <spirit:enumeration>112</spirit:enumeration>
      <spirit:enumeration>116</spirit:enumeration>
      <spirit:enumeration>120</spirit:enumeration>
      <spirit:enumeration>124</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>132</spirit:enumeration>
      <spirit:enumeration>136</spirit:enumeration>
      <spirit:enumeration>140</spirit:enumeration>
      <spirit:enumeration>144</spirit:enumeration>
      <spirit:enumeration>148</spirit:enumeration>
      <spirit:enumeration>152</spirit:enumeration>
      <spirit:enumeration>156</spirit:enumeration>
      <spirit:enumeration>160</spirit:enumeration>
      <spirit:enumeration>164</spirit:enumeration>
      <spirit:enumeration>168</spirit:enumeration>
      <spirit:enumeration>172</spirit:enumeration>
      <spirit:enumeration>176</spirit:enumeration>
      <spirit:enumeration>180</spirit:enumeration>
      <spirit:enumeration>184</spirit:enumeration>
      <spirit:enumeration>188</spirit:enumeration>
      <spirit:enumeration>192</spirit:enumeration>
      <spirit:enumeration>196</spirit:enumeration>
      <spirit:enumeration>200</spirit:enumeration>
      <spirit:enumeration>204</spirit:enumeration>
      <spirit:enumeration>208</spirit:enumeration>
      <spirit:enumeration>212</spirit:enumeration>
      <spirit:enumeration>216</spirit:enumeration>
      <spirit:enumeration>220</spirit:enumeration>
      <spirit:enumeration>224</spirit:enumeration>
      <spirit:enumeration>228</spirit:enumeration>
      <spirit:enumeration>232</spirit:enumeration>
      <spirit:enumeration>236</spirit:enumeration>
      <spirit:enumeration>240</spirit:enumeration>
      <spirit:enumeration>244</spirit:enumeration>
      <spirit:enumeration>248</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_bf203f7e</spirit:name>
      <spirit:enumeration>MSI-X_External</spirit:enumeration>
      <spirit:enumeration>MSI-X_Internal</spirit:enumeration>
      <spirit:enumeration>MSI-X_AXI4-Stream</spirit:enumeration>
      <spirit:enumeration>None</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_bfe210ea</spirit:name>
      <spirit:enumeration>80</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_c04c03e9</spirit:name>
      <spirit:enumeration>512</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_c15e8c67</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_c3d223d9</spirit:name>
      <spirit:enumeration>Memory</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_c48844ab</spirit:name>
      <spirit:enumeration>AXI_Bridge_Master</spirit:enumeration>
      <spirit:enumeration>DMA</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_c59e6346</spirit:name>
      <spirit:enumeration>0</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>7</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>12</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>20</spirit:enumeration>
      <spirit:enumeration>24</spirit:enumeration>
      <spirit:enumeration>28</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>36</spirit:enumeration>
      <spirit:enumeration>40</spirit:enumeration>
      <spirit:enumeration>44</spirit:enumeration>
      <spirit:enumeration>48</spirit:enumeration>
      <spirit:enumeration>52</spirit:enumeration>
      <spirit:enumeration>56</spirit:enumeration>
      <spirit:enumeration>60</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>68</spirit:enumeration>
      <spirit:enumeration>72</spirit:enumeration>
      <spirit:enumeration>76</spirit:enumeration>
      <spirit:enumeration>80</spirit:enumeration>
      <spirit:enumeration>84</spirit:enumeration>
      <spirit:enumeration>88</spirit:enumeration>
      <spirit:enumeration>92</spirit:enumeration>
      <spirit:enumeration>96</spirit:enumeration>
      <spirit:enumeration>100</spirit:enumeration>
      <spirit:enumeration>104</spirit:enumeration>
      <spirit:enumeration>108</spirit:enumeration>
      <spirit:enumeration>112</spirit:enumeration>
      <spirit:enumeration>116</spirit:enumeration>
      <spirit:enumeration>120</spirit:enumeration>
      <spirit:enumeration>124</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>132</spirit:enumeration>
      <spirit:enumeration>136</spirit:enumeration>
      <spirit:enumeration>140</spirit:enumeration>
      <spirit:enumeration>144</spirit:enumeration>
      <spirit:enumeration>148</spirit:enumeration>
      <spirit:enumeration>152</spirit:enumeration>
      <spirit:enumeration>156</spirit:enumeration>
      <spirit:enumeration>160</spirit:enumeration>
      <spirit:enumeration>164</spirit:enumeration>
      <spirit:enumeration>168</spirit:enumeration>
      <spirit:enumeration>172</spirit:enumeration>
      <spirit:enumeration>176</spirit:enumeration>
      <spirit:enumeration>180</spirit:enumeration>
      <spirit:enumeration>184</spirit:enumeration>
      <spirit:enumeration>188</spirit:enumeration>
      <spirit:enumeration>192</spirit:enumeration>
      <spirit:enumeration>196</spirit:enumeration>
      <spirit:enumeration>200</spirit:enumeration>
      <spirit:enumeration>204</spirit:enumeration>
      <spirit:enumeration>208</spirit:enumeration>
      <spirit:enumeration>212</spirit:enumeration>
      <spirit:enumeration>216</spirit:enumeration>
      <spirit:enumeration>220</spirit:enumeration>
      <spirit:enumeration>224</spirit:enumeration>
      <spirit:enumeration>228</spirit:enumeration>
      <spirit:enumeration>232</spirit:enumeration>
      <spirit:enumeration>236</spirit:enumeration>
      <spirit:enumeration>240</spirit:enumeration>
      <spirit:enumeration>244</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_c9f935b9</spirit:name>
      <spirit:enumeration>Bytes</spirit:enumeration>
      <spirit:enumeration>Kilobytes</spirit:enumeration>
      <spirit:enumeration>Megabytes</spirit:enumeration>
      <spirit:enumeration>Gigabytes</spirit:enumeration>
      <spirit:enumeration>Terabytes</spirit:enumeration>
      <spirit:enumeration>Petabytes</spirit:enumeration>
      <spirit:enumeration>Exabytes</spirit:enumeration>
      <spirit:enumeration>Bytes</spirit:enumeration>
      <spirit:enumeration>Kilobytes</spirit:enumeration>
      <spirit:enumeration>Megabytes</spirit:enumeration>
      <spirit:enumeration>Gigabytes</spirit:enumeration>
      <spirit:enumeration>Terabytes</spirit:enumeration>
      <spirit:enumeration>Petabytes</spirit:enumeration>
      <spirit:enumeration>Exabytes</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ca005b72</spirit:name>
      <spirit:enumeration>No_ASPM</spirit:enumeration>
      <spirit:enumeration>L1_Supported</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ca108395</spirit:name>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_d1e1a340</spirit:name>
      <spirit:enumeration>Kilobytes</spirit:enumeration>
      <spirit:enumeration>Megabytes</spirit:enumeration>
      <spirit:enumeration>Gigabytes</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_d242b00f</spirit:name>
      <spirit:enumeration>Enabled</spirit:enumeration>
      <spirit:enumeration>Disabled</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_d399055a</spirit:name>
      <spirit:enumeration>less_than_64ns</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_d53faa96</spirit:name>
      <spirit:enumeration>100_MHz</spirit:enumeration>
      <spirit:enumeration>125_MHz</spirit:enumeration>
      <spirit:enumeration>250_MHz</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_dc29db27</spirit:name>
      <spirit:enumeration>Device_was_built_before_Class_Code_definitions_were_finalized</spirit:enumeration>
      <spirit:enumeration>Mass_storage_controller</spirit:enumeration>
      <spirit:enumeration>Network_controller</spirit:enumeration>
      <spirit:enumeration>Display_controller</spirit:enumeration>
      <spirit:enumeration>Multimedia_device</spirit:enumeration>
      <spirit:enumeration>Memory_controller</spirit:enumeration>
      <spirit:enumeration>Bridge_device</spirit:enumeration>
      <spirit:enumeration>Simple_communication_controllers</spirit:enumeration>
      <spirit:enumeration>Base_system_peripherals</spirit:enumeration>
      <spirit:enumeration>Input_devices</spirit:enumeration>
      <spirit:enumeration>Docking_stations</spirit:enumeration>
      <spirit:enumeration>Processors</spirit:enumeration>
      <spirit:enumeration>Serial_bus_controllers</spirit:enumeration>
      <spirit:enumeration>Wireless_controller</spirit:enumeration>
      <spirit:enumeration>Intelligent_I/O_controllers</spirit:enumeration>
      <spirit:enumeration>Satellite_communication_controllers</spirit:enumeration>
      <spirit:enumeration>Encryption/Decryption_controllers</spirit:enumeration>
      <spirit:enumeration>Data_acquisition_and_signal_processing_controllers</spirit:enumeration>
      <spirit:enumeration>Device_does_not_fit_in_any_defined_classes</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ded3c134</spirit:name>
      <spirit:enumeration>64bits</spirit:enumeration>
      <spirit:enumeration>128bits</spirit:enumeration>
      <spirit:enumeration>256bits</spirit:enumeration>
      <spirit:enumeration>512bits</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_e3083b76</spirit:name>
      <spirit:enumeration>DMA</spirit:enumeration>
      <spirit:enumeration>AXI_Bridge</spirit:enumeration>
      <spirit:enumeration>QDMA</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_e57271ab</spirit:name>
      <spirit:enumeration>SRNS</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_e7c484ae</spirit:name>
      <spirit:enumeration>TRUE</spirit:enumeration>
      <spirit:enumeration>FALSE</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_e9cf6440</spirit:name>
      <spirit:enumeration>Disabled</spirit:enumeration>
      <spirit:enumeration>32bit_Enabled</spirit:enumeration>
      <spirit:enumeration>64bit_Enabled</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ea588113</spirit:name>
      <spirit:enumeration>Bytes</spirit:enumeration>
      <spirit:enumeration>Kilobytes</spirit:enumeration>
      <spirit:enumeration>Megabytes</spirit:enumeration>
      <spirit:enumeration>Gigabytes</spirit:enumeration>
      <spirit:enumeration>Terabytes</spirit:enumeration>
      <spirit:enumeration>Petabytes</spirit:enumeration>
      <spirit:enumeration>Exabytes</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ebbb361b</spirit:name>
      <spirit:enumeration>AXI_Bridge_Master</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_f1174048</spirit:name>
      <spirit:enumeration>NONE</spirit:enumeration>
      <spirit:enumeration>INTA</spirit:enumeration>
      <spirit:enumeration>INTB</spirit:enumeration>
      <spirit:enumeration>INTC</spirit:enumeration>
      <spirit:enumeration>INTD</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_f482b1bc</spirit:name>
      <spirit:enumeration>2FAF080</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_f9f7dc52</spirit:name>
      <spirit:enumeration>Memory_controller</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_fb269cb9</spirit:name>
      <spirit:enumeration>Address_Aligned</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_fc3456a9</spirit:name>
      <spirit:enumeration>Disabled</spirit:enumeration>
      <spirit:enumeration>Enabled</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_fd754d51</spirit:name>
      <spirit:enumeration>JTAG</spirit:enumeration>
      <spirit:enumeration>PCIE</spirit:enumeration>
      <spirit:enumeration>PL</spirit:enumeration>
      <spirit:enumeration>AURORA</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_fde36331</spirit:name>
      <spirit:enumeration>Kilobytes</spirit:enumeration>
      <spirit:enumeration>Megabytes</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_04d9b30d</spirit:name>
      <spirit:enumeration spirit:text="AXI_Memory_Mapped">AXI4</spirit:enumeration>
      <spirit:enumeration spirit:text="AXI_Stream">AXI4S</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_45a0ba2a</spirit:name>
      <spirit:enumeration spirit:text="REFCLK0">0</spirit:enumeration>
      <spirit:enumeration spirit:text="REFCLK1">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_4873554b</spirit:name>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_65152417</spirit:name>
      <spirit:enumeration spirit:text="16KB">0</spirit:enumeration>
      <spirit:enumeration spirit:text="32KB">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_aa8aa837</spirit:name>
      <spirit:enumeration spirit:text="64">0</spirit:enumeration>
      <spirit:enumeration spirit:text="127">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_c3ba835e</spirit:name>
      <spirit:enumeration spirit:text="NONE">NONE</spirit:enumeration>
      <spirit:enumeration spirit:text="HSDP0_GT">HSDP0</spirit:enumeration>
      <spirit:enumeration spirit:text="HSDP1_GT">HSDP1</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_elaboratesubcores_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip_0/bd_f512_cpm_0_0_gt_quad_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_0/bd_f512_cpm_0_0_gt_quad_0.xml</spirit:name>
        <spirit:userFileType>xml</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_1/bd_f512_cpm_0_0_gt_quad_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_1/bd_f512_cpm_0_0_gt_quad_1.xml</spirit:name>
        <spirit:userFileType>xml</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_axi4mm_axi_bridge.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_dma_debug_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_dma_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_dma_defines.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_dma_pcie_mdma_fab.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_dma_pcie_xdma_fab.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_dma_reg.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_interface.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_mdma_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_mdma_reg.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_dma_attr_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad00_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad01_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad0_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad10_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad11_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad12_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad13_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad22_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad23_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad2_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_txfir_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_xpipe_wires.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_xpipe0_wires.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_xpipe1_wires.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_xpipe2_wires.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_xpipe3_wires.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_pciecoredefines.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/cpm4_v1_0_vl_rfs.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_cpm4.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/cpm4_v1_0_4_dpll_fd_cal.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/verilog/xdma0_wrapper.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>synth/bd_f512_cpm_0_0_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/verilog/bd_f512_cpm_0_0_core_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:exportedName>bd_f512_cpm_0_0_core_top</spirit:exportedName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/bd_f512_cpm_0_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_axi4mm_axi_bridge.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_dma_debug_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_dma_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_dma_defines.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_dma_pcie_mdma_fab.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_dma_pcie_xdma_fab.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_dma_reg.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_interface.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_mdma_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_mdma_reg.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_dma_attr_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad00_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad01_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad0_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad10_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad11_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad12_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad13_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad22_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad23_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_gt_quad2_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_txfir_inst.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_xpipe_wires.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_xpipe0_wires.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_xpipe1_wires.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_xpipe2_wires.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_v1_0_4_xpipe3_wires.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/verilog/cpm4_pciecoredefines.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../ipshared/67a1/hdl/cpm4_v1_0_vl_rfs.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>cpm4_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/verilog/xdma0_wrapper.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/verilog/bd_f512_cpm_0_0_core_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:exportedName>bd_f512_cpm_0_0_core_top</spirit:exportedName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/bd_f512_cpm_0_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_hardwarehandoff_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/bd_f512_cpm_0_0.hwdef</spirit:name>
        <spirit:userFileType>hwdef</spirit:userFileType>
        <spirit:userFileType>USED_IN_hw_handoff</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>cpm_data.cdo</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_hw_handoff</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>cpm_data_sim.cdo</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>cpm_data_sim_dma.cdo</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Versal ACAP CPM 4 supports CPM4  integrated block in PCIe, DMA and CCIX modes</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>PS_PCIE_ROOT_RESET1_IO</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.PS_PCIE_ROOT_RESET1_IO">None</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.PS_PCIE_ROOT_RESET1_IO">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PS_PCIE_ROOT_RESET2_IO</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.PS_PCIE_ROOT_RESET2_IO">None</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.PS_PCIE_ROOT_RESET2_IO">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PS_PCIE_RESET_ENABLE</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PS_PCIE_RESET_ENABLE">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:parameterUsage>hw_handoff</xilinx:parameterUsage>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PS_HSDP_MODE</spirit:name>
      <spirit:displayName>HSDP Mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.PS_HSDP_MODE" spirit:choiceRef="choice_pairs_c3ba835e">NONE</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.PS_HSDP_MODE">false</xilinx:isEnabled>
          </xilinx:enablement>
          <xilinx:parameterUsage>hw_handoff</xilinx:parameterUsage>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PS_HSDP_INGRESS_TRAFFIC</spirit:name>
      <spirit:displayName>HSDP INGRESS traffic path</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.PS_HSDP_INGRESS_TRAFFIC" spirit:choiceRef="choice_list_fd754d51">JTAG</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:parameterUsage>hw_handoff</xilinx:parameterUsage>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PS_HSDP_EGRESS_TRAFFIC</spirit:name>
      <spirit:displayName>HSDP EGRESS traffic path</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.PS_HSDP_EGRESS_TRAFFIC" spirit:choiceRef="choice_list_fd754d51">JTAG</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:parameterUsage>hw_handoff</xilinx:parameterUsage>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AURORA_LINE_RATE_GPBS</spirit:name>
      <spirit:displayName>Line Rate (Gbps)</spirit:displayName>
      <spirit:value spirit:format="float" spirit:resolve="user" spirit:id="PARAM_VALUE.AURORA_LINE_RATE_GPBS">12.5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:parameterUsage>hw_handoff</xilinx:parameterUsage>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GT_REFCLK_MHZ</spirit:name>
      <spirit:displayName>GT Refclk (MHz)</spirit:displayName>
      <spirit:value spirit:format="float" spirit:resolve="user" spirit:id="PARAM_VALUE.GT_REFCLK_MHZ" spirit:minimum="50.000000" spirit:maximum="250.000000">156.25</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:parameterUsage>hw_handoff</xilinx:parameterUsage>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PS_USE_PS_NOC_PCI_0</spirit:name>
      <spirit:displayName>Enable CPM PCIe to NOC interface 0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PS_USE_PS_NOC_PCI_0" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.PS_USE_PS_NOC_PCI_0">false</xilinx:isEnabled>
          </xilinx:enablement>
          <xilinx:parameterUsage>hw_handoff</xilinx:parameterUsage>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PS_USE_PS_NOC_PCI_1</spirit:name>
      <spirit:displayName>Enable CPM PCIe to NOC interface 1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PS_USE_PS_NOC_PCI_1" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.PS_USE_PS_NOC_PCI_1">false</xilinx:isEnabled>
          </xilinx:enablement>
          <xilinx:parameterUsage>hw_handoff</xilinx:parameterUsage>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PS_USE_NOC_PS_PCI_0</spirit:name>
      <spirit:displayName>Enable NOC to CPM PCIe interface 0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PS_USE_NOC_PS_PCI_0" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:parameterUsage>hw_handoff</xilinx:parameterUsage>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_DESIGN_USE_MODE</spirit:name>
      <spirit:displayName>CPM Design use mode</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_DESIGN_USE_MODE" spirit:minimum="0.000000" spirit:maximum="128.000000" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_DESIGN_USE_MODE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_USE_MODES</spirit:name>
      <spirit:displayName>CPM Use Modes</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_USE_MODES" spirit:choiceRef="choice_list_5b1a6f6b">None</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BOOT_SECONDARY_PCIE_ENABLE</spirit:name>
      <spirit:displayName>PCIe Secondary boot enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BOOT_SECONDARY_PCIE_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_DMA_CREDIT_INIT_DEMUX</spirit:name>
      <spirit:displayName>DMA Credit Init Demux</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_DMA_CREDIT_INIT_DEMUX" spirit:choiceRef="choice_list_8af5a703">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CLRERR_LANE_MARGIN</spirit:name>
      <spirit:displayName>Clear Lane Margin Error</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CLRERR_LANE_MARGIN" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_SHARE_GTREFCLK</spirit:name>
      <spirit:displayName>Share GT reference clock output</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_SHARE_GTREFCLK" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_NUM_HNF_AGENTS</spirit:name>
      <spirit:displayName>Number of Home Agents</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_NUM_HNF_AGENTS" spirit:minimum="0" spirit:maximum="2" spirit:rangeType="long">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_NUM_HNF_AGENTS">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_NUM_REQ_AGENTS</spirit:name>
      <spirit:displayName>Number of Request Agents</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_NUM_REQ_AGENTS" spirit:minimum="0.000000" spirit:maximum="2.000000" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_NUM_SLAVE_AGENTS</spirit:name>
      <spirit:displayName>Number of Slave Agents</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_NUM_SLAVE_AGENTS" spirit:minimum="0" spirit:maximum="2" spirit:rangeType="long">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_NUM_SLAVE_AGENTS">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_NUM_HOME_OR_SLAVE_AGENTS</spirit:name>
      <spirit:displayName>Number of Home or Slave Agents</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_NUM_HOME_OR_SLAVE_AGENTS" spirit:minimum="0" spirit:maximum="2" spirit:rangeType="long">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_NUM_HOME_OR_SLAVE_AGENTS">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PERIPHERAL_EN</spirit:name>
      <spirit:displayName>CPM enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PERIPHERAL_EN" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PERIPHERAL_EN">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CDO_EN</spirit:name>
      <spirit:displayName>CPM CCIX CDO Generation enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CDO_EN" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PERIPHERAL_TEST_EN</spirit:name>
      <spirit:displayName>CPM Test ports Enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PERIPHERAL_TEST_EN" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_REQ_AGENTS_0_L2_ENABLE</spirit:name>
      <spirit:displayName>Enable L2 Cache for CHI RA0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_REQ_AGENTS_0_L2_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_REQ_AGENTS_0_L2_ENABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_REQ_AGENTS_0_ENABLE</spirit:name>
      <spirit:displayName>Enable CHI Request Agent 0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_REQ_AGENTS_0_ENABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_REQ_AGENTS_1_ENABLE</spirit:name>
      <spirit:displayName>Enable CHI Request Agent 1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_REQ_AGENTS_1_ENABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_SELECT_GTOUTCLK</spirit:name>
      <spirit:displayName>Select GT OUTCLK</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_SELECT_GTOUTCLK" spirit:choiceRef="choice_list_11c8f0f1">TXOUTCLK</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE</spirit:name>
      <spirit:displayName>CPM type1 memory base memory limit</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE" spirit:choiceRef="choice_list_fc3456a9">Disabled</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT</spirit:name>
      <spirit:displayName>CPM type1 prefetchable memory base memory limit</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT" spirit:choiceRef="choice_list_e9cf6440">Disabled</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_DMA_IS_MM_ONLY</spirit:name>
      <spirit:displayName>DMA interface is MM only</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_DMA_IS_MM_ONLY" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_IS_MM_ONLY</spirit:name>
      <spirit:displayName>CCIX interface is MM only</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_IS_MM_ONLY" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_A0_REFCLK</spirit:name>
      <spirit:displayName>PCIe0 reference clock</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_A0_REFCLK" spirit:choiceRef="choice_pairs_45a0ba2a">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:parameterUsage>hw_handoff</xilinx:parameterUsage>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_A1_REFCLK</spirit:name>
      <spirit:displayName>PCIe1 reference clock</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_A1_REFCLK" spirit:choiceRef="choice_pairs_45a0ba2a">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:parameterUsage>hw_handoff</xilinx:parameterUsage>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PS_HSDP0_REFCLK</spirit:name>
      <spirit:displayName>HSDP0 reference clock</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PS_HSDP0_REFCLK" spirit:choiceRef="choice_pairs_45a0ba2a">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:parameterUsage>hw_handoff</xilinx:parameterUsage>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PS_HSDP1_REFCLK</spirit:name>
      <spirit:displayName>HSDP1 reference clock</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PS_HSDP1_REFCLK" spirit:choiceRef="choice_pairs_45a0ba2a">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:parameterUsage>hw_handoff</xilinx:parameterUsage>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ</spirit:name>
      <spirit:displayName>CPM Top SW reference clock freq(MHz)</spirit:displayName>
      <spirit:value spirit:format="float" spirit:resolve="user" spirit:id="PARAM_VALUE.PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ" spirit:minimum="1" spirit:maximum="1500">825</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0</spirit:name>
      <spirit:displayName>CPM Top SW reference clock divisor 0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0" spirit:minimum="1" spirit:maximum="2048" spirit:rangeType="long">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ</spirit:name>
      <spirit:displayName>CPM Top SW reference clock actual freq(MHz)</spirit:displayName>
      <spirit:value spirit:format="float" spirit:resolve="user" spirit:id="PARAM_VALUE.PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ" spirit:minimum="1" spirit:maximum="1500">824.991760</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL</spirit:name>
      <spirit:displayName>CPM Top reference clock source</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL" spirit:choiceRef="choice_list_65a71186">RPLL</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CORE_REF_CTRL_FREQMHZ</spirit:name>
      <spirit:displayName>CPM CORE reference clock freq(MHz)</spirit:displayName>
      <spirit:value spirit:format="float" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CORE_REF_CTRL_FREQMHZ" spirit:minimum="0.000000" spirit:maximum="900.000000">900</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_AUX0_REF_CTRL_FREQMHZ</spirit:name>
      <spirit:displayName>CPM AUX0 reference clock freq(MHz)</spirit:displayName>
      <spirit:value spirit:format="float" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_AUX0_REF_CTRL_FREQMHZ" spirit:minimum="0.000000" spirit:maximum="900.000000">900</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_AUX1_REF_CTRL_FREQMHZ</spirit:name>
      <spirit:displayName>CPM AUX1 reference clock freq(MHz)</spirit:displayName>
      <spirit:value spirit:format="float" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_AUX1_REF_CTRL_FREQMHZ" spirit:minimum="0.000000" spirit:maximum="900.000000">900</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_DBG_REF_CTRL_FREQMHZ</spirit:name>
      <spirit:displayName>CPM DBG reference clock freq(MHz)</spirit:displayName>
      <spirit:value spirit:format="float" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_DBG_REF_CTRL_FREQMHZ" spirit:minimum="0.000000" spirit:maximum="400.000000">300</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_LSBUS_REF_CTRL_FREQMHZ</spirit:name>
      <spirit:displayName>CPM LSBUS reference clock freq(MHz)</spirit:displayName>
      <spirit:value spirit:format="float" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_LSBUS_REF_CTRL_FREQMHZ" spirit:minimum="0.000000" spirit:maximum="150.000000">150</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CORE_REF_CTRL_DIVISOR0</spirit:name>
      <spirit:displayName>CPM CORE reference clock divisor 0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CORE_REF_CTRL_DIVISOR0" spirit:minimum="1.000000" spirit:maximum="2048.000000" spirit:rangeType="long">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CORE_REF_CTRL_DIVISOR0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_AUX0_REF_CTRL_DIVISOR0</spirit:name>
      <spirit:displayName>CPM AUX0 reference clock divisor 0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_AUX0_REF_CTRL_DIVISOR0" spirit:minimum="1.000000" spirit:maximum="2048.000000" spirit:rangeType="long">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_AUX0_REF_CTRL_DIVISOR0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_AUX1_REF_CTRL_DIVISOR0</spirit:name>
      <spirit:displayName>CPM AUX1 reference clock divisor 0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_AUX1_REF_CTRL_DIVISOR0" spirit:minimum="1.000000" spirit:maximum="2048.000000" spirit:rangeType="long">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_AUX1_REF_CTRL_DIVISOR0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_DBG_REF_CTRL_DIVISOR0</spirit:name>
      <spirit:displayName>CPM DBG reference clock divisor 0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_DBG_REF_CTRL_DIVISOR0" spirit:minimum="1.000000" spirit:maximum="2048.000000" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_DBG_REF_CTRL_DIVISOR0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_LSBUS_REF_CTRL_DIVISOR0</spirit:name>
      <spirit:displayName>CPM LSBUS reference clock divisor 0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_LSBUS_REF_CTRL_DIVISOR0" spirit:minimum="1.000000" spirit:maximum="2048.000000" spirit:rangeType="long">12</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_LSBUS_REF_CTRL_DIVISOR0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CORE_REF_CTRL_ACT_FREQMHZ</spirit:name>
      <spirit:displayName>CPM CORE reference clock actual freq(MHz)</spirit:displayName>
      <spirit:value spirit:format="float" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CORE_REF_CTRL_ACT_FREQMHZ" spirit:minimum="1" spirit:maximum="1500">899.991028</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CORE_REF_CTRL_ACT_FREQMHZ">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_AUX0_REF_CTRL_ACT_FREQMHZ</spirit:name>
      <spirit:displayName>CPM AUX0 reference clock actual freq(MHz)</spirit:displayName>
      <spirit:value spirit:format="float" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_AUX0_REF_CTRL_ACT_FREQMHZ" spirit:minimum="1" spirit:maximum="1500">899.991028</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_AUX0_REF_CTRL_ACT_FREQMHZ">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_AUX1_REF_CTRL_ACT_FREQMHZ</spirit:name>
      <spirit:displayName>CPM AUX1 reference clock actual freq(MHz)</spirit:displayName>
      <spirit:value spirit:format="float" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_AUX1_REF_CTRL_ACT_FREQMHZ" spirit:minimum="1" spirit:maximum="1500">899.991028</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_AUX1_REF_CTRL_ACT_FREQMHZ">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_DBG_REF_CTRL_ACT_FREQMHZ</spirit:name>
      <spirit:displayName>CPM DBG reference clock actual freq(MHz)</spirit:displayName>
      <spirit:value spirit:format="float" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_DBG_REF_CTRL_ACT_FREQMHZ" spirit:minimum="1" spirit:maximum="1500">299.997009</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_DBG_REF_CTRL_ACT_FREQMHZ">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_LSBUS_REF_CTRL_ACT_FREQMHZ</spirit:name>
      <spirit:displayName>CPM LSBUS reference clock actual freq(MHz)</spirit:displayName>
      <spirit:value spirit:format="float" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_LSBUS_REF_CTRL_ACT_FREQMHZ" spirit:minimum="1" spirit:maximum="1500">149.998505</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_LSBUS_REF_CTRL_ACT_FREQMHZ">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CPLL_CTRL_FBDIV</spirit:name>
      <spirit:displayName>CPLL freq Multiplier</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CPLL_CTRL_FBDIV" spirit:minimum="1.000000" spirit:maximum="2048.000000" spirit:rangeType="long">108</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CPLL_CTRL_FBDIV">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CPLL_CTRL_SRCSEL</spirit:name>
      <spirit:displayName>CPLL reference clock source</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CPLL_CTRL_SRCSEL" spirit:choiceRef="choice_list_84ab74a8">REF_CLK</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_AXI_SLV_XDMA_BASE_ADDRR_L</spirit:name>
      <spirit:displayName>XDMA base address lower bits</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_AXI_SLV_XDMA_BASE_ADDRR_L">0x11000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_AXI_SLV_MULTQ_BASE_ADDRR_L</spirit:name>
      <spirit:displayName>QDMA base address lower bits</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_AXI_SLV_MULTQ_BASE_ADDRR_L">0x10000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L</spirit:name>
      <spirit:displayName>Bridge base address lower bits</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_AXI_SLV_XDMA_BASE_ADDRR_H</spirit:name>
      <spirit:displayName>XDMA base address upper bits</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_AXI_SLV_XDMA_BASE_ADDRR_H">0x00000006</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_AXI_SLV_MULTQ_BASE_ADDRR_H</spirit:name>
      <spirit:displayName>QDMA base address upper bits</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_AXI_SLV_MULTQ_BASE_ADDRR_H">0x00000006</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H</spirit:name>
      <spirit:displayName>Bridge base address upper bits</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H">0x00000006</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_SELECT_AGENT</spirit:name>
      <spirit:displayName>Select CCIX agent</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_SELECT_AGENT" spirit:choiceRef="choice_list_b1103909">None</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_PORT_AGGREGATION_ENABLE</spirit:name>
      <spirit:displayName>Enable CCIX port aggregation</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_PORT_AGGREGATION_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_PORT_AGGREGATION_ENABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_PARTIAL_CACHELINE_SUPPORT</spirit:name>
      <spirit:displayName>Enable CCIX partial cacheline support</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_PARTIAL_CACHELINE_SUPPORT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_PARTIAL_CACHELINE_SUPPORT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_NUM_CCIX_CREDIT_LINKS</spirit:name>
      <spirit:displayName>Number of CCIX credit links</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_NUM_CCIX_CREDIT_LINKS" spirit:minimum="1" spirit:maximum="3" spirit:rangeType="long">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_NUM_CCIX_CREDIT_LINKS">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_CCIX_VENDOR_ID</spirit:name>
      <spirit:displayName>PCIe0 CCIX Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_CCIX_VENDOR_ID">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_CCIX_VENDOR_ID</spirit:name>
      <spirit:displayName>PCIe1 CCIX Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_CCIX_VENDOR_ID">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_CCIX_EN</spirit:name>
      <spirit:displayName>Enable CCIX for PCIe0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_CCIX_EN" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_CCIX_EN</spirit:name>
      <spirit:displayName>Enable CCIX for PCIe1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_CCIX_EN" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL</spirit:name>
      <spirit:displayName>Enable internal control for CCIX optimized TLP generation and reception</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL</spirit:name>
      <spirit:displayName>Enable internal control for CCIX optimized TLP generation and reception</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0</spirit:name>
      <spirit:displayName>CCIX reserved memory seg0 base address</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1</spirit:name>
      <spirit:displayName>CCIX reserved memory seg1 base address</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2</spirit:name>
      <spirit:displayName>CCIX reserved memory seg2 base address</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3</spirit:name>
      <spirit:displayName>CCIX reserved memory seg3 base address</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4</spirit:name>
      <spirit:displayName>CCIX reserved memory seg4 base address</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5</spirit:name>
      <spirit:displayName>CCIX reserved memory seg5 base address</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6</spirit:name>
      <spirit:displayName>CCIX reserved memory seg6 base address</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7</spirit:name>
      <spirit:displayName>CCIX reserved memory seg7 base address</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_REGION_0</spirit:name>
      <spirit:displayName>CCIX reserved memory seg0 region</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_REGION_0" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_REGION_0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_REGION_1</spirit:name>
      <spirit:displayName>CCIX reserved memory seg1 region</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_REGION_1" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_REGION_1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_REGION_2</spirit:name>
      <spirit:displayName>CCIX reserved memory seg2 region</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_REGION_2" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_REGION_2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_REGION_3</spirit:name>
      <spirit:displayName>CCIX reserved memory seg3 region</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_REGION_3" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_REGION_3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_REGION_4</spirit:name>
      <spirit:displayName>CCIX reserved memory seg4 region</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_REGION_4" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_REGION_4">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_REGION_5</spirit:name>
      <spirit:displayName>CCIX reserved memory seg5 region</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_REGION_5" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_REGION_5">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_REGION_6</spirit:name>
      <spirit:displayName>CCIX reserved memory seg6 region</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_REGION_6" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_REGION_6">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_REGION_7</spirit:name>
      <spirit:displayName>CCIX reserved memory seg7 region</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_REGION_7" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_REGION_7">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_SIZE_0</spirit:name>
      <spirit:displayName>CCIX reserved memory seg0 size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_SIZE_0" spirit:choiceRef="choice_list_0a094bcc">4GB</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_SIZE_0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_SIZE_1</spirit:name>
      <spirit:displayName>CCIX reserved memory seg1 size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_SIZE_1" spirit:choiceRef="choice_list_0a094bcc">4GB</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_SIZE_1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_SIZE_2</spirit:name>
      <spirit:displayName>CCIX reserved memory seg2 size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_SIZE_2" spirit:choiceRef="choice_list_0a094bcc">4GB</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_SIZE_2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_SIZE_3</spirit:name>
      <spirit:displayName>CCIX reserved memory seg3 size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_SIZE_3" spirit:choiceRef="choice_list_0a094bcc">4GB</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_SIZE_3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_SIZE_4</spirit:name>
      <spirit:displayName>CCIX reserved memory seg4 size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_SIZE_4" spirit:choiceRef="choice_list_0a094bcc">4GB</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_SIZE_4">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_SIZE_5</spirit:name>
      <spirit:displayName>CCIX reserved memory seg5 size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_SIZE_5" spirit:choiceRef="choice_list_0a094bcc">4GB</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_SIZE_5">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_SIZE_6</spirit:name>
      <spirit:displayName>CCIX reserved memory seg6 size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_SIZE_6" spirit:choiceRef="choice_list_0a094bcc">4GB</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_SIZE_6">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_SIZE_7</spirit:name>
      <spirit:displayName>CCIX reserved memory seg7 size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_SIZE_7" spirit:choiceRef="choice_list_0a094bcc">4GB</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_SIZE_7">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0</spirit:name>
      <spirit:displayName>CCIX reserved memory seg0 agent type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0" spirit:choiceRef="choice_list_282334d2">HA0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1</spirit:name>
      <spirit:displayName>CCIX reserved memory seg1 agent type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1" spirit:choiceRef="choice_list_282334d2">HA0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2</spirit:name>
      <spirit:displayName>CCIX reserved memory seg2 agent type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2" spirit:choiceRef="choice_list_282334d2">HA0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3</spirit:name>
      <spirit:displayName>CCIX reserved memory seg3 agent type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3" spirit:choiceRef="choice_list_282334d2">HA0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4</spirit:name>
      <spirit:displayName>CCIX reserved memory seg4 agent type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4" spirit:choiceRef="choice_list_282334d2">HA0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5</spirit:name>
      <spirit:displayName>CCIX reserved memory seg5 agent type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5" spirit:choiceRef="choice_list_282334d2">HA0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6</spirit:name>
      <spirit:displayName>CCIX reserved memory seg6 agent type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6" spirit:choiceRef="choice_list_282334d2">HA0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7</spirit:name>
      <spirit:displayName>CCIX reserved memory seg7 agent type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7" spirit:choiceRef="choice_list_282334d2">HA0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_TYPE_0</spirit:name>
      <spirit:displayName>CCIX reserved memory seg0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_TYPE_0" spirit:choiceRef="choice_list_994b74c9">Other_or_Non_Specified_Memory_Type</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_TYPE_0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_TYPE_1</spirit:name>
      <spirit:displayName>CCIX reserved memory seg1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_TYPE_1" spirit:choiceRef="choice_list_994b74c9">Other_or_Non_Specified_Memory_Type</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_TYPE_1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_TYPE_2</spirit:name>
      <spirit:displayName>CCIX reserved memory seg2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_TYPE_2" spirit:choiceRef="choice_list_994b74c9">Other_or_Non_Specified_Memory_Type</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_TYPE_2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_TYPE_3</spirit:name>
      <spirit:displayName>CCIX reserved memory seg3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_TYPE_3" spirit:choiceRef="choice_list_994b74c9">Other_or_Non_Specified_Memory_Type</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_TYPE_3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_TYPE_4</spirit:name>
      <spirit:displayName>CCIX reserved memory seg4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_TYPE_4" spirit:choiceRef="choice_list_994b74c9">Other_or_Non_Specified_Memory_Type</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_TYPE_4">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_TYPE_5</spirit:name>
      <spirit:displayName>CCIX reserved memory seg5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_TYPE_5" spirit:choiceRef="choice_list_994b74c9">Other_or_Non_Specified_Memory_Type</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_TYPE_5">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_TYPE_6</spirit:name>
      <spirit:displayName>CCIX reserved memory seg6 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_TYPE_6" spirit:choiceRef="choice_list_994b74c9">Other_or_Non_Specified_Memory_Type</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_TYPE_6">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_TYPE_7</spirit:name>
      <spirit:displayName>CCIX reserved memory seg7 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_TYPE_7" spirit:choiceRef="choice_list_994b74c9">Other_or_Non_Specified_Memory_Type</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_TYPE_7">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_ATTRIB_0</spirit:name>
      <spirit:displayName>CCIX reserved memory seg0 attribute</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_ATTRIB_0" spirit:choiceRef="choice_list_5a9e37cd">Normal_Non_Cacheable_Memory</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_ATTRIB_0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_ATTRIB_1</spirit:name>
      <spirit:displayName>CCIX reserved memory seg1 attribute</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_ATTRIB_1" spirit:choiceRef="choice_list_5a9e37cd">Normal_Non_Cacheable_Memory</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_ATTRIB_1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_ATTRIB_2</spirit:name>
      <spirit:displayName>CCIX reserved memory seg2 attribute</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_ATTRIB_2" spirit:choiceRef="choice_list_5a9e37cd">Normal_Non_Cacheable_Memory</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_ATTRIB_2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_ATTRIB_3</spirit:name>
      <spirit:displayName>CCIX reserved memory seg3 attribute</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_ATTRIB_3" spirit:choiceRef="choice_list_5a9e37cd">Normal_Non_Cacheable_Memory</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_ATTRIB_3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_ATTRIB_4</spirit:name>
      <spirit:displayName>CCIX reserved memory seg4 attribute</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_ATTRIB_4" spirit:choiceRef="choice_list_5a9e37cd">Normal_Non_Cacheable_Memory</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_ATTRIB_4">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_ATTRIB_5</spirit:name>
      <spirit:displayName>CCIX reserved memory seg5 attribute</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_ATTRIB_5" spirit:choiceRef="choice_list_5a9e37cd">Normal_Non_Cacheable_Memory</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_ATTRIB_5">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_ATTRIB_6</spirit:name>
      <spirit:displayName>CCIX reserved memory seg6 attribute</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_ATTRIB_6" spirit:choiceRef="choice_list_5a9e37cd">Normal_Non_Cacheable_Memory</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_ATTRIB_6">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_CCIX_RSVRD_MEMORY_ATTRIB_7</spirit:name>
      <spirit:displayName>CCIX reserved memory seg7 attribute</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_ATTRIB_7" spirit:choiceRef="choice_list_5a9e37cd">Normal_Non_Cacheable_Memory</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_CCIX_RSVRD_MEMORY_ATTRIB_7">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_0_MODE</spirit:name>
      <spirit:displayName>XPIPE0 mode</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_0_MODE">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_0_MODE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_1_MODE</spirit:name>
      <spirit:displayName>XPIPE1 mode</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_1_MODE">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_1_MODE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_2_MODE</spirit:name>
      <spirit:displayName>XPIPE2 mode</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_2_MODE">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_2_MODE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_3_MODE</spirit:name>
      <spirit:displayName>XPIPE3 mode</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_3_MODE">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_3_MODE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_0_RSVD</spirit:name>
      <spirit:displayName>XPIPE0 reserved</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_0_RSVD">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_1_RSVD</spirit:name>
      <spirit:displayName>XPIPE1 reserved</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_1_RSVD">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_2_RSVD</spirit:name>
      <spirit:displayName>XPIPE2 reserved</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_2_RSVD">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_3_RSVD</spirit:name>
      <spirit:displayName>XPIPE3 reserved</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_3_RSVD">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_0_LOC</spirit:name>
      <spirit:displayName>XPIPE0 GT quad location</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_0_LOC">QUAD0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_1_LOC</spirit:name>
      <spirit:displayName>XPIPE1 GT quad location</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_1_LOC">QUAD1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_2_LOC</spirit:name>
      <spirit:displayName>XPIPE2 GT quad location</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_2_LOC">QUAD2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_3_LOC</spirit:name>
      <spirit:displayName>XPIPE3 GT quad location</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_3_LOC">QUAD3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_0_CLK_CFG</spirit:name>
      <spirit:displayName>XPIPE0 CLK config</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_0_CLK_CFG">1044480</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_0_CLK_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_1_CLK_CFG</spirit:name>
      <spirit:displayName>XPIPE1 CLK config</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_1_CLK_CFG">1048320</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_1_CLK_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_2_CLK_CFG</spirit:name>
      <spirit:displayName>XPIPE2 CLK config</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_2_CLK_CFG">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_2_CLK_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_3_CLK_CFG</spirit:name>
      <spirit:displayName>XPIPE3 CLK config</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_3_CLK_CFG">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_3_CLK_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_0_CLKDLY_CFG</spirit:name>
      <spirit:displayName>XPIPE0 CLKDLY config</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_0_CLKDLY_CFG">268485632</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_0_CLKDLY_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_1_CLKDLY_CFG</spirit:name>
      <spirit:displayName>XPIPE1 CLKDLY config</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_1_CLKDLY_CFG">33557632</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_1_CLKDLY_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_2_CLKDLY_CFG</spirit:name>
      <spirit:displayName>XPIPE2 CLKDLY config</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_2_CLKDLY_CFG">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_2_CLKDLY_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_3_CLKDLY_CFG</spirit:name>
      <spirit:displayName>XPIPE3 CLKDLY config</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_3_CLKDLY_CFG">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_3_CLKDLY_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_0_REG_CFG</spirit:name>
      <spirit:displayName>XPIPE0 REG config</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_0_REG_CFG">8146</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_0_REG_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_1_REG_CFG</spirit:name>
      <spirit:displayName>XPIPE1 REG config</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_1_REG_CFG">8137</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_1_REG_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_2_REG_CFG</spirit:name>
      <spirit:displayName>XPIPE2 REG config</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_2_REG_CFG">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_2_REG_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_3_REG_CFG</spirit:name>
      <spirit:displayName>XPIPE3 REG config</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_3_REG_CFG">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_3_REG_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_0_LINK0_CFG</spirit:name>
      <spirit:displayName>XPIPE0 LINK0 config</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_0_LINK0_CFG">X8</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_0_LINK0_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_1_LINK0_CFG</spirit:name>
      <spirit:displayName>XPIPE1 LINK0 config</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_1_LINK0_CFG">X8</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_1_LINK0_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_2_LINK0_CFG</spirit:name>
      <spirit:displayName>XPIPE2 LINK0 config</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_2_LINK0_CFG">DISABLE</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_2_LINK0_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_3_LINK0_CFG</spirit:name>
      <spirit:displayName>XPIPE3 LINK0 config</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_3_LINK0_CFG">DISABLE</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_3_LINK0_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_0_LINK1_CFG</spirit:name>
      <spirit:displayName>XPIPE0 LINK1 config</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_0_LINK1_CFG">DISABLE</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_0_LINK1_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_1_LINK1_CFG</spirit:name>
      <spirit:displayName>XPIPE1 LINK1 config</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_1_LINK1_CFG">DISABLE</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_1_LINK1_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_2_LINK1_CFG</spirit:name>
      <spirit:displayName>XPIPE2 LINK1 config</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_2_LINK1_CFG">DISABLE</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_2_LINK1_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_3_LINK1_CFG</spirit:name>
      <spirit:displayName>XPIPE3 LINK1 config</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_3_LINK1_CFG">DISABLE</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_3_LINK1_CFG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_0_INSTANTIATED</spirit:name>
      <spirit:displayName>XPIPE0 instantiated</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_0_INSTANTIATED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_0_INSTANTIATED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_1_INSTANTIATED</spirit:name>
      <spirit:displayName>XPIPE1 instantiated</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_1_INSTANTIATED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_1_INSTANTIATED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_2_INSTANTIATED</spirit:name>
      <spirit:displayName>XPIPE2 instantiated</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_2_INSTANTIATED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_2_INSTANTIATED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XPIPE_3_INSTANTIATED</spirit:name>
      <spirit:displayName>XPIPE3 instantiated</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XPIPE_3_INSTANTIATED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_XPIPE_3_INSTANTIATED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_CFG_VEND_ID</spirit:name>
      <spirit:displayName>PCIe0 Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_CFG_VEND_ID">10EE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_CFG_VEND_ID</spirit:name>
      <spirit:displayName>PCIe1 Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_CFG_VEND_ID">10EE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PL_USER_SPARE</spirit:name>
      <spirit:displayName>PCIe0 physical layer user spare bits</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PL_USER_SPARE">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PL_USER_SPARE</spirit:name>
      <spirit:displayName>PCIe1 physical layer user spare bits</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PL_USER_SPARE">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_MODES</spirit:name>
      <spirit:displayName>PCIe0 use mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_MODES" spirit:choiceRef="choice_list_4687dd86">DMA</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_MODES</spirit:name>
      <spirit:displayName>PCIe1 use mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_MODES" spirit:choiceRef="choice_list_a97fc1a0">None</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_TANDEM</spirit:name>
      <spirit:displayName>PCIe0 use mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_TANDEM" spirit:choiceRef="choice_list_1055e03b">None</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_TANDEM</spirit:name>
      <spirit:displayName>PCIe1 use mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_TANDEM" spirit:choiceRef="choice_list_1055e03b">None</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_TL_PF_ENABLE_REG</spirit:name>
      <spirit:displayName>PCIe0 no of PFs enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_TL_PF_ENABLE_REG" spirit:choiceRef="choice_list_8aad6ae4">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_TL_PF_ENABLE_REG</spirit:name>
      <spirit:displayName>PCIe1 no of PFs enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_TL_PF_ENABLE_REG" spirit:choiceRef="choice_list_aa031417">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_EN_PARITY</spirit:name>
      <spirit:displayName>Enable parity for PCIe0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_EN_PARITY" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_EN_PARITY</spirit:name>
      <spirit:displayName>Enable parity for PCIe1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_EN_PARITY" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_ASYNC_MODE</spirit:name>
      <spirit:displayName>PCIe0 asynchronous mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_ASYNC_MODE" spirit:choiceRef="choice_list_e57271ab">SRNS</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_ASYNC_MODE</spirit:name>
      <spirit:displayName>PCIe1 asynchronous mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_ASYNC_MODE" spirit:choiceRef="choice_list_e57271ab">SRNS</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_CFG_SPEC_4_0</spirit:name>
      <spirit:displayName>PCIe0 config spec 4_0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_CFG_SPEC_4_0" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_CFG_SPEC_4_0</spirit:name>
      <spirit:displayName>PCIe1 config spec 4_0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_CFG_SPEC_4_0" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXIBAR_NUM</spirit:name>
      <spirit:displayName>Number of AXI BARs for PCIe0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXIBAR_NUM" spirit:choiceRef="choice_list_847d868a">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXIBAR_NUM</spirit:name>
      <spirit:displayName>Number of AXI BARs for PCIe1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXIBAR_NUM" spirit:choiceRef="choice_list_847d868a">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_LINK_DEBUG_EN</spirit:name>
      <spirit:displayName>PCIE0 Link debug enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_EN" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_LINK_DEBUG_EN">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_LINK_DEBUG_EN</spirit:name>
      <spirit:displayName>PCIE1 Link debug enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_EN" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_LINK_DEBUG_EN">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_TL_POSTED_RAM_SIZE</spirit:name>
      <spirit:displayName>Receive Posted RAM Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_TL_POSTED_RAM_SIZE" spirit:choiceRef="choice_pairs_65152417">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_TL_POSTED_RAM_SIZE</spirit:name>
      <spirit:displayName>Receive Posted RAM Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_TL_POSTED_RAM_SIZE" spirit:choiceRef="choice_pairs_65152417">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_CONTROLLER_ENABLE</spirit:name>
      <spirit:displayName>Enable PCIe0 Controller</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_CONTROLLER_ENABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_CONTROLLER_ENABLE</spirit:name>
      <spirit:displayName>Enable PCIe1 Controller</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_CONTROLLER_ENABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PL_UPSTREAM_FACING</spirit:name>
      <spirit:displayName>PCIe0 physical layer mode</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PL_UPSTREAM_FACING" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PL_UPSTREAM_FACING</spirit:name>
      <spirit:displayName>PCIe1 physical layer mode</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PL_UPSTREAM_FACING" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_LANE_REVERSAL_EN</spirit:name>
      <spirit:displayName>PCIE0 Lane reversal feature enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_LANE_REVERSAL_EN" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_LANE_REVERSAL_EN</spirit:name>
      <spirit:displayName>PCIE1 Lane reversal feature enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_LANE_REVERSAL_EN" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_TL_USER_SPARE</spirit:name>
      <spirit:displayName>PCIe0 transport layer user spare bits for future Gen4 related new features</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_TL_USER_SPARE">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_TL_USER_SPARE</spirit:name>
      <spirit:displayName>PCIe1 transport layer user spare bits for future Gen4 related new features</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_TL_USER_SPARE">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_EDR_LINK_SPEED</spirit:name>
      <spirit:displayName>PCIe0 extended data rate</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_EDR_LINK_SPEED" spirit:choiceRef="choice_list_08fa21dc">None</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_EDR_LINK_SPEED</spirit:name>
      <spirit:displayName>PCIe1 extended data rate</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_EDR_LINK_SPEED" spirit:choiceRef="choice_list_08fa21dc">None</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_EDR_LINK_SPEED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_TL_NP_FIFO_NUM_TLPS</spirit:name>
      <spirit:displayName>Max number of NP TLP headers in RX FIFO</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_TL_NP_FIFO_NUM_TLPS" spirit:choiceRef="choice_pairs_aa8aa837">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_TL_NP_FIFO_NUM_TLPS</spirit:name>
      <spirit:displayName>Max number of NP TLP headers in RX FIFO</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_TL_NP_FIFO_NUM_TLPS" spirit:choiceRef="choice_pairs_aa8aa837">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_MODE_SELECTION</spirit:name>
      <spirit:displayName>PCIe0 Basic/Advanced mode selection</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_MODE_SELECTION" spirit:choiceRef="choice_list_24b724fb">Advanced</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_MODE_SELECTION</spirit:name>
      <spirit:displayName>PCIe1 Basic/Advanced mode selection</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_MODE_SELECTION" spirit:choiceRef="choice_list_24b724fb">Basic</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_LINK_DEBUG_AXIST_EN</spirit:name>
      <spirit:displayName>PCIE0 Link debug AXIST interfaces enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_AXIST_EN" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_LINK_DEBUG_AXIST_EN">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_LINK_DEBUG_AXIST_EN</spirit:name>
      <spirit:displayName>PCIE1 Link debug AXIST interfaces enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_AXIST_EN" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_LINK_DEBUG_AXIST_EN">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_FUNCTIONAL_MODE</spirit:name>
      <spirit:displayName>PCIe0 functional mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE" spirit:choiceRef="choice_list_e3083b76">DMA</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_FUNCTIONAL_MODE</spirit:name>
      <spirit:displayName>PCIe1 functional mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_FUNCTIONAL_MODE" spirit:choiceRef="choice_list_a97fc1a0">None</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_FUNCTIONAL_MODE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_TL2CFG_IF_PARITY_CHK</spirit:name>
      <spirit:displayName>PCIe0 transport layer to config parity check</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_TL2CFG_IF_PARITY_CHK" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_TL2CFG_IF_PARITY_CHK</spirit:name>
      <spirit:displayName>PCIe1 transport layer to config parity check</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_TL2CFG_IF_PARITY_CHK" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED</spirit:name>
      <spirit:displayName>Enable PCIe0 legacy extended config space</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED</spirit:name>
      <spirit:displayName>Enable PCIe1 legacy extended config space</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED</spirit:name>
      <spirit:displayName>Enable PCIe0 extended config space</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED" spirit:choiceRef="choice_list_4453f333">None</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED</spirit:name>
      <spirit:displayName>Enable PCIe1 extended config space</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED" spirit:choiceRef="choice_list_4453f333">None</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_EXT_CFG_SPACE_MODE</spirit:name>
      <spirit:displayName>PCIe0 extended config space mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_EXT_CFG_SPACE_MODE" spirit:choiceRef="choice_list_6f5507b7">None</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_MAILBOX_ENABLE</spirit:name>
      <spirit:displayName>PCIe0 Mailbox enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_MAILBOX_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE</spirit:name>
      <spirit:displayName>Enable PCIe0 TYPE1 memory base memory limit</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE" spirit:choiceRef="choice_list_d242b00f">Disabled</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE</spirit:name>
      <spirit:displayName>Enable PCIe1 TYPE1 memory base memory limit</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE" spirit:choiceRef="choice_list_d242b00f">Disabled</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE</spirit:name>
      <spirit:displayName>Enable AXI Bridge TYPE1 memory base memory limit</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE" spirit:choiceRef="choice_list_d242b00f">Disabled</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT</spirit:name>
      <spirit:displayName>PCIe0 TYPE1 prefetchable memory base memory limit</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT" spirit:choiceRef="choice_list_e9cf6440">Disabled</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT</spirit:name>
      <spirit:displayName>PCIe1 TYPE1 prefetchable memory base memory limit</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT" spirit:choiceRef="choice_list_e9cf6440">Disabled</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT</spirit:name>
      <spirit:displayName>AXI Bridge TYPE1  prefetchable memory base memory limit</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT" spirit:choiceRef="choice_list_e9cf6440">Disabled</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PORT_TYPE</spirit:name>
      <spirit:displayName>PCIe0 device port type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PORT_TYPE" spirit:choiceRef="choice_list_abb9f30d">PCI_Express_Endpoint_device</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PORT_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PORT_TYPE</spirit:name>
      <spirit:displayName>PCIe1 device port type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PORT_TYPE" spirit:choiceRef="choice_list_abb9f30d">PCI_Express_Endpoint_device</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_CORE_CLK_FREQ</spirit:name>
      <spirit:displayName>PCIe0 core clock freq</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_CORE_CLK_FREQ" spirit:choiceRef="choice_list_86c5d341">500</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_CORE_CLK_FREQ">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_CORE_CLK_FREQ</spirit:name>
      <spirit:displayName>PCIe1 core clock freq</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_CORE_CLK_FREQ" spirit:choiceRef="choice_list_6b979ebc">250</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_CORE_EDR_CLK_FREQ</spirit:name>
      <spirit:displayName>PCIe0 core clock freq for extended data rate</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_CORE_EDR_CLK_FREQ" spirit:choiceRef="choice_list_990df235">625</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_CORE_EDR_CLK_FREQ</spirit:name>
      <spirit:displayName>PCIe1 core clock freq for extended data rate</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_CORE_EDR_CLK_FREQ" spirit:choiceRef="choice_list_990df235">625</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_REF_CLK_FREQ</spirit:name>
      <spirit:displayName>PCIe0 reference clock freq</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_REF_CLK_FREQ" spirit:choiceRef="choice_list_d53faa96">100_MHz</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_REF_CLK_FREQ</spirit:name>
      <spirit:displayName>PCIe1 reference clock freq</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_REF_CLK_FREQ" spirit:choiceRef="choice_list_d53faa96">100_MHz</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_USER_CLK_FREQ</spirit:name>
      <spirit:displayName>PCIe0 user CLK freq</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_USER_CLK_FREQ" spirit:choiceRef="choice_list_9d16c2c5">250_MHz</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_USER_CLK_FREQ">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_USER_CLK_FREQ</spirit:name>
      <spirit:displayName>PCIe1 user CLK freq</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_USER_CLK_FREQ" spirit:choiceRef="choice_list_64463d26">125_MHz</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_USER_CLK_FREQ">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_USER_CLK2_FREQ</spirit:name>
      <spirit:displayName>PCIe0 user CLK2 freq</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_USER_CLK2_FREQ" spirit:choiceRef="choice_list_78df0f14">500_MHz</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_USER_CLK2_FREQ</spirit:name>
      <spirit:displayName>PCIe1 user CLK2 freq</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_USER_CLK2_FREQ" spirit:choiceRef="choice_list_52889bb4">125_MHz</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_USER_EDR_CLK_FREQ</spirit:name>
      <spirit:displayName>PCIe0 user EDR CLK freq</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_USER_EDR_CLK_FREQ" spirit:choiceRef="choice_list_9fec6b7c">312.5_MHz</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_USER_EDR_CLK_FREQ</spirit:name>
      <spirit:displayName>PCIe1 user EDR CLK freq</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_USER_EDR_CLK_FREQ" spirit:choiceRef="choice_list_9fec6b7c">312.5_MHz</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_USER_EDR_CLK2_FREQ</spirit:name>
      <spirit:displayName>PCIe0 user EDR CLK2 freq</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_USER_EDR_CLK2_FREQ" spirit:choiceRef="choice_list_9fec6b7c">312.5_MHz</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_USER_EDR_CLK2_FREQ</spirit:name>
      <spirit:displayName>PCIe1 user EDR CLK2 freq</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_USER_EDR_CLK2_FREQ" spirit:choiceRef="choice_list_9fec6b7c">312.5_MHz</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE_CHANNELS_FOR_POWER</spirit:name>
      <spirit:displayName>pointer</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE_CHANNELS_FOR_POWER">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE_CHANNELS_FOR_POWER">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_MODE0_FOR_POWER</spirit:name>
      <spirit:displayName>PCIe0 mode for power</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_MODE0_FOR_POWER">CPM_STREAM_W_DMA</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_MODE0_FOR_POWER">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_MODE1_FOR_POWER</spirit:name>
      <spirit:displayName>PCIe1 mode for power</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_MODE1_FOR_POWER">NONE</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_MODE1_FOR_POWER">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_LINK_WIDTH0_FOR_POWER</spirit:name>
      <spirit:displayName>PCIe0 link width for power</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_LINK_WIDTH0_FOR_POWER">8</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_LINK_WIDTH0_FOR_POWER">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_LINK_WIDTH1_FOR_POWER</spirit:name>
      <spirit:displayName>PCIe1 link width for power</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_LINK_WIDTH1_FOR_POWER">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_LINK_WIDTH1_FOR_POWER">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_LINK_SPEED0_FOR_POWER</spirit:name>
      <spirit:displayName>PCIe0 link speed for power</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_LINK_SPEED0_FOR_POWER">GEN4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_LINK_SPEED0_FOR_POWER">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_LINK_SPEED1_FOR_POWER</spirit:name>
      <spirit:displayName>PCIe1 link speed for power</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_LINK_SPEED1_FOR_POWER">GEN1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_LINK_SPEED1_FOR_POWER">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT</spirit:name>
      <spirit:displayName>PCIe0 ASPM Support</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT" spirit:choiceRef="choice_list_ca005b72">No_ASPM</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT</spirit:name>
      <spirit:displayName>PCIe1 ASPM Support</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT" spirit:choiceRef="choice_list_04670499">No_ASPM</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PM_ASPML1_ENTRY_DELAY</spirit:name>
      <spirit:displayName>PCIe0 ASPM L1 Entry Timeout Delay Register</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PM_ASPML1_ENTRY_DELAY">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PM_ASPML1_ENTRY_DELAY</spirit:name>
      <spirit:displayName>PCIe1 ASPM L1 Entry Timeout Delay Register</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PM_ASPML1_ENTRY_DELAY">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PM_ENABLE_L23_ENTRY</spirit:name>
      <spirit:displayName>Enable Root port entry L23 for PCIe0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PM_ENABLE_L23_ENTRY" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PM_ENABLE_L23_ENTRY</spirit:name>
      <spirit:displayName>Enable Root port entry L23 for PCIe1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PM_ENABLE_L23_ENTRY" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE</spirit:name>
      <spirit:displayName>Enable PCIe0 slot power capture</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE</spirit:name>
      <spirit:displayName>Enable PCIe1 slot power capture</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PM_L1_REENTRY_DELAY</spirit:name>
      <spirit:displayName>PCIe0 L1 State Re-entry Delay Register</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PM_L1_REENTRY_DELAY">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PM_L1_REENTRY_DELAY</spirit:name>
      <spirit:displayName>PCIe1 L1 State Re-entry Delay Register</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PM_L1_REENTRY_DELAY">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY</spirit:name>
      <spirit:displayName>PCIe0 PME_Turn_Off message TLP and sending a PME_TO_Ack response delay</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY</spirit:name>
      <spirit:displayName>PCIe1 PME_Turn_Off message TLP and sending a PME_TO_Ack response delay</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PM_ASPML0S_TIMEOUT</spirit:name>
      <spirit:displayName>PCIe0 L0S Timeout Limit Register</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PM_ASPML0S_TIMEOUT">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PM_ASPML0S_TIMEOUT</spirit:name>
      <spirit:displayName>PCIe1 L0S Timeout Limit Register</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PM_ASPML0S_TIMEOUT">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET</spirit:name>
      <spirit:displayName>PCIE0 PM no soft reset</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET</spirit:name>
      <spirit:displayName>PCIE1 PM no soft reset</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0</spirit:name>
      <spirit:displayName>PCIe0 PME support D0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0</spirit:name>
      <spirit:displayName>PCIe1 PME support D0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1</spirit:name>
      <spirit:displayName>PCIe0 PME support D1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1</spirit:name>
      <spirit:displayName>PCIe1 PME support D1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD</spirit:name>
      <spirit:displayName>PCIe0 PME support D3COLD</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD</spirit:name>
      <spirit:displayName>PCIe1 PME support D3COLD</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT</spirit:name>
      <spirit:displayName>PCIe0 PME support D3HOT</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT</spirit:name>
      <spirit:displayName>PCIe1 PME support D3HOT</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE</spirit:name>
      <spirit:displayName>PCIe0 D1 power management state support</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE</spirit:name>
      <spirit:displayName>PCIe1 D1 power management state support</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH</spirit:name>
      <spirit:displayName>PCIe0 maximum link width</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH" spirit:choiceRef="choice_list_971c123c">X8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH</spirit:name>
      <spirit:displayName>PCIe1 maximum link width</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH" spirit:choiceRef="choice_list_12a41c92">NONE</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED</spirit:name>
      <spirit:displayName>PCIe0 maximum link speed</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED" spirit:choiceRef="choice_list_1d42b717">Gen3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED</spirit:name>
      <spirit:displayName>PCIe1 maximum link speed</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED" spirit:choiceRef="choice_list_ae52e88e">Gen3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_MAX_LINK_SPEED</spirit:name>
      <spirit:displayName>PCIe0 maximum link speed rate</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_MAX_LINK_SPEED" spirit:choiceRef="choice_list_7e60966b">16.0_GT/s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_MAX_LINK_SPEED</spirit:name>
      <spirit:displayName>PCIe1 maximum link speed rate</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_MAX_LINK_SPEED" spirit:choiceRef="choice_list_7e60966b">2.5_GT/s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_CLASS_CODE</spirit:name>
      <spirit:displayName>PCIe0 PF0 class code</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_CLASS_CODE">0x058000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_CLASS_CODE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_CLASS_CODE</spirit:name>
      <spirit:displayName>PCIe1 PF0 class code</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_CLASS_CODE">0x058000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_CLASS_CODE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_CLASS_CODE</spirit:name>
      <spirit:displayName>PCIe0 PF1 class code</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_CLASS_CODE">0x000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_CLASS_CODE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_CLASS_CODE</spirit:name>
      <spirit:displayName>PCIe1 PF1 class code</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_CLASS_CODE">0x000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_CLASS_CODE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_CLASS_CODE</spirit:name>
      <spirit:displayName>PCIe0 PF2 class code</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_CLASS_CODE">0x000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_CLASS_CODE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_CLASS_CODE</spirit:name>
      <spirit:displayName>PCIe1 PF2 class code</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_CLASS_CODE">0x000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_CLASS_CODE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_CLASS_CODE</spirit:name>
      <spirit:displayName>PCIe0 PF3 class code</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_CLASS_CODE">0x000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_CLASS_CODE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_CLASS_CODE</spirit:name>
      <spirit:displayName>PCIe1 PF3 class code</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_CLASS_CODE">0x000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_CLASS_CODE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SUB_CLASS_VALUE</spirit:name>
      <spirit:displayName>PCIe0 PF0 sub class value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SUB_CLASS_VALUE">80</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SUB_CLASS_VALUE</spirit:name>
      <spirit:displayName>PCIe1 PF0 sub class value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SUB_CLASS_VALUE">80</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SUB_CLASS_VALUE</spirit:name>
      <spirit:displayName>PCIe0 PF1 sub class value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SUB_CLASS_VALUE">80</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SUB_CLASS_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SUB_CLASS_VALUE</spirit:name>
      <spirit:displayName>PCIe1 PF1 sub class value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SUB_CLASS_VALUE">80</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SUB_CLASS_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SUB_CLASS_VALUE</spirit:name>
      <spirit:displayName>PCIe0 PF2 sub class value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SUB_CLASS_VALUE">80</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SUB_CLASS_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SUB_CLASS_VALUE</spirit:name>
      <spirit:displayName>PCIe1 PF2 sub class value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SUB_CLASS_VALUE">80</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SUB_CLASS_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SUB_CLASS_VALUE</spirit:name>
      <spirit:displayName>PCIe0 PF3 sub class value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SUB_CLASS_VALUE">80</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SUB_CLASS_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SUB_CLASS_VALUE</spirit:name>
      <spirit:displayName>PCIe1 PF3 sub class value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SUB_CLASS_VALUE">80</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SUB_CLASS_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BASE_CLASS_VALUE</spirit:name>
      <spirit:displayName>PCIe0 PF0 base class value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BASE_CLASS_VALUE">05</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BASE_CLASS_VALUE</spirit:name>
      <spirit:displayName>PCIe1 PF0 base class value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BASE_CLASS_VALUE">05</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BASE_CLASS_VALUE</spirit:name>
      <spirit:displayName>PCIe0 PF1 base class value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BASE_CLASS_VALUE">05</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BASE_CLASS_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BASE_CLASS_VALUE</spirit:name>
      <spirit:displayName>PCIe1 PF1 base class value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BASE_CLASS_VALUE">05</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BASE_CLASS_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BASE_CLASS_VALUE</spirit:name>
      <spirit:displayName>PCIe0 PF2 base class value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BASE_CLASS_VALUE">05</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BASE_CLASS_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BASE_CLASS_VALUE</spirit:name>
      <spirit:displayName>PCIe1 PF2 base class value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BASE_CLASS_VALUE">05</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BASE_CLASS_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BASE_CLASS_VALUE</spirit:name>
      <spirit:displayName>PCIe0 PF3 base class value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BASE_CLASS_VALUE">05</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BASE_CLASS_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BASE_CLASS_VALUE</spirit:name>
      <spirit:displayName>PCIe1 PF3 base class value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BASE_CLASS_VALUE">05</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BASE_CLASS_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU</spirit:name>
      <spirit:displayName>PCIe0 PF0 sub class menu</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU" spirit:choiceRef="choice_list_4216f3e4">Other_memory_controller</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU</spirit:name>
      <spirit:displayName>PCIe1 PF0 sub class menu</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU" spirit:choiceRef="choice_list_4216f3e4">Other_memory_controller</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU</spirit:name>
      <spirit:displayName>PCIe0 PF1 sub class menu</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU" spirit:choiceRef="choice_list_589df8e9">RAM</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU</spirit:name>
      <spirit:displayName>PCIe1 PF1 sub class menu</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU" spirit:choiceRef="choice_list_4216f3e4">Other_memory_controller</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU</spirit:name>
      <spirit:displayName>PCIe0 PF2 sub class menu</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU" spirit:choiceRef="choice_list_589df8e9">RAM</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU</spirit:name>
      <spirit:displayName>PCIe1 PF2 sub class menu</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU" spirit:choiceRef="choice_list_4216f3e4">Other_memory_controller</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU</spirit:name>
      <spirit:displayName>PCIe0 PF3 sub class menu</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU" spirit:choiceRef="choice_list_589df8e9">RAM</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU</spirit:name>
      <spirit:displayName>PCIe1 PF3 sub class menu</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU" spirit:choiceRef="choice_list_4216f3e4">Other_memory_controller</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT</spirit:name>
      <spirit:displayName>Use class code look up assistant for PCIe0 PF0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT</spirit:name>
      <spirit:displayName>Use class code look up assistant for PCIe1 PF0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT</spirit:name>
      <spirit:displayName>Use class code look up assistant for PCIe0 PF1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT</spirit:name>
      <spirit:displayName>Use class code look up assistant for PCIe1 PF1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT</spirit:name>
      <spirit:displayName>Use class code look up assistant for PCIe0 PF2</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT</spirit:name>
      <spirit:displayName>Use class code look up assistant for PCIe1 PF2</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT</spirit:name>
      <spirit:displayName>Use class code look up assistant for PCIe0 PF3</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT</spirit:name>
      <spirit:displayName>Use class code look up assistant for PCIe1 PF3</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BASE_CLASS_MENU</spirit:name>
      <spirit:displayName>PCIe0 PF0 base class menu</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BASE_CLASS_MENU" spirit:choiceRef="choice_list_f9f7dc52">Memory_controller</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BASE_CLASS_MENU">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BASE_CLASS_MENU</spirit:name>
      <spirit:displayName>PCIe1 PF0 base class menu</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BASE_CLASS_MENU" spirit:choiceRef="choice_list_f9f7dc52">Memory_controller</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BASE_CLASS_MENU">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BASE_CLASS_MENU</spirit:name>
      <spirit:displayName>PCIe0 PF1 base class menu</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BASE_CLASS_MENU" spirit:choiceRef="choice_list_dc29db27">Memory_controller</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BASE_CLASS_MENU</spirit:name>
      <spirit:displayName>PCIe1 PF1 base class menu</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BASE_CLASS_MENU" spirit:choiceRef="choice_list_f9f7dc52">Memory_controller</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BASE_CLASS_MENU">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BASE_CLASS_MENU</spirit:name>
      <spirit:displayName>PCIe0 PF2 base class menu</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BASE_CLASS_MENU" spirit:choiceRef="choice_list_dc29db27">Memory_controller</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BASE_CLASS_MENU</spirit:name>
      <spirit:displayName>PCIe1 PF2 base class menu</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BASE_CLASS_MENU" spirit:choiceRef="choice_list_f9f7dc52">Memory_controller</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BASE_CLASS_MENU">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BASE_CLASS_MENU</spirit:name>
      <spirit:displayName>PCIe0 PF3 base class menu</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BASE_CLASS_MENU" spirit:choiceRef="choice_list_dc29db27">Memory_controller</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BASE_CLASS_MENU</spirit:name>
      <spirit:displayName>PCIe1 PF3 base class menu</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BASE_CLASS_MENU" spirit:choiceRef="choice_list_f9f7dc52">Memory_controller</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BASE_CLASS_MENU">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY</spirit:name>
      <spirit:displayName>PCIe0 endpoint L1 latency</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY" spirit:choiceRef="choice_list_32f888ca">less_than_1us</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY</spirit:name>
      <spirit:displayName>PCIe1 endpoint L1 latency</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY" spirit:choiceRef="choice_list_32f888ca">less_than_1us</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY</spirit:name>
      <spirit:displayName>PCIe0 endpoint L0 latency</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY" spirit:choiceRef="choice_list_d399055a">less_than_64ns</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY</spirit:name>
      <spirit:displayName>PCIe1 endpoint L0 latency</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY" spirit:choiceRef="choice_list_d399055a">less_than_64ns</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN</spirit:name>
      <spirit:displayName>PCIe0 extended tag supported</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN</spirit:name>
      <spirit:displayName>PCIe1 extended tag supported</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN</spirit:name>
      <spirit:displayName>PCIe0 10-bit tags supported</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN</spirit:name>
      <spirit:displayName>PCIe1 10-bit tags supported</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE</spirit:name>
      <spirit:displayName>Enable PCIe0 function level reset capability</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE</spirit:name>
      <spirit:displayName>Enable PCIe1 function level reset capability</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD</spirit:name>
      <spirit:displayName>PCIe0 max payload size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD" spirit:choiceRef="choice_list_7d45a81a">512_bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD</spirit:name>
      <spirit:displayName>PCIe1 max payload size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD" spirit:choiceRef="choice_list_7d45a81a">1024_bytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_VEND_ID</spirit:name>
      <spirit:displayName>PCIe0 PF1 Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_VEND_ID">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_VEND_ID">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_VEND_ID</spirit:name>
      <spirit:displayName>PCIe1 PF1 Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_VEND_ID">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_VEND_ID">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_VEND_ID</spirit:name>
      <spirit:displayName>PCIe0 PF2 Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_VEND_ID">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_VEND_ID">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_VEND_ID</spirit:name>
      <spirit:displayName>PCIe1 PF2 Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_VEND_ID">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_VEND_ID">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_VEND_ID</spirit:name>
      <spirit:displayName>PCIe0 PF3 Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_VEND_ID">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_VEND_ID">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_VEND_ID</spirit:name>
      <spirit:displayName>PCIe1 PF3 Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_VEND_ID">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_VEND_ID">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_CFG_DEV_ID</spirit:name>
      <spirit:displayName>PCIe0 PF0 Device ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_CFG_DEV_ID">B03F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_CFG_DEV_ID</spirit:name>
      <spirit:displayName>PCIe1 PF0 Device ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_CFG_DEV_ID">B03F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_CFG_DEV_ID</spirit:name>
      <spirit:displayName>PCIe0 PF1 Device ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_CFG_DEV_ID">B13F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_CFG_DEV_ID</spirit:name>
      <spirit:displayName>PCIe1 PF1 Device ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_CFG_DEV_ID">B13F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_CFG_DEV_ID</spirit:name>
      <spirit:displayName>PCIe0 PF2 Device ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_CFG_DEV_ID">B23F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_CFG_DEV_ID</spirit:name>
      <spirit:displayName>PCIe1 PF2 Device ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_CFG_DEV_ID">B23F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_CFG_DEV_ID</spirit:name>
      <spirit:displayName>PCIe0 PF3 Device ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_CFG_DEV_ID">B33F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_CFG_DEV_ID</spirit:name>
      <spirit:displayName>PCIe1 PF3 Device ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_CFG_DEV_ID">B33F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_CFG_REV_ID</spirit:name>
      <spirit:displayName>PCIe0 PF0 Revision ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_CFG_REV_ID">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_CFG_REV_ID</spirit:name>
      <spirit:displayName>PCIe1 PF0 Revision ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_CFG_REV_ID">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_CFG_REV_ID</spirit:name>
      <spirit:displayName>PCIe0 PF1 Revision ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_CFG_REV_ID">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_CFG_REV_ID</spirit:name>
      <spirit:displayName>PCIe1 PF1 Revision ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_CFG_REV_ID">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_CFG_REV_ID</spirit:name>
      <spirit:displayName>PCIe0 PF2 Revision ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_CFG_REV_ID">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_CFG_REV_ID</spirit:name>
      <spirit:displayName>PCIe1 PF2 Revision ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_CFG_REV_ID">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_CFG_REV_ID</spirit:name>
      <spirit:displayName>PCIe0 PF3 Revision ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_CFG_REV_ID">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_CFG_REV_ID</spirit:name>
      <spirit:displayName>PCIe1 PF3 Revision ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_CFG_REV_ID">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_CFG_SUBSYS_ID</spirit:name>
      <spirit:displayName>PCIe0 PF0 Subsystem ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_CFG_SUBSYS_ID">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_CFG_SUBSYS_ID</spirit:name>
      <spirit:displayName>PCIe1 PF0 Subsystem ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_CFG_SUBSYS_ID">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_CFG_SUBSYS_ID</spirit:name>
      <spirit:displayName>PCIe0 PF1 Subsystem ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_CFG_SUBSYS_ID">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_CFG_SUBSYS_ID</spirit:name>
      <spirit:displayName>PCIe1 PF1 Subsystem ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_CFG_SUBSYS_ID">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_CFG_SUBSYS_ID</spirit:name>
      <spirit:displayName>PCIe0 PF2 Subsystem ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_CFG_SUBSYS_ID">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_CFG_SUBSYS_ID</spirit:name>
      <spirit:displayName>PCIe1 PF2 Subsystem ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_CFG_SUBSYS_ID">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_CFG_SUBSYS_ID</spirit:name>
      <spirit:displayName>PCIe0 PF3 Subsystem ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_CFG_SUBSYS_ID">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_CFG_SUBSYS_ID</spirit:name>
      <spirit:displayName>PCIe1 PF3 Subsystem ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_CFG_SUBSYS_ID">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID</spirit:name>
      <spirit:displayName>PCIe0 PF0 Subsystem Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID">10EE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID</spirit:name>
      <spirit:displayName>PCIe1 PF0 Subsystem Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID">10EE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID</spirit:name>
      <spirit:displayName>PCIe0 PF1 Subsystem Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID">10EE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID</spirit:name>
      <spirit:displayName>PCIe1 PF1 Subsystem Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID">10EE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID</spirit:name>
      <spirit:displayName>PCIe0 PF2 Subsystem Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID">10EE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID</spirit:name>
      <spirit:displayName>PCIe1 PF2 Subsystem Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID">10EE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID</spirit:name>
      <spirit:displayName>PCIe0 PF3 Subsystem Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID">10EE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID</spirit:name>
      <spirit:displayName>PCIe1 PF3 Subsystem Vendor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID">10EE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_INTERFACE_VALUE</spirit:name>
      <spirit:displayName>PCIe0 PF0 interface value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_INTERFACE_VALUE">00</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_INTERFACE_VALUE</spirit:name>
      <spirit:displayName>PCIe1 PF0 interface value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_INTERFACE_VALUE">00</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_INTERFACE_VALUE</spirit:name>
      <spirit:displayName>PCIe0 PF1 interface value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_INTERFACE_VALUE">00</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_INTERFACE_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_INTERFACE_VALUE</spirit:name>
      <spirit:displayName>PCIe1 PF1 interface value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_INTERFACE_VALUE">00</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_INTERFACE_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_INTERFACE_VALUE</spirit:name>
      <spirit:displayName>PCIe0 PF2 interface value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_INTERFACE_VALUE">00</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_INTERFACE_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_INTERFACE_VALUE</spirit:name>
      <spirit:displayName>PCIe1 PF2 interface value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_INTERFACE_VALUE">00</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_INTERFACE_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_INTERFACE_VALUE</spirit:name>
      <spirit:displayName>PCIe0 PF3 interface value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_INTERFACE_VALUE">00</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_INTERFACE_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_INTERFACE_VALUE</spirit:name>
      <spirit:displayName>PCIe1 PF3 interface value</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_INTERFACE_VALUE">00</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_INTERFACE_VALUE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_CAPABILITY_POINTER</spirit:name>
      <spirit:displayName>PCIe0 PF0 capability pointer</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_CAPABILITY_POINTER" spirit:choiceRef="choice_list_bfe210ea">80</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_CAPABILITY_POINTER</spirit:name>
      <spirit:displayName>PCIe1 PF0 capability pointer</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_CAPABILITY_POINTER" spirit:choiceRef="choice_list_bfe210ea">80</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_CAPABILITY_POINTER</spirit:name>
      <spirit:displayName>PCIe0 PF1 capability pointer</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_CAPABILITY_POINTER" spirit:choiceRef="choice_list_bfe210ea">80</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_CAPABILITY_POINTER</spirit:name>
      <spirit:displayName>PCIe1 PF1 capability pointer</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_CAPABILITY_POINTER" spirit:choiceRef="choice_list_bfe210ea">80</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_CAPABILITY_POINTER</spirit:name>
      <spirit:displayName>PCIe0 PF2 capability pointer</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_CAPABILITY_POINTER" spirit:choiceRef="choice_list_bfe210ea">80</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_CAPABILITY_POINTER</spirit:name>
      <spirit:displayName>PCIe1 PF2 capability pointer</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_CAPABILITY_POINTER" spirit:choiceRef="choice_list_bfe210ea">80</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_CAPABILITY_POINTER</spirit:name>
      <spirit:displayName>PCIe0 PF3 capability pointer</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_CAPABILITY_POINTER" spirit:choiceRef="choice_list_bfe210ea">80</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_CAPABILITY_POINTER</spirit:name>
      <spirit:displayName>PCIe1 PF3 capability pointer</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_CAPABILITY_POINTER" spirit:choiceRef="choice_list_bfe210ea">80</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_INTERRUPT_PIN</spirit:name>
      <spirit:displayName>PCIe0 PF0 interrupt pin</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_INTERRUPT_PIN" spirit:choiceRef="choice_list_f1174048">NONE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_INTERRUPT_PIN</spirit:name>
      <spirit:displayName>PCIe1 PF0 interrupt pin</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_INTERRUPT_PIN" spirit:choiceRef="choice_list_f1174048">NONE</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_INTERRUPT_PIN">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_INTERRUPT_PIN</spirit:name>
      <spirit:displayName>PCIe0 PF1 interrupt pin</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_INTERRUPT_PIN" spirit:choiceRef="choice_list_f1174048">NONE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_INTERRUPT_PIN</spirit:name>
      <spirit:displayName>PCIe1 PF1 interrupt pin</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_INTERRUPT_PIN" spirit:choiceRef="choice_list_f1174048">NONE</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_INTERRUPT_PIN">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_INTERRUPT_PIN</spirit:name>
      <spirit:displayName>PCIe0 PF2 interrupt pin</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_INTERRUPT_PIN" spirit:choiceRef="choice_list_f1174048">NONE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_INTERRUPT_PIN</spirit:name>
      <spirit:displayName>PCIe1 PF2 interrupt pin</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_INTERRUPT_PIN" spirit:choiceRef="choice_list_f1174048">NONE</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_INTERRUPT_PIN">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_INTERRUPT_PIN</spirit:name>
      <spirit:displayName>PCIe0 PF3 interrupt pin</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_INTERRUPT_PIN" spirit:choiceRef="choice_list_f1174048">NONE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_INTERRUPT_PIN</spirit:name>
      <spirit:displayName>PCIe1 PF3 interrupt pin</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_INTERRUPT_PIN" spirit:choiceRef="choice_list_f1174048">NONE</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_INTERRUPT_PIN">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG</spirit:name>
      <spirit:displayName>Enable PCIe0 link_status slot_clock configuration</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG</spirit:name>
      <spirit:displayName>Enable PCIe1 link_status slot_clock configuration</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VC0_CAPABILITY_POINTER</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VC0_CAPABILITY_POINTER" spirit:choiceRef="choice_list_bfe210ea">80</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VC0_CAPABILITY_POINTER</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VC0_CAPABILITY_POINTER" spirit:choiceRef="choice_list_bfe210ea">80</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_VC_EXTENDED_COUNT</spirit:name>
      <spirit:displayName>PCIe0 VC extended count</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_VC_EXTENDED_COUNT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_VC_EXTENDED_COUNT</spirit:name>
      <spirit:displayName>PCIe1 VC extended count</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_VC_EXTENDED_COUNT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VC1_BASE_DISABLE</spirit:name>
      <spirit:displayName>Disable PCIe0 VC1 address change for CCIX</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VC1_BASE_DISABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VC1_BASE_DISABLE</spirit:name>
      <spirit:displayName>Disable PCIe1 VC1 address change for CCIX</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VC1_BASE_DISABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT</spirit:name>
      <spirit:displayName>PCIe0 VC low priority extended count</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT</spirit:name>
      <spirit:displayName>PCIe1 VC low priority extended count</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_VC_ARB_CAPABILITY</spirit:name>
      <spirit:displayName>PCIe0 VC arbitration capability</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_VC_ARB_CAPABILITY" spirit:minimum="0.000000" spirit:maximum="15.000000" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_VC_ARB_CAPABILITY</spirit:name>
      <spirit:displayName>PCIe1 VC arbitration capability</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_VC_ARB_CAPABILITY" spirit:minimum="0.000000" spirit:maximum="15.000000" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 VC arbitration table offset</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET" spirit:minimum="0.000000" spirit:maximum="255.000000" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 VC arbitration table offset</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET" spirit:minimum="0.000000" spirit:maximum="255.000000" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_BRIDGE_AXI_SLAVE_IF</spirit:name>
      <spirit:displayName>Enable PCIe0 AXI Bridge slave interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_BRIDGE_AXI_SLAVE_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_XDMA_AXILITE_SLAVE_IF</spirit:name>
      <spirit:displayName>Enable PCIe0 AXI Lite slave interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_XDMA_AXILITE_SLAVE_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_EDR_IF</spirit:name>
      <spirit:displayName>Enable PCIe0 EDR interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_EDR_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_EDR_IF">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_EDR_IF</spirit:name>
      <spirit:displayName>Enable PCIe1 EDR interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_EDR_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_EDR_IF">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PASID_IF</spirit:name>
      <spirit:displayName>Enable PCIe0 PASID interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PASID_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PASID_IF</spirit:name>
      <spirit:displayName>Enable PCIe1 PASID interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PASID_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_CFG_STS_IF</spirit:name>
      <spirit:displayName>Enable PCIe0 status interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_CFG_STS_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_CFG_STS_IF</spirit:name>
      <spirit:displayName>Enable PCIe1 status interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_CFG_STS_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_CFG_CTL_IF</spirit:name>
      <spirit:displayName>Enable PCIe0 control interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_CFG_CTL_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_CFG_CTL_IF</spirit:name>
      <spirit:displayName>Enable PCIe1 control interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_CFG_CTL_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_CFG_FC_IF</spirit:name>
      <spirit:displayName>Enable PCIe0 flow control interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_CFG_FC_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_CFG_FC_IF</spirit:name>
      <spirit:displayName>Enable PCIe1 flow control interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_CFG_FC_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_CFG_EXT_IF</spirit:name>
      <spirit:displayName>Enable PCIe0 extended config interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_CFG_EXT_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_CFG_EXT_IF</spirit:name>
      <spirit:displayName>Enable PCIe1 extended config interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_CFG_EXT_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_CFG_MGMT_IF</spirit:name>
      <spirit:displayName>Enable PCIe0 config management interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_CFG_MGMT_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_CFG_MGMT_IF</spirit:name>
      <spirit:displayName>Enable PCIe1 config management interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_CFG_MGMT_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_TX_FC_IF</spirit:name>
      <spirit:displayName>Enable PCIe0 transmit flow control interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_TX_FC_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_TX_FC_IF</spirit:name>
      <spirit:displayName>Enable PCIe1 transmit flow control interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_TX_FC_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_MESG_RSVD_IF</spirit:name>
      <spirit:displayName>Enable PCIe0 config message received interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_MESG_RSVD_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_MESG_RSVD_IF</spirit:name>
      <spirit:displayName>Enable PCIe1 config message received interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_MESG_RSVD_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_MESG_TRANSMIT_IF</spirit:name>
      <spirit:displayName>Enable PCIe0 config message transmit interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_MESG_TRANSMIT_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_MESG_TRANSMIT_IF</spirit:name>
      <spirit:displayName>Enable PCIe1 config message transmit interface</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_MESG_TRANSMIT_IF" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_COPY_XDMA_PF0_ENABLED</spirit:name>
      <spirit:displayName>Copy PF0 config to other PFs</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_COPY_XDMA_PF0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_COPY_XDMA_PF0_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_COPY_PF0_QDMA_ENABLED</spirit:name>
      <spirit:displayName>Copy PF0 config to other PFs</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_COPY_PF0_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>Copy PF0 config to other PFs</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_COPY_PF0_ENABLED</spirit:name>
      <spirit:displayName>Copy PF0 config to other PFs</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_COPY_PF0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_COPY_PF0_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_COPY_PF0_ENABLED</spirit:name>
      <spirit:displayName>Copy PF0 config to other PFs</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_COPY_PF0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_COPY_PF0_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_COPY_SRIOV_PF0_ENABLED</spirit:name>
      <spirit:displayName>Copy PF0 config to other PFs</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_COPY_SRIOV_PF0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_COPY_SRIOV_PF0_ENABLED</spirit:name>
      <spirit:displayName>Copy PF0 config to other PFs</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_COPY_SRIOV_PF0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA Pf0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA Pf1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA Pf2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA Pf3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED</spirit:name>
      <spirit:displayName>Bridge BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED</spirit:name>
      <spirit:displayName>Bridge BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED</spirit:name>
      <spirit:displayName>Bridge BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED</spirit:name>
      <spirit:displayName>Bridge BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED</spirit:name>
      <spirit:displayName>Bridge BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED</spirit:name>
      <spirit:displayName>Bridge BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA Pf0 expansion rom enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA Pf1 expansion rom enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA Pf2 expansion rom enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA Pf3 expansion rom enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF0 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF1 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_XDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF2 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_XDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF3 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_XDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF0 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF1 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF2 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF3 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF0 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF1 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF2 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF3 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF0 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF1 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF2 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF3 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF0 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF1 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF2 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF3 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF0 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF1 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF2 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_XDMA_ENABLED</spirit:name>
      <spirit:displayName>XDMA PF3 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_XDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF0 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF1 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF2 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF3 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF0 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF1 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF2 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF3 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF0 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF1 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF2 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF3 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF0 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF1 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF2 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF3 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF0 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF1 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF2 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF3 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF0 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF1 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF2 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_QDMA_ENABLED</spirit:name>
      <spirit:displayName>QDMA PF3 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_QDMA_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR0_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR0_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR0_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR0_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR1_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR1_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR1_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR1_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR1_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR1_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR1_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR1_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR2_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR2_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR2_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR2_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR2_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR2_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR2_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR2_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR3_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR3_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR3_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR3_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR3_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR3_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR3_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR3_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR4_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR4_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR4_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR4_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR4_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR4_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR4_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR4_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR4 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR5_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR5_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR5_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR5_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR5_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR5_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR5_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR5_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR5 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 EXPANSION_ROM PF0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 EXPANSION_ROM PF0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 EXPANSION_ROM PF1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 EXPANSION_ROM PF1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 EXPANSION_ROM PF2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 EXPANSION_ROM PF2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 EXPANSION_ROM PF3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 EXPANSION_ROM PF3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF0 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF1 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF2 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF3 enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR0 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR0 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR0 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR0 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR1 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR1 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR1 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR1 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR2 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR2 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR2 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR2 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR3 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR3 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR3 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR3 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR4 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR4 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR4 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR4 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR5 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR5 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR5 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR5 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR0 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR0 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR0 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR0 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR1 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR1 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR1 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR1 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR2 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR2 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR2 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR2 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR3 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR3 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR3 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR3 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR4 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR4 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR4 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR4 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR5 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR5 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR5 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR5 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF0 SRIOV BAR0 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF1 SRIOV BAR0 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF2 SRIOV BAR0 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF3 SRIOV BAR0 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF0 SRIOV BAR1 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF1 SRIOV BAR1 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF2 SRIOV BAR1 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF3 SRIOV BAR1 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF0 SRIOV BAR2 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF1 SRIOV BAR2 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF2 SRIOV BAR2 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF3 SRIOV BAR2 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF0 SRIOV BAR3 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF1 SRIOV BAR3 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF2 SRIOV BAR3 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF3 SRIOV BAR3 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF0 SRIOV BAR4 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF1 SRIOV BAR4 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF2 SRIOV BAR4 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF3 SRIOV BAR4 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF0 SRIOV BAR5 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF1 SRIOV BAR5 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF2 SRIOV BAR5 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_AXCACHE</spirit:name>
      <spirit:displayName>QDMA PF3 SRIOV BAR5 Ax Cache enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_AXCACHE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE</spirit:name>
      <spirit:displayName>AXI Bridge PF0 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE</spirit:name>
      <spirit:displayName>AXI Bridge PF0 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE</spirit:name>
      <spirit:displayName>AXI Bridge PF0 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR0_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR0_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR0_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR0_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR0_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR0_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR0_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR0_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR0_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR0_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR0_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR0_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR1_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR1_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR1_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR1_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR1_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR1_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR1_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR1_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR1_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR1_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR1_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR1_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR2_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR2_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR2_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR2_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR2_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR2_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR2_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR2_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR2_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR2_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR2_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR2_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR3_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR3_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR3_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR3_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR3_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR3_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR3_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR3_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR3_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR3_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR3_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR3_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR4_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR4_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR4_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR4_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR4_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR4_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR4_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR4_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR4_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR4_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR4_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR4_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR4 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR5_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR5_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR5_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR5_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR5_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR5_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR5_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR5_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR5_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR5_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR5_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR5_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR5 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF0 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF1 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF2 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF3 prefetchable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE</spirit:name>
      <spirit:displayName>Bridge BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE</spirit:name>
      <spirit:displayName>Bridge BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE</spirit:name>
      <spirit:displayName>Bridge BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE</spirit:name>
      <spirit:displayName>Bridge BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE</spirit:name>
      <spirit:displayName>Bridge BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE</spirit:name>
      <spirit:displayName>Bridge BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF0 expansion rom size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF1 expansion rom size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF2 expansion rom size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF3 expansion rom size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">64</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_XDMA_SIZE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_XDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_XDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_QDMA_SIZE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_18609d52">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_18609d52">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_c15e8c67">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE" spirit:choiceRef="choice_list_18609d52">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SIZE" spirit:choiceRef="choice_list_c15e8c67">64</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR0_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR0_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR0_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR0_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR0_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR0_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR0_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR0_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR0_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR0_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR0_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR0_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR0_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR0_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR0_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR0_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR0_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR0_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR0_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR0_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR0_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR0_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR0_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR0_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR0_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR0_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR0_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR0_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR0 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR0_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR0_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SIZE" spirit:choiceRef="choice_list_c15e8c67">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR1_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR1_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR1_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR1_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR1_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR1_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR1_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR1_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR1_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR1_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR1_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR1_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR1_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR1_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR1_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR1_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR1_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR1_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR1_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR1_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR1_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR1_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR1_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR1_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR1_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR1_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR1_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR1_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR1_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR1_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR1_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR1_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR1_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR1_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR1 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR1_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR1_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR2_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR2_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR2_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR2_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR2_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR2_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR2_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR2_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR2_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR2_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR2_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR2_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR2_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR2_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR2_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR2_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR2_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR2_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR2_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR2_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR2_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR2_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR2_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR2_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR2_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR2_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR2_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR2_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR2_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR2_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR2_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR2_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR2_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR2_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR2 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR2_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR2_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR3_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR3_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR3_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR3_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR3_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR3_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR3_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR3_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR3_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR3_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR3_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR3_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR3_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR3_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR3_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR3_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR3_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR3_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR3_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR3_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR3_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR3_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR3_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR3_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR3_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR3_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR3_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR3_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR3_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR3_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR3_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR3_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR3_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR3_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR3 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR3_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR3_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR4_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR4_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR4_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR4_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR4_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR4_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR4_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR4_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR4_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR4_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR4_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR4_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR4_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR4_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR4_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR4_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR4_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR4_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR4_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR4_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR4_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR4_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR4_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR4_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR4_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR4_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR4_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR4_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR4_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR4_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR4_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR4_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR4_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR4_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR4 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR4_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR4_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR5_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR5_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR5_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR5_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR5_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR5_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR5_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR5_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR5_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR5_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR5_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR5_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR5_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR5_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR5_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR5_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR5_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR5_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR5_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR5_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR5_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR5_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR5_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR5_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR5_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR5_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR5_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR5_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR5_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR5_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR5_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR5_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR5_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR5_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR5 size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR5_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR5_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_EXPANSION_ROM_SIZE</spirit:name>
      <spirit:displayName>PCIe0 EXPANSION_ROM PF0 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_EXPANSION_ROM_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_EXPANSION_ROM_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_EXPANSION_ROM_SIZE</spirit:name>
      <spirit:displayName>PCIe1 EXPANSION_ROM PF0 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_EXPANSION_ROM_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_EXPANSION_ROM_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_EXPANSION_ROM_SIZE</spirit:name>
      <spirit:displayName>PCIe0 EXPANSION_ROM PF1 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_EXPANSION_ROM_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_EXPANSION_ROM_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_EXPANSION_ROM_SIZE</spirit:name>
      <spirit:displayName>PCIe1 EXPANSION_ROM PF1 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_EXPANSION_ROM_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_EXPANSION_ROM_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_EXPANSION_ROM_SIZE</spirit:name>
      <spirit:displayName>PCIe0 EXPANSION_ROM PF2 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_EXPANSION_ROM_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_EXPANSION_ROM_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_EXPANSION_ROM_SIZE</spirit:name>
      <spirit:displayName>PCIe1 EXPANSION_ROM PF2 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_EXPANSION_ROM_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_EXPANSION_ROM_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_EXPANSION_ROM_SIZE</spirit:name>
      <spirit:displayName>PCIe0 EXPANSION_ROM PF3 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_EXPANSION_ROM_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_EXPANSION_ROM_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_EXPANSION_ROM_SIZE</spirit:name>
      <spirit:displayName>PCIe1 EXPANSION_ROM PF3 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_EXPANSION_ROM_SIZE" spirit:choiceRef="choice_list_c15e8c67">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_EXPANSION_ROM_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIST_BYPASS_SIZE</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF0 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIST_BYPASS_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_AXIST_BYPASS_SIZE</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF0 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_AXIST_BYPASS_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_AXIST_BYPASS_SIZE</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF1 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_AXIST_BYPASS_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_AXIST_BYPASS_SIZE</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF1 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_AXIST_BYPASS_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_AXIST_BYPASS_SIZE</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF2 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_AXIST_BYPASS_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_AXIST_BYPASS_SIZE</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF2 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_AXIST_BYPASS_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_AXIST_BYPASS_SIZE</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF3 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_AXIST_BYPASS_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_AXIST_BYPASS_SIZE</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF3 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_AXIST_BYPASS_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXILITE_MASTER_SIZE</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF0 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXILITE_MASTER_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_AXILITE_MASTER_SIZE</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF0 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_AXILITE_MASTER_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_AXILITE_MASTER_SIZE</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF1 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_AXILITE_MASTER_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_AXILITE_MASTER_SIZE</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF1 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_AXILITE_MASTER_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_AXILITE_MASTER_SIZE</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF2 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_AXILITE_MASTER_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_AXILITE_MASTER_SIZE</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF2 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_AXILITE_MASTER_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_AXILITE_MASTER_SIZE</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF3 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_AXILITE_MASTER_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_AXILITE_MASTER_SIZE</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF3 Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_AXILITE_MASTER_SIZE" spirit:choiceRef="choice_list_c15e8c67">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE</spirit:name>
      <spirit:displayName>Bridge PF0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE</spirit:name>
      <spirit:displayName>Bridge PF1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE</spirit:name>
      <spirit:displayName>Bridge PF2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE</spirit:name>
      <spirit:displayName>Bridge PF3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE</spirit:name>
      <spirit:displayName>Bridge PF4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE</spirit:name>
      <spirit:displayName>Bridge PF5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 SRIOV BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 SRIOV BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 SRIOV BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 SRIOV BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 SRIOV BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 SRIOV BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 SRIOV BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 SRIOV BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 SRIOV BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 SRIOV BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 SRIOV BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 SRIOV BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 SRIOV BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 SRIOV BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 SRIOV BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 SRIOV BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 SRIOV BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 SRIOV BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 SRIOV BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 SRIOV BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 SRIOV BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 SRIOV BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 SRIOV BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 SRIOV BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_XDMA_TYPE" spirit:choiceRef="choice_list_c48844ab">DMA</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_XDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_XDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_XDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_QDMA_TYPE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_QDMA_TYPE" spirit:choiceRef="choice_list_ebbb361b">AXI_Bridge_Master</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_QDMA_TYPE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR0_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR0_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR0_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR0_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR0_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR0_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR0_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR0_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR0_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR0_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR0_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR0_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR0_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR0_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR0_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR0_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR0_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR0_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR0_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR0_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR0_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR0_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR0_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR0 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR0_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR1_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR1_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR1_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR1_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR1_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR1_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR1_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR1_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR1_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR1_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR1_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR1_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR1_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR1_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR1_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR1_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR1_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR1_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR1_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR1_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR1_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR1_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR1_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR1 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR1_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR2_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR2_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR2_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR2_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR2_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR2_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR2_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR2_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR2_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR2_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR2_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR2_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR2_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR2_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR2_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR2_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR2_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR2_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR2_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR2_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR2_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR2_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR2_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR2 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR2_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR3_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR3_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR3_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR3_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR3_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR3_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR3_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR3_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR3_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR3_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR3_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR3_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR3_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR3_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR3_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR3_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR3_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR3_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR3_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR3_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR3_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR3_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR3_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR3 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR3_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR4_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR4_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR4_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR4_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR4_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR4_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR4_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR4_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR4_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR4_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR4_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR4_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR4_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR4_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR4_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR4_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR4_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR4_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR4_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR4_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR4_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR4_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR4_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR4 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR4_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR5_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR5_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR5_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR5_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR5_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR5_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR5_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR5_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR5_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR5_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR5_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR5_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR5_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR5_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR5_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR5_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR5_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR5_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR5_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR5_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR5_TYPE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR5_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR5_TYPE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR5 type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR5_TYPE" spirit:choiceRef="choice_list_c3d223d9">Memory</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT</spirit:name>
      <spirit:displayName>BRIDGE BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT</spirit:name>
      <spirit:displayName>BRIDGE BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT</spirit:name>
      <spirit:displayName>BRIDGE BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF0 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF1 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF2 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF3 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF0 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF1 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF2 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF3 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF0 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF1 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF2 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF3 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF0 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF1 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF2 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF3 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF0 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF1 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF2 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF3 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF0 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF1 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF2 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_XDMA_64BIT</spirit:name>
      <spirit:displayName>XDMA PF3 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_XDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_XDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF0 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF1 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF2 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF3 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF0 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF1 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF2 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF3 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF0 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF1 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF2 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF3 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF0 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF1 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF2 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF3 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF0 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF1 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF2 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF3 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF0 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF1 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF2 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_QDMA_64BIT</spirit:name>
      <spirit:displayName>QDMA PF3 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR0_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR0_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR0_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR0_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR0_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR0_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR0_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR0_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR0_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR0_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR0_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR0_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR0_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR0_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR0_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR0_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR0_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR0_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR0_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR0_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR0_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR0_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR0_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR0_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR0_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR0_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR0_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR0_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR0_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR0_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR1_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR1_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR1_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR1_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR1_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR1_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR1_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR1_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR1_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR1_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR1_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR1_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR1_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR1_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR1_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR1_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR1_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR1_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR1_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR1_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR1_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR1_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR1_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR1_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR1_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR1_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR1_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR1_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR1_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR1_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR1_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR1_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR1_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR1_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR1_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR1_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR2_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR2_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR2_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR2_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR2_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR2_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR2_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR2_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR2_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR2_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR2_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR2_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR2_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR2_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR2_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR2_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR2_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR2_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR2_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR2_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR2_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR2_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR2_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR2_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR2_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR2_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR2_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR2_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR2_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR2_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR2_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR2_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR2_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR2_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR2_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR2_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR3_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR3_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR3_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR3_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR3_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR3_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR3_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR3_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR3_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR3_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR3_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR3_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR3_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR3_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR3_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR3_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR3_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR3_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR3_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR3_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR3_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR3_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR3_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR3_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR3_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR3_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR3_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR3_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR3_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR3_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR3_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR3_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR3_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR3_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR3_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR3_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR4_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR4_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR4_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR4_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR4_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR4_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR4_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR4_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR4_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR4_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR4_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR4_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR4_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR4_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR4_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR4_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR4_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR4_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR4_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR4_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR4_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR4_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR4_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR4_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR4_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR4_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR4_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR4_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR4_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR4_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR4_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR4_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR4_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR4_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR4 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR4_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR4_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR5_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR5_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR5_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR5_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR5_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR5_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR5_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR5_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR5_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR5_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR5_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR5_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR5_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR5_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR5_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR5_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR5_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR5_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR5_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR5_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR5_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR5_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR5_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR5_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR5_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR5_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR5_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR5_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR5_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR5_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR5_64BIT</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR5_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR5_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR5_64BIT</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR5 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR5_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR5_64BIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIST_BYPASS_64BIT</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIST_BYPASS_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_AXIST_BYPASS_64BIT</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_AXIST_BYPASS_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_AXIST_BYPASS_64BIT</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_AXIST_BYPASS_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_AXIST_BYPASS_64BIT</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_AXIST_BYPASS_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_AXIST_BYPASS_64BIT</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_AXIST_BYPASS_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_AXIST_BYPASS_64BIT</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_AXIST_BYPASS_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_AXIST_BYPASS_64BIT</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_AXIST_BYPASS_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_AXIST_BYPASS_64BIT</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_AXIST_BYPASS_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXILITE_MASTER_64BIT</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXILITE_MASTER_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_AXILITE_MASTER_64BIT</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF0 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_AXILITE_MASTER_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_AXILITE_MASTER_64BIT</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_AXILITE_MASTER_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_AXILITE_MASTER_64BIT</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF1 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_AXILITE_MASTER_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_AXILITE_MASTER_64BIT</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_AXILITE_MASTER_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_AXILITE_MASTER_64BIT</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF2 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_AXILITE_MASTER_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_AXILITE_MASTER_64BIT</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_AXILITE_MASTER_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_AXILITE_MASTER_64BIT</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF3 64-bit enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_AXILITE_MASTER_64BIT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_XDMA_SCALE" spirit:choiceRef="choice_list_81ddc592">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_XDMA_SCALE" spirit:choiceRef="choice_list_81ddc592">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_XDMA_SCALE" spirit:choiceRef="choice_list_81ddc592">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_XDMA_SCALE" spirit:choiceRef="choice_list_81ddc592">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE</spirit:name>
      <spirit:displayName>BRIDGE BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE</spirit:name>
      <spirit:displayName>BRIDGE BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE</spirit:name>
      <spirit:displayName>BRIDGE BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE</spirit:name>
      <spirit:displayName>BRIDGE BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE</spirit:name>
      <spirit:displayName>BRIDGE BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE</spirit:name>
      <spirit:displayName>BRIDGE BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF0 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF1 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF2 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF3 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_XDMA_SCALE" spirit:choiceRef="choice_list_52d29139">Megabytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF0 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF1 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF2 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_XDMA_SCALE</spirit:name>
      <spirit:displayName>XDMA PF3 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_XDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_XDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_c9f935b9">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_c9f935b9">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF0 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF1 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF2 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE</spirit:name>
      <spirit:displayName>SRIOV_QDMA PF3 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE" spirit:choiceRef="choice_list_c9f935b9">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR0_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SCALE" spirit:choiceRef="choice_list_52d29139">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR0_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR0_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR0_SCALE" spirit:choiceRef="choice_list_52d29139">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR0_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR0_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR0_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR0_SCALE" spirit:choiceRef="choice_list_52d29139">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR0_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR0_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR0_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR0_SCALE" spirit:choiceRef="choice_list_52d29139">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR0_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SCALE" spirit:choiceRef="choice_list_3a23197b">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR0_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR0_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR0_SCALE" spirit:choiceRef="choice_list_52d29139">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR0_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR0_SCALE" spirit:choiceRef="choice_list_d1e1a340">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR0_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR0_SCALE" spirit:choiceRef="choice_list_d1e1a340">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR0_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR0_SCALE" spirit:choiceRef="choice_list_d1e1a340">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR0_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR0_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR0_SCALE" spirit:choiceRef="choice_list_d1e1a340">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR0_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR0_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR0_SCALE" spirit:choiceRef="choice_list_d1e1a340">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR0_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR0_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR0_SCALE" spirit:choiceRef="choice_list_d1e1a340">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR0_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR0_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR0_SCALE" spirit:choiceRef="choice_list_d1e1a340">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR0_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR0_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR0_SCALE" spirit:choiceRef="choice_list_d1e1a340">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR0_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR1_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SCALE" spirit:choiceRef="choice_list_52d29139">Megabytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR1_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR1_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR1_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR1_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR1_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR1_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR1_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR1_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR1_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR1_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR1_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR1_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR1_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR1_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR1_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SCALE" spirit:choiceRef="choice_list_3a23197b">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR1_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR1_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR1_SCALE" spirit:choiceRef="choice_list_3a23197b">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR1_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR1_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR1_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR1_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR1_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR1_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR1_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR1_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR1_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR1_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR1_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR1_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR1_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR1_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR1_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR1_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR1_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR1_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR1_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR1_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR1_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR1_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR1_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR1_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR1_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR2_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR2_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR2_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR2_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR2_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR2_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR2_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR2_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR2_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR2_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR2_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR2_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR2_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR2_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR2_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR2_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SCALE" spirit:choiceRef="choice_list_ad1fea8a">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR2_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR2_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR2_SCALE" spirit:choiceRef="choice_list_ad1fea8a">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR2_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR2_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR2_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR2_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR2_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR2_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR2_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR2_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR2_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR2_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR2_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR2_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR2_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR2_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR2_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR2_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR2_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR2_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR2_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR2_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR2_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR2_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR2_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR2_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR2_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR3_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR3_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR3_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR3_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR3_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR3_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR3_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR3_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR3_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR3_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR3_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SCALE" spirit:choiceRef="choice_list_0b9ad8c1">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR3_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR3_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR3_SCALE" spirit:choiceRef="choice_list_0b9ad8c1">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR3_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR3_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SCALE" spirit:choiceRef="choice_list_1700d258">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR3_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR3_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR3_SCALE" spirit:choiceRef="choice_list_1700d258">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR3_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR3_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR3_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR3_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR3_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR3_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR3_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR3_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR3_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR3_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR3_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR3_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR3_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR3_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR3_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR3_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR3_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR3_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR3_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR3_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR3_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR3_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR3_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR3_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR3_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR4_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR4_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR4_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR4_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR4_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR4_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR4_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR4_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR4_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR4_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR4_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SCALE" spirit:choiceRef="choice_list_1b40266a">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR4_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR4_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR4_SCALE" spirit:choiceRef="choice_list_1b40266a">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR4_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR4_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR4_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR4_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR4_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR4_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR4_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR4_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR4_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR4_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR4_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR4_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR4_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR4_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR4_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR4_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR4_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR4_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR4_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR4_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR4_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR4_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR4_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR4_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR4_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR4_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR4_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR4_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR4 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR4_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR4_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_BAR5_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF0 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_BAR5_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_BAR5_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF0 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_BAR5_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_BAR5_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_BAR5_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF1 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_BAR5_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_BAR5_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF1 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_BAR5_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_BAR5_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_BAR5_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF2 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SCALE" spirit:choiceRef="choice_list_19636e19">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_BAR5_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_BAR5_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF2 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_BAR5_SCALE" spirit:choiceRef="choice_list_19636e19">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_BAR5_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_BAR5_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF3 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_BAR5_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_BAR5_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF3 BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_BAR5_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_BAR5_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_BAR5_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV_BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR5_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_BAR5_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_BAR5_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV_BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR5_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_BAR5_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_BAR5_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV_BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR5_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_BAR5_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_BAR5_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV_BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR5_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_BAR5_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_BAR5_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV_BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR5_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_BAR5_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_BAR5_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV_BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR5_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_BAR5_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_BAR5_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV_BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR5_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_BAR5_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_BAR5_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV_BAR5 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR5_SCALE" spirit:choiceRef="choice_list_ea588113">Bytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_BAR5_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIST_BYPASS_SCALE</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIST_BYPASS_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_AXIST_BYPASS_SCALE</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_AXIST_BYPASS_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_AXIST_BYPASS_SCALE</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_AXIST_BYPASS_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_AXIST_BYPASS_SCALE</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_AXIST_BYPASS_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_AXIST_BYPASS_SCALE</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_AXIST_BYPASS_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_AXIST_BYPASS_SCALE</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_AXIST_BYPASS_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_AXIST_BYPASS_SCALE</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_AXIST_BYPASS_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_AXIST_BYPASS_SCALE</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_AXIST_BYPASS_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXILITE_MASTER_SCALE</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXILITE_MASTER_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_AXILITE_MASTER_SCALE</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF0 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_AXILITE_MASTER_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_AXILITE_MASTER_SCALE</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_AXILITE_MASTER_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_AXILITE_MASTER_SCALE</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF1 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_AXILITE_MASTER_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_AXILITE_MASTER_SCALE</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_AXILITE_MASTER_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_AXILITE_MASTER_SCALE</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF2 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_AXILITE_MASTER_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_AXILITE_MASTER_SCALE</spirit:name>
      <spirit:displayName>PCIe0 AXILITE_MASTER PF3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_AXILITE_MASTER_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_AXILITE_MASTER_SCALE</spirit:name>
      <spirit:displayName>PCIe1 AXILITE_MASTER PF3 size scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_AXILITE_MASTER_SCALE" spirit:choiceRef="choice_list_ea588113">Kilobytes</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF0 expansion rom scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE" spirit:choiceRef="choice_list_fde36331">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF1 expansion rom scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE" spirit:choiceRef="choice_list_fde36331">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF2 expansion rom scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE" spirit:choiceRef="choice_list_fde36331">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE</spirit:name>
      <spirit:displayName>QDMA PF3 expansion rom scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE" spirit:choiceRef="choice_list_fde36331">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_EXPANSION_ROM_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF0 expansion rom scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_EXPANSION_ROM_SCALE" spirit:choiceRef="choice_list_fde36331">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_EXPANSION_ROM_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_EXPANSION_ROM_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF0 expansion rom scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_EXPANSION_ROM_SCALE" spirit:choiceRef="choice_list_fde36331">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_EXPANSION_ROM_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_EXPANSION_ROM_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF1 expansion rom scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_EXPANSION_ROM_SCALE" spirit:choiceRef="choice_list_fde36331">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_EXPANSION_ROM_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_EXPANSION_ROM_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF1 expansion rom scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_EXPANSION_ROM_SCALE" spirit:choiceRef="choice_list_fde36331">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_EXPANSION_ROM_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_EXPANSION_ROM_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF2 expansion rom scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_EXPANSION_ROM_SCALE" spirit:choiceRef="choice_list_fde36331">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_EXPANSION_ROM_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_EXPANSION_ROM_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF2 expansion rom scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_EXPANSION_ROM_SCALE" spirit:choiceRef="choice_list_fde36331">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_EXPANSION_ROM_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_EXPANSION_ROM_SCALE</spirit:name>
      <spirit:displayName>PCIe0 PF3 expansion rom scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_EXPANSION_ROM_SCALE" spirit:choiceRef="choice_list_fde36331">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_EXPANSION_ROM_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_EXPANSION_ROM_SCALE</spirit:name>
      <spirit:displayName>PCIe1 PF3 expansion rom scale</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_EXPANSION_ROM_SCALE" spirit:choiceRef="choice_list_fde36331">Kilobytes</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_EXPANSION_ROM_SCALE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0</spirit:name>
      <spirit:displayName>Bridge PCIe BAR0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1</spirit:name>
      <spirit:displayName>Bridge PCIe BAR1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2</spirit:name>
      <spirit:displayName>Bridge PCIe BAR2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3</spirit:name>
      <spirit:displayName>Bridge PCIe BAR3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4</spirit:name>
      <spirit:displayName>Bridge PCIe BAR4 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5</spirit:name>
      <spirit:displayName>Bridge PCIe BAR5 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0</spirit:name>
      <spirit:displayName>AXI to PCIe BAR0 translation BASEADDR</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0</spirit:name>
      <spirit:displayName>AXI to PCIe BAR0 translation BRIDGE</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0</spirit:name>
      <spirit:displayName>AXI to PCIe BAR0 translation HIGHADDR</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1</spirit:name>
      <spirit:displayName>AXI to PCIe BAR1 translation BASEADDR</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1</spirit:name>
      <spirit:displayName>AXI to PCIe BAR1 translation BRIDGE</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1</spirit:name>
      <spirit:displayName>AXI to PCIe BAR1 translation HIGHADDR</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2</spirit:name>
      <spirit:displayName>AXI to PCIe BAR2 translation BASEADDR</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2</spirit:name>
      <spirit:displayName>AXI to PCIe BAR2 translation BRIDGE</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2</spirit:name>
      <spirit:displayName>AXI to PCIe BAR2 translation HIGHADDR</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3</spirit:name>
      <spirit:displayName>AXI to PCIe BAR3 translation BASEADDR</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3</spirit:name>
      <spirit:displayName>AXI to PCIe BAR3 translation BRIDGE</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3</spirit:name>
      <spirit:displayName>AXI to PCIe BAR3 translation HIGHADDR</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4</spirit:name>
      <spirit:displayName>AXI to PCIe BAR4 translation BASEADDR</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4</spirit:name>
      <spirit:displayName>AXI to PCIe BAR4 translation BRIDGE</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4</spirit:name>
      <spirit:displayName>AXI to PCIe BAR4 translation HIGHADDR</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5</spirit:name>
      <spirit:displayName>AXI to PCIe BAR5 translation BASEADDR</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5</spirit:name>
      <spirit:displayName>AXI to PCIe BAR5 translation BRIDGE</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5</spirit:name>
      <spirit:displayName>AXI to PCIe BAR5 translation HIGHADDR</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0</spirit:name>
      <spirit:displayName>QDMA PCIe PF0 BAR0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0</spirit:name>
      <spirit:displayName>QDMA PCIe PF1 BAR0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0</spirit:name>
      <spirit:displayName>QDMA PCIe PF2 BAR0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0</spirit:name>
      <spirit:displayName>QDMA PCIe PF3 BAR0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF0 BAR0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF1 BAR0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF2 BAR0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF3 BAR0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0</spirit:name>
      <spirit:displayName>XDMA PCIe PF0 BAR0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0</spirit:name>
      <spirit:displayName>XDMA PCIe PF1 BAR0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0</spirit:name>
      <spirit:displayName>XDMA PCIe PF2 BAR0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0</spirit:name>
      <spirit:displayName>XDMA PCIe PF3 BAR0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1</spirit:name>
      <spirit:displayName>QDMA PCIe PF0 BAR1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1</spirit:name>
      <spirit:displayName>QDMA PCIe PF1 BAR1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1</spirit:name>
      <spirit:displayName>QDMA PCIe PF2 BAR1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1</spirit:name>
      <spirit:displayName>QDMA PCIe PF3 BAR1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF0 BAR1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF1 BAR1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF2 BAR1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF3 BAR1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1</spirit:name>
      <spirit:displayName>XDMA PCIe PF0 BAR1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1">0x0000020100000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1</spirit:name>
      <spirit:displayName>XDMA PCIe PF1 BAR1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1</spirit:name>
      <spirit:displayName>XDMA PCIe PF2 BAR1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1</spirit:name>
      <spirit:displayName>XDMA PCIe PF3 BAR1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2</spirit:name>
      <spirit:displayName>QDMA PCIe PF0 BAR2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2</spirit:name>
      <spirit:displayName>QDMA PCIe PF1 BAR2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2</spirit:name>
      <spirit:displayName>QDMA PCIe PF2 BAR2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2</spirit:name>
      <spirit:displayName>QDMA PCIe PF3 BAR2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF0 BAR2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF1 BAR2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF2 BAR2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF3 BAR2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2</spirit:name>
      <spirit:displayName>XDMA PCIe PF0 BAR2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2</spirit:name>
      <spirit:displayName>XDMA PCIe PF1 BAR2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2</spirit:name>
      <spirit:displayName>XDMA PCIe PF2 BAR2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2</spirit:name>
      <spirit:displayName>XDMA PCIe PF3 BAR2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3</spirit:name>
      <spirit:displayName>QDMA PCIe PF0 BAR3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3</spirit:name>
      <spirit:displayName>QDMA PCIe PF1 BAR3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3</spirit:name>
      <spirit:displayName>QDMA PCIe PF2 BAR3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3</spirit:name>
      <spirit:displayName>QDMA PCIe PF3 BAR3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF0 BAR3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF1 BAR3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF2 BAR3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF3 BAR3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3</spirit:name>
      <spirit:displayName>XDMA PCIe PF0 BAR3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3</spirit:name>
      <spirit:displayName>XDMA PCIe PF1 BAR3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3</spirit:name>
      <spirit:displayName>XDMA PCIe PF2 BAR3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3</spirit:name>
      <spirit:displayName>XDMA PCIe PF3 BAR3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4</spirit:name>
      <spirit:displayName>QDMA PCIe PF0 BAR4 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4</spirit:name>
      <spirit:displayName>QDMA PCIe PF1 BAR4 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4</spirit:name>
      <spirit:displayName>QDMA PCIe PF2 BAR4 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4</spirit:name>
      <spirit:displayName>QDMA PCIe PF3 BAR4 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF0 BAR4 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF1 BAR4 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF2 BAR4 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF3 BAR4 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4</spirit:name>
      <spirit:displayName>XDMA PCIe PF0 BAR4 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4</spirit:name>
      <spirit:displayName>XDMA PCIe PF1 BAR4 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4</spirit:name>
      <spirit:displayName>XDMA PCIe PF2 BAR4 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4</spirit:name>
      <spirit:displayName>XDMA PCIe PF3 BAR4 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5</spirit:name>
      <spirit:displayName>QDMA PCIe PF0 BAR5 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5</spirit:name>
      <spirit:displayName>QDMA PCIe PF1 BAR5 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5</spirit:name>
      <spirit:displayName>QDMA PCIe PF2 BAR5 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5</spirit:name>
      <spirit:displayName>QDMA PCIe PF3 BAR5 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF0 BAR5 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF1 BAR5 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF2 BAR5 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5</spirit:name>
      <spirit:displayName>SRIOV_QDMA PCIe PF3 BAR5 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5</spirit:name>
      <spirit:displayName>XDMA PCIe PF0 BAR5 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5</spirit:name>
      <spirit:displayName>XDMA PCIe PF1 BAR5 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5</spirit:name>
      <spirit:displayName>XDMA PCIe PF2 BAR5 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5</spirit:name>
      <spirit:displayName>XDMA PCIe PF3 BAR5 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER</spirit:name>
      <spirit:displayName>PCIe0 AXIL_MASTER PF0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER</spirit:name>
      <spirit:displayName>PCIe1 AXIL_MASTER PF0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER</spirit:name>
      <spirit:displayName>PCIe0 AXIL_MASTER PF1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER</spirit:name>
      <spirit:displayName>PCIe1 AXIL_MASTER PF1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER</spirit:name>
      <spirit:displayName>PCIe0 AXIL_MASTER PF2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER</spirit:name>
      <spirit:displayName>PCIe1 AXIL_MASTER PF2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER</spirit:name>
      <spirit:displayName>PCIe0 AXIL_MASTER PF3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER</spirit:name>
      <spirit:displayName>PCIe1 AXIL_MASTER PF3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF0 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF1 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF2 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS</spirit:name>
      <spirit:displayName>PCIe0 AXIST_BYPASS PF3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS</spirit:name>
      <spirit:displayName>PCIe1 AXIST_BYPASS PF3 to AXI BAR translation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS">0x0000000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_SRIOV_FIRST_VF_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 SRIOV first VF offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_SRIOV_FIRST_VF_OFFSET" spirit:choiceRef="choice_list_0cee66fe">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_SRIOV_FIRST_VF_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 SRIOV first VF offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_SRIOV_FIRST_VF_OFFSET" spirit:choiceRef="choice_list_0cee66fe">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV VF device ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID">C03F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV VF device ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID">C03F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV VF device ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID">C13F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV VF device ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID">C13F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV VF device ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID">C23F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV VF device ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID">C23F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV VF device ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID">C33F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV VF device ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID">C33F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV first VF offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV first VF offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV first VF offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV first VF offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV first VF offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET">10</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV first VF offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET">10</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV first VF offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET">13</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV first VF offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET">13</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV function dep link</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV function dep link</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV function dep link</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV function dep link</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV function dep link</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV function dep link</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV function dep link</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV function dep link</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV supported page size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE">553</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV supported page size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE">553</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV supported page size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE">553</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV supported page size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE">553</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV supported page size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE">553</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV supported page size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE">553</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV supported page size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE">553</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV supported page size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE">553</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV ARI capable hierarchy preserved</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV ARI capable hierarchy preserved</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV ARI capable hierarchy preserved</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV ARI capable hierarchy preserved</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV ARI capable hierarchy preserved</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV ARI capable hierarchy preserved</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV ARI capable hierarchy preserved</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV ARI capable hierarchy preserved</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV total VFs</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF" spirit:choiceRef="choice_list_61bc5fcf">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV total VFs</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF" spirit:choiceRef="choice_list_61bc5fcf">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV total VFs</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF" spirit:choiceRef="choice_list_82d9452f">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV total VFs</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF" spirit:choiceRef="choice_list_61bc5fcf">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV total VFs</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF" spirit:choiceRef="choice_list_c59e6346">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV total VFs</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF" spirit:choiceRef="choice_list_61bc5fcf">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV total VFs</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF" spirit:choiceRef="choice_list_2e165dad">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV total VFs</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF" spirit:choiceRef="choice_list_61bc5fcf">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV initial VFs</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF" spirit:choiceRef="choice_list_8adc6510">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV initial VFs</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF" spirit:choiceRef="choice_list_8adc6510">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV initial VFs</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF" spirit:choiceRef="choice_list_b276ce5b">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV initial VFs</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF" spirit:choiceRef="choice_list_8adc6510">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV initial VFs</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF" spirit:choiceRef="choice_list_186d8312">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV initial VFs</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF" spirit:choiceRef="choice_list_8adc6510">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV initial VFs</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF" spirit:choiceRef="choice_list_3492ba30">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV initial VFs</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF" spirit:choiceRef="choice_list_8adc6510">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_MSIX_RP_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 RP MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_MSIX_RP_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_MSIX_RP_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_MSIX_RP_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 RP MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_MSIX_RP_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_MSIX_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF0 MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_MSIX_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_MSIX_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF0 MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_MSIX_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG0_MSIX_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 VFG0 MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG0_MSIX_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG0_MSIX_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG0_MSIX_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 VFG0 MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG0_MSIX_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG0_MSIX_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_MSIX_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF1 MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_MSIX_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_MSIX_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF1 MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_MSIX_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG1_MSIX_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 VFG1 MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG1_MSIX_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG1_MSIX_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG1_MSIX_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 VFG1 MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG1_MSIX_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG1_MSIX_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_MSIX_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF2 MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_MSIX_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_MSIX_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF2 MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_MSIX_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG2_MSIX_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 VFG2 MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG2_MSIX_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG2_MSIX_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG2_MSIX_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 VFG2 MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG2_MSIX_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG2_MSIX_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_MSIX_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF3 MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_MSIX_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_MSIX_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF3 MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_MSIX_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG3_MSIX_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 VFG3 MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG3_MSIX_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG3_MSIX_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG3_MSIX_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 VFG3 MSIX Enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG3_MSIX_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG3_MSIX_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF0 MSIX table Size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE">1F</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF0 MSIX table Size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE">007</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe0 VFG0 MSIX table Size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe1 VFG0 MSIX table Size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF1 MSIX table Size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE">1F</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF1 MSIX table Size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE">007</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe0 VFG1 MSIX table Size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe1 VFG1 MSIX table Size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF2 MSIX table Size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE">1F</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF2 MSIX table Size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE">007</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe0 VFG2 MSIX table Size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe1 VFG2 MSIX table Size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe0 PF3 MSIX table Size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE">1F</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe1 PF3 MSIX table Size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE">007</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe0 VFG3 MSIX table Size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe1 VFG3 MSIX table Size</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 PF0 MSIX TABLE offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET">8000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 PF0 MSIX TABLE offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET">40</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 VFG0 MSIX TABLE offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET">40</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 VFG0 MSIX TABLE offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET">40</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 PF1 MSIX TABLE offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET">8000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 PF1 MSIX TABLE offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET">40</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 VFG1 MSIX TABLE offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET">40</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 VFG1 MSIX TABLE offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET">40</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 PF2 MSIX TABLE offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET">8000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 PF2 MSIX TABLE offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET">40</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 VFG2 MSIX TABLE offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET">40</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 VFG2 MSIX TABLE offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET">40</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 PF3 MSIX TABLE offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET">8000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 PF3 MSIX TABLE offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET">40</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 VFG3 MSIX TABLE offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET">40</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 VFG3 MSIX TABLE offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET">40</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 PF0 MSIX PBA offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET">8FE0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 PF0 MSIX PBA offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET">50</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 VFG0 MSIX PBA offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET">50</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 VFG0 MSIX PBA offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET">50</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 PF1 MSIX PBA offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET">8FE0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 PF1 MSIX PBA offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET">50</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 VFG1 MSIX PBA offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET">50</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 VFG1 MSIX PBA offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET">50</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 PF2 MSIX PBA offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET">8FE0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 PF2 MSIX PBA offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET">50</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 VFG2 MSIX PBA offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET">50</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 VFG2 MSIX PBA offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET">50</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 PF3 MSIX PBA offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET">8FE0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 PF3 MSIX PBA offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET">50</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET</spirit:name>
      <spirit:displayName>PCIe0 VFG3 MSIX PBA offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET">50</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET</spirit:name>
      <spirit:displayName>PCIe1 VFG3 MSIX PBA offset</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET">50</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR</spirit:name>
      <spirit:displayName>PCIe0 PF0 MSIX TABLE bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR</spirit:name>
      <spirit:displayName>PCIe1 PF0 MSIX TABLE bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR" spirit:choiceRef="choice_list_3ca2cbc7">BAR_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR</spirit:name>
      <spirit:displayName>PCIe0 VFG0 MSIX TABLE bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR</spirit:name>
      <spirit:displayName>PCIe1 VFG0 MSIX TABLE bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR</spirit:name>
      <spirit:displayName>PCIe0 PF1 MSIX TABLE bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR</spirit:name>
      <spirit:displayName>PCIe1 PF1 MSIX TABLE bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR" spirit:choiceRef="choice_list_3ca2cbc7">BAR_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR</spirit:name>
      <spirit:displayName>PCIe0 VFG1 MSIX TABLE bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR</spirit:name>
      <spirit:displayName>PCIe1 VFG1 MSIX TABLE bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR</spirit:name>
      <spirit:displayName>PCIe0 PF2 MSIX TABLE bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR</spirit:name>
      <spirit:displayName>PCIe1 PF2 MSIX TABLE bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR" spirit:choiceRef="choice_list_3ca2cbc7">BAR_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR</spirit:name>
      <spirit:displayName>PCIe0 VFG2 MSIX TABLE bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR</spirit:name>
      <spirit:displayName>PCIe1 VFG2 MSIX TABLE bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR</spirit:name>
      <spirit:displayName>PCIe0 PF3 MSIX TABLE bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR</spirit:name>
      <spirit:displayName>PCIe1 PF3 MSIX TABLE bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR" spirit:choiceRef="choice_list_3ca2cbc7">BAR_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR</spirit:name>
      <spirit:displayName>PCIe0 VFG3 MSIX TABLE bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR</spirit:name>
      <spirit:displayName>PCIe1 VFG3 MSIX TABLE bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR</spirit:name>
      <spirit:displayName>PCIe0 PF0 MSIX PBA bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR</spirit:name>
      <spirit:displayName>PCIe1 PF0 MSIX PBA bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR" spirit:choiceRef="choice_list_3ca2cbc7">BAR_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR</spirit:name>
      <spirit:displayName>PCIe0 VFG0 MSIX PBA bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR</spirit:name>
      <spirit:displayName>PCIe1 VFG0 MSIX PBA bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR</spirit:name>
      <spirit:displayName>PCIe0 PF1 MSIX PBA bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR</spirit:name>
      <spirit:displayName>PCIe1 PF1 MSIX PBA bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR" spirit:choiceRef="choice_list_3ca2cbc7">BAR_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR</spirit:name>
      <spirit:displayName>PCIe0 VFG1 MSIX PBA bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR</spirit:name>
      <spirit:displayName>PCIe1 VFG1 MSIX PBA bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR</spirit:name>
      <spirit:displayName>PCIe0 PF2 MSIX PBA bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR</spirit:name>
      <spirit:displayName>PCIe1 PF2 MSIX PBA bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR" spirit:choiceRef="choice_list_3ca2cbc7">BAR_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR</spirit:name>
      <spirit:displayName>PCIe0 VFG2 MSIX PBA bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR</spirit:name>
      <spirit:displayName>PCIe1 VFG2 MSIX PBA bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR</spirit:name>
      <spirit:displayName>PCIe0 PF3 MSIX PBA bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR</spirit:name>
      <spirit:displayName>PCIe1 PF3 MSIX PBA bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR" spirit:choiceRef="choice_list_3ca2cbc7">BAR_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR</spirit:name>
      <spirit:displayName>PCIe0 VFG3 MSIX PBA bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR</spirit:name>
      <spirit:displayName>PCIe1 VFG3 MSIX PBA bar indicator</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR" spirit:choiceRef="choice_list_2f3cffa2">BAR_0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_MSI_X_OPTIONS</spirit:name>
      <spirit:displayName>MSI X Options</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS" spirit:choiceRef="choice_list_2680037b">MSI-X_Internal</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_MSI_X_OPTIONS</spirit:name>
      <spirit:displayName>MSI X Options</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS" spirit:choiceRef="choice_list_bf203f7e">MSI-X_External</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_MSI_X_OPTIONS">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_MSI_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF0 MSI enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_MSI_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_MSI_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF0 MSI enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_MSI_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_MSI_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF1 MSI enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_MSI_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_MSI_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_MSI_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF1 MSI enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_MSI_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_MSI_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_MSI_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF2 MSI enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_MSI_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_MSI_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_MSI_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF2 MSI enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_MSI_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_MSI_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_MSI_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF3 MSI enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_MSI_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_MSI_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_MSI_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF3 MSI enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_MSI_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_MSI_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP</spirit:name>
      <spirit:displayName>Enable PCIe0 PF0 MSI per vector mask capabilty</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP</spirit:name>
      <spirit:displayName>Enable PCIe1 PF0 MSI per vector mask capabilty</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP</spirit:name>
      <spirit:displayName>Enable PCIe0 PF1 MSI per vector mask capabilty</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP</spirit:name>
      <spirit:displayName>Enable PCIe1 PF1 MSI per vector mask capabilty</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP</spirit:name>
      <spirit:displayName>Enable PCIe0 PF2 MSI per vector mask capabilty</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP</spirit:name>
      <spirit:displayName>Enable PCIe1 PF2 MSI per vector mask capabilty</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP</spirit:name>
      <spirit:displayName>Enable PCIe0 PF3 MSI per vector mask capabilty</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP</spirit:name>
      <spirit:displayName>Enable PCIe1 PF3 MSI per vector mask capabilty</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP</spirit:name>
      <spirit:displayName>Enable PCIe0 PF0 MSI multi message capability</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP" spirit:choiceRef="choice_list_5e45706a">1_vector</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP</spirit:name>
      <spirit:displayName>Enable PCIe1 PF0 MSI multi message capability</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP" spirit:choiceRef="choice_list_5e45706a">1_vector</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP</spirit:name>
      <spirit:displayName>Enable PCIe0 PF1 MSI multi message capability</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP" spirit:choiceRef="choice_list_5e45706a">1_vector</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP</spirit:name>
      <spirit:displayName>Enable PCIe1 PF1 MSI multi message capability</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP" spirit:choiceRef="choice_list_5e45706a">1_vector</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP</spirit:name>
      <spirit:displayName>Enable PCIe0 PF2 MSI multi message capability</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP" spirit:choiceRef="choice_list_5e45706a">1_vector</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP</spirit:name>
      <spirit:displayName>Enable PCIe1 PF2 MSI multi message capability</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP" spirit:choiceRef="choice_list_5e45706a">1_vector</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP</spirit:name>
      <spirit:displayName>Enable PCIe0 PF3 MSI multi message capability</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP" spirit:choiceRef="choice_list_5e45706a">1_vector</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP</spirit:name>
      <spirit:displayName>Enable PCIe1 PF3 MSI multi message capability</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP" spirit:choiceRef="choice_list_5e45706a">1_vector</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_CAP_VER</spirit:name>
      <spirit:displayName>PCIe0 PF0 SRIOV capability version</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_CAP_VER">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_CAP_VER</spirit:name>
      <spirit:displayName>PCIe1 PF0 SRIOV capability version</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_CAP_VER">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_CAP_VER</spirit:name>
      <spirit:displayName>PCIe0 PF1 SRIOV capability version</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_CAP_VER">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_CAP_VER</spirit:name>
      <spirit:displayName>PCIe1 PF1 SRIOV capability version</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_CAP_VER">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_CAP_VER</spirit:name>
      <spirit:displayName>PCIe0 PF2 SRIOV capability version</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_CAP_VER">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_CAP_VER</spirit:name>
      <spirit:displayName>PCIe1 PF2 SRIOV capability version</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_CAP_VER">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_CAP_VER</spirit:name>
      <spirit:displayName>PCIe0 PF3 SRIOV capability version</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_CAP_VER">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_CAP_VER</spirit:name>
      <spirit:displayName>PCIe1 PF3 SRIOV capability version</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_CAP_VER">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_VC_CAP_VER</spirit:name>
      <spirit:displayName>PCIe0 virtual channel capability version</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_VC_CAP_VER" spirit:choiceRef="choice_list_ae9f88f6">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_VC_CAP_VER</spirit:name>
      <spirit:displayName>PCIe1 virtual channel capability version</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_VC_CAP_VER" spirit:choiceRef="choice_list_ae9f88f6">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PM_CAP_VER_ID</spirit:name>
      <spirit:displayName>PCIe0 power management capability version ID</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PM_CAP_VER_ID" spirit:choiceRef="choice_list_4665eb01">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_PM_CAP_VER_ID</spirit:name>
      <spirit:displayName>PCIe1 power management capability version ID</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_PM_CAP_VER_ID" spirit:choiceRef="choice_list_4665eb01">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_MARGINING_CAP_VER</spirit:name>
      <spirit:displayName>PCIe0 Margining Cap Version</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_MARGINING_CAP_VER" spirit:minimum="0.000000" spirit:maximum="15.000000" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_MARGINING_CAP_VER</spirit:name>
      <spirit:displayName>PCIe1 Margining Cap Version</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_MARGINING_CAP_VER" spirit:minimum="0.000000" spirit:maximum="15.000000" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER</spirit:name>
      <spirit:displayName>PCIe0 DLL feature capabilty version</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER" spirit:minimum="0.000000" spirit:maximum="15.000000" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER</spirit:name>
      <spirit:displayName>PCIe1 DLL feature capabilty version</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER" spirit:minimum="0.000000" spirit:maximum="15.000000" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_ARI_CAP_VER</spirit:name>
      <spirit:displayName>PCIe0 ARI capabilty version</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_ARI_CAP_VER" spirit:minimum="0.000000" spirit:maximum="15.000000" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_ARI_CAP_VER</spirit:name>
      <spirit:displayName>PCIe1 ARI capabilty version</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_ARI_CAP_VER" spirit:minimum="0.000000" spirit:maximum="15.000000" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_TPHR_CAP_VER</spirit:name>
      <spirit:displayName>PCIe0 TPHR capabilty version</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_TPHR_CAP_VER" spirit:minimum="0" spirit:maximum="15" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_TPHR_CAP_VER</spirit:name>
      <spirit:displayName>PCIe1 TPHR capabilty version</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_TPHR_CAP_VER" spirit:minimum="0" spirit:maximum="15" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PL16_CAP_VER</spirit:name>
      <spirit:displayName>PCIe0 PL16 capabilty version</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PL16_CAP_VER" spirit:minimum="0.000000" spirit:maximum="15.000000" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_PL16_CAP_VER</spirit:name>
      <spirit:displayName>PCIe1 PL16 capabilty version</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_PL16_CAP_VER" spirit:minimum="0.000000" spirit:maximum="15.000000" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PL16_CAP_ID</spirit:name>
      <spirit:displayName>PCIe0 PL16 capability ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PL16_CAP_ID">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_PL16_CAP_ID</spirit:name>
      <spirit:displayName>PCIe1 PL16 capability ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_PL16_CAP_ID">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_MARGINING_CAP_ID</spirit:name>
      <spirit:displayName>PCIe0 MARGINING capability ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_MARGINING_CAP_ID">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_MARGINING_CAP_ID</spirit:name>
      <spirit:displayName>PCIe1 MARGINING capability ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_MARGINING_CAP_ID">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID</spirit:name>
      <spirit:displayName>PCIe0 DLL_FEATURE capability ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID">0x0025</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID</spirit:name>
      <spirit:displayName>PCIe1 DLL_FEATURE capability ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PM_CAP_ID</spirit:name>
      <spirit:displayName>PCIe0 power mgmt capabilty ID</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PM_CAP_ID" spirit:minimum="0.000000" spirit:maximum="255.000000" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_PM_CAP_ID</spirit:name>
      <spirit:displayName>PCIe1 power mgmt capabilty ID</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_PM_CAP_ID" spirit:minimum="0.000000" spirit:maximum="255.000000" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe0 TPH requester table size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE" spirit:choiceRef="choice_list_af38333b">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE</spirit:name>
      <spirit:displayName>PCIe1 TPH requester table size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE" spirit:choiceRef="choice_list_af38333b">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_TPHR_ENABLE</spirit:name>
      <spirit:displayName>Enable PCIe0 TPH requester capability</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_TPHR_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_TPHR_ENABLE</spirit:name>
      <spirit:displayName>Enable PCIe1 TPH requester capability</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_TPHR_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE</spirit:name>
      <spirit:displayName>PCIe0 TPH requester interrupt vector mode supported</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE</spirit:name>
      <spirit:displayName>PCIe1 TPH requester interrupt vector mode supported</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE</spirit:name>
      <spirit:displayName>PCIe0 TPH requester device specific mode supported</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE</spirit:name>
      <spirit:displayName>PCIe1 TPH requester device specific mode supported</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC</spirit:name>
      <spirit:displayName>PCIe0 TPH requester ST table location</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC" spirit:choiceRef="choice_list_872b8df7">ST_Table_not_present</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC</spirit:name>
      <spirit:displayName>PCIe1 TPH requester ST table location</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC" spirit:choiceRef="choice_list_872b8df7">ST_Table_not_present</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC</spirit:name>
      <spirit:displayName>PCIe0 PF0 ARI Next Function</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC" spirit:minimum="0.000000" spirit:maximum="255.000000" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC</spirit:name>
      <spirit:displayName>PCIe1 PF0 ARI Next Function</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC" spirit:minimum="0.000000" spirit:maximum="255.000000" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC</spirit:name>
      <spirit:displayName>PCIe0 PF1 ARI Next Function</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC" spirit:minimum="0.000000" spirit:maximum="255.000000" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC</spirit:name>
      <spirit:displayName>PCIe1 PF1 ARI Next Function</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC" spirit:minimum="0.000000" spirit:maximum="255.000000" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC</spirit:name>
      <spirit:displayName>PCIe0 PF2 ARI Next Function</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC" spirit:minimum="0.000000" spirit:maximum="255.000000" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC</spirit:name>
      <spirit:displayName>PCIe1 PF2 ARI Next Function</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC" spirit:minimum="0.000000" spirit:maximum="255.000000" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC</spirit:name>
      <spirit:displayName>PCIe0 PF3 ARI Next Function</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC" spirit:minimum="0.000000" spirit:maximum="255.000000" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC</spirit:name>
      <spirit:displayName>PCIe1 PF3 ARI Next Function</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC" spirit:minimum="0.000000" spirit:maximum="255.000000" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH</spirit:name>
      <spirit:displayName>PCIe0 PF0 max PASID width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH" spirit:minimum="0.000000" spirit:maximum="31.000000" spirit:rangeType="long">20</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH</spirit:name>
      <spirit:displayName>PCIe1 PF0 max PASID width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH" spirit:minimum="0.000000" spirit:maximum="31.000000" spirit:rangeType="long">20</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH</spirit:name>
      <spirit:displayName>PCIe0 PF2 max PASID width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH" spirit:minimum="0.000000" spirit:maximum="31.000000" spirit:rangeType="long">20</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH</spirit:name>
      <spirit:displayName>PCIe1 PF2 max PASID width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH" spirit:minimum="0.000000" spirit:maximum="31.000000" spirit:rangeType="long">20</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE</spirit:name>
      <spirit:displayName>Enable PCIe0 AER capabilty ECRC generation and check capability</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE</spirit:name>
      <spirit:displayName>Enable PCIe1 AER capabilty ECRC generation and check capability</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_MCAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe0 MCAP Enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_MCAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_MCAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe1 MCAP Enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_MCAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_TPHR_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe0 TPH requester enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_TPHR_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_TPHR_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe1 TPH requester enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_TPHR_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_SRIOV_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe0 SRIOV capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_SRIOV_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_SRIOV_CAP_ENABLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_SRIOV_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe1 SRIOV capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_SRIOV_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AER_CAP_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 AER capability enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AER_CAP_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AER_CAP_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 AER capability enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AER_CAP_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_ARI_CAP_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 ARI capability enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_ARI_CAP_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_ARI_CAP_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 ARI capability enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_ARI_CAP_ENABLED" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_VC_CAP_ENABLED</spirit:name>
      <spirit:displayName>PCIe0 PF0 VC capability enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_VC_CAP_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_VC_CAP_ENABLED</spirit:name>
      <spirit:displayName>PCIe1 PF0 VC capability enabled</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_VC_CAP_ENABLED" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_SRIOV_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe0 SRIOV capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_SRIOV_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe1 SRIOV capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_SRIOV_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe0 SRIOV capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_SRIOV_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe1 SRIOV capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_SRIOV_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe0 SRIOV capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_SRIOV_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe1 SRIOV capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_SRIOV_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe0 SRIOV capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_SRIOV_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe1 SRIOV capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_DSN_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe0 PF0 DSN capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_DSN_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_DSN_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe1 PF0 DSN capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_DSN_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_DSN_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe0 PF1 DSN capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_DSN_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_DSN_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe1 PF1 DSN capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_DSN_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_DSN_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe0 PF2 DSN capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_DSN_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_DSN_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe1 PF2 DSN capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_DSN_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_DSN_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe0 PF3 DSN capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_DSN_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_DSN_CAP_ENABLE</spirit:name>
      <spirit:displayName>PCIe1 PF3 DSN capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_DSN_CAP_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_ACS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 ACS capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_ACS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_ACS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 ACS capability enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_ACS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PL16_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 PL16 capability on</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PL16_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_PL16_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 PL16 capability on</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_PL16_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_ATS_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 ATS/PRI Capability Enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_ATS_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_ATS_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 ATS/PRI Capability Enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_ATS_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 DLL Feature Cap On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 DLL Feature Cap On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_MARGINING_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 MARGINING capability on</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_MARGINING_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_MARGINING_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 MARGINING capability on</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_MARGINING_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_PF0_MARGINING_CAP_ON">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PASID_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 PASID capability on</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PASID_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_PASID_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 PASID capability on</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_PASID_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_ATS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 PF0 ATS capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_ATS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_ATS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 PF0 ATS capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_ATS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG0_ATS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 VFG0 ATS capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG0_ATS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG0_ATS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 VFG0 ATS capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG0_ATS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_ATS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 PF1 ATS capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_ATS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_ATS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 PF1 ATS capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_ATS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG1_ATS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 VFG1 ATS capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG1_ATS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG1_ATS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 VFG1 ATS capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG1_ATS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_ATS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 PF2 ATS capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_ATS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_ATS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 PF2 ATS capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_ATS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG2_ATS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 VFG2 ATS capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG2_ATS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG2_ATS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 VFG2 ATS capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG2_ATS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_ATS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 PF3 ATS capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_ATS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_ATS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 PF3 ATS capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_ATS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG3_ATS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 VFG3 ATS capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG3_ATS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG3_ATS_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 VFG3 ATS capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG3_ATS_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF0_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 PF0 PRI capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF0_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF0_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 PF0 PRI capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF0_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG0_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 VFG0 PRI capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG0_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG0_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 VFG0 PRI capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG0_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF1_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 PF1 PRI capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF1_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF1_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 PF1 PRI capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF1_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG1_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 VFG1 PRI capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG1_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG1_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 VFG1 PRI capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG1_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF2_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 PF2 PRI capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF2_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF2_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 PF2 PRI capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF2_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG2_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 VFG2 PRI capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG2_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG2_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 VFG2 PRI capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG2_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PF3_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 PF3 PRI capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_PF3_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PF3_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 PF3 PRI capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_PF3_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_VFG3_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe0 VFG3 PRI capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_VFG3_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_VFG3_PRI_CAP_ON</spirit:name>
      <spirit:displayName>PCIe1 VFG3 PRI capability On</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_VFG3_PRI_CAP_ON" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_USER_SPARE</spirit:name>
      <spirit:displayName>Enable user spare bits of PCIe0 AXIS interfaces</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_USER_SPARE">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_USER_SPARE</spirit:name>
      <spirit:displayName>Enable user spare bits of PCIe1 AXIS interfaces</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_USER_SPARE">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0</spirit:name>
      <spirit:displayName>PCIe0 AXIS interfaces completion timeout register 0</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0" spirit:choiceRef="choice_list_523e4496">BEBC20</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0</spirit:name>
      <spirit:displayName>PCIe1 AXIS interfaces completion timeout register 0</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0" spirit:choiceRef="choice_list_523e4496">BEBC20</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1</spirit:name>
      <spirit:displayName>PCIe0 AXIS interfaces completion timeout register 1</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1" spirit:choiceRef="choice_list_f482b1bc">2FAF080</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1</spirit:name>
      <spirit:displayName>PCIe1 AXIS interfaces completion timeout register 1</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1" spirit:choiceRef="choice_list_f482b1bc">2FAF080</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN</spirit:name>
      <spirit:displayName>Axisten If RX parity en</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN</spirit:name>
      <spirit:displayName>Axisten If RX parity en</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_EXT_512</spirit:name>
      <spirit:displayName>PCIe0 AXIS interfaces are 512 bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_EXT_512" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_EXT_512</spirit:name>
      <spirit:displayName>PCIe1 AXIS interfaces are 512 bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_EXT_512" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC</spirit:name>
      <spirit:displayName>Enable RX message interface for PCIe0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC</spirit:name>
      <spirit:displayName>Enable RX message interface for PCIe1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE</spirit:name>
      <spirit:displayName>Enable PCIe0 MSIX internal table</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE</spirit:name>
      <spirit:displayName>Enable PCIe1 MSIX internal table</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG</spirit:name>
      <spirit:displayName>Enable client tag for PCIe0 AXIS interfaces</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG</spirit:name>
      <spirit:displayName>Enable client tag for PCIe1 AXIS interfaces</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE</spirit:name>
      <spirit:displayName>Enable message route for PCIe0 AXIS interfaces</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE</spirit:name>
      <spirit:displayName>Enable message route for PCIe1 AXIS interfaces</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS</spirit:name>
      <spirit:displayName>Enable client 256 tag for PCIe0 AXIS interfaces</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS</spirit:name>
      <spirit:displayName>Enable client 256 tag for PCIe1 AXIS interfaces</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN</spirit:name>
      <spirit:displayName>Enable parity for $2 interface of PCIe0 AXIS interfaces</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN</spirit:name>
      <spirit:displayName>Enable parity for $2 interface of PCIe1 AXIS interfaces</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING</spirit:name>
      <spirit:displayName>Enable RX tag scaling for PCIe0 AXIS interfaces</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING</spirit:name>
      <spirit:displayName>Enable RX tag scaling for PCIe1 AXIS interfaces</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING</spirit:name>
      <spirit:displayName>Enable TX tag scaling for PCIe0 AXIS interfaces</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING</spirit:name>
      <spirit:displayName>Enable TX tag scaling for PCIe1 AXIS interfaces</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK</spirit:name>
      <spirit:displayName>Enable message RID check for PCIe0 AXIS interfaces</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK</spirit:name>
      <spirit:displayName>Enable message RID check for PCIe1 AXIS interfaces</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE</spirit:name>
      <spirit:displayName>PCIe0 RQ AXIS interface alignment mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE" spirit:choiceRef="choice_list_81a1639d">DWORD_Aligned</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE</spirit:name>
      <spirit:displayName>PCIe1 RQ AXIS interface alignment mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE" spirit:choiceRef="choice_list_81a1639d">DWORD_Aligned</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE</spirit:name>
      <spirit:displayName>PCIe0 RC AXIS interface alignment mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE" spirit:choiceRef="choice_list_95bed110">DWORD_Aligned</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE</spirit:name>
      <spirit:displayName>PCIe1 RC AXIS interface alignment mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE" spirit:choiceRef="choice_list_95bed110">DWORD_Aligned</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE</spirit:name>
      <spirit:displayName>PCIe0 CQ AXIS interface alignment mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE" spirit:choiceRef="choice_list_81a1639d">Address_Aligned</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE</spirit:name>
      <spirit:displayName>PCIe1 CQ AXIS interface alignment mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE" spirit:choiceRef="choice_list_81a1639d">DWORD_Aligned</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE</spirit:name>
      <spirit:displayName>PCIe0 CC AXIS interface alignment mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE" spirit:choiceRef="choice_list_fb269cb9">Address_Aligned</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE</spirit:name>
      <spirit:displayName>PCIe1 CC AXIS interface alignment mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE" spirit:choiceRef="choice_list_95bed110">DWORD_Aligned</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_WIDTH</spirit:name>
      <spirit:displayName>PCIe0 AXIS interface data width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH" spirit:choiceRef="choice_list_c04c03e9">512</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_AXISTEN_IF_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_WIDTH</spirit:name>
      <spirit:displayName>PCIe1 AXIS interface data width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_WIDTH" spirit:choiceRef="choice_list_2a3233c0">64</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_AXISTEN_IF_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_RC_STRADDLE</spirit:name>
      <spirit:displayName>Enable RC straddling for PCIe0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_RC_STRADDLE" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_AXISTEN_IF_RC_STRADDLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_RC_STRADDLE</spirit:name>
      <spirit:displayName>Enable RC straddling for PCIe1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_RC_STRADDLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_AXISTEN_IF_RC_STRADDLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE</spirit:name>
      <spirit:displayName>Enable RQ straddling for PCIe0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE</spirit:name>
      <spirit:displayName>Enable RQ straddling for PCIe1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE</spirit:name>
      <spirit:displayName>Enable RC straddling for PCIe0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE</spirit:name>
      <spirit:displayName>Enable RC straddling for PCIe1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE</spirit:name>
      <spirit:displayName>Enable CQ straddling for PCIe0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE</spirit:name>
      <spirit:displayName>Enable CQ straddling for PCIe1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE</spirit:name>
      <spirit:displayName>Enable CC straddling for PCIe0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE</spirit:name>
      <spirit:displayName>Enable CC straddling for PCIe1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE</spirit:name>
      <spirit:displayName>Enable 512-bit 4TLP/2TLP RC straddling for PCIe0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE</spirit:name>
      <spirit:displayName>Enable 512-bit 4TLP/2TLP RC straddling for PCIe1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION</spirit:name>
      <spirit:displayName>PCIe0 vectors per function for MSIX internal table</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION" spirit:choiceRef="choice_list_a11b979f">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION</spirit:name>
      <spirit:displayName>PCIe1 vectors per function for MSIX internal table</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION" spirit:choiceRef="choice_list_a11b979f">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT</spirit:name>
      <spirit:displayName>PCIe0 AXIS enhanced interface simulation short completion timeout</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT</spirit:name>
      <spirit:displayName>PCIe1 AXIS enhanced interface simulation short completion timeout</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT</spirit:name>
      <spirit:displayName>PCIe0 AXIS interface extended completion timeout</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT" spirit:choiceRef="choice_list_16bd9351">16ms_to_1s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT</spirit:name>
      <spirit:displayName>PCIe1 AXIS interface extended completion timeout</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT" spirit:choiceRef="choice_list_16bd9351">16ms_to_1s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_DMA_ROOT_PORT</spirit:name>
      <spirit:displayName>Enable DMA root port</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_DMA_ROOT_PORT" spirit:choiceRef="choice_list_8af5a703">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED</spirit:name>
      <spirit:displayName>Enable MSI RX pin in DMA mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED" spirit:choiceRef="choice_list_e7c484ae">FALSE</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_DMA_ENABLE_SECURE</spirit:name>
      <spirit:displayName>Enable security feature in DMA mode</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_DMA_ENABLE_SECURE" spirit:choiceRef="choice_list_8af5a703">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_DMA_DATA_WIDTH</spirit:name>
      <spirit:displayName>DMA data width</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_DMA_DATA_WIDTH" spirit:choiceRef="choice_list_ded3c134">512bits</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.CPM_PCIE0_DMA_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_DMA_INTF</spirit:name>
      <spirit:displayName>DMA interface mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_DMA_INTF" spirit:choiceRef="choice_pairs_04d9b30d">AXI4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_DMA_METERING_ENABLE</spirit:name>
      <spirit:displayName>Enable metering requests to RQ to avoid overflow of the RX FIFO in DMA mode</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_DMA_METERING_ENABLE" spirit:choiceRef="choice_list_8af5a703">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_DMA_MASK</spirit:name>
      <spirit:displayName>Address masking for different datapath widths in DMA mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_DMA_MASK" spirit:choiceRef="choice_list_ded3c134">256bits</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_DSC_BYPASS_RD</spirit:name>
      <spirit:displayName>QDMA descriptor bypass for read (H2C)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_DSC_BYPASS_RD</spirit:name>
      <spirit:displayName>QDMA descriptor bypass for read (H2C)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_DSC_BYPASS_RD" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_DSC_BYPASS_WR</spirit:name>
      <spirit:displayName>QDMA descriptor bypass for write (C2H)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_DSC_BYPASS_WR</spirit:name>
      <spirit:displayName>QDMA descriptor bypass for write (C2H)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE1_DSC_BYPASS_WR" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_QDMA_MULTQ_MAX</spirit:name>
      <spirit:displayName>Number of multq queues enabled</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_QDMA_MULTQ_MAX">2048</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_QDMA_PARITY_SETTINGS</spirit:name>
      <spirit:displayName>Parity Settings</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_QDMA_PARITY_SETTINGS" spirit:choiceRef="choice_list_150a9c51">None</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XDMA_TL_PF_VISIBLE</spirit:name>
      <spirit:displayName>No of PFs visible in XDMA mode</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XDMA_TL_PF_VISIBLE" spirit:choiceRef="choice_pairs_4873554b">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_XDMA_2PF_INTERRUPT_ENABLE</spirit:name>
      <spirit:displayName>Enable interrupt for XDMA with 2 PF</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_XDMA_2PF_INTERRUPT_ENABLE" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_XDMA_DSC_BYPASS_RD</spirit:name>
      <spirit:displayName>XDMA descriptor bypass for read (H2C)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD" spirit:choiceRef="choice_list_47140c0d">0000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_XDMA_DSC_BYPASS_WR</spirit:name>
      <spirit:displayName>XDMA descriptor bypass for write (C2H)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR" spirit:choiceRef="choice_list_47140c0d">0000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_XDMA_STS_PORTS</spirit:name>
      <spirit:displayName>Enable XDMA status ports</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_XDMA_STS_PORTS" spirit:choiceRef="choice_pairs_4873554b">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_XDMA_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>XDMA AXI ID Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_XDMA_AXI_ID_WIDTH" spirit:choiceRef="choice_list_110bd32e">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_XDMA_RNUM_CHNL</spirit:name>
      <spirit:displayName>Number of XDMA read(H2C) channels</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL" spirit:choiceRef="choice_list_aa031417">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_XDMA_WNUM_CHNL</spirit:name>
      <spirit:displayName>Number of XDMA write(C2H) channels</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL" spirit:choiceRef="choice_list_aa031417">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_XDMA_RNUM_RIDS</spirit:name>
      <spirit:displayName>Number of XDMA read(C2H) channel IDs</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_RIDS" spirit:choiceRef="choice_list_661c4a03">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_XDMA_WNUM_RIDS</spirit:name>
      <spirit:displayName>Number of XDMA write(C2H) channel IDs</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_RIDS" spirit:choiceRef="choice_list_ca108395">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_XDMA_PARITY_SETTINGS</spirit:name>
      <spirit:displayName>XDMA Parity Settings</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_XDMA_PARITY_SETTINGS" spirit:choiceRef="choice_list_2dba17cd">None</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_XDMA_IRQ</spirit:name>
      <spirit:displayName>No of XDMA user irq</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_XDMA_IRQ" spirit:choiceRef="choice_list_8526b8a0">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_NUM_USR_IRQ</spirit:name>
      <spirit:displayName>No of XDMA user irq</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CPM_PCIE0_NUM_USR_IRQ" spirit:choiceRef="choice_list_8526b8a0">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE0_PFx_MSI_ENABLED</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="PARAM_VALUE.CPM_PCIE0_PFx_MSI_ENABLED" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF0_MSI_ENABLED&apos;)) + spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF1_MSI_ENABLED&apos;)) + spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF2_MSI_ENABLED&apos;)) + spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE0_PF3_MSI_ENABLED&apos;))">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPM_PCIE1_PFx_MSI_ENABLED</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="PARAM_VALUE.CPM_PCIE1_PFx_MSI_ENABLED" spirit:dependency="spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF0_MSI_ENABLED&apos;)) + spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF1_MSI_ENABLED&apos;)) + spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF2_MSI_ENABLED&apos;)) + spirit:decode(id(&apos;PARAM_VALUE.CPM_PCIE1_PF3_MSI_ENABLED&apos;))">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">bd_f512_cpm_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Versal ACAP CPM4</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="internal_revision">1002</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PCIE0_USER_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PCIE0_USER_CLK.ASSOCIATED_RESET" xilinx:valueSource="user" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PCIE0_USER_CLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PCIE0_USER_CLK.FREQ_HZ" xilinx:valueSource="user" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PCIE0_USER_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PCIE0_USER_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.FREQ_HZ" xilinx:valueSource="user" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.HAS_TLAST" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.HAS_TREADY" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DMA0_ST_RX_MSG.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.GT_REFCLK0.CAN_DEBUG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.GT_REFCLK0.FREQ_HZ" xilinx:valueSource="user" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INTERRUPT.CPM_COR_IRQ.PortWidth" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INTERRUPT.CPM_COR_IRQ.SENSITIVITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INTERRUPT.CPM_IRQ0.PortWidth" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INTERRUPT.CPM_IRQ0.SENSITIVITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INTERRUPT.CPM_IRQ1.PortWidth" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INTERRUPT.CPM_IRQ1.SENSITIVITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INTERRUPT.CPM_MISC_IRQ.PortWidth" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INTERRUPT.CPM_MISC_IRQ.SENSITIVITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INTERRUPT.CPM_UNCOR_IRQ.PortWidth" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INTERRUPT.CPM_UNCOR_IRQ.SENSITIVITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INTERRUPT.DMA0_IRQ.PortWidth" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INTERRUPT.DMA0_IRQ.SENSITIVITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PCIE0_GT.CAN_DEBUG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.DMA0_AXI_ARESETN.POLARITY" xilinx:valueSource="user" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.DMA0_SOFT_RESETN.POLARITY" xilinx:valueSource="user" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.AURORA_LINE_RATE_GPBS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.BOOT_SECONDARY_PCIE_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_A0_REFCLK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_A1_REFCLK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_AUX0_REF_CTRL_ACT_FREQMHZ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_AUX0_REF_CTRL_DIVISOR0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_AUX0_REF_CTRL_FREQMHZ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_AUX1_REF_CTRL_ACT_FREQMHZ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_AUX1_REF_CTRL_DIVISOR0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_AUX1_REF_CTRL_FREQMHZ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_AXI_SLV_MULTQ_BASE_ADDRR_H" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_AXI_SLV_MULTQ_BASE_ADDRR_L" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_AXI_SLV_XDMA_BASE_ADDRR_H" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_AXI_SLV_XDMA_BASE_ADDRR_L" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_IS_MM_ONLY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_PARTIAL_CACHELINE_SUPPORT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_PORT_AGGREGATION_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_ATTRIB_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_ATTRIB_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_ATTRIB_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_ATTRIB_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_ATTRIB_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_ATTRIB_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_ATTRIB_6" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_ATTRIB_7" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_REGION_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_REGION_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_REGION_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_REGION_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_REGION_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_REGION_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_REGION_6" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_REGION_7" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_SIZE_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_SIZE_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_SIZE_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_SIZE_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_SIZE_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_SIZE_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_SIZE_6" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_SIZE_7" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_TYPE_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_TYPE_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_TYPE_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_TYPE_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_TYPE_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_TYPE_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_TYPE_6" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_RSVRD_MEMORY_TYPE_7" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CCIX_SELECT_AGENT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CDO_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CLRERR_LANE_MARGIN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CORE_REF_CTRL_ACT_FREQMHZ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CORE_REF_CTRL_DIVISOR0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CORE_REF_CTRL_FREQMHZ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CPLL_CTRL_FBDIV" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_CPLL_CTRL_SRCSEL" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_DBG_REF_CTRL_ACT_FREQMHZ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_DBG_REF_CTRL_DIVISOR0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_DBG_REF_CTRL_FREQMHZ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_DESIGN_USE_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_DMA_CREDIT_INIT_DEMUX" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_DMA_IS_MM_ONLY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_LSBUS_REF_CTRL_ACT_FREQMHZ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_LSBUS_REF_CTRL_DIVISOR0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_LSBUS_REF_CTRL_FREQMHZ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_NUM_CCIX_CREDIT_LINKS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_NUM_HNF_AGENTS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_NUM_HOME_OR_SLAVE_AGENTS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_NUM_REQ_AGENTS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_NUM_SLAVE_AGENTS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_ACS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AER_CAP_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_ARI_CAP_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_ASYNC_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_ATS_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXIBAR_NUM" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_EXT_512" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_RC_STRADDLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_IF_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_AXISTEN_USER_SPARE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_BRIDGE_AXI_SLAVE_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_CCIX_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_CCIX_VENDOR_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_CFG_CTL_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_CFG_EXT_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_CFG_FC_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_CFG_MGMT_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_CFG_SPEC_4_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_CFG_STS_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_CFG_VEND_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_CONTROLLER_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_COPY_PF0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_COPY_PF0_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_COPY_SRIOV_PF0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_COPY_XDMA_PF0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_CORE_CLK_FREQ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_CORE_EDR_CLK_FREQ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_DMA_DATA_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_DMA_ENABLE_SECURE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_DMA_INTF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_DMA_MASK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_DMA_METERING_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_DMA_ROOT_PORT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_RD" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_DSC_BYPASS_WR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_EDR_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_EDR_LINK_SPEED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_EN_PARITY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_EXT_CFG_SPACE_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_FUNCTIONAL_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_LANE_REVERSAL_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_AXIST_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_LINK_DEBUG_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_LINK_SPEED0_FOR_POWER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_LINK_WIDTH0_FOR_POWER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_MAILBOX_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_MAX_LINK_SPEED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_MCAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_MESG_RSVD_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_MESG_TRANSMIT_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_MODE0_FOR_POWER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_MODES" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_MODE_SELECTION" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_MSIX_RP_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_MSI_X_OPTIONS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_NUM_USR_IRQ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PASID_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_ARI_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_ATS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXILITE_MASTER_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXILITE_MASTER_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXILITE_MASTER_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIST_BYPASS_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIST_BYPASS_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_AXIST_BYPASS_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR0_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR1_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR2_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR3_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR4_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BAR5_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BASE_CLASS_MENU" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_BASE_CLASS_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_CAPABILITY_POINTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_CFG_DEV_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_CFG_REV_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_CFG_SUBSYS_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_CLASS_CODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_DSN_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_EXPANSION_ROM_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_EXPANSION_ROM_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_INTERFACE_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_INTERRUPT_PIN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_MARGINING_CAP_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_MARGINING_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_MARGINING_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_MSIX_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_MSI_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PASID_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PL16_CAP_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PL16_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PL16_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PM_CAP_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PM_CAP_VER_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR0_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR0_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR0_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR0_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR1_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR1_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR1_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR1_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR2_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR2_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR2_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR2_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR3_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR3_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR3_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR3_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR4_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR4_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR4_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR4_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR5_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR5_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR5_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_BAR5_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_SUB_CLASS_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_TPHR_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_TPHR_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_TPHR_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_VC_ARB_CAPABILITY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_VC_CAP_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_VC_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_VC_EXTENDED_COUNT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF0_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_ATS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_AXILITE_MASTER_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_AXILITE_MASTER_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_AXILITE_MASTER_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_AXIST_BYPASS_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_AXIST_BYPASS_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_AXIST_BYPASS_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR0_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR1_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR2_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR3_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR4_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BAR5_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BASE_CLASS_MENU" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_BASE_CLASS_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_CAPABILITY_POINTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_CFG_DEV_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_CFG_REV_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_CFG_SUBSYS_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_CLASS_CODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_DSN_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_EXPANSION_ROM_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_EXPANSION_ROM_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_INTERFACE_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_INTERRUPT_PIN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_MSIX_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_MSI_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR0_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR0_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR0_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR0_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR1_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR1_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR1_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR1_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR2_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR2_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR2_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR2_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR3_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR3_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR3_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR3_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR4_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR4_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR4_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR4_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR5_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR5_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR5_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_BAR5_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_SUB_CLASS_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_VEND_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF1_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_ATS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_AXILITE_MASTER_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_AXILITE_MASTER_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_AXILITE_MASTER_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_AXIST_BYPASS_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_AXIST_BYPASS_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_AXIST_BYPASS_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR0_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR1_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR2_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR3_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR4_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BAR5_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BASE_CLASS_MENU" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_BASE_CLASS_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_CAPABILITY_POINTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_CFG_DEV_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_CFG_REV_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_CFG_SUBSYS_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_CLASS_CODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_DSN_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_EXPANSION_ROM_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_EXPANSION_ROM_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_INTERFACE_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_INTERRUPT_PIN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_MSIX_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_MSI_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR0_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR0_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR0_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR0_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR1_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR1_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR1_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR1_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR2_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR2_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR2_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR2_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR3_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR3_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR3_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR3_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR4_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR4_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR4_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR4_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR5_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR5_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR5_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_BAR5_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_SUB_CLASS_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_VEND_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF2_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_ATS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_AXILITE_MASTER_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_AXILITE_MASTER_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_AXILITE_MASTER_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_AXIST_BYPASS_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_AXIST_BYPASS_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_AXIST_BYPASS_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR0_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR1_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR2_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR3_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR4_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BAR5_XDMA_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BASE_CLASS_MENU" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_BASE_CLASS_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_CAPABILITY_POINTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_CFG_DEV_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_CFG_REV_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_CFG_SUBSYS_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_CLASS_CODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_DSN_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_EXPANSION_ROM_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_EXPANSION_ROM_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_INTERFACE_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_INTERRUPT_PIN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_MSIX_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_MSI_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR0_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR0_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR0_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR0_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR1_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR1_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR1_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR1_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR2_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR2_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR2_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR2_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR3_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR3_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR3_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR3_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR4_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR4_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR4_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR4_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR5_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR5_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR5_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_BAR5_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_SUB_CLASS_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_VEND_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_XDMA_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_XDMA_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_XDMA_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_XDMA_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PF3_XDMA_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PL_UPSTREAM_FACING" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PL_USER_SPARE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PM_ASPML0S_TIMEOUT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PM_ASPML1_ENTRY_DELAY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PM_ENABLE_L23_ENTRY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PM_L1_REENTRY_DELAY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_PORT_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_QDMA_MULTQ_MAX" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_QDMA_PARITY_SETTINGS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_REF_CLK_FREQ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_SRIOV_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_SRIOV_FIRST_VF_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_TANDEM" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_TL2CFG_IF_PARITY_CHK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_TL_NP_FIFO_NUM_TLPS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_TL_PF_ENABLE_REG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_TL_POSTED_RAM_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_TL_USER_SPARE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_TX_FC_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_USER_CLK2_FREQ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_USER_CLK_FREQ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_USER_EDR_CLK2_FREQ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_USER_EDR_CLK_FREQ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VC0_CAPABILITY_POINTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VC1_BASE_DISABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG0_ATS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG0_MSIX_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG0_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG1_ATS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG1_MSIX_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG1_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG2_ATS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG2_MSIX_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG2_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG3_ATS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG3_MSIX_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_VFG3_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_XDMA_AXILITE_SLAVE_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_XDMA_AXI_ID_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_RD" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_XDMA_DSC_BYPASS_WR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_XDMA_IRQ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_XDMA_PARITY_SETTINGS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_CHNL" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_XDMA_RNUM_RIDS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_XDMA_STS_PORTS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_CHNL" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE0_XDMA_WNUM_RIDS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_ACS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AER_CAP_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_ARI_CAP_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_ASYNC_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_ATS_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXIBAR_NUM" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_EXT_512" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_RC_STRADDLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_IF_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_AXISTEN_USER_SPARE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_CCIX_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_CCIX_VENDOR_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_CFG_CTL_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_CFG_EXT_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_CFG_FC_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_CFG_MGMT_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_CFG_SPEC_4_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_CFG_STS_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_CFG_VEND_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_CONTROLLER_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_COPY_PF0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_COPY_SRIOV_PF0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_CORE_CLK_FREQ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_CORE_EDR_CLK_FREQ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_DSC_BYPASS_RD" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_DSC_BYPASS_WR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_EDR_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_EDR_LINK_SPEED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_EN_PARITY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_FUNCTIONAL_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_LANE_REVERSAL_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_AXIST_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_LINK_DEBUG_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_LINK_SPEED1_FOR_POWER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_LINK_WIDTH1_FOR_POWER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_MAX_LINK_SPEED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_MCAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_MESG_RSVD_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_MESG_TRANSMIT_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_MODE1_FOR_POWER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_MODES" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_MODE_SELECTION" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_MSIX_RP_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_MSI_X_OPTIONS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PASID_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_ARI_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_ATS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_AXILITE_MASTER_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_AXILITE_MASTER_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_AXILITE_MASTER_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_AXIST_BYPASS_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_AXIST_BYPASS_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_AXIST_BYPASS_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR0_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR0_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR0_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR0_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR0_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR1_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR1_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR1_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR1_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR1_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR1_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR2_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR2_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR2_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR2_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR2_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR2_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR3_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR3_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR3_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR3_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR3_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR3_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR4_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR4_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR4_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR4_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR4_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR4_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR5_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR5_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR5_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR5_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR5_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BAR5_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BASE_CLASS_MENU" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_BASE_CLASS_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_CAPABILITY_POINTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_CFG_DEV_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_CFG_REV_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_CFG_SUBSYS_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_CLASS_CODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_DSN_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_EXPANSION_ROM_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_EXPANSION_ROM_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_INTERFACE_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_INTERRUPT_PIN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_MARGINING_CAP_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_MARGINING_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_MARGINING_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_MSIX_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_MSI_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_PASID_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_PL16_CAP_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_PL16_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_PL16_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_PM_CAP_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_PM_CAP_VER_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR0_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR0_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR0_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR0_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR1_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR1_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR1_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR1_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR2_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR2_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR2_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR2_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR3_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR3_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR3_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR3_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR4_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR4_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR4_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR4_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR5_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR5_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR5_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_BAR5_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_SUB_CLASS_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_TPHR_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_TPHR_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_TPHR_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_VC_ARB_CAPABILITY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_VC_CAP_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_VC_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_VC_EXTENDED_COUNT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_ATS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_AXILITE_MASTER_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_AXILITE_MASTER_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_AXILITE_MASTER_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_AXIST_BYPASS_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_AXIST_BYPASS_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_AXIST_BYPASS_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR0_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR0_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR0_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR0_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR0_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR1_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR1_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR1_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR1_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR1_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR1_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR2_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR2_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR2_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR2_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR2_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR2_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR3_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR3_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR3_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR3_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR3_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR3_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR4_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR4_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR4_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR4_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR4_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR4_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR5_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR5_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR5_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR5_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR5_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BAR5_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BASE_CLASS_MENU" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_BASE_CLASS_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_CAPABILITY_POINTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_CFG_DEV_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_CFG_REV_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_CFG_SUBSYS_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_CLASS_CODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_DSN_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_EXPANSION_ROM_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_EXPANSION_ROM_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_INTERFACE_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_INTERRUPT_PIN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_MSIX_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_MSI_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR0_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR0_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR0_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR0_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR1_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR1_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR1_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR1_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR2_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR2_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR2_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR2_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR3_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR3_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR3_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR3_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR4_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR4_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR4_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR4_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR5_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR5_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR5_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_BAR5_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_SUB_CLASS_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF1_VEND_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_ATS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_AXILITE_MASTER_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_AXILITE_MASTER_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_AXILITE_MASTER_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_AXIST_BYPASS_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_AXIST_BYPASS_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_AXIST_BYPASS_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR0_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR0_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR0_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR0_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR0_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR1_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR1_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR1_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR1_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR1_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR1_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR2_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR2_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR2_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR2_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR2_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR2_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR3_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR3_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR3_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR3_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR3_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR3_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR4_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR4_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR4_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR4_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR4_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR4_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR5_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR5_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR5_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR5_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR5_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BAR5_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BASE_CLASS_MENU" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_BASE_CLASS_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_CAPABILITY_POINTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_CFG_DEV_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_CFG_REV_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_CFG_SUBSYS_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_CLASS_CODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_DSN_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_EXPANSION_ROM_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_EXPANSION_ROM_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_INTERFACE_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_INTERRUPT_PIN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_MSIX_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_MSI_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR0_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR0_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR0_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR0_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR1_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR1_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR1_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR1_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR2_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR2_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR2_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR2_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR3_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR3_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR3_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR3_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR4_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR4_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR4_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR4_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR5_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR5_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR5_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_BAR5_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_SUB_CLASS_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF2_VEND_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_ATS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_AXILITE_MASTER_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_AXILITE_MASTER_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_AXILITE_MASTER_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_AXIST_BYPASS_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_AXIST_BYPASS_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_AXIST_BYPASS_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR0_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR0_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR0_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR0_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR0_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR1_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR1_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR1_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR1_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR1_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR1_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR2_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR2_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR2_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR2_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR2_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR2_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR3_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR3_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR3_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR3_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR3_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR3_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR4_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR4_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR4_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR4_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR4_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR4_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR5_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR5_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR5_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR5_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR5_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BAR5_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BASE_CLASS_MENU" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_BASE_CLASS_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_CAPABILITY_POINTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_CFG_DEV_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_CFG_REV_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_CFG_SUBSYS_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_CLASS_CODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_DSN_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_EXPANSION_ROM_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_EXPANSION_ROM_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_INTERFACE_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_INTERRUPT_PIN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_MSIX_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_MSI_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR0_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR0_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR0_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR0_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR1_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR1_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR1_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR1_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR2_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR2_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR2_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR2_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR3_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR3_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR3_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR3_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR4_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR4_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR4_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR4_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR5_64BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR5_SCALE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR5_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_BAR5_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_CAP_VER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_SUB_CLASS_VALUE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PF3_VEND_ID" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PL_UPSTREAM_FACING" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PL_USER_SPARE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PM_ASPML0S_TIMEOUT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PM_ASPML1_ENTRY_DELAY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PM_ENABLE_L23_ENTRY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PM_L1_REENTRY_DELAY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_PORT_TYPE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_REF_CLK_FREQ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_SRIOV_CAP_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_SRIOV_FIRST_VF_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_TANDEM" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_TL2CFG_IF_PARITY_CHK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_TL_NP_FIFO_NUM_TLPS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_TL_PF_ENABLE_REG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_TL_POSTED_RAM_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_TL_USER_SPARE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_TX_FC_IF" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_USER_CLK2_FREQ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_USER_CLK_FREQ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_USER_EDR_CLK2_FREQ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_USER_EDR_CLK_FREQ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VC0_CAPABILITY_POINTER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VC1_BASE_DISABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG0_ATS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG0_MSIX_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG0_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG1_ATS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG1_MSIX_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG1_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG2_ATS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG2_MSIX_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG2_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG3_ATS_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG3_MSIX_ENABLED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE1_VFG3_PRI_CAP_ON" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PCIE_CHANNELS_FOR_POWER" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PERIPHERAL_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_PERIPHERAL_TEST_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_REQ_AGENTS_0_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_REQ_AGENTS_0_L2_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_REQ_AGENTS_1_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_SELECT_GTOUTCLK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_SHARE_GTREFCLK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_USE_MODES" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XDMA_2PF_INTERRUPT_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XDMA_TL_PF_VISIBLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_0_CLKDLY_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_0_CLK_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_0_INSTANTIATED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_0_LINK0_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_0_LINK1_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_0_LOC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_0_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_0_REG_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_0_RSVD" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_1_CLKDLY_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_1_CLK_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_1_INSTANTIATED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_1_LINK0_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_1_LINK1_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_1_LOC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_1_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_1_REG_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_1_RSVD" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_2_CLKDLY_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_2_CLK_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_2_INSTANTIATED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_2_LINK0_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_2_LINK1_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_2_LOC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_2_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_2_REG_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_2_RSVD" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_3_CLKDLY_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_3_CLK_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_3_INSTANTIATED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_3_LINK0_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_3_LINK1_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_3_LOC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_3_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_3_REG_CFG" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CPM_XPIPE_3_RSVD" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GT_REFCLK_MHZ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_HSDP0_REFCLK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_HSDP1_REFCLK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_HSDP_EGRESS_TRAFFIC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_HSDP_INGRESS_TRAFFIC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_HSDP_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_PCIE_RESET_ENABLE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_PCIE_ROOT_RESET1_IO" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_PCIE_ROOT_RESET2_IO" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_USE_NOC_PS_PCI_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_USE_PS_NOC_PCI_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_USE_PS_NOC_PCI_1" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="560c61d1"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="071c554c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="95bee75e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3e82867b"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="957cbd56"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="46a8476e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
