INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab02/lab02bo/lab02bo.srcs/sources_1/new/lab02bo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab02bo
WARNING: [VRFC 10-1315] redeclaration of ansi port X is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab02/lab02bo/lab02bo.srcs/sources_1/new/lab02bo.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab02/lab02bo/lab02bo.srcs/sim_1/new/lab02bo_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab02bo_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab02/lab02bo/lab02bo.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
