"""
import pytest
#pytestmark = pytest.mark.skip(reason="ast_to_ir.py missing - needs to be recreated")
Unit tests for Register IR Phase 5 Implementation

Tests field extraction from struct-based registers and offset computation.
"""
import pytest
from pssc import Parser
from pssc.ast2ir import AstToIrTranslator
from zuspec.dataclasses import ir


class TestRegisterFieldExtraction:
    """Test field extraction from packed struct registers"""
    
    def parse_and_translate(self, pss_code: str):
        """Helper to parse PSS and translate to IR"""
        parser = Parser()
        parser.parses([("test.pss", pss_code)])
        sym_tree_root = parser.link()
        
        translator = AstToIrTranslator(debug=False)
        ctx = translator.translate(sym_tree_root)
        
        return ctx
    
    def test_extract_fields_from_struct_register(self):
        """Test that fields are extracted from struct-based registers"""
        pss_code = """
import addr_reg_pkg::*;

struct csr_s : packed_s<> {
    bit[1] en;
    bit[1] rdy;
}

component my_regs : reg_group_c {
    reg_c<csr_s, READWRITE, 32> CSR;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_regs = ctx.type_map["my_regs"]
        csr_reg = my_regs.fields[0].datatype
        
        # Check that fields were extracted
        assert len(csr_reg.fields) == 2
        assert csr_reg.fields[0].name == "en"
        assert csr_reg.fields[1].name == "rdy"
    
    def test_field_types_preserved(self):
        """Test that field types are preserved during extraction"""
        pss_code = """
import addr_reg_pkg::*;

struct status_s : packed_s<> {
    bit[1] ready;
    bit[7] error_code;
    bit[24] timestamp;
}

component my_regs : reg_group_c {
    reg_c<status_s> STATUS;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_regs = ctx.type_map["my_regs"]
        status_reg = my_regs.fields[0].datatype
        
        assert len(status_reg.fields) == 3
        assert status_reg.fields[0].datatype.bits == 1
        assert status_reg.fields[1].datatype.bits == 7
        assert status_reg.fields[2].datatype.bits == 24
    
    def test_bit_register_has_no_fields(self):
        """Test that simple bit vector registers don't have fields"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[32]> DATA;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_regs = ctx.type_map["my_regs"]
        data_reg = my_regs.fields[0].datatype
        
        # Bit vector registers should have no fields
        assert len(data_reg.fields) == 0
    
    def test_multiple_registers_with_different_structs(self):
        """Test multiple registers with different struct types"""
        pss_code = """
import addr_reg_pkg::*;

struct csr_s : packed_s<> {
    bit[1] en;
}

struct status_s : packed_s<> {
    bit[1] ready;
    bit[1] busy;
}

component my_regs : reg_group_c {
    reg_c<csr_s> CSR;
    reg_c<status_s> STATUS;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_regs = ctx.type_map["my_regs"]
        
        csr_reg = my_regs.fields[0].datatype
        assert len(csr_reg.fields) == 1
        assert csr_reg.fields[0].name == "en"
        
        status_reg = my_regs.fields[1].datatype
        assert len(status_reg.fields) == 2
        assert status_reg.fields[0].name == "ready"
        assert status_reg.fields[1].name == "busy"


class TestRegisterGroupOffsets:
    """Test offset computation in register groups"""
    
    def parse_and_translate(self, pss_code: str):
        """Helper to parse PSS and translate to IR"""
        parser = Parser()
        parser.parses([("test.pss", pss_code)])
        sym_tree_root = parser.link()
        
        translator = AstToIrTranslator(debug=False)
        ctx = translator.translate(sym_tree_root)
        
        return ctx
    
    def test_sequential_offset_allocation(self):
        """Test that offsets are allocated sequentially"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[32]> REG0;
    reg_c<bit[32]> REG1;
    reg_c<bit[32]> REG2;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_regs = ctx.type_map["my_regs"]
        
        # Check offsets - 32-bit registers should be at 0, 4, 8
        assert my_regs.offset_map["REG0"] == 0
        assert my_regs.offset_map["REG1"] == 4
        assert my_regs.offset_map["REG2"] == 8
    
    def test_offset_with_different_sizes(self):
        """Test offset computation with different register sizes"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[8]> BYTE_REG;
    reg_c<bit[16]> HALF_REG;
    reg_c<bit[32]> WORD_REG;
    reg_c<bit[64]> LONG_REG;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_regs = ctx.type_map["my_regs"]
        
        # Check offsets with 4-byte alignment
        # 8-bit: 1 byte -> rounds to 4 bytes
        # 16-bit: 2 bytes -> rounds to 4 bytes
        # 32-bit: 4 bytes -> stays 4 bytes
        # 64-bit: 8 bytes -> stays 8 bytes
        assert my_regs.offset_map["BYTE_REG"] == 0
        assert my_regs.offset_map["HALF_REG"] == 4   # After 4-byte aligned BYTE_REG
        assert my_regs.offset_map["WORD_REG"] == 8   # After 4-byte aligned HALF_REG
        assert my_regs.offset_map["LONG_REG"] == 12  # After WORD_REG
    
    def test_offset_map_populated(self):
        """Test that offset_map is populated for all registers"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[32]> CONTROL;
    reg_c<bit[32]> STATUS;
    reg_c<bit[32]> DATA;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_regs = ctx.type_map["my_regs"]
        
        # Check that all registers have offsets
        assert "CONTROL" in my_regs.offset_map
        assert "STATUS" in my_regs.offset_map
        assert "DATA" in my_regs.offset_map
        assert len(my_regs.offset_map) == 3
    
    def test_empty_register_group(self):
        """Test that empty register groups have empty offset map"""
        pss_code = """
import addr_reg_pkg::*;

component empty_regs : reg_group_c {
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        empty_regs = ctx.type_map["empty_regs"]
        
        assert len(empty_regs.offset_map) == 0


class TestRegisterGroupWithStructs:
    """Test register groups with struct-based registers"""
    
    def parse_and_translate(self, pss_code: str):
        """Helper to parse PSS and translate to IR"""
        parser = Parser()
        parser.parses([("test.pss", pss_code)])
        sym_tree_root = parser.link()
        
        translator = AstToIrTranslator(debug=False)
        ctx = translator.translate(sym_tree_root)
        
        return ctx
    
    def test_struct_register_offsets(self):
        """Test offsets with struct-based registers"""
        pss_code = """
import addr_reg_pkg::*;

struct csr_s : packed_s<> {
    bit[1] en;
    bit[31] reserved;
}

component my_regs : reg_group_c {
    reg_c<csr_s> CSR;
    reg_c<bit[32]> DATA;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_regs = ctx.type_map["my_regs"]
        
        # Both are 32-bit registers
        assert my_regs.offset_map["CSR"] == 0
        assert my_regs.offset_map["DATA"] == 4
    
    def test_struct_register_has_fields_and_offset(self):
        """Test that struct registers have both fields and offsets"""
        pss_code = """
import addr_reg_pkg::*;

struct ctrl_s : packed_s<> {
    bit[1] start;
    bit[1] stop;
    bit[30] reserved;
}

component my_periph : reg_group_c {
    reg_c<ctrl_s> CONTROL;
    reg_c<bit[32]> STATUS;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_periph = ctx.type_map["my_periph"]
        control_reg = my_periph.fields[0].datatype
        
        # Check fields extracted
        assert len(control_reg.fields) == 3
        assert control_reg.fields[0].name == "start"
        assert control_reg.fields[1].name == "stop"
        
        # Check offsets computed
        assert "CONTROL" in my_periph.offset_map
        assert "STATUS" in my_periph.offset_map
        assert my_periph.offset_map["CONTROL"] == 0
        assert my_periph.offset_map["STATUS"] == 4


class TestComplexRegisterGroups:
    """Test complex register group scenarios"""
    
    def parse_and_translate(self, pss_code: str):
        """Helper to parse PSS and translate to IR"""
        parser = Parser()
        parser.parses([("test.pss", pss_code)])
        sym_tree_root = parser.link()
        
        translator = AstToIrTranslator(debug=False)
        ctx = translator.translate(sym_tree_root)
        
        return ctx
    
    def test_complete_peripheral(self):
        """Test a complete peripheral with multiple register types"""
        pss_code = """
import addr_reg_pkg::*;

struct ctrl_s : packed_s<> {
    bit[1] enable;
    bit[1] reset;
    bit[30] reserved;
}

struct status_s : packed_s<> {
    bit[1] ready;
    bit[1] error;
    bit[30] reserved;
}

component my_peripheral : reg_group_c {
    reg_c<ctrl_s, READWRITE, 32>   CONTROL;
    reg_c<status_s, READONLY, 32>  STATUS;
    reg_c<bit[32], WRITEONLY, 32>  DATA_OUT;
    reg_c<bit[32], READONLY, 32>   DATA_IN;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        periph = ctx.type_map["my_peripheral"]
        
        # Check all registers present
        assert len(periph.fields) == 4
        
        # Check offsets
        assert periph.offset_map["CONTROL"] == 0
        assert periph.offset_map["STATUS"] == 4
        assert periph.offset_map["DATA_OUT"] == 8
        assert periph.offset_map["DATA_IN"] == 12
        
        # Check struct fields extracted
        control_reg = periph.fields[0].datatype
        assert len(control_reg.fields) == 3
        assert control_reg.access_mode == "READWRITE"
        
        status_reg = periph.fields[1].datatype
        assert len(status_reg.fields) == 3
        assert status_reg.access_mode == "READONLY"
        
        # Check bit registers have no fields
        data_out_reg = periph.fields[2].datatype
        assert len(data_out_reg.fields) == 0
        assert data_out_reg.access_mode == "WRITEONLY"
    
    def test_mixed_size_registers(self):
        """Test register group with mixed-size registers"""
        pss_code = """
import addr_reg_pkg::*;

component mixed_regs : reg_group_c {
    reg_c<bit[8]>  BYTE_REG;
    reg_c<bit[16]> HALF_REG;
    reg_c<bit[32]> WORD_REG;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        mixed = ctx.type_map["mixed_regs"]
        
        # All registers should be present with computed offsets
        assert len(mixed.fields) == 3
        assert len(mixed.offset_map) == 3
        
        # Verify alignment (all aligned to 4 bytes)
        assert mixed.offset_map["BYTE_REG"] == 0
        assert mixed.offset_map["HALF_REG"] == 4
        assert mixed.offset_map["WORD_REG"] == 8


class TestRegisterFunctionsWithFields:
    """Test that registers with fields still have functions"""
    
    def parse_and_translate(self, pss_code: str):
        """Helper to parse PSS and translate to IR"""
        parser = Parser()
        parser.parses([("test.pss", pss_code)])
        sym_tree_root = parser.link()
        
        translator = AstToIrTranslator(debug=False)
        ctx = translator.translate(sym_tree_root)
        
        return ctx
    
    def test_struct_register_has_functions(self):
        """Test that struct-based registers have built-in functions"""
        pss_code = """
import addr_reg_pkg::*;

struct csr_s : packed_s<> {
    bit[1] en;
}

component my_regs : reg_group_c {
    reg_c<csr_s> CSR;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_regs = ctx.type_map["my_regs"]
        csr_reg = my_regs.fields[0].datatype
        
        # Should have both fields and functions
        assert len(csr_reg.fields) > 0
        assert len(csr_reg.functions) >= 4
        
        # Check function names
        func_names = [f.name for f in csr_reg.functions]
        assert "read" in func_names
        assert "write" in func_names


if __name__ == "__main__":
    pytest.main([__file__, "-v"])
