[
   {
      "datasets": [
         {
            "bitwidth": 7, 
            "datasets": [
               {
                  "description": "Pareto optimal subset (MAE vs power)", 
                  "figure": "multiplers/7x7_unsigned/pareto_pwr_mae/fig.png", 
                  "folder": "multiplers/7x7_unsigned/pareto_pwr_mae", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_277_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_277_mae_00_0000", 
                        "params": {
                           "area": "536.409906", 
                           "delay": "1.2", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.2769", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_239_mae_00_0484_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_239_mae_00_0484_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_239_mae_00_0484.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_239_mae_00_0484", 
                        "params": {
                           "area": "449.120104", 
                           "delay": "1.22", 
                           "ep%": "85.9619140625", 
                           "mae%": "0.0483721313477", 
                           "mre%": "1.4075778168", 
                           "pwr": "0.2395", 
                           "wce%": "0.189208984375", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_235_mae_00_0515_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_235_mae_00_0515_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_235_mae_00_0515.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_235_mae_00_0515", 
                        "params": {
                           "area": "440.203404", 
                           "delay": "1.25", 
                           "ep%": "87.3474121094", 
                           "mae%": "0.0514786987305", 
                           "mre%": "1.444038235", 
                           "pwr": "0.2351", 
                           "wce%": "0.189208984375", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_179_mae_00_2194_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_179_mae_00_2194_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_179_mae_00_2194.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_179_mae_00_2194", 
                        "params": {
                           "area": "355.260102", 
                           "delay": "1.13", 
                           "ep%": "97.1252441406", 
                           "mae%": "0.21938458252", 
                           "mre%": "4.9975491919", 
                           "pwr": "0.1791", 
                           "wce%": "0.98876953125", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_123_mae_00_4582_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_123_mae_00_4582_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_123_mae_00_4582.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_123_mae_00_4582", 
                        "params": {
                           "area": "280.1721", 
                           "delay": "0.95", 
                           "ep%": "97.5280761719", 
                           "mae%": "0.458239013672", 
                           "mre%": "10.1232678879", 
                           "pwr": "0.1229", 
                           "wce%": "1.93481445312", 
                           "wcre%": "3100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_040_mae_02_1601_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_040_mae_02_1601_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_040_mae_02_1601.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_040_mae_02_1601", 
                        "params": {
                           "area": "108.877599", 
                           "delay": "0.78", 
                           "ep%": "98.2971191406", 
                           "mae%": "2.16007678223", 
                           "mre%": "27.0751822321", 
                           "pwr": "0.040338", 
                           "wce%": "9.912109375", 
                           "wcre%": "106.25"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_014_mae_03_9444_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_014_mae_03_9444_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_014_mae_03_9444.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_014_mae_03_9444", 
                        "params": {
                           "area": "46.93", 
                           "delay": "0.3", 
                           "ep%": "98.4008789062", 
                           "mae%": "3.94436865234", 
                           "mre%": "41.2234942438", 
                           "pwr": "0.013788", 
                           "wce%": "14.8498535156", 
                           "wcre%": "127.44140625"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_007_mae_05_0934_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_mae_05_0934_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_mae_05_0934.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_007_mae_05_0934", 
                        "params": {
                           "area": "35.197499", 
                           "delay": "0.21", 
                           "ep%": "98.4130859375", 
                           "mae%": "5.0934463501", 
                           "mre%": "46.830856844", 
                           "pwr": "0.0068038", 
                           "wce%": "19.0490722656", 
                           "wcre%": "114.306640625"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (WCE vs power)", 
                  "figure": "multiplers/7x7_unsigned/pareto_pwr_wce/fig.png", 
                  "folder": "multiplers/7x7_unsigned/pareto_pwr_wce", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_277_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_277_wce_00_0000", 
                        "params": {
                           "area": "536.409906", 
                           "delay": "1.2", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.2769", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_242_wce_00_1709_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_242_wce_00_1709_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_242_wce_00_1709.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_242_wce_00_1709", 
                        "params": {
                           "area": "439.264804", 
                           "delay": "1.25", 
                           "ep%": "93.9819335938", 
                           "mae%": "0.0492974853516", 
                           "mre%": "1.3470060377", 
                           "pwr": "0.2418", 
                           "wce%": "0.1708984375", 
                           "wcre%": "700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_235_wce_00_1892_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_235_wce_00_1892_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_235_wce_00_1892.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_235_wce_00_1892", 
                        "params": {
                           "area": "440.203404", 
                           "delay": "1.25", 
                           "ep%": "87.3474121094", 
                           "mae%": "0.0514786987305", 
                           "mre%": "1.444038235", 
                           "pwr": "0.2351", 
                           "wce%": "0.189208984375", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_193_wce_00_4761_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_193_wce_00_4761_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_193_wce_00_4761.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_193_wce_00_4761", 
                        "params": {
                           "area": "347.751304", 
                           "delay": "1.2", 
                           "ep%": "94.7448730469", 
                           "mae%": "0.140023986816", 
                           "mre%": "4.1182602414", 
                           "pwr": "0.1929", 
                           "wce%": "0.47607421875", 
                           "wcre%": "4700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_161_wce_00_9888_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_161_wce_00_9888_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_161_wce_00_9888.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_161_wce_00_9888", 
                        "params": {
                           "area": "351.505699", 
                           "delay": "1.3", 
                           "ep%": "95.3979492188", 
                           "mae%": "0.242798034668", 
                           "mre%": "5.3228638822", 
                           "pwr": "0.161", 
                           "wce%": "0.98876953125", 
                           "wcre%": "3100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_123_wce_01_9348_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_123_wce_01_9348_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_123_wce_01_9348.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_123_wce_01_9348", 
                        "params": {
                           "area": "280.1721", 
                           "delay": "0.95", 
                           "ep%": "97.5280761719", 
                           "mae%": "0.458239013672", 
                           "mre%": "10.1232678879", 
                           "pwr": "0.1229", 
                           "wce%": "1.93481445312", 
                           "wcre%": "3100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_065_wce_04_9561_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_065_wce_04_9561_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_065_wce_04_9561.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_065_wce_04_9561", 
                        "params": {
                           "area": "157.2155", 
                           "delay": "0.75", 
                           "ep%": "98.2299804688", 
                           "mae%": "1.13296582031", 
                           "mre%": "17.6837764993", 
                           "pwr": "0.064545", 
                           "wce%": "4.9560546875", 
                           "wcre%": "150.390625"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_034_wce_09_8694_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_034_wce_09_8694_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_034_wce_09_8694.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_034_wce_09_8694", 
                        "params": {
                           "area": "114.039899", 
                           "delay": "0.53", 
                           "ep%": "98.3093261719", 
                           "mae%": "2.27368029785", 
                           "mre%": "28.2272457234", 
                           "pwr": "0.034423", 
                           "wce%": "9.86938476562", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_007_wce_19_0491_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_wce_19_0491_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_wce_19_0491.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_007_wce_19_0491", 
                        "params": {
                           "area": "35.197499", 
                           "delay": "0.21", 
                           "ep%": "98.4130859375", 
                           "mae%": "5.0934463501", 
                           "mre%": "46.830856844", 
                           "pwr": "0.0068038", 
                           "wce%": "19.0490722656", 
                           "wcre%": "114.306640625"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MRE vs power)", 
                  "figure": "multiplers/7x7_unsigned/pareto_pwr_mre/fig.png", 
                  "folder": "multiplers/7x7_unsigned/pareto_pwr_mre", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_277_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_277_mre_00_0000", 
                        "params": {
                           "area": "536.409906", 
                           "delay": "1.2", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.2769", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_244_mre_01_3241_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_244_mre_01_3241_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_244_mre_01_3241.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_244_mre_01_3241", 
                        "params": {
                           "area": "448.181504", 
                           "delay": "1.21", 
                           "ep%": "85.83984375", 
                           "mae%": "0.0502769165039", 
                           "mre%": "1.3240934884", 
                           "pwr": "0.2437", 
                           "wce%": "0.189208984375", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_207_mre_02_8449_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_207_mre_02_8449_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_207_mre_02_8449.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_207_mre_02_8449", 
                        "params": {
                           "area": "403.598001", 
                           "delay": "1.37", 
                           "ep%": "92.5964355469", 
                           "mae%": "0.120226318359", 
                           "mre%": "2.8449478503", 
                           "pwr": "0.207", 
                           "wce%": "0.48828125", 
                           "wcre%": "106.25"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_161_mre_05_3229_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_161_mre_05_3229_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_161_mre_05_3229.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_161_mre_05_3229", 
                        "params": {
                           "area": "351.505699", 
                           "delay": "1.3", 
                           "ep%": "95.3979492188", 
                           "mae%": "0.242798034668", 
                           "mre%": "5.3228638822", 
                           "pwr": "0.161", 
                           "wce%": "0.98876953125", 
                           "wcre%": "3100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_123_mre_10_1233_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_123_mre_10_1233_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_123_mre_10_1233.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_123_mre_10_1233", 
                        "params": {
                           "area": "280.1721", 
                           "delay": "0.95", 
                           "ep%": "97.5280761719", 
                           "mae%": "0.458239013672", 
                           "mre%": "10.1232678879", 
                           "pwr": "0.1229", 
                           "wce%": "1.93481445312", 
                           "wcre%": "3100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_034_mre_28_2272_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_034_mre_28_2272_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_034_mre_28_2272.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_034_mre_28_2272", 
                        "params": {
                           "area": "114.039899", 
                           "delay": "0.53", 
                           "ep%": "98.3093261719", 
                           "mae%": "2.27368029785", 
                           "mre%": "28.2272457234", 
                           "pwr": "0.034423", 
                           "wce%": "9.86938476562", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_007_mre_46_8309_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_mre_46_8309_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_mre_46_8309.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_007_mre_46_8309", 
                        "params": {
                           "area": "35.197499", 
                           "delay": "0.21", 
                           "ep%": "98.4130859375", 
                           "mae%": "5.0934463501", 
                           "mre%": "46.830856844", 
                           "pwr": "0.0068038", 
                           "wce%": "19.0490722656", 
                           "wcre%": "114.306640625"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (EP vs power)", 
                  "figure": "multiplers/7x7_unsigned/pareto_pwr_ep/fig.png", 
                  "folder": "multiplers/7x7_unsigned/pareto_pwr_ep", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_277_ep_00_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_ep_00_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_ep_00.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_277_ep_00", 
                        "params": {
                           "area": "536.409906", 
                           "delay": "1.2", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.2769", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_263_ep_77_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_263_ep_77_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_263_ep_77.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_263_ep_77", 
                        "params": {
                           "area": "492.295704", 
                           "delay": "1.28", 
                           "ep%": "77.6123046875", 
                           "mae%": "0.0253975219727", 
                           "mre%": "0.7175515016", 
                           "pwr": "0.263", 
                           "wce%": "0.091552734375", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_254_ep_79_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_254_ep_79_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_254_ep_79.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_254_ep_79", 
                        "params": {
                           "area": "473.523705", 
                           "delay": "1.28", 
                           "ep%": "79.541015625", 
                           "mae%": "0.0273823852539", 
                           "mre%": "0.7625089997", 
                           "pwr": "0.2541", 
                           "wce%": "0.091552734375", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_252_ep_82_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_252_ep_82_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_252_ep_82.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_252_ep_82", 
                        "params": {
                           "area": "454.282405", 
                           "delay": "1.23", 
                           "ep%": "82.6110839844", 
                           "mae%": "0.0299267578125", 
                           "mre%": "0.9761128765", 
                           "pwr": "0.2515", 
                           "wce%": "0.091552734375", 
                           "wcre%": "1100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_238_ep_85_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_238_ep_85_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_238_ep_85.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_238_ep_85", 
                        "params": {
                           "area": "446.773604", 
                           "delay": "1.22", 
                           "ep%": "85.0769042969", 
                           "mae%": "0.0581510620117", 
                           "mre%": "1.6773274716", 
                           "pwr": "0.2381", 
                           "wce%": "0.189208984375", 
                           "wcre%": "700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_235_ep_87_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_235_ep_87_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_235_ep_87.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_235_ep_87", 
                        "params": {
                           "area": "440.203404", 
                           "delay": "1.25", 
                           "ep%": "87.3474121094", 
                           "mae%": "0.0514786987305", 
                           "mre%": "1.444038235", 
                           "pwr": "0.2351", 
                           "wce%": "0.189208984375", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_208_ep_91_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_208_ep_91_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_208_ep_91.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_208_ep_91", 
                        "params": {
                           "area": "412.045402", 
                           "delay": "1.41", 
                           "ep%": "91.4672851562", 
                           "mae%": "0.113317382812", 
                           "mre%": "2.925932197", 
                           "pwr": "0.2085", 
                           "wce%": "0.48828125", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_204_ep_92_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_204_ep_92_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_204_ep_92.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_204_ep_92", 
                        "params": {
                           "area": "399.374302", 
                           "delay": "1.19", 
                           "ep%": "92.8771972656", 
                           "mae%": "0.128693115234", 
                           "mre%": "3.0574817467", 
                           "pwr": "0.2042", 
                           "wce%": "0.48828125", 
                           "wcre%": "300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_130_ep_97_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_130_ep_97_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_130_ep_97.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_130_ep_97", 
                        "params": {
                           "area": "267.031701", 
                           "delay": "1.0", 
                           "ep%": "97.1801757812", 
                           "mae%": "0.528931640625", 
                           "mre%": "9.5365568984", 
                           "pwr": "0.1297", 
                           "wce%": "1.97143554688", 
                           "wcre%": "328.125"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_007_ep_98_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_ep_98_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_ep_98.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_007_ep_98", 
                        "params": {
                           "area": "35.197499", 
                           "delay": "0.21", 
                           "ep%": "98.4130859375", 
                           "mae%": "5.0934463501", 
                           "mre%": "46.830856844", 
                           "pwr": "0.0068038", 
                           "wce%": "19.0490722656", 
                           "wcre%": "114.306640625"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }
            ], 
            "description": "7-bit unsigned multiplier", 
            "folder": "multiplers/7x7_unsigned", 
            "items": 34
         }, 
         {
            "bitwidth": 8, 
            "datasets": [
               {
                  "description": "Pareto optimal subset (MAE vs power)", 
                  "figure": "multiplers/8x8_unsigned/pareto_pwr_mae/fig.png", 
                  "folder": "multiplers/8x8_unsigned/pareto_pwr_mae", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_391_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_391_mae_00_0000", 
                        "params": {
                           "area": "709.581609", 
                           "delay": "1.43", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.3906", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_390_mae_00_0002_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_390_mae_00_0002_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_390_mae_00_0002.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_390_mae_00_0002", 
                        "params": {
                           "area": "682.831508", 
                           "delay": "1.41", 
                           "ep%": "6.25", 
                           "mae%": "0.000190734863281", 
                           "mre%": "0.0052957238", 
                           "pwr": "0.3902", 
                           "wce%": "0.0030517578125", 
                           "wcre%": "22.2222222222"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_380_mae_00_0014_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_380_mae_00_0014_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_380_mae_00_0014.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_380_mae_00_0014", 
                        "params": {
                           "area": "663.590207", 
                           "delay": "1.4", 
                           "ep%": "19.53125", 
                           "mae%": "0.00138282775879", 
                           "mre%": "0.0331777901", 
                           "pwr": "0.3799", 
                           "wce%": "0.0152587890625", 
                           "wcre%": "28.5714285714"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_349_mae_00_0097_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_349_mae_00_0097_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_349_mae_00_0097.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_349_mae_00_0097", 
                        "params": {
                           "area": "629.800606", 
                           "delay": "1.44", 
                           "ep%": "51.7578125", 
                           "mae%": "0.00969171142578", 
                           "mre%": "0.2009192796", 
                           "pwr": "0.3491", 
                           "wce%": "0.0518798828125", 
                           "wcre%": "66.6666666667"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_301_mae_00_0518_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_301_mae_00_0518_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_301_mae_00_0518.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_301_mae_00_0518", 
                        "params": {
                           "area": "565.037201", 
                           "delay": "1.65", 
                           "ep%": "84.9609375", 
                           "mae%": "0.0517886199951", 
                           "mre%": "1.2218503865", 
                           "pwr": "0.3013", 
                           "wce%": "0.285339355469", 
                           "wcre%": "200.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_164_mae_00_2737_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_164_mae_00_2737_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_164_mae_00_2737.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_164_mae_00_2737", 
                        "params": {
                           "area": "365.584699", 
                           "delay": "1.21", 
                           "ep%": "98.5977172852", 
                           "mae%": "0.273673843384", 
                           "mre%": "6.2697124694", 
                           "pwr": "0.164", 
                           "wce%": "1.35498046875", 
                           "wcre%": "112.5"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_052_mae_01_5265_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_052_mae_01_5265_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_052_mae_01_5265.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_052_mae_01_5265", 
                        "params": {
                           "area": "137.9742", 
                           "delay": "0.58", 
                           "ep%": "99.1409301758", 
                           "mae%": "1.52651025391", 
                           "mre%": "21.9450561904", 
                           "pwr": "0.051708", 
                           "wce%": "6.36749267578", 
                           "wcre%": "125.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_000_mae_08_0380_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_mae_08_0380_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_mae_08_0380.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_000_mae_08_0380", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.7894287109", 
                           "mae%": "8.03802139282", 
                           "mre%": "126.976937328", 
                           "pwr": "0.00030175", 
                           "wce%": "25.1968383789", 
                           "wcre%": "12700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_000_mae_16_4265_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_mae_16_4265_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_mae_16_4265.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_000_mae_16_4265", 
                        "params": {
                           "area": "0.0", 
                           "delay": "0.0", 
                           "ep%": "99.9206542969", 
                           "mae%": "16.4264922485", 
                           "mre%": "273.171936268", 
                           "pwr": "0.0", 
                           "wce%": "50.9811401367", 
                           "wcre%": "76700.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (WCE vs power)", 
                  "figure": "multiplers/8x8_unsigned/pareto_pwr_wce/fig.png", 
                  "folder": "multiplers/8x8_unsigned/pareto_pwr_wce", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_391_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_391_wce_00_0000", 
                        "params": {
                           "area": "709.581609", 
                           "delay": "1.43", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.3906", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_386_wce_00_0046_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_386_wce_00_0046_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_386_wce_00_0046.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_386_wce_00_0046", 
                        "params": {
                           "area": "676.261308", 
                           "delay": "1.42", 
                           "ep%": "64.0625", 
                           "mae%": "0.00152587890625", 
                           "mre%": "0.051855476", 
                           "pwr": "0.3855", 
                           "wce%": "0.00457763671875", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_370_wce_00_0168_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_370_wce_00_0168_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_370_wce_00_0168.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_370_wce_00_0168", 
                        "params": {
                           "area": "637.778708", 
                           "delay": "1.4", 
                           "ep%": "75.0", 
                           "mae%": "0.00463723754883", 
                           "mre%": "0.1768299427", 
                           "pwr": "0.3702", 
                           "wce%": "0.0167846679688", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_345_wce_00_0610_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_345_wce_00_0610_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_345_wce_00_0610.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_345_wce_00_0610", 
                        "params": {
                           "area": "604.458406", 
                           "delay": "1.41", 
                           "ep%": "87.5366210938", 
                           "mae%": "0.0173499755859", 
                           "mre%": "0.5857104349", 
                           "pwr": "0.3455", 
                           "wce%": "0.06103515625", 
                           "wcre%": "300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_299_wce_00_2106_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_299_wce_00_2106_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_299_wce_00_2106.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_299_wce_00_2106", 
                        "params": {
                           "area": "533.594102", 
                           "delay": "1.66", 
                           "ep%": "99.6337890625", 
                           "mae%": "0.0612710113525", 
                           "mre%": "2.3154909146", 
                           "pwr": "0.299", 
                           "wce%": "0.210571289062", 
                           "wcre%": "6300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_204_wce_00_6577_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_204_wce_00_6577_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_204_wce_00_6577.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_204_wce_00_6577", 
                        "params": {
                           "area": "385.764603", 
                           "delay": "1.19", 
                           "ep%": "99.8260498047", 
                           "mae%": "0.182726608276", 
                           "mre%": "9.5639210703", 
                           "pwr": "0.2043", 
                           "wce%": "0.657653808594", 
                           "wcre%": "25500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_104_wce_02_4170_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_104_wce_02_4170_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_104_wce_02_4170.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_104_wce_02_4170", 
                        "params": {
                           "area": "256.237798", 
                           "delay": "1.02", 
                           "ep%": "99.6994018555", 
                           "mae%": "0.548944900513", 
                           "mre%": "13.4578863259", 
                           "pwr": "0.1037", 
                           "wce%": "2.4169921875", 
                           "wcre%": "12700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_034_wce_08_2092_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_034_wce_08_2092_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_034_wce_08_2092.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_034_wce_08_2092", 
                        "params": {
                           "area": "110.754798", 
                           "delay": "0.58", 
                           "ep%": "99.1638183594", 
                           "mae%": "2.15059881592", 
                           "mre%": "39.7773282667", 
                           "pwr": "0.034352", 
                           "wce%": "8.20922851562", 
                           "wcre%": "7100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_000_wce_26_6281_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_wce_26_6281_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_wce_26_6281.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_000_wce_26_6281", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.9206542969", 
                           "mae%": "8.83229910278", 
                           "mre%": "138.839504968", 
                           "pwr": "0.00030175", 
                           "wce%": "26.628112793", 
                           "wcre%": "13600.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_000_wce_50_9811_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_wce_50_9811_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_wce_50_9811.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_000_wce_50_9811", 
                        "params": {
                           "area": "0.0", 
                           "delay": "0.0", 
                           "ep%": "99.9206542969", 
                           "mae%": "16.4264922485", 
                           "mre%": "273.171936268", 
                           "pwr": "0.0", 
                           "wce%": "50.9811401367", 
                           "wcre%": "76700.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MRE vs power)", 
                  "figure": "multiplers/8x8_unsigned/pareto_pwr_mre/fig.png", 
                  "folder": "multiplers/8x8_unsigned/pareto_pwr_mre", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_391_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_391_mre_00_0000", 
                        "params": {
                           "area": "709.581609", 
                           "delay": "1.43", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.3906", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_390_mre_00_0053_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_390_mre_00_0053_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_390_mre_00_0053.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_390_mre_00_0053", 
                        "params": {
                           "area": "682.831508", 
                           "delay": "1.41", 
                           "ep%": "6.25", 
                           "mae%": "0.000190734863281", 
                           "mre%": "0.0052957238", 
                           "pwr": "0.3902", 
                           "wce%": "0.0030517578125", 
                           "wcre%": "22.2222222222"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_371_mre_00_0830_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_371_mre_00_0830_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_371_mre_00_0830.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_371_mre_00_0830", 
                        "params": {
                           "area": "659.366506", 
                           "delay": "1.42", 
                           "ep%": "29.296875", 
                           "mae%": "0.00400543212891", 
                           "mre%": "0.082996751", 
                           "pwr": "0.3715", 
                           "wce%": "0.0396728515625", 
                           "wcre%": "36.7346938776"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_313_mre_00_6390_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_313_mre_00_6390_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_313_mre_00_6390.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_313_mre_00_6390", 
                        "params": {
                           "area": "567.383705", 
                           "delay": "1.38", 
                           "ep%": "74.2919921875", 
                           "mae%": "0.0323340301514", 
                           "mre%": "0.639008929", 
                           "pwr": "0.3132", 
                           "wce%": "0.186157226562", 
                           "wcre%": "200.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_142_mre_04_2029_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_142_mre_04_2029_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_142_mre_04_2029.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_142_mre_04_2029", 
                        "params": {
                           "area": "390.457597", 
                           "delay": "1.09", 
                           "ep%": "87.3138427734", 
                           "mae%": "0.432675704956", 
                           "mre%": "4.2028813062", 
                           "pwr": "0.1425", 
                           "wce%": "2.1484375", 
                           "wcre%": "80.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_015_mre_31_8681_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_015_mre_31_8681_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_015_mre_31_8681.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_015_mre_31_8681", 
                        "params": {
                           "area": "60.539699", 
                           "delay": "0.14", 
                           "ep%": "98.7487792969", 
                           "mae%": "5.84140061951", 
                           "mre%": "31.8680553168", 
                           "pwr": "0.014927", 
                           "wce%": "49.2691040039", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_000_mre_238_5955_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_mre_238_5955_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_mre_238_5955.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_000_mre_238_5955", 
                        "params": {
                           "area": "0.0", 
                           "delay": "0.0", 
                           "ep%": "99.9221801758", 
                           "mae%": "16.7896595764", 
                           "mre%": "238.595502512", 
                           "pwr": "0.0", 
                           "wce%": "51.6845703125", 
                           "wcre%": "25525.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (EP vs power)", 
                  "figure": "multiplers/8x8_unsigned/pareto_pwr_ep/fig.png", 
                  "folder": "multiplers/8x8_unsigned/pareto_pwr_ep", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_391_ep_00_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_ep_00_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_ep_00.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_391_ep_00", 
                        "params": {
                           "area": "709.581609", 
                           "delay": "1.43", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.3906", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_388_ep_09_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_388_ep_09_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_388_ep_09.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_388_ep_09", 
                        "params": {
                           "area": "683.300809", 
                           "delay": "1.35", 
                           "ep%": "9.375", 
                           "mae%": "0.018310546875", 
                           "mre%": "0.1290791119", 
                           "pwr": "0.3879", 
                           "wce%": "0.29296875", 
                           "wcre%": "28.5714285714"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_371_ep_19_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_371_ep_19_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_371_ep_19.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_371_ep_19", 
                        "params": {
                           "area": "661.243706", 
                           "delay": "1.36", 
                           "ep%": "19.82421875", 
                           "mae%": "1.11608505249", 
                           "mre%": "2.6384056738", 
                           "pwr": "0.371", 
                           "wce%": "15.52734375", 
                           "wcre%": "44.4444444444"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_356_ep_29_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_356_ep_29_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_356_ep_29.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_356_ep_29", 
                        "params": {
                           "area": "632.616405", 
                           "delay": "1.38", 
                           "ep%": "29.931640625", 
                           "mae%": "0.0565111694336", 
                           "mre%": "0.5138953143", 
                           "pwr": "0.3556", 
                           "wce%": "1.14135742188", 
                           "wcre%": "64.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_329_ep_39_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_329_ep_39_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_329_ep_39.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_329_ep_39", 
                        "params": {
                           "area": "606.804903", 
                           "delay": "1.36", 
                           "ep%": "39.9291992188", 
                           "mae%": "0.133138900757", 
                           "mre%": "1.0449041894", 
                           "pwr": "0.3292", 
                           "wce%": "2.37731933594", 
                           "wcre%": "64.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_309_ep_49_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_309_ep_49_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_309_ep_49.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_309_ep_49", 
                        "params": {
                           "area": "604.927701", 
                           "delay": "1.26", 
                           "ep%": "49.9267578125", 
                           "mae%": "0.357030334473", 
                           "mre%": "2.0645403357", 
                           "pwr": "0.3093", 
                           "wce%": "5.24291992188", 
                           "wcre%": "64.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_254_ep_64_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_254_ep_64_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_254_ep_64.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_254_ep_64", 
                        "params": {
                           "area": "506.844001", 
                           "delay": "1.42", 
                           "ep%": "64.7338867188", 
                           "mae%": "0.253026931763", 
                           "mre%": "1.9859357887", 
                           "pwr": "0.2544", 
                           "wce%": "2.78625488281", 
                           "wcre%": "64.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_189_ep_74_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_189_ep_74_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_189_ep_74.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_189_ep_74", 
                        "params": {
                           "area": "437.387598", 
                           "delay": "1.48", 
                           "ep%": "74.9130249023", 
                           "mae%": "1.54305026245", 
                           "mre%": "7.4580379643", 
                           "pwr": "0.1888", 
                           "wce%": "13.9221191406", 
                           "wcre%": "152.380952381"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_061_ep_88_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_061_ep_88_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_061_ep_88.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_061_ep_88", 
                        "params": {
                           "area": "220.570996", 
                           "delay": "0.26", 
                           "ep%": "88.7115478516", 
                           "mae%": "4.83602583313", 
                           "mre%": "15.6569060675", 
                           "pwr": "0.060933", 
                           "wce%": "49.2218017578", 
                           "wcre%": "66.6666666667"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_000_ep_99_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_ep_99_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_ep_99.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_000_ep_99", 
                        "params": {
                           "area": "0.0", 
                           "delay": "0.0", 
                           "ep%": "99.9206542969", 
                           "mae%": "16.4264922485", 
                           "mre%": "273.171936268", 
                           "pwr": "0.0", 
                           "wce%": "50.9811401367", 
                           "wcre%": "76700.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }
            ], 
            "description": "8-bit unsigned multiplier", 
            "folder": "multiplers/8x8_unsigned", 
            "items": 36
         }, 
         {
            "bitwidth": 11, 
            "datasets": [
               {
                  "description": "Pareto optimal subset (MAE vs power)", 
                  "figure": "multiplers/11x11_unsigned/pareto_pwr_mae/fig.png", 
                  "folder": "multiplers/11x11_unsigned/pareto_pwr_mae", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_930_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_930_mae_00_0000", 
                        "params": {
                           "area": "1340.790122", 
                           "delay": "2.08", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.9305", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_690_mae_00_0186_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_690_mae_00_0186_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_690_mae_00_0186.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_690_mae_00_0186", 
                        "params": {
                           "area": "1021.666111", 
                           "delay": "2.03", 
                           "ep%": "99.6997594833", 
                           "mae%": "0.0185601298809", 
                           "mre%": "0.7711579881", 
                           "pwr": "0.6898", 
                           "wce%": "0.10621547699", 
                           "wcre%": "25500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_637_mae_00_0388_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_637_mae_00_0388_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_637_mae_00_0388.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_637_mae_00_0388", 
                        "params": {
                           "area": "982.714207", 
                           "delay": "2.13", 
                           "ep%": "99.7320652008", 
                           "mae%": "0.0388481583595", 
                           "mre%": "1.3374605277", 
                           "pwr": "0.6375", 
                           "wce%": "0.198888778687", 
                           "wcre%": "12800.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_483_mae_00_0867_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_483_mae_00_0867_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_483_mae_00_0867.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_483_mae_00_0867", 
                        "params": {
                           "area": "848.494397", 
                           "delay": "2.25", 
                           "ep%": "99.8380184174", 
                           "mae%": "0.0866728174686", 
                           "mre%": "3.8375181669", 
                           "pwr": "0.4827", 
                           "wce%": "0.497341156006", 
                           "wcre%": "103100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_367_mae_00_2508_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_367_mae_00_2508_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_367_mae_00_2508.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_367_mae_00_2508", 
                        "params": {
                           "area": "626.046202", 
                           "delay": "2.0", 
                           "ep%": "99.8795032501", 
                           "mae%": "0.250750339746", 
                           "mre%": "10.0622115417", 
                           "pwr": "0.3666", 
                           "wce%": "0.978899002075", 
                           "wcre%": "64000.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_300_mae_00_3411_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_300_mae_00_3411_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_300_mae_00_3411.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_300_mae_00_3411", 
                        "params": {
                           "area": "581.462698", 
                           "delay": "1.52", 
                           "ep%": "99.8944282532", 
                           "mae%": "0.341084746599", 
                           "mre%": "8.0970764444", 
                           "pwr": "0.2996", 
                           "wce%": "1.98867321014", 
                           "wcre%": "68433.3333333"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_208_mae_00_9095_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_208_mae_00_9095_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_208_mae_00_9095.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_208_mae_00_9095", 
                        "params": {
                           "area": "459.444697", 
                           "delay": "1.3", 
                           "ep%": "99.8986244202", 
                           "mae%": "0.909468656063", 
                           "mre%": "36.0396990935", 
                           "pwr": "0.2078", 
                           "wce%": "4.87921237946", 
                           "wcre%": "3276700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_159_mae_01_9488_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_159_mae_01_9488_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_159_mae_01_9488.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_159_mae_01_9488", 
                        "params": {
                           "area": "352.913599", 
                           "delay": "1.03", 
                           "ep%": "99.9011039734", 
                           "mae%": "1.94879827476", 
                           "mre%": "58.2859280171", 
                           "pwr": "0.1592", 
                           "wce%": "9.84609127045", 
                           "wcre%": "204700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_084_mae_03_3411_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_084_mae_03_3411_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_084_mae_03_3411.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_084_mae_03_3411", 
                        "params": {
                           "area": "246.382496", 
                           "delay": "0.8", 
                           "ep%": "99.9018669128", 
                           "mae%": "3.34107301378", 
                           "mre%": "62.9040345803", 
                           "pwr": "0.084075", 
                           "wce%": "14.0323400497", 
                           "wcre%": "460700.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (WCE vs power)", 
                  "figure": "multiplers/11x11_unsigned/pareto_pwr_wce/fig.png", 
                  "folder": "multiplers/11x11_unsigned/pareto_pwr_wce", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_930_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_930_wce_00_0000", 
                        "params": {
                           "area": "1340.790122", 
                           "delay": "2.08", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.9305", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_728_wce_00_0942_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_728_wce_00_0942_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_728_wce_00_0942.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_728_wce_00_0942", 
                        "params": {
                           "area": "1081.736506", 
                           "delay": "2.38", 
                           "ep%": "99.7510433197", 
                           "mae%": "0.0194864110947", 
                           "mre%": "0.8411172367", 
                           "pwr": "0.7281", 
                           "wce%": "0.0942468643188", 
                           "wcre%": "3740.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_690_wce_00_1062_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_690_wce_00_1062_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_690_wce_00_1062.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_690_wce_00_1062", 
                        "params": {
                           "area": "1021.666111", 
                           "delay": "2.03", 
                           "ep%": "99.6997594833", 
                           "mae%": "0.0185601298809", 
                           "mre%": "0.7711579881", 
                           "pwr": "0.6898", 
                           "wce%": "0.10621547699", 
                           "wcre%": "25500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_637_wce_00_1989_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_637_wce_00_1989_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_637_wce_00_1989.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_637_wce_00_1989", 
                        "params": {
                           "area": "982.714207", 
                           "delay": "2.13", 
                           "ep%": "99.7320652008", 
                           "mae%": "0.0388481583595", 
                           "mre%": "1.3374605277", 
                           "pwr": "0.6375", 
                           "wce%": "0.198888778687", 
                           "wcre%": "12800.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_483_wce_00_4973_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_483_wce_00_4973_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_483_wce_00_4973.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_483_wce_00_4973", 
                        "params": {
                           "area": "848.494397", 
                           "delay": "2.25", 
                           "ep%": "99.8380184174", 
                           "mae%": "0.0866728174686", 
                           "mre%": "3.8375181669", 
                           "pwr": "0.4827", 
                           "wce%": "0.497341156006", 
                           "wcre%": "103100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_367_wce_00_9789_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_367_wce_00_9789_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_367_wce_00_9789.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_367_wce_00_9789", 
                        "params": {
                           "area": "626.046202", 
                           "delay": "2.0", 
                           "ep%": "99.8795032501", 
                           "mae%": "0.250750339746", 
                           "mre%": "10.0622115417", 
                           "pwr": "0.3666", 
                           "wce%": "0.978899002075", 
                           "wcre%": "64000.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_300_wce_01_9887_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_300_wce_01_9887_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_300_wce_01_9887.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_300_wce_01_9887", 
                        "params": {
                           "area": "581.462698", 
                           "delay": "1.52", 
                           "ep%": "99.8944282532", 
                           "mae%": "0.341084746599", 
                           "mre%": "8.0970764444", 
                           "pwr": "0.2996", 
                           "wce%": "1.98867321014", 
                           "wcre%": "68433.3333333"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_208_wce_04_8792_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_208_wce_04_8792_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_208_wce_04_8792.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_208_wce_04_8792", 
                        "params": {
                           "area": "459.444697", 
                           "delay": "1.3", 
                           "ep%": "99.8986244202", 
                           "mae%": "0.909468656063", 
                           "mre%": "36.0396990935", 
                           "pwr": "0.2078", 
                           "wce%": "4.87921237946", 
                           "wcre%": "3276700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_159_wce_09_8461_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_159_wce_09_8461_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_159_wce_09_8461.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_159_wce_09_8461", 
                        "params": {
                           "area": "352.913599", 
                           "delay": "1.03", 
                           "ep%": "99.9011039734", 
                           "mae%": "1.94879827476", 
                           "mre%": "58.2859280171", 
                           "pwr": "0.1592", 
                           "wce%": "9.84609127045", 
                           "wcre%": "204700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_084_wce_14_0323_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_084_wce_14_0323_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_084_wce_14_0323.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_084_wce_14_0323", 
                        "params": {
                           "area": "246.382496", 
                           "delay": "0.8", 
                           "ep%": "99.9018669128", 
                           "mae%": "3.34107301378", 
                           "mre%": "62.9040345803", 
                           "pwr": "0.084075", 
                           "wce%": "14.0323400497", 
                           "wcre%": "460700.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MRE vs power)", 
                  "figure": "multiplers/11x11_unsigned/pareto_pwr_mre/fig.png", 
                  "folder": "multiplers/11x11_unsigned/pareto_pwr_mre", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_930_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_930_mre_00_0000", 
                        "params": {
                           "area": "1340.790122", 
                           "delay": "2.08", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.9305", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_690_mre_00_7712_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_690_mre_00_7712_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_690_mre_00_7712.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_690_mre_00_7712", 
                        "params": {
                           "area": "1021.666111", 
                           "delay": "2.03", 
                           "ep%": "99.6997594833", 
                           "mae%": "0.0185601298809", 
                           "mre%": "0.7711579881", 
                           "pwr": "0.6898", 
                           "wce%": "0.10621547699", 
                           "wcre%": "25500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_637_mre_01_3375_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_637_mre_01_3375_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_637_mre_01_3375.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_637_mre_01_3375", 
                        "params": {
                           "area": "982.714207", 
                           "delay": "2.13", 
                           "ep%": "99.7320652008", 
                           "mae%": "0.0388481583595", 
                           "mre%": "1.3374605277", 
                           "pwr": "0.6375", 
                           "wce%": "0.198888778687", 
                           "wcre%": "12800.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_500_mre_03_2590_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_500_mre_03_2590_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_500_mre_03_2590.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_500_mre_03_2590", 
                        "params": {
                           "area": "833.476804", 
                           "delay": "1.99", 
                           "ep%": "99.8838663101", 
                           "mae%": "0.0881707057953", 
                           "mre%": "3.2590278775", 
                           "pwr": "0.5001", 
                           "wce%": "0.497078895569", 
                           "wcre%": "12700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_384_mre_07_5573_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_384_mre_07_5573_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_384_mre_07_5573.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_384_mre_07_5573", 
                        "params": {
                           "area": "636.370803", 
                           "delay": "1.8", 
                           "ep%": "99.8823881149", 
                           "mae%": "0.186473869801", 
                           "mre%": "7.5573011066", 
                           "pwr": "0.3836", 
                           "wce%": "0.988578796387", 
                           "wcre%": "102300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_300_mre_08_0971_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_300_mre_08_0971_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_300_mre_08_0971.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_300_mre_08_0971", 
                        "params": {
                           "area": "581.462698", 
                           "delay": "1.52", 
                           "ep%": "99.8944282532", 
                           "mae%": "0.341084746599", 
                           "mre%": "8.0970764444", 
                           "pwr": "0.2996", 
                           "wce%": "1.98867321014", 
                           "wcre%": "68433.3333333"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_187_mre_28_4968_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_187_mre_28_4968_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_187_mre_28_4968.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_187_mre_28_4968", 
                        "params": {
                           "area": "504.028194", 
                           "delay": "1.04", 
                           "ep%": "99.9004602432", 
                           "mae%": "2.17558776784", 
                           "mre%": "28.4967507974", 
                           "pwr": "0.1872", 
                           "wce%": "9.99071598053", 
                           "wcre%": "104300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_084_mre_62_9040_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_084_mre_62_9040_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_084_mre_62_9040.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_084_mre_62_9040", 
                        "params": {
                           "area": "246.382496", 
                           "delay": "0.8", 
                           "ep%": "99.9018669128", 
                           "mae%": "3.34107301378", 
                           "mre%": "62.9040345803", 
                           "pwr": "0.084075", 
                           "wce%": "14.0323400497", 
                           "wcre%": "460700.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (EP vs power)", 
                  "figure": "multiplers/11x11_unsigned/pareto_pwr_ep/fig.png", 
                  "folder": "multiplers/11x11_unsigned/pareto_pwr_ep", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_930_ep_00_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_ep_00_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_ep_00.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_930_ep_00", 
                        "params": {
                           "area": "1340.790122", 
                           "delay": "2.08", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.9305", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_834_ep_98_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_834_ep_98_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_834_ep_98.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_834_ep_98", 
                        "params": {
                           "area": "1222.52651", 
                           "delay": "2.08", 
                           "ep%": "98.2769012451", 
                           "mae%": "0.102385148525", 
                           "mre%": "1.8403410498", 
                           "pwr": "0.8339", 
                           "wce%": "0.19953250885", 
                           "wcre%": "220.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_084_ep_99_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_084_ep_99_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_084_ep_99.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_084_ep_99", 
                        "params": {
                           "area": "246.382496", 
                           "delay": "0.8", 
                           "ep%": "99.9018669128", 
                           "mae%": "3.34107301378", 
                           "mre%": "62.9040345803", 
                           "pwr": "0.084075", 
                           "wce%": "14.0323400497", 
                           "wcre%": "460700.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }
            ], 
            "description": "11-bit unsigned multiplier", 
            "folder": "multiplers/11x11_unsigned", 
            "items": 30
         }, 
         {
            "bitwidth": 12, 
            "datasets": [
               {
                  "description": "Pareto optimal subset (MAE vs power)", 
                  "figure": "multiplers/12x12_unsigned/pareto_pwr_mae/fig.png", 
                  "folder": "multiplers/12x12_unsigned/pareto_pwr_mae", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_157_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_157_mae_00_0000", 
                        "params": {
                           "area": "1605.006027", 
                           "delay": "2.28", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.1569", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_152_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_152_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_152_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_152_mae_00_0000", 
                        "params": {
                           "area": "1584.826127", 
                           "delay": "2.28", 
                           "ep%": "50.0", 
                           "mae%": "7.45058059692e-06", 
                           "mre%": "0.0006205665", 
                           "pwr": "1.1522", 
                           "wce%": "2.98023223877e-05", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_142_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_142_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_142_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_142_mae_00_0000", 
                        "params": {
                           "area": "1556.668126", 
                           "delay": "2.27", 
                           "ep%": "68.75", 
                           "mae%": "2.53319740295e-05", 
                           "mre%": "0.0019121215", 
                           "pwr": "1.1421", 
                           "wce%": "0.000101327896118", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_090_mae_00_0002_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_090_mae_00_0002_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_090_mae_00_0002.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_090_mae_00_0002", 
                        "params": {
                           "area": "1469.378325", 
                           "delay": "2.34", 
                           "ep%": "89.0625", 
                           "mae%": "0.000192224979401", 
                           "mre%": "0.0118528345", 
                           "pwr": "1.0901", 
                           "wce%": "0.000768899917603", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_009_mae_00_0011_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_009_mae_00_0011_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_009_mae_00_0011.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_009_mae_00_0011", 
                        "params": {
                           "area": "1337.035722", 
                           "delay": "2.45", 
                           "ep%": "96.484375", 
                           "mae%": "0.00114589929581", 
                           "mre%": "0.0566751845", 
                           "pwr": "1.0089", 
                           "wce%": "0.00458359718323", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_709_mae_00_0109_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_709_mae_00_0109_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_709_mae_00_0109.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_709_mae_00_0109", 
                        "params": {
                           "area": "997.262513", 
                           "delay": "1.59", 
                           "ep%": "99.9927163124", 
                           "mae%": "0.0108963251114", 
                           "mre%": "1.6274747508", 
                           "pwr": "0.7085", 
                           "wce%": "0.0499308109283", 
                           "wcre%": "564000.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_427_mae_00_0729_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_427_mae_00_0729_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_427_mae_00_0729.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_427_mae_00_0729", 
                        "params": {
                           "area": "685.64731", 
                           "delay": "1.77", 
                           "ep%": "99.9957919121", 
                           "mae%": "0.0729066133499", 
                           "mre%": "4.0669840605", 
                           "pwr": "0.4275", 
                           "wce%": "0.41925907135", 
                           "wcre%": "825500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_146_mae_00_4500_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_146_mae_00_4500_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_146_mae_00_4500.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_146_mae_00_4500", 
                        "params": {
                           "area": "270.316803", 
                           "delay": "1.06", 
                           "ep%": "99.9986350536", 
                           "mae%": "0.450022220612", 
                           "mre%": "63.8954002857", 
                           "pwr": "0.1464", 
                           "wce%": "1.87311768532", 
                           "wcre%": "15571100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_026_mae_02_5265_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_026_mae_02_5265_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_026_mae_02_5265.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_026_mae_02_5265", 
                        "params": {
                           "area": "80.2503", 
                           "delay": "0.47", 
                           "ep%": "99.9999403954", 
                           "mae%": "2.5264698267", 
                           "mre%": "66.3927260588", 
                           "pwr": "0.026067", 
                           "wce%": "12.7567708492", 
                           "wcre%": "2665550.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_000_mae_18_7378_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_mae_18_7378_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_mae_18_7378.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_000_mae_18_7378", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.951171875", 
                           "mae%": "18.7377941608", 
                           "mre%": "87.978574008", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9511778355", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (WCE vs power)", 
                  "figure": "multiplers/12x12_unsigned/pareto_pwr_wce/fig.png", 
                  "folder": "multiplers/12x12_unsigned/pareto_pwr_wce", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_157_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_157_wce_00_0000", 
                        "params": {
                           "area": "1605.006027", 
                           "delay": "2.28", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.1569", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_156_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_156_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_156_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_156_wce_00_0000", 
                        "params": {
                           "area": "1598.905127", 
                           "delay": "2.29", 
                           "ep%": "87.5", 
                           "mae%": "5.36441802979e-06", 
                           "mre%": "0.0003825478", 
                           "pwr": "1.1559", 
                           "wce%": "5.96046447754e-06", 
                           "wcre%": "50.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_152_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_152_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_152_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_152_wce_00_0000", 
                        "params": {
                           "area": "1584.826127", 
                           "delay": "2.28", 
                           "ep%": "50.0", 
                           "mae%": "7.45058059692e-06", 
                           "mre%": "0.0006205665", 
                           "pwr": "1.1522", 
                           "wce%": "2.98023223877e-05", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_142_wce_00_0001_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_142_wce_00_0001_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_142_wce_00_0001.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_142_wce_00_0001", 
                        "params": {
                           "area": "1556.668126", 
                           "delay": "2.27", 
                           "ep%": "68.75", 
                           "mae%": "2.53319740295e-05", 
                           "mre%": "0.0019121215", 
                           "pwr": "1.1421", 
                           "wce%": "0.000101327896118", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_090_wce_00_0008_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_090_wce_00_0008_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_090_wce_00_0008.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_090_wce_00_0008", 
                        "params": {
                           "area": "1469.378325", 
                           "delay": "2.34", 
                           "ep%": "89.0625", 
                           "mae%": "0.000192224979401", 
                           "mre%": "0.0118528345", 
                           "pwr": "1.0901", 
                           "wce%": "0.000768899917603", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_009_wce_00_0046_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_009_wce_00_0046_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_009_wce_00_0046.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_009_wce_00_0046", 
                        "params": {
                           "area": "1337.035722", 
                           "delay": "2.45", 
                           "ep%": "96.484375", 
                           "mae%": "0.00114589929581", 
                           "mre%": "0.0566751845", 
                           "pwr": "1.0089", 
                           "wce%": "0.00458359718323", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_680_wce_00_0493_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_680_wce_00_0493_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_680_wce_00_0493.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_680_wce_00_0493", 
                        "params": {
                           "area": "1013.218713", 
                           "delay": "2.24", 
                           "ep%": "99.9886155128", 
                           "mae%": "0.0150185823441", 
                           "mre%": "2.3095865831", 
                           "pwr": "0.6796", 
                           "wce%": "0.0493168830872", 
                           "wcre%": "631300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_464_wce_00_1981_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_464_wce_00_1981_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_464_wce_00_1981.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_464_wce_00_1981", 
                        "params": {
                           "area": "656.08141", 
                           "delay": "1.98", 
                           "ep%": "99.9966263771", 
                           "mae%": "0.051651597023", 
                           "mre%": "8.6055804649", 
                           "pwr": "0.4644", 
                           "wce%": "0.198060274124", 
                           "wcre%": "2253900.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_144_wce_01_9074_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_144_wce_01_9074_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_144_wce_01_9074.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_144_wce_01_9074", 
                        "params": {
                           "area": "306.9222", 
                           "delay": "1.18", 
                           "ep%": "99.9996483326", 
                           "mae%": "0.584216713905", 
                           "mre%": "100.229959275", 
                           "pwr": "0.1436", 
                           "wce%": "1.90737843513", 
                           "wcre%": "22950300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_028_wce_09_7620_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_028_wce_09_7620_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_028_wce_09_7620.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_028_wce_09_7620", 
                        "params": {
                           "area": "91.9828", 
                           "delay": "0.44", 
                           "ep%": "99.9999642372", 
                           "mae%": "3.02993297577", 
                           "mre%": "510.488471614", 
                           "pwr": "0.028077", 
                           "wce%": "9.76198911667", 
                           "wcre%": "105677100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_000_wce_74_9512_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_wce_74_9512_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_wce_74_9512.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_000_wce_74_9512", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.951171875", 
                           "mae%": "18.7377941608", 
                           "mre%": "87.978574008", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9511778355", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MRE vs power)", 
                  "figure": "multiplers/12x12_unsigned/pareto_pwr_mre/fig.png", 
                  "folder": "multiplers/12x12_unsigned/pareto_pwr_mre", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_157_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_157_mre_00_0000", 
                        "params": {
                           "area": "1605.006027", 
                           "delay": "2.28", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.1569", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_156_mre_00_0004_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_156_mre_00_0004_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_156_mre_00_0004.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_156_mre_00_0004", 
                        "params": {
                           "area": "1598.905127", 
                           "delay": "2.29", 
                           "ep%": "87.5", 
                           "mae%": "5.36441802979e-06", 
                           "mre%": "0.0003825478", 
                           "pwr": "1.1559", 
                           "wce%": "5.96046447754e-06", 
                           "wcre%": "50.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_142_mre_00_0019_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_142_mre_00_0019_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_142_mre_00_0019.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_142_mre_00_0019", 
                        "params": {
                           "area": "1556.668126", 
                           "delay": "2.27", 
                           "ep%": "68.75", 
                           "mae%": "2.53319740295e-05", 
                           "mre%": "0.0019121215", 
                           "pwr": "1.1421", 
                           "wce%": "0.000101327896118", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_090_mre_00_0119_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_090_mre_00_0119_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_090_mre_00_0119.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_090_mre_00_0119", 
                        "params": {
                           "area": "1469.378325", 
                           "delay": "2.34", 
                           "ep%": "89.0625", 
                           "mae%": "0.000192224979401", 
                           "mre%": "0.0118528345", 
                           "pwr": "1.0901", 
                           "wce%": "0.000768899917603", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_941_mre_00_1170_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_941_mre_00_1170_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_941_mre_00_1170.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_941_mre_00_1170", 
                        "params": {
                           "area": "1245.52222", 
                           "delay": "2.45", 
                           "ep%": "98.046875", 
                           "mae%": "0.00267177820206", 
                           "mre%": "0.1170479119", 
                           "pwr": "0.9413", 
                           "wce%": "0.0106871128082", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_651_mre_00_9077_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_651_mre_00_9077_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_651_mre_00_9077.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_651_mre_00_9077", 
                        "params": {
                           "area": "916.073612", 
                           "delay": "2.52", 
                           "ep%": "99.6948242188", 
                           "mae%": "0.0335708260536", 
                           "mre%": "0.9077048181", 
                           "pwr": "0.6509", 
                           "wce%": "0.134283304214", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_273_mre_05_0072_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_273_mre_05_0072_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_273_mre_05_0072.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_273_mre_05_0072", 
                        "params": {
                           "area": "542.041505", 
                           "delay": "1.22", 
                           "ep%": "99.8550415039", 
                           "mae%": "0.376893281937", 
                           "mre%": "5.0071793332", 
                           "pwr": "0.2729", 
                           "wce%": "1.50757431984", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_045_mre_34_9458_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_045_mre_34_9458_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_045_mre_34_9458.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_045_mre_34_9458", 
                        "params": {
                           "area": "152.991797", 
                           "delay": "0.68", 
                           "ep%": "99.9506473541", 
                           "mae%": "4.28466945887", 
                           "mre%": "34.9457667807", 
                           "pwr": "0.044567", 
                           "wce%": "17.1386778355", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_000_mre_87_9786_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_mre_87_9786_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_mre_87_9786.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_000_mre_87_9786", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.951171875", 
                           "mae%": "18.7377941608", 
                           "mre%": "87.978574008", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9511778355", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (EP vs power)", 
                  "figure": "multiplers/12x12_unsigned/pareto_pwr_ep/fig.png", 
                  "folder": "multiplers/12x12_unsigned/pareto_pwr_ep", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_157_ep_00_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_ep_00_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_ep_00.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_157_ep_00", 
                        "params": {
                           "area": "1605.006027", 
                           "delay": "2.28", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.1569", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_039_ep_49_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_039_ep_49_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_039_ep_49.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_039_ep_49", 
                        "params": {
                           "area": "1474.540624", 
                           "delay": "2.18", 
                           "ep%": "49.9877929688", 
                           "mae%": "0.00610202550888", 
                           "mre%": "0.1170711724", 
                           "pwr": "1.0393", 
                           "wce%": "0.0244081020355", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_034_ep_62_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_034_ep_62_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_034_ep_62.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_034_ep_62", 
                        "params": {
                           "area": "1472.663424", 
                           "delay": "2.19", 
                           "ep%": "62.4877929688", 
                           "mae%": "0.00610500574112", 
                           "mre%": "0.1173129274", 
                           "pwr": "1.0342", 
                           "wce%": "0.0244200229645", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_906_ep_74_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_906_ep_74_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_906_ep_74.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_906_ep_74", 
                        "params": {
                           "area": "1344.075221", 
                           "delay": "2.08", 
                           "ep%": "74.9816894531", 
                           "mae%": "0.0183060765266", 
                           "mre%": "0.3235737208", 
                           "pwr": "0.9063", 
                           "wce%": "0.0732243061066", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_790_ep_87_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_790_ep_87_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_790_ep_87.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_790_ep_87", 
                        "params": {
                           "area": "1213.609818", 
                           "delay": "1.98", 
                           "ep%": "87.4786376953", 
                           "mae%": "0.0427141785622", 
                           "mre%": "0.6930591945", 
                           "pwr": "0.7896", 
                           "wce%": "0.170856714249", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_000_ep_99_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_ep_99_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_ep_99.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_000_ep_99", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.951171875", 
                           "mae%": "18.7377941608", 
                           "mre%": "87.978574008", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9511778355", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }
            ], 
            "description": "12-bit unsigned multiplier", 
            "folder": "multiplers/12x12_unsigned", 
            "items": 36
         }, 
         {
            "bitwidth": 16, 
            "datasets": [
               {
                  "description": "Pareto optimal subset (MAE vs power)", 
                  "figure": "multiplers/16x16_unsigned/pareto_pwr_mae/fig.png", 
                  "folder": "multiplers/16x16_unsigned/pareto_pwr_mae", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_202_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_202_mae_00_0000", 
                        "params": {
                           "area": "3202.972546", 
                           "delay": "3.11", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.2023", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_188_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_188_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_188_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_188_mae_00_0000", 
                        "params": {
                           "area": "3118.498546", 
                           "delay": "3.11", 
                           "ep%": "64.0625", 
                           "mae%": "3.0267983675e-08", 
                           "mre%": "4.4393e-06", 
                           "pwr": "2.1878", 
                           "wce%": "9.31322574615e-08", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_135_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_135_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_135_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_135_mae_00_0000", 
                        "params": {
                           "area": "3019.945544", 
                           "delay": "3.11", 
                           "ep%": "98.1231689453", 
                           "mae%": "5.70435076952e-07", 
                           "mre%": "7.13325e-05", 
                           "pwr": "2.135", 
                           "wce%": "1.83936208487e-06", 
                           "wcre%": "3100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_952_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_952_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_952_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_952_mae_00_0000", 
                        "params": {
                           "area": "2800.782438", 
                           "delay": "2.79", 
                           "ep%": "98.7106323242", 
                           "mae%": "4.53321263194e-06", 
                           "mre%": "0.000500933", 
                           "pwr": "1.952", 
                           "wce%": "2.11177393794e-05", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_599_mae_00_0001_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_599_mae_00_0001_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_599_mae_00_0001.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_599_mae_00_0001", 
                        "params": {
                           "area": "2266.249732", 
                           "delay": "2.41", 
                           "ep%": "99.995931983", 
                           "mae%": "8.31903889775e-05", 
                           "mre%": "0.0094995235", 
                           "pwr": "1.5995", 
                           "wce%": "0.000494695268571", 
                           "wcre%": "205600.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_212_mae_00_0009_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_212_mae_00_0009_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_212_mae_00_0009.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_212_mae_00_0009", 
                        "params": {
                           "area": "1873.914918", 
                           "delay": "2.55", 
                           "ep%": "99.9986048788", 
                           "mae%": "0.000866185873747", 
                           "mre%": "0.1513285167", 
                           "pwr": "1.212", 
                           "wce%": "0.00519847963005", 
                           "wcre%": "6553500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_733_mae_00_0117_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_733_mae_00_0117_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_733_mae_00_0117.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_733_mae_00_0117", 
                        "params": {
                           "area": "1211.73261", 
                           "delay": "1.74", 
                           "ep%": "99.9996573199", 
                           "mae%": "0.0117034697905", 
                           "mre%": "1.2527233165", 
                           "pwr": "0.733", 
                           "wce%": "0.0636054435745", 
                           "wcre%": "26828700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_369_mae_00_1082_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_369_mae_00_1082_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_369_mae_00_1082.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_369_mae_00_1082", 
                        "params": {
                           "area": "733.515899", 
                           "delay": "1.62", 
                           "ep%": "99.9999893596", 
                           "mae%": "0.108184597921", 
                           "mre%": "4.3840632204", 
                           "pwr": "0.3686", 
                           "wce%": "0.505956029519", 
                           "wcre%": "52659100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_084_mae_01_2640_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_084_mae_01_2640_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_084_mae_01_2640.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_084_mae_01_2640", 
                        "params": {
                           "area": "245.913198", 
                           "delay": "0.93", 
                           "ep%": "99.9999974621", 
                           "mae%": "1.26404993469", 
                           "mre%": "421.415265997", 
                           "pwr": "0.084303", 
                           "wce%": "4.49633887038", 
                           "wcre%": "13421772700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_000_mae_18_7492_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_000_mae_18_7492_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_000_mae_18_7492.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_000_mae_18_7492", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.9969482422", 
                           "mae%": "18.7492370675", 
                           "mre%": "87.9880436608", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9969482655", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (WCE vs power)", 
                  "figure": "multiplers/16x16_unsigned/pareto_pwr_wce/fig.png", 
                  "folder": "multiplers/16x16_unsigned/pareto_pwr_wce", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_202_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_202_wce_00_0000", 
                        "params": {
                           "area": "3202.972546", 
                           "delay": "3.11", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.2023", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_176_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_176_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_176_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_176_wce_00_0000", 
                        "params": {
                           "area": "3128.353845", 
                           "delay": "3.15", 
                           "ep%": "90.625", 
                           "mae%": "1.1408701539e-07", 
                           "mre%": "1.54934e-05", 
                           "pwr": "2.1762", 
                           "wce%": "2.32830643654e-07", 
                           "wcre%": "800.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_106_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_106_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_106_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_106_wce_00_0000", 
                        "params": {
                           "area": "2992.256842", 
                           "delay": "3.09", 
                           "ep%": "97.7172851562", 
                           "mae%": "8.63801687956e-07", 
                           "mre%": "0.0001256618", 
                           "pwr": "2.1059", 
                           "wce%": "2.67755240202e-06", 
                           "wcre%": "8300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_893_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_893_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_893_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_893_wce_00_0000", 
                        "params": {
                           "area": "2782.949036", 
                           "delay": "2.52", 
                           "ep%": "98.9883422852", 
                           "mae%": "8.61473381519e-06", 
                           "mre%": "0.00090615", 
                           "pwr": "1.8933", 
                           "wce%": "3.67173925042e-05", 
                           "wcre%": "103.125"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_618_wce_00_0004_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_618_wce_00_0004_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_618_wce_00_0004.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_618_wce_00_0004", 
                        "params": {
                           "area": "2339.460532", 
                           "delay": "2.43", 
                           "ep%": "99.9961674213", 
                           "mae%": "9.02800820768e-05", 
                           "mre%": "0.0158626914", 
                           "pwr": "1.6184", 
                           "wce%": "0.000416138209403", 
                           "wcre%": "615200.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_212_wce_00_0052_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_212_wce_00_0052_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_212_wce_00_0052.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_212_wce_00_0052", 
                        "params": {
                           "area": "1873.914918", 
                           "delay": "2.55", 
                           "ep%": "99.9986048788", 
                           "mae%": "0.000866185873747", 
                           "mre%": "0.1513285167", 
                           "pwr": "1.212", 
                           "wce%": "0.00519847963005", 
                           "wcre%": "6553500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_735_wce_00_0614_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_735_wce_00_0614_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_735_wce_00_0614.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_735_wce_00_0614", 
                        "params": {
                           "area": "1200.46941", 
                           "delay": "2.06", 
                           "ep%": "99.9993646285", 
                           "mae%": "0.0105128693394", 
                           "mre%": "1.0362698667", 
                           "pwr": "0.7353", 
                           "wce%": "0.0613898038864", 
                           "wcre%": "6655900.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_294_wce_00_6877_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_294_wce_00_6877_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_294_wce_00_6877.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_294_wce_00_6877", 
                        "params": {
                           "area": "588.971498", 
                           "delay": "1.62", 
                           "ep%": "99.9997401377", 
                           "mae%": "0.14704993926", 
                           "mre%": "5.4728813234", 
                           "pwr": "0.2937", 
                           "wce%": "0.687664421275", 
                           "wcre%": "1638300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_060_wce_07_7610_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_060_wce_07_7610_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_060_wce_07_7610.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_060_wce_07_7610", 
                        "params": {
                           "area": "189.597197", 
                           "delay": "0.58", 
                           "ep%": "99.9999261461", 
                           "mae%": "1.82547421195", 
                           "mre%": "90.6169355909", 
                           "pwr": "0.060411", 
                           "wce%": "7.76100214571", 
                           "wcre%": "6553500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_000_wce_74_9969_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_000_wce_74_9969_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_000_wce_74_9969.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_000_wce_74_9969", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.9969482422", 
                           "mae%": "18.7492370675", 
                           "mre%": "87.9880436608", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9969482655", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MRE vs power)", 
                  "figure": "multiplers/16x16_unsigned/pareto_pwr_mre/fig.png", 
                  "folder": "multiplers/16x16_unsigned/pareto_pwr_mre", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_202_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_202_mre_00_0000", 
                        "params": {
                           "area": "3202.972546", 
                           "delay": "3.11", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.2023", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_181_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_181_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_181_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_181_mre_00_0000", 
                        "params": {
                           "area": "3112.866946", 
                           "delay": "3.09", 
                           "ep%": "76.85546875", 
                           "mae%": "5.82076609135e-08", 
                           "mre%": "8.2566e-06", 
                           "pwr": "2.1814", 
                           "wce%": "1.62981450558e-07", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_116_mre_00_0001_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_116_mre_00_0001_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_116_mre_00_0001.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_116_mre_00_0001", 
                        "params": {
                           "area": "2977.708543", 
                           "delay": "3.05", 
                           "ep%": "84.6923828125", 
                           "mae%": "7.77654349804e-07", 
                           "mre%": "9.49337e-05", 
                           "pwr": "2.1164", 
                           "wce%": "3.44589352608e-06", 
                           "wcre%": "3200.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_855_mre_00_0011_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_855_mre_00_0011_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_855_mre_00_0011.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_855_mre_00_0011", 
                        "params": {
                           "area": "2685.334635", 
                           "delay": "2.62", 
                           "ep%": "99.1535186768", 
                           "mae%": "1.06822699308e-05", 
                           "mre%": "0.0010941563", 
                           "pwr": "1.8545", 
                           "wce%": "5.07803633809e-05", 
                           "wcre%": "300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_581_mre_00_0115_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_581_mre_00_0115_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_581_mre_00_0115.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_581_mre_00_0115", 
                        "params": {
                           "area": "2271.88133", 
                           "delay": "2.69", 
                           "ep%": "99.9970944133", 
                           "mae%": "0.000117793679237", 
                           "mre%": "0.0115264473", 
                           "pwr": "1.581", 
                           "wce%": "0.000638840720057", 
                           "wcre%": "205600.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_043_mre_00_1449_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_043_mre_00_1449_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_043_mre_00_1449.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_043_mre_00_1449", 
                        "params": {
                           "area": "1681.032616", 
                           "delay": "3.01", 
                           "ep%": "99.9989937758", 
                           "mae%": "0.00243708025664", 
                           "mre%": "0.1449046683", 
                           "pwr": "1.0427", 
                           "wce%": "0.0142594799399", 
                           "wcre%": "25500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_512_mre_01_3437_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_512_mre_01_3437_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_512_mre_01_3437.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_512_mre_01_3437", 
                        "params": {
                           "area": "872.898008", 
                           "delay": "1.64", 
                           "ep%": "99.9954342842", 
                           "mae%": "0.0475055491552", 
                           "mre%": "1.3436846892", 
                           "pwr": "0.5122", 
                           "wce%": "0.195693969727", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_101_mre_19_3002_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_101_mre_19_3002_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_101_mre_19_3002.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_101_mre_19_3002", 
                        "params": {
                           "area": "244.036", 
                           "delay": "1.03", 
                           "ep%": "99.9969415367", 
                           "mae%": "1.75704956637", 
                           "mre%": "19.3001503943", 
                           "pwr": "0.1011", 
                           "wce%": "7.02819826547", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_000_mre_87_9880_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_000_mre_87_9880_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_000_mre_87_9880.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_000_mre_87_9880", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.9969482422", 
                           "mae%": "18.7492370675", 
                           "mre%": "87.9880436608", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9969482655", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (EP vs power)", 
                  "figure": "multiplers/16x16_unsigned/pareto_pwr_ep/fig.png", 
                  "folder": "multiplers/16x16_unsigned/pareto_pwr_ep", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_202_ep_00_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_ep_00_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_ep_00.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_202_ep_00", 
                        "params": {
                           "area": "3202.972546", 
                           "delay": "3.11", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.2023", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_184_ep_37_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_184_ep_37_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_184_ep_37.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_184_ep_37", 
                        "params": {
                           "area": "3084.239647", 
                           "delay": "3.12", 
                           "ep%": "37.5", 
                           "mae%": "1.49477273226e-06", 
                           "mre%": "0.0001113381", 
                           "pwr": "2.1836", 
                           "wce%": "5.9837475419e-06", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_173_ep_47_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_173_ep_47_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_173_ep_47.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_173_ep_47", 
                        "params": {
                           "area": "3052.327247", 
                           "delay": "3.13", 
                           "ep%": "47.900390625", 
                           "mae%": "0.000288099981844", 
                           "mre%": "0.0117016222", 
                           "pwr": "2.1734", 
                           "wce%": "0.00153782311827", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_153_ep_56_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_153_ep_56_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_153_ep_56.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_153_ep_56", 
                        "params": {
                           "area": "3086.116845", 
                           "delay": "3.03", 
                           "ep%": "56.25", 
                           "mae%": "0.000383707229048", 
                           "mre%": "0.0139393728", 
                           "pwr": "2.1526", 
                           "wce%": "0.00153782311827", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_039_ep_81_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_039_ep_81_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_039_ep_81.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_039_ep_81", 
                        "params": {
                           "area": "2507.939246", 
                           "delay": "2.95", 
                           "ep%": "81.2488555908", 
                           "mae%": "0.00114441500045", 
                           "mre%": "0.026567578", 
                           "pwr": "2.0389", 
                           "wce%": "0.00457766000181", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_859_ep_90_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_859_ep_90_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_859_ep_90.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_859_ep_90", 
                        "params": {
                           "area": "2332.421042", 
                           "delay": "2.84", 
                           "ep%": "90.623664856", 
                           "mae%": "0.0026702939067", 
                           "mre%": "0.0581180077", 
                           "pwr": "1.8588", 
                           "wce%": "0.0106811756268", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_000_ep_99_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_000_ep_99_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_000_ep_99.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_000_ep_99", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.9969482422", 
                           "mae%": "18.7492370675", 
                           "mre%": "87.9880436608", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9969482655", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }
            ], 
            "description": "16-bit unsigned multiplier", 
            "folder": "multiplers/16x16_unsigned", 
            "items": 36
         }
      ], 
      "description": "Multipliers (unsigned)", 
      "folder": "multiplers", 
      "items": 172
   }, 
   {
      "datasets": [
         {
            "bitwidth": 8, 
            "datasets": [
               {
                  "description": "Pareto optimal subset (MAE vs power)", 
                  "figure": "multiplers/8x8_signed/pareto_pwr_mae/fig.png", 
                  "folder": "multiplers/8x8_signed/pareto_pwr_mae", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_425_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_425_mae_00_0000", 
                        "params": {
                           "area": "729.761509", 
                           "delay": "1.48", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.4247", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_422_mae_00_0018_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_422_mae_00_0018_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_422_mae_00_0018.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_422_mae_00_0018", 
                        "params": {
                           "area": "710.989509", 
                           "delay": "1.48", 
                           "ep%": "50.0", 
                           "mae%": "0.0018310546875", 
                           "mre%": "0.2751742102", 
                           "pwr": "0.4223", 
                           "wce%": "0.00762939453125", 
                           "wcre%": "500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_410_mae_00_0064_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_410_mae_00_0064_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_410_mae_00_0064.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_410_mae_00_0064", 
                        "params": {
                           "area": "685.178009", 
                           "delay": "1.47", 
                           "ep%": "68.75", 
                           "mae%": "0.00640869140625", 
                           "mre%": "0.9023975799", 
                           "pwr": "0.41", 
                           "wce%": "0.0259399414062", 
                           "wcre%": "1700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_391_mae_00_0186_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_391_mae_00_0186_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_391_mae_00_0186.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_391_mae_00_0186", 
                        "params": {
                           "area": "641.063808", 
                           "delay": "1.51", 
                           "ep%": "81.25", 
                           "mae%": "0.0186157226562", 
                           "mre%": "2.5296091936", 
                           "pwr": "0.3907", 
                           "wce%": "0.0747680664062", 
                           "wcre%": "4900.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_301_mae_00_0814_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_301_mae_00_0814_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_301_mae_00_0814.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_301_mae_00_0814", 
                        "params": {
                           "area": "558.936306", 
                           "delay": "1.36", 
                           "ep%": "74.609375", 
                           "mae%": "0.0813811950684", 
                           "mre%": "4.4119727217", 
                           "pwr": "0.3006", 
                           "wce%": "0.389099121094", 
                           "wcre%": "300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_167_mae_00_4892_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_167_mae_00_4892_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_167_mae_00_4892.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_167_mae_00_4892", 
                        "params": {
                           "area": "343.527599", 
                           "delay": "1.17", 
                           "ep%": "98.291015625", 
                           "mae%": "0.489196777344", 
                           "mre%": "44.4568415648", 
                           "pwr": "0.1674", 
                           "wce%": "2.73590087891", 
                           "wcre%": "76900.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_057_mae_01_7374_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_057_mae_01_7374_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_057_mae_01_7374.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_057_mae_01_7374", 
                        "params": {
                           "area": "160.500597", 
                           "delay": "0.72", 
                           "ep%": "99.0844726562", 
                           "mae%": "1.73736572266", 
                           "mre%": "101.608734242", 
                           "pwr": "0.057396", 
                           "wce%": "8.98590087891", 
                           "wcre%": "102500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_006_mae_04_6026_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_006_mae_04_6026_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_006_mae_04_6026.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_006_mae_04_6026", 
                        "params": {
                           "area": "23.934299", 
                           "delay": "0.18", 
                           "ep%": "99.2065429688", 
                           "mae%": "4.60261218262", 
                           "mre%": "291.099890989", 
                           "pwr": "0.0058785", 
                           "wce%": "18.5531616211", 
                           "wcre%": "409500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_000_mae_09_3260_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_000_mae_09_3260_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_000_mae_09_3260.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_000_mae_09_3260", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.21875", 
                           "mae%": "9.32601928711", 
                           "mre%": "793.383662914", 
                           "pwr": "0.00030175", 
                           "wce%": "24.9984741211", 
                           "wcre%": "1638300.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (WCE vs power)", 
                  "figure": "multiplers/8x8_signed/pareto_pwr_wce/fig.png", 
                  "folder": "multiplers/8x8_signed/pareto_pwr_wce", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_425_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_425_wce_00_0000", 
                        "params": {
                           "area": "729.761509", 
                           "delay": "1.48", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.4247", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_422_wce_00_0076_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_422_wce_00_0076_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_422_wce_00_0076.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_422_wce_00_0076", 
                        "params": {
                           "area": "710.989509", 
                           "delay": "1.48", 
                           "ep%": "50.0", 
                           "mae%": "0.0018310546875", 
                           "mre%": "0.2751742102", 
                           "pwr": "0.4223", 
                           "wce%": "0.00762939453125", 
                           "wcre%": "500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_410_wce_00_0259_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_410_wce_00_0259_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_410_wce_00_0259.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_410_wce_00_0259", 
                        "params": {
                           "area": "685.178009", 
                           "delay": "1.47", 
                           "ep%": "68.75", 
                           "mae%": "0.00640869140625", 
                           "mre%": "0.9023975799", 
                           "pwr": "0.41", 
                           "wce%": "0.0259399414062", 
                           "wcre%": "1700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_391_wce_00_0748_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_391_wce_00_0748_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_391_wce_00_0748.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_391_wce_00_0748", 
                        "params": {
                           "area": "641.063808", 
                           "delay": "1.51", 
                           "ep%": "81.25", 
                           "mae%": "0.0186157226562", 
                           "mre%": "2.5296091936", 
                           "pwr": "0.3907", 
                           "wce%": "0.0747680664062", 
                           "wcre%": "4900.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_301_wce_00_3891_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_301_wce_00_3891_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_301_wce_00_3891.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_301_wce_00_3891", 
                        "params": {
                           "area": "558.936306", 
                           "delay": "1.36", 
                           "ep%": "74.609375", 
                           "mae%": "0.0813811950684", 
                           "mre%": "4.4119727217", 
                           "pwr": "0.3006", 
                           "wce%": "0.389099121094", 
                           "wcre%": "300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_200_wce_01_1581_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_200_wce_01_1581_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_200_wce_01_1581.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_200_wce_01_1581", 
                        "params": {
                           "area": "411.576103", 
                           "delay": "1.14", 
                           "ep%": "93.1640625", 
                           "mae%": "0.228552703857", 
                           "mre%": "12.2637692389", 
                           "pwr": "0.1997", 
                           "wce%": "1.15814208984", 
                           "wcre%": "1500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_067_wce_05_5161_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_067_wce_05_5161_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_067_wce_05_5161.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_067_wce_05_5161", 
                        "params": {
                           "area": "175.0489", 
                           "delay": "0.65", 
                           "ep%": "98.876953125", 
                           "mae%": "1.09828152466", 
                           "mre%": "58.2123555148", 
                           "pwr": "0.066695", 
                           "wce%": "5.51605224609", 
                           "wcre%": "25500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_024_wce_15_2359_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_024_wce_15_2359_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_024_wce_15_2359.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_024_wce_15_2359", 
                        "params": {
                           "area": "82.127498", 
                           "delay": "0.45", 
                           "ep%": "99.1760253906", 
                           "mae%": "3.32260131836", 
                           "mre%": "147.630503628", 
                           "pwr": "0.024135", 
                           "wce%": "15.2359008789", 
                           "wcre%": "12700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_000_wce_24_9985_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_000_wce_24_9985_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_000_wce_24_9985.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_000_wce_24_9985", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.21875", 
                           "mae%": "9.32601928711", 
                           "mre%": "793.383662914", 
                           "pwr": "0.00030175", 
                           "wce%": "24.9984741211", 
                           "wcre%": "1638300.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MRE vs power)", 
                  "figure": "multiplers/8x8_signed/pareto_pwr_mre/fig.png", 
                  "folder": "multiplers/8x8_signed/pareto_pwr_mre", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_425_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_425_mre_00_0000", 
                        "params": {
                           "area": "729.761509", 
                           "delay": "1.48", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.4247", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_422_mre_00_2752_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_422_mre_00_2752_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_422_mre_00_2752.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_422_mre_00_2752", 
                        "params": {
                           "area": "710.989509", 
                           "delay": "1.48", 
                           "ep%": "50.0", 
                           "mae%": "0.0018310546875", 
                           "mre%": "0.2751742102", 
                           "pwr": "0.4223", 
                           "wce%": "0.00762939453125", 
                           "wcre%": "500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_410_mre_00_9024_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_410_mre_00_9024_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_410_mre_00_9024.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_410_mre_00_9024", 
                        "params": {
                           "area": "685.178009", 
                           "delay": "1.47", 
                           "ep%": "68.75", 
                           "mae%": "0.00640869140625", 
                           "mre%": "0.9023975799", 
                           "pwr": "0.41", 
                           "wce%": "0.0259399414062", 
                           "wcre%": "1700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_301_mre_04_4120_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_301_mre_04_4120_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_301_mre_04_4120.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_301_mre_04_4120", 
                        "params": {
                           "area": "558.936306", 
                           "delay": "1.36", 
                           "ep%": "74.609375", 
                           "mae%": "0.0813811950684", 
                           "mre%": "4.4119727217", 
                           "pwr": "0.3006", 
                           "wce%": "0.389099121094", 
                           "wcre%": "300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_200_mre_12_2638_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_200_mre_12_2638_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_200_mre_12_2638.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_200_mre_12_2638", 
                        "params": {
                           "area": "411.576103", 
                           "delay": "1.14", 
                           "ep%": "93.1640625", 
                           "mae%": "0.228552703857", 
                           "mre%": "12.2637692389", 
                           "pwr": "0.1997", 
                           "wce%": "1.15814208984", 
                           "wcre%": "1500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_126_mre_27_4450_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_126_mre_27_4450_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_126_mre_27_4450.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_126_mre_27_4450", 
                        "params": {
                           "area": "284.865101", 
                           "delay": "0.94", 
                           "ep%": "97.75390625", 
                           "mae%": "0.518712860107", 
                           "mre%": "27.4449954193", 
                           "pwr": "0.1255", 
                           "wce%": "2.65960693359", 
                           "wcre%": "6300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_024_mre_147_6305_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_024_mre_147_6305_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_024_mre_147_6305.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_024_mre_147_6305", 
                        "params": {
                           "area": "82.127498", 
                           "delay": "0.45", 
                           "ep%": "99.1760253906", 
                           "mae%": "3.32260131836", 
                           "mre%": "147.630503628", 
                           "pwr": "0.024135", 
                           "wce%": "15.2359008789", 
                           "wcre%": "12700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_003_mre_361_0810_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_003_mre_361_0810_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_003_mre_361_0810.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_003_mre_361_0810", 
                        "params": {
                           "area": "18.3027", 
                           "delay": "0.14", 
                           "ep%": "99.2095947266", 
                           "mae%": "6.54769897461", 
                           "mre%": "361.081013506", 
                           "pwr": "0.0032423", 
                           "wce%": "24.8519897461", 
                           "wcre%": "409500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_000_mre_793_3837_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_000_mre_793_3837_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_000_mre_793_3837.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_000_mre_793_3837", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.21875", 
                           "mae%": "9.32601928711", 
                           "mre%": "793.383662914", 
                           "pwr": "0.00030175", 
                           "wce%": "24.9984741211", 
                           "wcre%": "1638300.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (EP vs power)", 
                  "figure": "multiplers/8x8_signed/pareto_pwr_ep/fig.png", 
                  "folder": "multiplers/8x8_signed/pareto_pwr_ep", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_425_ep_00_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_ep_00_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_ep_00.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_425_ep_00", 
                        "params": {
                           "area": "729.761509", 
                           "delay": "1.48", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.4247", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_369_ep_49_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_369_ep_49_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_369_ep_49.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_369_ep_49", 
                        "params": {
                           "area": "652.796307", 
                           "delay": "1.37", 
                           "ep%": "49.8046875", 
                           "mae%": "0.048828125", 
                           "mre%": "2.4009424633", 
                           "pwr": "0.3687", 
                           "wce%": "0.1953125", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_301_ep_74_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_301_ep_74_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_301_ep_74.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_301_ep_74", 
                        "params": {
                           "area": "558.936306", 
                           "delay": "1.36", 
                           "ep%": "74.609375", 
                           "mae%": "0.0813811950684", 
                           "mre%": "4.4119727217", 
                           "pwr": "0.3006", 
                           "wce%": "0.389099121094", 
                           "wcre%": "300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_237_ep_87_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_237_ep_87_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_237_ep_87.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_237_ep_87", 
                        "params": {
                           "area": "482.440401", 
                           "delay": "1.19", 
                           "ep%": "87.158203125", 
                           "mae%": "0.341796875", 
                           "mre%": "15.7193912735", 
                           "pwr": "0.2374", 
                           "wce%": "1.3671875", 
                           "wcre%": "700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_000_ep_99_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_000_ep_99_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_000_ep_99.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_000_ep_99", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.21875", 
                           "mae%": "9.32601928711", 
                           "mre%": "793.383662914", 
                           "pwr": "0.00030175", 
                           "wce%": "24.9984741211", 
                           "wcre%": "1638300.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }
            ], 
            "description": "8-bit signed multiplier", 
            "folder": "multiplers/8x8_signed", 
            "items": 32
         }, 
         {
            "bitwidth": 12, 
            "datasets": [
               {
                  "description": "Pareto optimal subset (MAE vs power)", 
                  "figure": "multiplers/12x12_signed/pareto_pwr_mae/fig.png", 
                  "folder": "multiplers/12x12_signed/pareto_pwr_mae", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_210_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_210_mae_00_0000", 
                        "params": {
                           "area": "1650.528127", 
                           "delay": "2.33", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.2104", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_205_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_205_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_205_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_205_mae_00_0000", 
                        "params": {
                           "area": "1644.427227", 
                           "delay": "2.34", 
                           "ep%": "25.0", 
                           "mae%": "1.19209289551e-06", 
                           "mre%": "0.0004718265", 
                           "pwr": "1.2049", 
                           "wce%": "5.96046447754e-06", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_200_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_200_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_200_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_200_mae_00_0000", 
                        "params": {
                           "area": "1631.756127", 
                           "delay": "2.32", 
                           "ep%": "50.0", 
                           "mae%": "7.15255737305e-06", 
                           "mre%": "0.0022855977", 
                           "pwr": "1.2", 
                           "wce%": "2.98023223877e-05", 
                           "wcre%": "500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_189_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_189_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_189_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_189_mae_00_0000", 
                        "params": {
                           "area": "1605.944627", 
                           "delay": "2.32", 
                           "ep%": "68.75", 
                           "mae%": "2.50339508057e-05", 
                           "mre%": "0.007582707", 
                           "pwr": "1.1886", 
                           "wce%": "0.000101327896118", 
                           "wcre%": "1700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_142_mae_00_0002_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_142_mae_00_0002_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_142_mae_00_0002.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_142_mae_00_0002", 
                        "params": {
                           "area": "1518.654825", 
                           "delay": "2.39", 
                           "ep%": "89.0625", 
                           "mae%": "0.000191926956177", 
                           "mre%": "0.0556570713", 
                           "pwr": "1.1421", 
                           "wce%": "0.000768899917603", 
                           "wcre%": "12900.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_053_mae_00_0011_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_053_mae_00_0011_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_053_mae_00_0011.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_053_mae_00_0011", 
                        "params": {
                           "area": "1386.312222", 
                           "delay": "2.52", 
                           "ep%": "96.484375", 
                           "mae%": "0.00114560127258", 
                           "mre%": "0.325317619", 
                           "pwr": "1.0533", 
                           "wce%": "0.00458359718323", 
                           "wcre%": "76900.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_816_mae_00_0126_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_816_mae_00_0126_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_816_mae_00_0126.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_816_mae_00_0126", 
                        "params": {
                           "area": "1092.999715", 
                           "delay": "2.59", 
                           "ep%": "99.4506835938", 
                           "mae%": "0.0125932693481", 
                           "mre%": "3.4353393274", 
                           "pwr": "0.8164", 
                           "wce%": "0.0610411167145", 
                           "wcre%": "819300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_425_mae_00_0686_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_425_mae_00_0686_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_425_mae_00_0686.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_425_mae_00_0686", 
                        "params": {
                           "area": "729.761509", 
                           "delay": "1.48", 
                           "ep%": "99.5635986328", 
                           "mae%": "0.0685984947085", 
                           "mre%": "5.5615576664", 
                           "pwr": "0.4247", 
                           "wce%": "0.364869832993", 
                           "wcre%": "25500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_189_mae_00_4653_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_189_mae_00_4653_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_189_mae_00_4653.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_189_mae_00_4653", 
                        "params": {
                           "area": "359.953101", 
                           "delay": "1.24", 
                           "ep%": "99.946975708", 
                           "mae%": "0.46530008316", 
                           "mre%": "109.602037631", 
                           "pwr": "0.1891", 
                           "wce%": "2.70996689796", 
                           "wcre%": "26214500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_029_mae_02_3161_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_029_mae_02_3161_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_029_mae_02_3161.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_029_mae_02_3161", 
                        "params": {
                           "area": "93.390699", 
                           "delay": "0.44", 
                           "ep%": "99.9508857727", 
                           "mae%": "2.31609733146", 
                           "mre%": "225.122032379", 
                           "pwr": "0.028508", 
                           "wce%": "10.9191834927", 
                           "wcre%": "26214300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_000_mae_09_3719_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_000_mae_09_3719_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_000_mae_09_3719.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_000_mae_09_3719", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.951171875", 
                           "mae%": "9.37194764614", 
                           "mre%": "1732.6494993", 
                           "pwr": "0.00030175", 
                           "wce%": "24.9999940395", 
                           "wcre%": "419430300.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (WCE vs power)", 
                  "figure": "multiplers/12x12_signed/pareto_pwr_wce/fig.png", 
                  "folder": "multiplers/12x12_signed/pareto_pwr_wce", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_210_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_210_wce_00_0000", 
                        "params": {
                           "area": "1650.528127", 
                           "delay": "2.33", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.2104", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_205_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_205_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_205_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_205_wce_00_0000", 
                        "params": {
                           "area": "1644.427227", 
                           "delay": "2.34", 
                           "ep%": "25.0", 
                           "mae%": "1.19209289551e-06", 
                           "mre%": "0.0004718265", 
                           "pwr": "1.2049", 
                           "wce%": "5.96046447754e-06", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_200_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_200_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_200_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_200_wce_00_0000", 
                        "params": {
                           "area": "1631.756127", 
                           "delay": "2.32", 
                           "ep%": "50.0", 
                           "mae%": "7.15255737305e-06", 
                           "mre%": "0.0022855977", 
                           "pwr": "1.2", 
                           "wce%": "2.98023223877e-05", 
                           "wcre%": "500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_189_wce_00_0001_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_189_wce_00_0001_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_189_wce_00_0001.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_189_wce_00_0001", 
                        "params": {
                           "area": "1605.944627", 
                           "delay": "2.32", 
                           "ep%": "68.75", 
                           "mae%": "2.50339508057e-05", 
                           "mre%": "0.007582707", 
                           "pwr": "1.1886", 
                           "wce%": "0.000101327896118", 
                           "wcre%": "1700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_142_wce_00_0008_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_142_wce_00_0008_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_142_wce_00_0008.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_142_wce_00_0008", 
                        "params": {
                           "area": "1518.654825", 
                           "delay": "2.39", 
                           "ep%": "89.0625", 
                           "mae%": "0.000191926956177", 
                           "mre%": "0.0556570713", 
                           "pwr": "1.1421", 
                           "wce%": "0.000768899917603", 
                           "wcre%": "12900.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_053_wce_00_0046_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_053_wce_00_0046_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_053_wce_00_0046.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_053_wce_00_0046", 
                        "params": {
                           "area": "1386.312222", 
                           "delay": "2.52", 
                           "ep%": "96.484375", 
                           "mae%": "0.00114560127258", 
                           "mre%": "0.325317619", 
                           "pwr": "1.0533", 
                           "wce%": "0.00458359718323", 
                           "wcre%": "76900.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_869_wce_00_0443_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_869_wce_00_0443_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_869_wce_00_0443.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_869_wce_00_0443", 
                        "params": {
                           "area": "1240.829212", 
                           "delay": "2.16", 
                           "ep%": "98.4191894531", 
                           "mae%": "0.00973403453827", 
                           "mre%": "1.0153578942", 
                           "pwr": "0.8691", 
                           "wce%": "0.0442564487457", 
                           "wcre%": "128100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_549_wce_00_2686_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_549_wce_00_2686_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_549_wce_00_2686.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_549_wce_00_2686", 
                        "params": {
                           "area": "846.617204", 
                           "delay": "2.11", 
                           "ep%": "99.8443603516", 
                           "mae%": "0.0478374958038", 
                           "mre%": "12.0633950813", 
                           "pwr": "0.5494", 
                           "wce%": "0.268560647964", 
                           "wcre%": "2867300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_200_wce_01_5144_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_200_wce_01_5144_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_200_wce_01_5144.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_200_wce_01_5144", 
                        "params": {
                           "area": "411.576103", 
                           "delay": "1.14", 
                           "ep%": "99.927520752", 
                           "mae%": "0.285631710649", 
                           "mre%": "23.1513539381", 
                           "pwr": "0.1997", 
                           "wce%": "1.51442885399", 
                           "wcre%": "409500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_057_wce_09_3506_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_057_wce_09_3506_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_057_wce_09_3506.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_057_wce_09_3506", 
                        "params": {
                           "area": "160.500597", 
                           "delay": "0.72", 
                           "ep%": "99.9506473541", 
                           "mae%": "1.78635716438", 
                           "mre%": "184.40494911", 
                           "pwr": "0.057396", 
                           "wce%": "9.35059189796", 
                           "wcre%": "26214500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_000_wce_25_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_000_wce_25_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_000_wce_25_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_000_wce_25_0000", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.951171875", 
                           "mae%": "9.37194764614", 
                           "mre%": "1732.6494993", 
                           "pwr": "0.00030175", 
                           "wce%": "24.9999940395", 
                           "wcre%": "419430300.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MRE vs power)", 
                  "figure": "multiplers/12x12_signed/pareto_pwr_mre/fig.png", 
                  "folder": "multiplers/12x12_signed/pareto_pwr_mre", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_210_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_210_mre_00_0000", 
                        "params": {
                           "area": "1650.528127", 
                           "delay": "2.33", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.2104", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_200_mre_00_0023_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_200_mre_00_0023_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_200_mre_00_0023.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_200_mre_00_0023", 
                        "params": {
                           "area": "1631.756127", 
                           "delay": "2.32", 
                           "ep%": "50.0", 
                           "mae%": "7.15255737305e-06", 
                           "mre%": "0.0022855977", 
                           "pwr": "1.2", 
                           "wce%": "2.98023223877e-05", 
                           "wcre%": "500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_189_mre_00_0076_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_189_mre_00_0076_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_189_mre_00_0076.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_189_mre_00_0076", 
                        "params": {
                           "area": "1605.944627", 
                           "delay": "2.32", 
                           "ep%": "68.75", 
                           "mae%": "2.50339508057e-05", 
                           "mre%": "0.007582707", 
                           "pwr": "1.1886", 
                           "wce%": "0.000101327896118", 
                           "wcre%": "1700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_142_mre_00_0557_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_142_mre_00_0557_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_142_mre_00_0557.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_142_mre_00_0557", 
                        "params": {
                           "area": "1518.654825", 
                           "delay": "2.39", 
                           "ep%": "89.0625", 
                           "mae%": "0.000191926956177", 
                           "mre%": "0.0556570713", 
                           "pwr": "1.1421", 
                           "wce%": "0.000768899917603", 
                           "wcre%": "12900.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_965_mre_00_4100_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_965_mre_00_4100_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_965_mre_00_4100.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_965_mre_00_4100", 
                        "params": {
                           "area": "1385.373622", 
                           "delay": "2.13", 
                           "ep%": "74.9755859375", 
                           "mae%": "0.00508626323938", 
                           "mre%": "0.4100200724", 
                           "pwr": "0.9652", 
                           "wce%": "0.0244081020355", 
                           "wcre%": "300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_579_mre_02_6432_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_579_mre_02_6432_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_579_mre_02_6432.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_579_mre_02_6432", 
                        "params": {
                           "area": "924.990313", 
                           "delay": "1.7", 
                           "ep%": "98.3947753906", 
                           "mae%": "0.0324143509269", 
                           "mre%": "2.6431979049", 
                           "pwr": "0.5787", 
                           "wce%": "0.170606374741", 
                           "wcre%": "6300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_301_mre_11_3890_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_301_mre_11_3890_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_301_mre_11_3890.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_301_mre_11_3890", 
                        "params": {
                           "area": "558.936306", 
                           "delay": "1.36", 
                           "ep%": "99.8550415039", 
                           "mae%": "0.140943228006", 
                           "mre%": "11.388953237", 
                           "pwr": "0.3006", 
                           "wce%": "0.751107931137", 
                           "wcre%": "102300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_126_mre_47_4120_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_126_mre_47_4120_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_126_mre_47_4120.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_126_mre_47_4120", 
                        "params": {
                           "area": "284.865101", 
                           "delay": "0.94", 
                           "ep%": "99.9454498291", 
                           "mae%": "0.575064869344", 
                           "mre%": "47.4119892666", 
                           "pwr": "0.1255", 
                           "wce%": "3.00444960594", 
                           "wcre%": "1638300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_007_mre_526_6256_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_007_mre_526_6256_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_007_mre_526_6256.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_007_mre_526_6256", 
                        "params": {
                           "area": "33.320299", 
                           "delay": "0.27", 
                           "ep%": "99.9510884285", 
                           "mae%": "6.35647833347", 
                           "mre%": "526.62564606", 
                           "pwr": "0.0067244", 
                           "wce%": "24.9893128872", 
                           "wcre%": "52428700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_000_mre_1732_6495_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_000_mre_1732_6495_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_000_mre_1732_6495.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_000_mre_1732_6495", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.951171875", 
                           "mae%": "9.37194764614", 
                           "mre%": "1732.6494993", 
                           "pwr": "0.00030175", 
                           "wce%": "24.9999940395", 
                           "wcre%": "419430300.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (EP vs power)", 
                  "figure": "multiplers/12x12_signed/pareto_pwr_ep/fig.png", 
                  "folder": "multiplers/12x12_signed/pareto_pwr_ep", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_210_ep_00_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_ep_00_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_ep_00.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_210_ep_00", 
                        "params": {
                           "area": "1650.528127", 
                           "delay": "2.33", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.2104", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_205_ep_25_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_205_ep_25_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_205_ep_25.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_205_ep_25", 
                        "params": {
                           "area": "1644.427227", 
                           "delay": "2.34", 
                           "ep%": "25.0", 
                           "mae%": "1.19209289551e-06", 
                           "mre%": "0.0004718265", 
                           "pwr": "1.2049", 
                           "wce%": "5.96046447754e-06", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_093_ep_49_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_093_ep_49_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_093_ep_49.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_093_ep_49", 
                        "params": {
                           "area": "1528.040824", 
                           "delay": "2.24", 
                           "ep%": "49.9877929688", 
                           "mae%": "0.0030517578125", 
                           "mre%": "0.2172156745", 
                           "pwr": "1.0934", 
                           "wce%": "0.01220703125", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_091_ep_62_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_091_ep_62_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_091_ep_62.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_091_ep_62", 
                        "params": {
                           "area": "1524.286425", 
                           "delay": "2.26", 
                           "ep%": "62.4877929688", 
                           "mae%": "0.00305354595184", 
                           "mre%": "0.2177037778", 
                           "pwr": "1.0911", 
                           "wce%": "0.0122129917145", 
                           "wcre%": "300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_965_ep_74_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_965_ep_74_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_965_ep_74.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_965_ep_74", 
                        "params": {
                           "area": "1385.373622", 
                           "delay": "2.13", 
                           "ep%": "74.9755859375", 
                           "mae%": "0.00508626323938", 
                           "mre%": "0.4100200724", 
                           "pwr": "0.9652", 
                           "wce%": "0.0244081020355", 
                           "wcre%": "300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_850_ep_87_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_850_ep_87_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_850_ep_87.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_850_ep_87", 
                        "params": {
                           "area": "1300.430314", 
                           "delay": "1.99", 
                           "ep%": "87.4786376953", 
                           "mae%": "0.0213623046875", 
                           "mre%": "1.4528030577", 
                           "pwr": "0.8504", 
                           "wce%": "0.08544921875", 
                           "wcre%": "700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_000_ep_99_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_000_ep_99_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_000_ep_99.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_000_ep_99", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.951171875", 
                           "mae%": "9.37194764614", 
                           "mre%": "1732.6494993", 
                           "pwr": "0.00030175", 
                           "wce%": "24.9999940395", 
                           "wcre%": "419430300.0"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }
            ], 
            "description": "12-bit signed multiplier", 
            "folder": "multiplers/12x12_signed", 
            "items": 39
         }, 
         {
            "bitwidth": 16, 
            "datasets": [
               {
                  "description": "Pareto optimal subset (MAE vs power)", 
                  "figure": "multiplers/16x16_signed/pareto_pwr_mae/fig.png", 
                  "folder": "multiplers/16x16_signed/pareto_pwr_mae", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_400_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_400_mae_00_0000", 
                        "params": {
                           "area": "2614.001024", 
                           "delay": "3.05", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.4", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_121_mae_00_0001_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_121_mae_00_0001_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_121_mae_00_0001.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_121_mae_00_0001", 
                        "params": {
                           "area": "2380.758942", 
                           "delay": "3.45", 
                           "ep%": "99.4140625", 
                           "mae%": "5.36488369107e-05", 
                           "mre%": "0.0265686136", 
                           "pwr": "2.1211", 
                           "wce%": "0.000214600004256", 
                           "wcre%": "921700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_1_143_mae_00_0047_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_1_143_mae_00_0047_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_1_143_mae_00_0047.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_1_143_mae_00_0047", 
                        "params": {
                           "area": "1478.764314", 
                           "delay": "3.03", 
                           "ep%": "99.9878883362", 
                           "mae%": "0.0047171395272", 
                           "mre%": "1.9241269897", 
                           "pwr": "1.1433", 
                           "wce%": "0.0274658435956", 
                           "wcre%": "65536100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_0_126_mae_00_5786_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_0_126_mae_00_5786_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_0_126_mae_00_5786.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_0_126_mae_00_5786", 
                        "params": {
                           "area": "284.865101", 
                           "delay": "0.94", 
                           "ep%": "99.9969258904", 
                           "mae%": "0.578562122148", 
                           "mre%": "67.5122493158", 
                           "pwr": "0.1255", 
                           "wce%": "3.02591321524", 
                           "wcre%": "419430300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_0_000_mae_09_3748_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_0_000_mae_09_3748_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_0_000_mae_09_3748.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_0_000_mae_09_3748", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.9969482422", 
                           "mae%": "9.37480926281", 
                           "mre%": "3061.04794552", 
                           "pwr": "0.00030175", 
                           "wce%": "24.9999999767", 
                           "wcre%": "1.073741823e+11"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (WCE vs power)", 
                  "figure": "multiplers/16x16_signed/pareto_pwr_wce/fig.png", 
                  "folder": "multiplers/16x16_signed/pareto_pwr_wce", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_400_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_400_wce_00_0000", 
                        "params": {
                           "area": "2614.001024", 
                           "delay": "3.05", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.4", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_121_wce_00_0002_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_121_wce_00_0002_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_121_wce_00_0002.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_121_wce_00_0002", 
                        "params": {
                           "area": "2380.758942", 
                           "delay": "3.45", 
                           "ep%": "99.4140625", 
                           "mae%": "5.36488369107e-05", 
                           "mre%": "0.0265686136", 
                           "pwr": "2.1211", 
                           "wce%": "0.000214600004256", 
                           "wcre%": "921700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_0_952_wce_00_0534_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_0_952_wce_00_0534_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_0_952_wce_00_0534.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_0_952_wce_00_0534", 
                        "params": {
                           "area": "1300.899611", 
                           "delay": "2.78", 
                           "ep%": "99.9927997589", 
                           "mae%": "0.00902673462406", 
                           "mre%": "3.4834626759", 
                           "pwr": "0.9518", 
                           "wce%": "0.0534057850018", 
                           "wcre%": "117964900.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_0_067_wce_05_8580_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_0_067_wce_05_8580_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_0_067_wce_05_8580.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_0_067_wce_05_8580", 
                        "params": {
                           "area": "175.0489", 
                           "delay": "0.65", 
                           "ep%": "99.9969430268", 
                           "mae%": "1.15787020576", 
                           "mre%": "146.845776774", 
                           "pwr": "0.066695", 
                           "wce%": "5.85803983267", 
                           "wcre%": "1677721500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_0_000_wce_25_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_0_000_wce_25_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_0_000_wce_25_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_0_000_wce_25_0000", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.9969482422", 
                           "mae%": "9.37480926281", 
                           "mre%": "3061.04794552", 
                           "pwr": "0.00030175", 
                           "wce%": "24.9999999767", 
                           "wcre%": "1.073741823e+11"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MRE vs power)", 
                  "figure": "multiplers/16x16_signed/pareto_pwr_mre/fig.png", 
                  "folder": "multiplers/16x16_signed/pareto_pwr_mre", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_400_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_400_mre_00_0000", 
                        "params": {
                           "area": "2614.001024", 
                           "delay": "3.05", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.4", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_208_mre_00_0118_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_208_mre_00_0118_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_208_mre_00_0118.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_208_mre_00_0118", 
                        "params": {
                           "area": "2490.105845", 
                           "delay": "3.44", 
                           "ep%": "98.92578125", 
                           "mae%": "2.3846514523e-05", 
                           "mre%": "0.0118483572", 
                           "pwr": "2.2075", 
                           "wce%": "9.5390714705e-05", 
                           "wcre%": "409700.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_0_965_mre_00_9715_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_0_965_mre_00_9715_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_0_965_mre_00_9715.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_0_965_mre_00_9715", 
                        "params": {
                           "area": "1385.373622", 
                           "delay": "2.13", 
                           "ep%": "99.8993873596", 
                           "mae%": "0.00880886318069", 
                           "mre%": "0.9714671282", 
                           "pwr": "0.9652", 
                           "wce%": "0.0472798710689", 
                           "wcre%": "102300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_0_126_mre_67_5122_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_0_126_mre_67_5122_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_0_126_mre_67_5122.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_0_126_mre_67_5122", 
                        "params": {
                           "area": "284.865101", 
                           "delay": "0.94", 
                           "ep%": "99.9969258904", 
                           "mae%": "0.578562122148", 
                           "mre%": "67.5122493158", 
                           "pwr": "0.1255", 
                           "wce%": "3.02591321524", 
                           "wcre%": "419430300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_0_000_mre_3061_0479_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_0_000_mre_3061_0479_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_0_000_mre_3061_0479.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_0_000_mre_3061_0479", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.9969482422", 
                           "mae%": "9.37480926281", 
                           "mre%": "3061.04794552", 
                           "pwr": "0.00030175", 
                           "wce%": "24.9999999767", 
                           "wcre%": "1.073741823e+11"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (EP vs power)", 
                  "figure": "multiplers/16x16_signed/pareto_pwr_ep/fig.png", 
                  "folder": "multiplers/16x16_signed/pareto_pwr_ep", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_400_ep_00_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_ep_00_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_ep_00.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_400_ep_00", 
                        "params": {
                           "area": "2614.001024", 
                           "delay": "3.05", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.4", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_326_ep_49_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_326_ep_49_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_326_ep_49.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_326_ep_49", 
                        "params": {
                           "area": "2764.17705", 
                           "delay": "3.09", 
                           "ep%": "49.9992370605", 
                           "mae%": "0.000190734863281", 
                           "mre%": "0.0178035715", 
                           "pwr": "2.3259", 
                           "wce%": "0.000762939453125", 
                           "wcre%": "100.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_325_ep_62_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_325_ep_62_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_325_ep_62.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_325_ep_62", 
                        "params": {
                           "area": "2760.42265", 
                           "delay": "3.11", 
                           "ep%": "62.4992370605", 
                           "mae%": "0.000190741848201", 
                           "mre%": "0.0178068245", 
                           "pwr": "2.3246", 
                           "wce%": "0.000762962736189", 
                           "wcre%": "300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_130_ep_74_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_130_ep_74_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_130_ep_74.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_130_ep_74", 
                        "params": {
                           "area": "2576.457047", 
                           "delay": "2.98", 
                           "ep%": "74.9984741211", 
                           "mae%": "0.000317891438957", 
                           "mre%": "0.0340812749", 
                           "pwr": "2.1299", 
                           "wce%": "0.00152585562319", 
                           "wcre%": "300.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_1_954_ep_90_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_1_954_ep_90_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_1_954_ep_90.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_1_954_ep_90", 
                        "params": {
                           "area": "2481.658435", 
                           "delay": "2.89", 
                           "ep%": "90.623664856", 
                           "mae%": "0.00133515102789", 
                           "mre%": "0.1203987658", 
                           "pwr": "1.9537", 
                           "wce%": "0.00534059945494", 
                           "wcre%": "1500.0"
                        }, 
                        "source": "tbd"
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_0_000_ep_99_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_0_000_ep_99_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_0_000_ep_99.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_0_000_ep_99", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.9969482422", 
                           "mae%": "9.37480926281", 
                           "mre%": "3061.04794552", 
                           "pwr": "0.00030175", 
                           "wce%": "24.9999999767", 
                           "wcre%": "1.073741823e+11"
                        }, 
                        "source": "tbd"
                     }
                  ]
               }
            ], 
            "description": "16-bit signed multiplier", 
            "folder": "multiplers/16x16_signed", 
            "items": 21
         }
      ], 
      "description": "Multipliers (signed)", 
      "folder": "multiplers", 
      "items": 92
   }
]