<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab04_kjb5568_rjl5336.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CounterUpDown_nbit_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Counter_nbit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_nbit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Debouncer.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Debouncer.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Debouncer.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OneShot.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="OneShot.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="OneShot.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shift_Register_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Shift_Register_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Shift_Register_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shift_Register_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WordTo8dig7seg_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="WordTo8dig7seg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="WordTo8dig7seg_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WordTo8dig7seg_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter16hz_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="counter16hz_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="counter16hz_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab04_kjb5568_rjl5336.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab04_kjb5568_rjl5336.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab04_kjb5568_rjl5336.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab04_kjb5568_rjl5336.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab04_kjb5568_rjl5336.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab04_kjb5568_rjl5336.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab04_kjb5568_rjl5336.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab04_kjb5568_rjl5336.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab04_kjb5568_rjl5336.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab04_kjb5568_rjl5336.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab04_kjb5568_rjl5336.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab04_kjb5568_rjl5336.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab04_kjb5568_rjl5336.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab04_kjb5568_rjl5336.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab04_kjb5568_rjl5336.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab04_kjb5568_rjl5336.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab04_kjb5568_rjl5336.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab04_kjb5568_rjl5336.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab04_kjb5568_rjl5336.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab04_kjb5568_rjl5336.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab04_kjb5568_rjl5336.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab04_kjb5568_rjl5336.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab04_kjb5568_rjl5336.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab04_kjb5568_rjl5336_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab04_kjb5568_rjl5336_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab04_kjb5568_rjl5336_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab04_kjb5568_rjl5336_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab04_kjb5568_rjl5336_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab04_kjb5568_rjl5336_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab04_kjb5568_rjl5336_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab04_kjb5568_rjl5336_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab04_kjb5568_rjl5336_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab04_kjb5568_rjl5336_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab04_kjb5568_rjl5336_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab04_kjb5568_rjl5336_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab04_kjb5568_rjl5336_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab04_kjb5568_rjl5336_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab04_kjb5568_rjl5336_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab04_kjb5568_rjl5336_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab04_kjb5568_rjl5336_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab04_kjb5568_rjl5336_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="maximum.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="maximum.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="maximum.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pulse_gen_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pulse_gen_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1443503262" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1443503262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443503262" xil_pn:in_ck="4881487872953485622" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1443503262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/AdderSubtractor_nbit.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Average.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/CompareGRT.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Counter_nbit.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/DFF.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/DFF_enable.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Debouncer.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/FullAdder.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/LST.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Minimum.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Mux4to1_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/OneShot.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Reg_nbit.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Shift_Register.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/avg_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/counterupdown_nbit.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/encode__tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/hextosevenseg.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/hextosevseg_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/kjb5568_rjl5336_components.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/max_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/maximum.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/min_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/mux.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/numeric_display.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/rippe_carry_adder.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/threeto8encoder.vhd"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.vhd"/>
      <outfile xil_pn:name="pulse_gen.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1443503262" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2061117594145143640" xil_pn:start_ts="1443503262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443503262" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4906508681756865226" xil_pn:start_ts="1443503262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443503262" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-725193700518101220" xil_pn:start_ts="1443503262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443503262" xil_pn:in_ck="4881487872953485622" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1443503262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/AdderSubtractor_nbit.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Average.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/CompareGRT.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Counter_nbit.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/DFF.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/DFF_enable.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Debouncer.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/FullAdder.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/LST.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Minimum.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Mux4to1_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/OneShot.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Reg_nbit.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Shift_Register.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/avg_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/counterupdown_nbit.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/encode__tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/hextosevenseg.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/hextosevseg_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/kjb5568_rjl5336_components.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/max_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/maximum.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/min_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/mux.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/numeric_display.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/rippe_carry_adder.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/threeto8encoder.vhd"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.vhd"/>
      <outfile xil_pn:name="pulse_gen.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1443503266" xil_pn:in_ck="4881487872953485622" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5775495423349137111" xil_pn:start_ts="1443503262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_beh.prj"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1443503266" xil_pn:in_ck="7156202561935380677" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8748878157014275204" xil_pn:start_ts="1443503266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1443554974" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1443554974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443554974" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3863447046514228618" xil_pn:start_ts="1443554974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443554974" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-725193700518101220" xil_pn:start_ts="1443554974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443554974" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1443554974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443554974" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2061117594145143640" xil_pn:start_ts="1443554974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443554974" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1443554974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443554974" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3558403662544649062" xil_pn:start_ts="1443554974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1443577566" xil_pn:in_ck="8162354734175098862" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6344925047321748637" xil_pn:start_ts="1443577539">
=======
    <transform xil_pn:end_ts="1443554986" xil_pn:in_ck="8162354734175098862" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6344925047321748637" xil_pn:start_ts="1443554974">
>>>>>>> origin/master
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.lso"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.ngc"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.ngr"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.prj"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.stx"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.syr"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.xst"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_beh.prj"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_stx_beh.prj"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1443554986" xil_pn:in_ck="43575121159833474" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2849004016864516237" xil_pn:start_ts="1443554986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1443577585" xil_pn:in_ck="-1492850417301625087" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7197747638437556119" xil_pn:start_ts="1443577566">
=======
    <transform xil_pn:end_ts="1443554995" xil_pn:in_ck="-1492850417301625087" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7197747638437556119" xil_pn:start_ts="1443554986">
>>>>>>> origin/master
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.bld"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.ngd"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_ngdbuild.xrpt"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1443577671" xil_pn:in_ck="-1492850417301625086" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1443577585">
=======
    <transform xil_pn:end_ts="1443555024" xil_pn:in_ck="-1492850417301625086" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1443554995">
>>>>>>> origin/master
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.pcf"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_map.map"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_map.mrp"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_map.ncd"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_map.ngm"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_map.xrpt"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_summary.xml"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_usage.xml"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1443577752" xil_pn:in_ck="5155995526776612635" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1443577671">
=======
    <transform xil_pn:end_ts="1443555056" xil_pn:in_ck="5155995526776612635" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1443555024">
>>>>>>> origin/master
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.ncd"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.pad"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.par"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.ptwx"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.unroutes"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.xpi"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_pad.csv"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_pad.txt"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336_par.xrpt"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1443577835" xil_pn:in_ck="7743582206719543484" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1443577752">
=======
    <transform xil_pn:end_ts="1443555094" xil_pn:in_ck="7743582206719543484" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1443555056">
>>>>>>> origin/master
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.bgn"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.bit"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.drc"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1443544122" xil_pn:in_ck="7743582206719530630" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6383737364629502382" xil_pn:start_ts="1443544055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1443577752" xil_pn:in_ck="-1492850417301625218" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1443577719">
=======
    <transform xil_pn:end_ts="1443555056" xil_pn:in_ck="-1492850417301625218" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1443555043">
>>>>>>> origin/master
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.twr"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.twx"/>
    </transform>
  </transforms>

</generated_project>
