<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1442502526288" xml:lang="en-us">
  
  <title class="- topic/title ">FPSR, Floating-point Status Register</title>
  <shortdesc class="- topic/shortdesc ">The FPSR provides floating-point system status information.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
          <p class="- topic/p ">FPSR is a 32-bit register.</p>
      <fig class="- topic/fig ">
        <title class="- topic/title ">FPSR bit assignments</title>
        <image class="- topic/image " href="lau1442503295517.svg" placement="inline">
          <alt class="- topic/alt ">FPSR bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">N, [31]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Negative condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.N flag instead.</p>
          </dd>
        </dlentry>
        
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Z, [30]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Zero condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.Z flag instead.</p>
          </dd>
        </dlentry>
        
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">C, [29]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Carry condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.C flag instead</p>
          </dd>
        </dlentry>
        
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">V, [28]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Overflow condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.V flag instead.</p>
          </dd>
        </dlentry>
        
      </dl>
      
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">QC, [27]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Cumulative saturation bit. This bit is set to 1 to indicate that an
              Advanced SIMD integer operation has saturated since a 0 was last written to this
              bit.</p>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [26:8]</dt>
          <dd class="- topic/dd ">Reserved, <term class="- topic/term " outputclass="archterm">res0</term>.</dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">IDC, [7]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Input Denormal cumulative exception bit. This bit is set to 1 to
              indicate that the Input Denormal exception has occurred since 0 was last written to
              this bit.</p>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [6:5]</dt>
          <dd class="- topic/dd ">Reserved, <term class="- topic/term " outputclass="archterm">res0</term>.</dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">IXC, [4]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Inexact cumulative exception bit. This bit is set to 1 to indicate
              that the Inexact exception has occurred since 0 was last written to this bit.</p>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">UFC, [3]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Underflow cumulative exception bit. This bit is set to 1 to indicate
              that the Underflow exception has occurred since 0 was last written to this bit.</p>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">OFC, [2]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Overflow cumulative exception bit. This bit is set to 1 to indicate
              that the Overflow exception has occurred since 0 was last written to this bit.</p>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">DZC, [1]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Division by Zero cumulative exception bit. This bit is set to 1 to
              indicate that the Division by Zero exception has occurred since 0 was last written to
              this bit.</p>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">IOC, [0]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Invalid Operation cumulative exception bit. This bit is set to 1 to
              indicate that the Invalid Operation exception has occurred since 0 was last written to
              this bit.</p>
          </dd>
        </dlentry>
      </dl>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          <dd class="- topic/dd ">The named fields in this register map to the equivalent fields in the AArch32 FPSCR. See <xref class="- topic/xref " href="lau1442504290459.xml" type="reference">FPSCR, Floating-Point Status and Control Register<desc class="- topic/desc ">The FPSCR provides floating-point system status information and     control.</desc></xref>.</dd>
          
        </dlentry>
      </dl>
    </section>
    <section class="- topic/section ">
      <title class="- topic/title ">Usage constraints</title>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Accessing the FPSR</dt>
          <dd class="- topic/dd "> <p class="- topic/p ">To access the FPSR:</p>
            <codeblock class="+ topic/pre pr-d/codeblock " xml:space="preserve">MRS &lt;Xt&gt;, FPSR; Read FPSR into Xt
MSR FPSR, &lt;Xt&gt;; Write Xt to FPSR</codeblock></dd>
        </dlentry>
      </dl>
      <p class="- topic/p ">Register access is encoded as follows:</p>
      <table class="- topic/table " colsep="0" frame="topbot" rowsep="0">
        <title class="- topic/title ">FPSR access encoding</title>
        <tgroup class="- topic/tgroup " cols="5" colsep="0" rowsep="0">
          <colspec class="- topic/colspec " colname="col1" colnum="1" colsep="0"/>
          <colspec class="- topic/colspec " colname="col2" colnum="2" colsep="0"/>
          <colspec class="- topic/colspec " colname="col3" colnum="3" colsep="0"/>
          <colspec class="- topic/colspec " colname="col4" colnum="4" colsep="0"/>
          <colspec class="- topic/colspec " colname="col5" colnum="5" colsep="0"/>
          <thead class="- topic/thead ">
            <row class="- topic/row " rowsep="1">
              <entry class="- topic/entry " colname="col1">op0</entry>
              <entry class="- topic/entry " colname="col2">op1</entry>
              <entry class="- topic/entry " colname="col3">CRn</entry>
              <entry class="- topic/entry " colname="col4">CRm</entry>
              <entry class="- topic/entry " colname="col5">op2</entry>
            </row>
          </thead>
          <tbody class="- topic/tbody ">
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1">11</entry>
              <entry class="- topic/entry " colname="col2">011</entry>
              <entry class="- topic/entry " colname="col3">0100</entry>
              <entry class="- topic/entry " colname="col4">0100</entry>
              <entry class="- topic/entry " colname="col5">001</entry>
            </row>
          </tbody>
        </tgroup>
      </table>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Accessibility</dt>
          <dd class="- topic/dd ">This register is accessible as follows:</dd>
        </dlentry>
      </dl>
      <table class="- topic/table " colsep="0" frame="topbot" rowsep="0">
        <tgroup class="- topic/tgroup " cols="6" colsep="0" rowsep="0">
          <colspec class="- topic/colspec " colname="col1" colnum="1" colsep="0"/>
          <colspec class="- topic/colspec " colname="col2" colnum="2" colsep="0"/>
          <colspec class="- topic/colspec " colname="col3" colnum="3" colsep="0"/>
          <colspec class="- topic/colspec " colname="col4" colnum="4" colsep="0"/>
          <colspec class="- topic/colspec " colname="col5" colnum="5" colsep="0"/>
          <colspec class="- topic/colspec " colname="col6" colnum="6" colsep="0"/>
          <thead class="- topic/thead ">
            <row class="- topic/row " rowsep="1">
              <entry class="- topic/entry " colname="col1">
                <p class="- topic/p ">EL0</p>
              </entry>
              <entry class="- topic/entry " colname="col2">
                <p class="- topic/p ">EL1</p>
                <p class="- topic/p ">(NS)</p>
              </entry>
              <entry class="- topic/entry " colname="col3">
                <p class="- topic/p ">EL1</p>
                <p class="- topic/p ">(S)</p>
              </entry>
              <entry class="- topic/entry " colname="col4">EL2</entry>
              <entry class="- topic/entry " colname="col5">
                <p class="- topic/p ">EL3</p>
                <p class="- topic/p ">(SCR.NS = 1)</p>
              </entry>
              <entry class="- topic/entry " colname="col6">
                <p class="- topic/p ">EL3</p>
                <p class="- topic/p ">(SCR.NS = 0)</p>
              </entry>
            </row>
          </thead>
          <tbody class="- topic/tbody ">
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1">RW</entry>
              <entry class="- topic/entry " colname="col2">RW</entry>
              <entry class="- topic/entry " colname="col3">RW</entry>
              <entry class="- topic/entry " colname="col4">RW</entry>
              <entry class="- topic/entry " colname="col5">RW</entry>
              <entry class="- topic/entry " colname="col6">RW</entry>
            </row>
          </tbody>
        </tgroup>
      </table>
    </section>
  </refbody>
</reference>