# compile vhdl design source files
vhdl xil_defaultlib  "../../../../DrosophilaOlfactorySystem20201127.srcs/sim_1/new/test3.vhd"

# Do not sort compile order
nosort
