A low-power instruction replay mechanism for design of resilient microprocessors