verilog xil_defaultlib --include "../../../../RoverClient_FPGA.srcs/sources_1/bd/RoverClient_FPGA_BD/ipshared/ec67/hdl" --include "../../../../RoverClient_FPGA.srcs/sources_1/bd/RoverClient_FPGA_BD/ipshared/d5d3/hdl/verilog" --include "../../../../RoverClient_FPGA.srcs/sources_1/bd/RoverClient_FPGA_BD/ipshared/e0a2/hdl" \
"../../../bd/RoverClient_FPGA_BD/ip/RoverClient_FPGA_BD_processing_system7_0_0/sim/RoverClient_FPGA_BD_processing_system7_0_0.v" \
"../../../bd/RoverClient_FPGA_BD/sim/RoverClient_FPGA_BD.v" \
"../../../bd/RoverClient_FPGA_BD/ip/RoverClient_FPGA_BD_xbar_1/sim/RoverClient_FPGA_BD_xbar_1.v" \
"../../../bd/RoverClient_FPGA_BD/ip/RoverClient_FPGA_BD_auto_pc_0/sim/RoverClient_FPGA_BD_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
