0.7
2020.2
May  7 2023
15:10:42
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v,1700334475,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/riscv321rv6463_tb.v,,ahd_6463_risc_v,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/alu_base.v,1698782972,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/mem_data.v,,alu_base,,,,,,,,
,,,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/pgrm_cntr.v,,,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/mem_data.v,1700376922,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/mem_instr.v,,mem_data,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/mem_instr.v,1700377003,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/reg_file.v,,mem_instr,,,,,,,,
,,,,,,,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/reg_file.v,1700258679,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v,,register_file,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/riscv321rv6463_tb.v,1698856236,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ctrl_unit.v,,riscv321rv6463_tb,,,,,,,,
