Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 11 14:08:11 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.453        0.000                      0                   17        0.204        0.000                      0                   17        1.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.453        0.000                      0                   17        0.204        0.000                      0                   17        1.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.958ns (27.238%)  route 2.559ns (72.762%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 8.032 - 4.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.565     4.365    CLK_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.433     4.798 f  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.440     5.238    Xn_reg_n_0_[5][0]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.105     5.343 r  Y[2]_i_18/O
                         net (fo=5, routed)           0.582     5.925    Y[2]_i_18_n_0
    SLICE_X3Y111         LUT5 (Prop_lut5_I1_O)        0.105     6.030 r  Y[2]_i_8/O
                         net (fo=5, routed)           0.532     6.562    Y[2]_i_8_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I0_O)        0.105     6.667 r  Y[4]_i_15/O
                         net (fo=1, routed)           0.454     7.121    Y[4]_i_15_n_0
    SLICE_X1Y112         LUT5 (Prop_lut5_I0_O)        0.105     7.226 r  Y[4]_i_4/O
                         net (fo=2, routed)           0.551     7.778    Y[4]_i_4_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I1_O)        0.105     7.883 r  Y[3]_i_1/O
                         net (fo=1, routed)           0.000     7.883    Y0[3]
    SLICE_X3Y110         FDRE                                         r  Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    L22                                               0.000     4.000 r  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.459     8.032    CLK_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  Y_reg[3]/C
                         clock pessimism              0.308     8.339    
                         clock uncertainty           -0.035     8.304    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.032     8.336    Y_reg[3]
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.958ns (27.258%)  route 2.557ns (72.742%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 8.031 - 4.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.565     4.365    CLK_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.433     4.798 f  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.440     5.238    Xn_reg_n_0_[5][0]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.105     5.343 r  Y[2]_i_18/O
                         net (fo=5, routed)           0.560     5.903    Y[2]_i_18_n_0
    SLICE_X0Y112         LUT5 (Prop_lut5_I1_O)        0.105     6.008 r  Y[4]_i_21/O
                         net (fo=3, routed)           0.492     6.500    Y[4]_i_21_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.105     6.605 r  Y[4]_i_12/O
                         net (fo=1, routed)           0.643     7.249    Y[4]_i_12_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.105     7.354 r  Y[4]_i_3/O
                         net (fo=1, routed)           0.421     7.775    Y[4]_i_3_n_0
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.105     7.880 r  Y[4]_i_2/O
                         net (fo=1, routed)           0.000     7.880    Y0[4]
    SLICE_X2Y112         FDRE                                         r  Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    L22                                               0.000     4.000 r  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.458     8.031    CLK_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Y_reg[4]/C
                         clock pessimism              0.308     8.338    
                         clock uncertainty           -0.035     8.303    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.074     8.377    Y_reg[4]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.872ns (28.034%)  route 2.239ns (71.966%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 8.032 - 4.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.565     4.365    CLK_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.433     4.798 f  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.440     5.238    Xn_reg_n_0_[5][0]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.105     5.343 r  Y[2]_i_18/O
                         net (fo=5, routed)           0.582     5.925    Y[2]_i_18_n_0
    SLICE_X3Y111         LUT5 (Prop_lut5_I0_O)        0.105     6.030 r  Y[2]_i_9/O
                         net (fo=6, routed)           0.601     6.631    Y[2]_i_9_n_0
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.105     6.736 r  Y[2]_i_3/O
                         net (fo=3, routed)           0.616     7.352    Y[2]_i_3_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I1_O)        0.124     7.476 r  Y[2]_i_1/O
                         net (fo=1, routed)           0.000     7.476    Y0[2]
    SLICE_X0Y110         FDRE                                         r  Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    L22                                               0.000     4.000 r  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.459     8.032    CLK_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  Y_reg[2]/C
                         clock pessimism              0.308     8.339    
                         clock uncertainty           -0.035     8.304    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.069     8.373    Y_reg[2]
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 1.036ns (35.564%)  route 1.877ns (64.436%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 8.032 - 4.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.565     4.365    CLK_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.433     4.798 f  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.440     5.238    Xn_reg_n_0_[5][0]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.105     5.343 r  Y[2]_i_18/O
                         net (fo=5, routed)           0.582     5.925    Y[2]_i_18_n_0
    SLICE_X3Y111         LUT5 (Prop_lut5_I0_O)        0.105     6.030 r  Y[2]_i_9/O
                         net (fo=6, routed)           0.733     6.763    Y[2]_i_9_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.126     6.889 r  Y[1]_i_2/O
                         net (fo=1, routed)           0.123     7.011    Y[1]_i_2_n_0
    SLICE_X0Y110         LUT6 (Prop_lut6_I0_O)        0.267     7.278 r  Y[1]_i_1/O
                         net (fo=1, routed)           0.000     7.278    Y0[1]
    SLICE_X0Y110         FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    L22                                               0.000     4.000 r  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.459     8.032    CLK_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  Y_reg[1]/C
                         clock pessimism              0.308     8.339    
                         clock uncertainty           -0.035     8.304    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.032     8.336    Y_reg[1]
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.924ns (40.016%)  route 1.385ns (59.984%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 8.032 - 4.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.565     4.365    CLK_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.433     4.798 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.436     5.234    Xn_reg_n_0_[5][0]
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.105     5.339 r  Y[1]_i_5/O
                         net (fo=6, routed)           0.711     6.050    Y[1]_i_5_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.119     6.169 r  Y[0]_i_2/O
                         net (fo=1, routed)           0.238     6.407    Y[0]_i_2_n_0
    SLICE_X3Y110         LUT3 (Prop_lut3_I0_O)        0.267     6.674 r  Y[0]_i_1/O
                         net (fo=1, routed)           0.000     6.674    Y0[0]
    SLICE_X3Y110         FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    L22                                               0.000     4.000 r  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.459     8.032    CLK_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  Y_reg[0]/C
                         clock pessimism              0.308     8.339    
                         clock uncertainty           -0.035     8.304    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.032     8.336    Y_reg[0]
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 Xn_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Xn_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.379ns (28.644%)  route 0.944ns (71.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 8.029 - 4.000 ) 
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     4.366    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.379     4.745 r  Xn_reg[3][1]/Q
                         net (fo=7, routed)           0.944     5.690    Xn_reg[3]__0[1]
    SLICE_X5Y110         FDRE                                         r  Xn_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    L22                                               0.000     4.000 r  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.456     8.029    CLK_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  Xn_reg[4][1]/C
                         clock pessimism              0.294     8.322    
                         clock uncertainty           -0.035     8.287    
    SLICE_X5Y110         FDRE (Setup_fdre_C_D)       -0.039     8.248    Xn_reg[4][1]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 Xn_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Xn_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.379ns (32.616%)  route 0.783ns (67.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 8.032 - 4.000 ) 
    Source Clock Delay      (SCD):    4.364ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.564     4.364    CLK_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  Xn_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.379     4.743 r  Xn_reg[1][2]/Q
                         net (fo=4, routed)           0.783     5.526    Xn_reg[1]__0[2]
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    L22                                               0.000     4.000 r  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.459     8.032    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][2]/C
                         clock pessimism              0.294     8.325    
                         clock uncertainty           -0.035     8.290    
    SLICE_X1Y110         FDRE (Setup_fdre_C_D)       -0.039     8.251    Xn_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.433ns (39.468%)  route 0.664ns (60.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 8.031 - 4.000 ) 
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     4.366    CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     4.799 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.664     5.463    Xn_reg[4]__0[0]
    SLICE_X2Y111         FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    L22                                               0.000     4.000 r  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.458     8.031    CLK_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism              0.308     8.338    
                         clock uncertainty           -0.035     8.303    
    SLICE_X2Y111         FDRE (Setup_fdre_C_D)       -0.015     8.288    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                          8.288    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 Xn_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Xn_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.379ns (36.205%)  route 0.668ns (63.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 8.031 - 4.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     4.367    CLK_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  Xn_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.379     4.746 r  Xn_reg[3][2]/Q
                         net (fo=4, routed)           0.668     5.414    Xn_reg[3]__0[2]
    SLICE_X1Y111         FDRE                                         r  Xn_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    L22                                               0.000     4.000 r  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.458     8.031    CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Xn_reg[4][2]/C
                         clock pessimism              0.308     8.338    
                         clock uncertainty           -0.035     8.303    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)       -0.047     8.256    Xn_reg[4][2]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 Xn_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Xn_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.379ns (36.050%)  route 0.672ns (63.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 8.032 - 4.000 ) 
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     4.366    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.379     4.745 r  Xn_reg[2][1]/Q
                         net (fo=5, routed)           0.672     5.418    Xn_reg[2]__0[1]
    SLICE_X1Y110         FDRE                                         r  Xn_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    L22                                               0.000     4.000 r  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.459     8.032    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[3][1]/C
                         clock pessimism              0.335     8.366    
                         clock uncertainty           -0.035     8.331    
    SLICE_X1Y110         FDRE (Setup_fdre_C_D)       -0.047     8.284    Xn_reg[3][1]
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                  2.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Xn_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Xn_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.762%)  route 0.131ns (48.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Xn_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[4][2]/Q
                         net (fo=5, routed)           0.131     1.831    Xn_reg[4]__0[2]
    SLICE_X2Y111         FDRE                                         r  Xn_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  Xn_reg[5][2]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.052     1.626    Xn_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.751%)  route 0.154ns (52.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[2][0]/Q
                         net (fo=8, routed)           0.154     1.854    Xn_reg[2]__0[0]
    SLICE_X0Y109         FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.072     1.647    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Xn_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.628%)  route 0.161ns (53.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[1][1]/Q
                         net (fo=6, routed)           0.161     1.862    Xn_reg[1]__0[1]
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][1]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.070     1.644    Xn_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Xn_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Xn_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.284%)  route 0.164ns (53.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[2][2]/Q
                         net (fo=4, routed)           0.164     1.863    Xn_reg[2]__0[2]
    SLICE_X1Y109         FDRE                                         r  Xn_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  Xn_reg[3][2]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.070     1.645    Xn_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Xn_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.449%)  route 0.191ns (57.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[1][0]/Q
                         net (fo=8, routed)           0.191     1.890    Xn_reg[1]__0[0]
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][0]/C
                         clock pessimism             -0.485     1.598    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.066     1.664    Xn_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.298%)  route 0.170ns (47.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[1][1]/Q
                         net (fo=6, routed)           0.170     1.870    Xn_reg[1]__0[1]
    SLICE_X0Y110         LUT6 (Prop_lut6_I2_O)        0.045     1.915 r  Y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.915    Y0[1]
    SLICE_X0Y110         FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  Y_reg[1]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.092     1.666    Y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Xn_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Xn_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.013%)  route 0.203ns (58.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  Xn_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[3][0]/Q
                         net (fo=11, routed)          0.203     1.903    Xn_reg[3]__0[0]
    SLICE_X2Y110         FDRE                                         r  Xn_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  Xn_reg[4][0]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.059     1.633    Xn_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Xn_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.010%)  route 0.274ns (65.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[4][1]/Q
                         net (fo=6, routed)           0.274     1.972    Xn_reg[4]__0[1]
    SLICE_X1Y111         FDRE                                         r  Xn_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Xn_reg[5][1]/C
                         clock pessimism             -0.485     1.598    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.072     1.670    Xn_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.955%)  route 0.304ns (62.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[1][0]/Q
                         net (fo=8, routed)           0.304     2.002    Xn_reg[1]__0[0]
    SLICE_X3Y110         LUT3 (Prop_lut3_I2_O)        0.045     2.047 r  Y[0]_i_1/O
                         net (fo=1, routed)           0.000     2.047    Y0[0]
    SLICE_X3Y110         FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  Y_reg[0]/C
                         clock pessimism             -0.485     1.598    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.092     1.690    Y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.447%)  route 0.312ns (65.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.312     2.034    Xn_reg[4]__0[0]
    SLICE_X2Y111         FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.059     1.633    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.401    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         4.000       2.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X5Y110   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X1Y109   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X4Y110   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X1Y110   Xn_reg[2][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X1Y110   Xn_reg[2][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X1Y110   Xn_reg[2][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X0Y109   Xn_reg[3][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X1Y110   Xn_reg[3][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X1Y109   Xn_reg[3][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y109   Xn_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y109   Xn_reg[3][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y109   Xn_reg[3][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y110   Xn_reg[2][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y110   Xn_reg[2][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y110   Xn_reg[2][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y110   Xn_reg[3][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X2Y110   Xn_reg[4][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y111   Xn_reg[4][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X2Y111   Xn_reg[5][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X5Y110   Xn_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y109   Xn_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X4Y110   Xn_reg[1][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y110   Xn_reg[2][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y110   Xn_reg[2][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y110   Xn_reg[2][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y109   Xn_reg[3][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y110   Xn_reg[3][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y109   Xn_reg[3][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X2Y110   Xn_reg[4][0]/C



