Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Mon Jul 13 16:44:19 2020
| Host             : Dell-RNX-RD running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.324 |
| Dynamic (W)              | 0.143 |
| Device Static (W)        | 0.181 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.024 |        8 |       --- |             --- |
| Slice Logic              |    <0.001 |     7336 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     2673 |    203800 |            1.31 |
|   CARRY4                 |    <0.001 |       93 |     50950 |            0.18 |
|   Register               |    <0.001 |     2631 |    407600 |            0.65 |
|   LUT as Shift Register  |    <0.001 |      181 |     64000 |            0.28 |
|   LUT as Distributed RAM |    <0.001 |       24 |     64000 |            0.04 |
|   F7/F8 Muxes            |    <0.001 |      356 |    203800 |            0.17 |
|   Others                 |     0.000 |     1025 |       --- |             --- |
| Signals                  |     0.004 |     6716 |       --- |             --- |
| Block RAM                |     0.009 |      303 |       445 |           68.09 |
| MMCM                     |     0.098 |        1 |        10 |           10.00 |
| DSPs                     |    <0.001 |        1 |       840 |            0.12 |
| I/O                      |     0.008 |       30 |       500 |            6.00 |
| Static Power             |     0.181 |          |           |                 |
| Total                    |     0.324 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.116 |       0.039 |      0.076 |
| Vccaux    |       1.800 |     0.084 |       0.056 |      0.028 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.001 |       0.000 |      0.001 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.012 |       0.001 |      0.011 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+---------------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                                  | Constraint (ns) |
+-------------------------------------------------------------------------+---------------------------------------------------------+-----------------+
| clk_in1_p                                                               | clk_in1_p                                               |             5.0 |
| clk_out1_design_1_clk_wiz_0_0                                           | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            10.0 |
| clk_out2_design_1_clk_wiz_0_0                                           | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0 |           200.0 |
| clk_out3_design_1_clk_wiz_0_0                                           | design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0 |            40.0 |
| clkfbout_design_1_clk_wiz_0_0                                           | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |             5.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs       |            33.0 |
+-------------------------------------------------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                 |     0.143 |
|   dbg_hub                                                                        |     0.004 |
|     inst                                                                         |     0.004 |
|       CORE_XSDB.UUT_MASTER                                                       |     0.003 |
|         U_ICON_INTERFACE                                                         |     0.002 |
|           U_CMD1                                                                 |    <0.001 |
|           U_CMD2                                                                 |    <0.001 |
|           U_CMD3                                                                 |    <0.001 |
|           U_CMD4                                                                 |    <0.001 |
|           U_CMD5                                                                 |    <0.001 |
|           U_CMD6_RD                                                              |    <0.001 |
|             U_RD_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gr1.gr1_int.rfwft                                        |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD6_WR                                                              |    <0.001 |
|             U_WR_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD7_CTL                                                             |    <0.001 |
|           U_CMD7_STAT                                                            |    <0.001 |
|           U_STATIC_STATUS                                                        |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|           U_RD_ABORT_FLAG                                                        |    <0.001 |
|           U_RD_REQ_FLAG                                                          |    <0.001 |
|           U_TIMER                                                                |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|       CORE_XSDB.U_ICON                                                           |    <0.001 |
|         U_CMD                                                                    |    <0.001 |
|         U_STAT                                                                   |    <0.001 |
|         U_SYNC                                                                   |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   design_1_i                                                                     |     0.136 |
|     Cntrl_BRAM_out_0                                                             |    <0.001 |
|       U0                                                                         |    <0.001 |
|     blk_mem_gen_0                                                                |     0.001 |
|       U0                                                                         |     0.001 |
|         inst_blk_mem_gen                                                         |     0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.001 |
|             valid.cstr                                                           |     0.001 |
|               has_mux_b.B                                                        |    <0.001 |
|               ramloop[0].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[10].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[11].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[12].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[13].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[14].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[15].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[16].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[17].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[18].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[19].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[1].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[20].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[21].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[22].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[23].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[24].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[25].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[26].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[27].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[28].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[29].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[2].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[30].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[31].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[32].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[33].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[34].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[35].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[36].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[37].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[38].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[39].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[3].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[40].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[41].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[42].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[43].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[44].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[45].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[46].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[47].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[48].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[49].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[4].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[50].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[51].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[52].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[53].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[54].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[55].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[56].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[57].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[58].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[59].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[5].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[60].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[61].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[62].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[63].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[64].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[65].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[66].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[67].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[68].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[69].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[6].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[70].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[71].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[72].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[73].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[74].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[7].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[8].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[9].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|     clk_wiz_0                                                                    |     0.104 |
|       inst                                                                       |     0.104 |
|     ila_0                                                                        |     0.030 |
|       U0                                                                         |     0.030 |
|         ila_core_inst                                                            |     0.030 |
|           ila_trace_memory_inst                                                  |     0.011 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.011 |
|               inst_blk_mem_gen                                                   |     0.011 |
|                 gnbram.gnativebmg.native_blk_mem_gen                             |     0.011 |
|                   valid.cstr                                                     |     0.011 |
|                     has_mux_b.B                                                  |    <0.001 |
|                     ramloop[0].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[100].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[101].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[102].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[103].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[104].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[105].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[106].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[107].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[108].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[109].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[10].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[110].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[111].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[112].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[113].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[114].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[115].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[116].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[117].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[118].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[119].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[11].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[120].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[121].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[122].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[123].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[124].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[125].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[126].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[127].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[128].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[129].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[12].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[130].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[131].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[132].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[133].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[134].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[135].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[136].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[137].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[138].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[139].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[13].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[140].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[141].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[142].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[143].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[144].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[145].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[146].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[147].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[148].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[149].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[14].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[150].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[151].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[152].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[153].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[154].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[155].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[156].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[157].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[158].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[159].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[15].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[160].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[161].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[162].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[163].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[164].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[165].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[166].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[167].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[168].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[169].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[16].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[170].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[171].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[172].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[173].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[174].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[175].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[176].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[177].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[178].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[179].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[17].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[180].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[181].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[182].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[183].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[184].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[185].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[186].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[187].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[188].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[189].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[18].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[190].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[191].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[192].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[193].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[194].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[195].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[196].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[197].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[198].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[199].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[19].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[1].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[200].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[201].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[202].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[203].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[204].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[205].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[206].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[207].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[208].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[209].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[20].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[210].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[211].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[212].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[213].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[214].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[215].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[216].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[217].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[218].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[219].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[21].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[220].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[221].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[222].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[223].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[224].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[225].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[22].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[23].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[24].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[25].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[26].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[27].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[28].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[29].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[2].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[30].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[31].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[32].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[33].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[34].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[35].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[36].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[37].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[38].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[39].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[3].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[40].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[41].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[42].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[43].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[44].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[45].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[46].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[47].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[48].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[49].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[4].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[50].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[51].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[52].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[53].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[54].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[55].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[56].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[57].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[58].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[59].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[5].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[60].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[61].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[62].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[63].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[64].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[65].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[66].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[67].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[68].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[69].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[6].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[70].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[71].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[72].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[73].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[74].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[75].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[76].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[77].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[78].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[79].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[7].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[80].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[81].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[82].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[83].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[84].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[85].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[86].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[87].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[88].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[89].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[8].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[90].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[91].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[92].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[93].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[94].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[95].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[96].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[97].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[98].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[99].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[9].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|           u_ila_cap_ctrl                                                         |     0.005 |
|             U_CDONE                                                              |    <0.001 |
|             U_NS0                                                                |    <0.001 |
|             U_NS1                                                                |    <0.001 |
|             u_cap_addrgen                                                        |     0.005 |
|               U_CMPRESET                                                         |    <0.001 |
|               u_cap_sample_counter                                               |    <0.001 |
|                 U_SCE                                                            |    <0.001 |
|                 U_SCMPCE                                                         |    <0.001 |
|                 U_SCRST                                                          |    <0.001 |
|                 u_scnt_cmp                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|               u_cap_window_counter                                               |    <0.001 |
|                 U_WCE                                                            |    <0.001 |
|                 U_WHCMPCE                                                        |    <0.001 |
|                 U_WLCMPCE                                                        |    <0.001 |
|                 u_wcnt_hcmp                                                      |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                 u_wcnt_lcmp                                                      |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|           u_ila_regs                                                             |     0.009 |
|             MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                                |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                                |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                                |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                                 |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|             U_XSDB_SLAVE                                                         |    <0.001 |
|             reg_15                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_16                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_17                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_18                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_19                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_1a                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_6                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_7                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_8                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_80                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_81                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_82                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_83                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_84                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_85                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_887                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_88d                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_890                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_9                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_a                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_srl_fff                                                          |    <0.001 |
|             reg_stream_ffd                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_stream_ffe                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|           u_ila_reset_ctrl                                                       |    <0.001 |
|             arm_detection_inst                                                   |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|             halt_detection_inst                                                  |    <0.001 |
|           u_trig                                                                 |     0.002 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             U_TM                                                                 |     0.002 |
|               N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|           xsdb_memory_read_inst                                                  |     0.002 |
|     lepton_if_0                                                                  |    <0.001 |
|       U0                                                                         |    <0.001 |
|     rgb2vga_0                                                                    |    <0.001 |
|       U0                                                                         |    <0.001 |
|     util_vector_logic_0                                                          |     0.000 |
|     v_tc_0                                                                       |    <0.001 |
|       U0                                                                         |    <0.001 |
|         U_TC_TOP                                                                 |    <0.001 |
|           GEN_GENERATOR.U_TC_GEN                                                 |    <0.001 |
|         U_VIDEO_CTRL                                                             |     0.000 |
|     xlconcat_0                                                                   |     0.000 |
|     xlconstant_0                                                                 |     0.000 |
|     xlconstant_1                                                                 |     0.000 |
+----------------------------------------------------------------------------------+-----------+


