#! /home/saviour/oss-cad-suite/oss-cad-suite/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1545-g93397e723)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/saviour/oss-cad-suite/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/saviour/oss-cad-suite/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/saviour/oss-cad-suite/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/saviour/oss-cad-suite/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/saviour/oss-cad-suite/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555555b92e60 .scope module, "AGU_tb" "AGU_tb" 2 3;
 .timescale 0 0;
P_0x555555bbec10 .param/l "N" 1 2 6, +C4<00000000000000000000000000100000>;
P_0x555555bbec50 .param/l "address_width" 1 2 9, +C4<00000000000000000000000000000101>;
P_0x555555bbec90 .param/l "pair_id_width" 1 2 8, +C4<00000000000000000000000000000100>;
P_0x555555bbecd0 .param/l "stage_id_width" 1 2 7, +C4<00000000000000000000000000000011>;
v0x555555bf0dd0_0 .net "address1", 4 0, v0x555555bf00a0_0;  1 drivers
v0x555555bf0eb0_0 .net "address2", 4 0, v0x555555bf01a0_0;  1 drivers
v0x555555bf0f80_0 .var "clk", 0 0;
v0x555555bf1080_0 .var "pair_id", 3 0;
v0x555555bf1150_0 .var "reset", 0 0;
v0x555555bf11f0_0 .var "stage_id", 2 0;
v0x555555bf12c0_0 .net "twiddle_address", 4 0, v0x555555bf0c10_0;  1 drivers
E_0x555555bd8120 .event posedge, v0x555555bf0280_0;
S_0x555555bd03a0 .scope module, "AGU_dut" "AGU" 2 20, 3 1 0, S_0x555555b92e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "stage";
    .port_info 3 /INPUT 4 "pair_id";
    .port_info 4 /OUTPUT 5 "address1";
    .port_info 5 /OUTPUT 5 "address2";
    .port_info 6 /OUTPUT 5 "twiddle_address";
P_0x555555bd0530 .param/l "N" 0 3 2, +C4<00000000000000000000000000100000>;
P_0x555555bd0570 .param/l "address_width" 0 3 5, +C4<00000000000000000000000000000101>;
P_0x555555bd05b0 .param/l "log2N" 1 3 19, +C4<00000000000000000000000000000101>;
P_0x555555bd05f0 .param/l "pair_id_width" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x555555bd0630 .param/l "stage_width" 0 3 3, +C4<00000000000000000000000000000011>;
v0x555555bf00a0_0 .var "address1", 4 0;
v0x555555bf01a0_0 .var "address2", 4 0;
v0x555555bf0280_0 .net "clk", 0 0, v0x555555bf0f80_0;  1 drivers
v0x555555bf0320_0 .var "i_address1", 4 0;
v0x555555bf0400_0 .var "i_address2", 4 0;
v0x555555bf0530_0 .var "i_twiddle_address", 4 0;
v0x555555bf0610_0 .var "mask", 5 0;
v0x555555bf06f0_0 .var "mask_", 5 0;
v0x555555bf07d0_0 .net "pair_id", 3 0, v0x555555bf1080_0;  1 drivers
v0x555555bf08b0_0 .var "pair_id_x_2", 4 0;
v0x555555bf0990_0 .var "pair_id_x_2_1", 4 0;
v0x555555bf0a70_0 .net "reset", 0 0, v0x555555bf1150_0;  1 drivers
v0x555555bf0b30_0 .net "stage", 2 0, v0x555555bf11f0_0;  1 drivers
v0x555555bf0c10_0 .var "twiddle_address", 4 0;
E_0x555555bb6120 .event posedge, v0x555555bf0a70_0, v0x555555bf0280_0;
E_0x555555bbf790/0 .event anyedge, v0x555555bf07d0_0, v0x555555bf08b0_0, v0x555555bf0b30_0, v0x555555bf0990_0;
E_0x555555bbf790/1 .event anyedge, v0x555555bf0610_0, v0x555555bf06f0_0;
E_0x555555bbf790 .event/or E_0x555555bbf790/0, E_0x555555bbf790/1;
S_0x555555bc0330 .scope function.vec4.s5, "barrel_shift_left" "barrel_shift_left" 3 76, 3 76 0, S_0x555555bd03a0;
 .timescale 0 0;
; Variable barrel_shift_left is vec4 return value of scope S_0x555555bc0330
v0x555555befbe0_0 .var "doublej", 9 0;
v0x555555befcc0_0 .var "i", 2 0;
v0x555555befdb0_0 .var "j", 4 0;
v0x555555befe90_0 .var "max_index", 2 0;
v0x555555beffc0_0 .var "temp", 2 0;
TD_AGU_tb.AGU_dut.barrel_shift_left ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555555befe90_0, 0, 3;
    %load/vec4 v0x555555befdb0_0;
    %load/vec4 v0x555555befdb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555befbe0_0, 0, 10;
    %load/vec4 v0x555555befe90_0;
    %load/vec4 v0x555555befcc0_0;
    %sub;
    %store/vec4 v0x555555beffc0_0, 0, 3;
    %load/vec4 v0x555555befbe0_0;
    %load/vec4 v0x555555beffc0_0;
    %part/u 5;
    %ret/vec4 0, 0, 5;  Assign to barrel_shift_left (store_vec4_to_lval)
    %end;
    .scope S_0x555555bd03a0;
T_1 ;
    %wait E_0x555555bbf790;
    %load/vec4 v0x555555bf07d0_0;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x555555bf08b0_0, 0, 5;
    %load/vec4 v0x555555bf07d0_0;
    %concati/vec4 1, 0, 1;
    %store/vec4 v0x555555bf0990_0, 0, 5;
    %load/vec4 v0x555555bf08b0_0;
    %load/vec4 v0x555555bf0b30_0;
    %store/vec4 v0x555555befcc0_0, 0, 3;
    %store/vec4 v0x555555befdb0_0, 0, 5;
    %callf/vec4 TD_AGU_tb.AGU_dut.barrel_shift_left, S_0x555555bc0330;
    %store/vec4 v0x555555bf0320_0, 0, 5;
    %load/vec4 v0x555555bf0990_0;
    %load/vec4 v0x555555bf0b30_0;
    %store/vec4 v0x555555befcc0_0, 0, 3;
    %store/vec4 v0x555555befdb0_0, 0, 5;
    %callf/vec4 TD_AGU_tb.AGU_dut.barrel_shift_left, S_0x555555bc0330;
    %store/vec4 v0x555555bf0400_0, 0, 5;
    %pushi/vec4 1, 0, 6;
    %ix/getv 4, v0x555555bf0b30_0;
    %shiftl 4;
    %store/vec4 v0x555555bf0610_0, 0, 6;
    %load/vec4 v0x555555bf0610_0;
    %subi 1, 0, 6;
    %store/vec4 v0x555555bf06f0_0, 0, 6;
    %load/vec4 v0x555555bf06f0_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x555555bf07d0_0;
    %pad/u 5;
    %and;
    %store/vec4 v0x555555bf0530_0, 0, 5;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555555bd03a0;
T_2 ;
    %wait E_0x555555bb6120;
    %load/vec4 v0x555555bf0a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555555bf00a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555555bf01a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555555bf0c10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555555bf0320_0;
    %assign/vec4 v0x555555bf00a0_0, 0;
    %load/vec4 v0x555555bf0400_0;
    %assign/vec4 v0x555555bf01a0_0, 0;
    %load/vec4 v0x555555bf0530_0;
    %assign/vec4 v0x555555bf0c10_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555555b92e60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555bf0f80_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x555555b92e60;
T_4 ;
    %vpi_call 2 32 "$dumpfile", "AGU.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555555b92e60 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x555555b92e60;
T_5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555bf11f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555bf1080_0, 0;
    %end;
    .thread T_5;
    .scope S_0x555555b92e60;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555bf1150_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555bf1150_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x555555b92e60;
T_7 ;
    %wait E_0x555555bd8120;
    %load/vec4 v0x555555bf1080_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555555bf1080_0, 0;
    %load/vec4 v0x555555bf1080_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x555555bf11f0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call 2 54 "$finish" {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x555555bf11f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555555bf11f0_0, 0;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555555b92e60;
T_8 ;
    %delay 20, 0;
    %load/vec4 v0x555555bf0f80_0;
    %nor/r;
    %store/vec4 v0x555555bf0f80_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "AGU_tb.v";
    "AGU.v";
