

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Mon Mar 27 21:27:18 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1135073281|  1135073281|  11.351 sec|  11.351 sec|  1135073282|  1135073282|     none|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_conv_7x7_fu_392                     |conv_7x7                     |   136217|   136217|   1.362 ms|   1.362 ms|  136217|  136217|     none|
        |grp_load_layer_params_from_DRAM_fu_403  |load_layer_params_from_DRAM  |      613|      613|   6.130 us|   6.130 us|     613|     613|     none|
        |grp_store_output_tile_to_DRAM_fu_433    |store_output_tile_to_DRAM    |     1850|     1850|  18.500 us|  18.500 us|    1850|    1850|     none|
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +--------------------------------------------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                                                              |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |                           Loop Name                          |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- TILE_ROW_TILE_COL                                           |  1135073280|  1135073280|   2216940|          -|          -|   512|        no|
        | + INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH  |        7186|        7186|        12|          1|          1|  7176|       yes|
        +--------------------------------------------------------------+------------+------------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 81
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 16 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 4 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_1 = alloca i32 1"   --->   Operation 82 'alloca' 'conv_bias_buf_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_1 = alloca i32 1"   --->   Operation 83 'alloca' 'conv_bias_buf_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_1 = alloca i32 1"   --->   Operation 84 'alloca' 'conv_bias_buf_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_1 = alloca i32 1"   --->   Operation 85 'alloca' 'conv_bias_buf_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13"   --->   Operation 86 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 1, void @empty_18, void @empty_1, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 1, void @empty_0, void @empty_1, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_11, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map"   --->   Operation 100 'read' 'output_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias"   --->   Operation 101 'read' 'layer_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights"   --->   Operation 102 'read' 'layer_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map"   --->   Operation 103 'read' 'input_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (3.25ns)   --->   "%conv_in_buf_V = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 104 'alloca' 'conv_in_buf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_1 : Operation 105 [1/1] (3.25ns)   --->   "%conv_wt_buf_V = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 105 'alloca' 'conv_wt_buf_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 106 [1/1] (3.25ns)   --->   "%conv_out_buf_V = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 106 'alloca' 'conv_out_buf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1840> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv_out_buf_V_addr = getelementptr i16 %conv_out_buf_V, i64 0, i64 0"   --->   Operation 107 'getelementptr' 'conv_out_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln731 = store i16 0, i11 %conv_out_buf_V_addr"   --->   Operation 108 'store' 'store_ln731' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1840> <RAM>
ST_1 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln52 = br void" [tiled_conv.cpp:52]   --->   Operation 109 'br' 'br_ln52' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.99>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%indvar_flatten49 = phi i10 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i10 %add_ln52_2, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [tiled_conv.cpp:52]   --->   Operation 110 'phi' 'indvar_flatten49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%ti = phi i5 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i5 %select_ln52_1, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [tiled_conv.cpp:52]   --->   Operation 111 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tj = phi i6 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i6 %add_ln55, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [tiled_conv.cpp:55]   --->   Operation 112 'phi' 'tj' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.73ns)   --->   "%add_ln52_2 = add i10 %indvar_flatten49, i10 1" [tiled_conv.cpp:52]   --->   Operation 113 'add' 'add_ln52_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (1.77ns)   --->   "%icmp_ln52 = icmp_eq  i10 %indvar_flatten49, i10 512" [tiled_conv.cpp:52]   --->   Operation 114 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split8, void" [tiled_conv.cpp:52]   --->   Operation 115 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.78ns)   --->   "%add_ln52 = add i5 %ti, i5 1" [tiled_conv.cpp:52]   --->   Operation 116 'add' 'add_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (1.42ns)   --->   "%icmp_ln55 = icmp_eq  i6 %tj, i6 32" [tiled_conv.cpp:55]   --->   Operation 117 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (1.21ns)   --->   "%select_ln52_1 = select i1 %icmp_ln55, i5 %add_ln52, i5 %ti" [tiled_conv.cpp:52]   --->   Operation 118 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i5 %select_ln52_1" [tiled_conv.cpp:52]   --->   Operation 119 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln104 = ret" [tiled_conv.cpp:104]   --->   Operation 120 'ret' 'ret_ln104' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.26>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_ROW_TILE_COL_str"   --->   Operation 121 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 122 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.18ns)   --->   "%select_ln52 = select i1 %icmp_ln55, i6 0, i6 %tj" [tiled_conv.cpp:52]   --->   Operation 123 'select' 'select_ln52' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i5 %select_ln52_1" [tiled_conv.cpp:52]   --->   Operation 124 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (3.36ns) (grouped into DSP with root node add_ln52_1)   --->   "%mul_ln52 = mul i11 %zext_ln52, i11 46" [tiled_conv.cpp:52]   --->   Operation 125 'mul' 'mul_ln52' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln52_1 = add i11 %mul_ln52, i11 2045" [tiled_conv.cpp:52]   --->   Operation 126 'add' 'add_ln52_1' <Predicate = true> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [tiled_conv.cpp:55]   --->   Operation 127 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i6 %select_ln52" [utils.cpp:28]   --->   Operation 128 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln28, i5 0" [utils.cpp:28]   --->   Operation 129 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln28_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln28, i3 0" [utils.cpp:28]   --->   Operation 130 'bitconcatenate' 'shl_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i8 %shl_ln28_1" [utils.cpp:28]   --->   Operation 131 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i10 %shl_ln" [utils.cpp:28]   --->   Operation 132 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.73ns)   --->   "%add_ln46_1 = add i11 %zext_ln28_1, i11 %zext_ln28" [utils.cpp:46]   --->   Operation 133 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i11 %add_ln46_1" [utils.cpp:46]   --->   Operation 134 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.88ns)   --->   "%p_mid126 = icmp_ugt  i11 %add_ln52_1, i11 735" [tiled_conv.cpp:52]   --->   Operation 135 'icmp' 'p_mid126' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (1.58ns)   --->   "%br_ln34 = br void" [utils.cpp:34]   --->   Operation 136 'br' 'br_ln34' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.19>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%indvar_flatten38 = phi i13 0, void %.split8, i13 %add_ln34_2, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:34]   --->   Operation 137 'phi' 'indvar_flatten38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%c = phi i2 0, void %.split8, i2 %select_ln34_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:34]   --->   Operation 138 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 0, void %.split8, i12 %select_ln37_4, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:37]   --->   Operation 139 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%i = phi i6 0, void %.split8, i6 %select_ln37_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:39]   --->   Operation 140 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%j = phi i6 0, void %.split8, i6 %add_ln42, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:44]   --->   Operation 141 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (1.67ns)   --->   "%add_ln34_2 = add i13 %indvar_flatten38, i13 1" [utils.cpp:34]   --->   Operation 142 'add' 'add_ln34_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i6 %i" [utils.cpp:37]   --->   Operation 143 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (1.63ns)   --->   "%add_ln39 = add i11 %add_ln52_1, i11 %zext_ln37" [utils.cpp:39]   --->   Operation 144 'add' 'add_ln39' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (1.88ns)   --->   "%empty = icmp_ugt  i11 %add_ln39, i11 735" [utils.cpp:39]   --->   Operation 145 'icmp' 'empty' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 146 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (2.09ns)   --->   "%icmp_ln34 = icmp_eq  i13 %indvar_flatten38, i13 7176" [utils.cpp:34]   --->   Operation 147 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split4, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [utils.cpp:34]   --->   Operation 148 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (1.56ns)   --->   "%add_ln34 = add i2 %c, i2 1" [utils.cpp:34]   --->   Operation 149 'add' 'add_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (1.99ns)   --->   "%icmp_ln37 = icmp_eq  i12 %indvar_flatten, i12 2392" [utils.cpp:37]   --->   Operation 150 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.18ns)   --->   "%select_ln34 = select i1 %icmp_ln37, i6 0, i6 %i" [utils.cpp:34]   --->   Operation 151 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.99ns)   --->   "%select_ln34_1 = select i1 %icmp_ln37, i2 %add_ln34, i2 %c" [utils.cpp:34]   --->   Operation 152 'select' 'select_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln37, i1 1" [utils.cpp:34]   --->   Operation 153 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (1.42ns)   --->   "%icmp_ln42 = icmp_eq  i6 %j, i6 46" [utils.cpp:42]   --->   Operation 154 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln42, i1 %xor_ln34" [utils.cpp:34]   --->   Operation 155 'and' 'and_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (1.82ns)   --->   "%add_ln37 = add i6 %select_ln34, i6 1" [utils.cpp:37]   --->   Operation 156 'add' 'add_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%or_ln37 = or i1 %and_ln34, i1 %icmp_ln37" [utils.cpp:37]   --->   Operation 157 'or' 'or_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %or_ln37, i6 0, i6 %j" [utils.cpp:37]   --->   Operation 158 'select' 'select_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (1.18ns)   --->   "%select_ln37_1 = select i1 %and_ln34, i6 %add_ln37, i6 %select_ln34" [utils.cpp:37]   --->   Operation 159 'select' 'select_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %select_ln37" [utils.cpp:44]   --->   Operation 160 'zext' 'zext_ln44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (1.82ns)   --->   "%add_ln46_2 = add i7 %zext_ln44, i7 125" [utils.cpp:46]   --->   Operation 161 'add' 'add_ln46_2' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (1.82ns)   --->   "%add_ln42 = add i6 %select_ln37, i6 1" [utils.cpp:42]   --->   Operation 162 'add' 'add_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (1.54ns)   --->   "%add_ln37_1 = add i12 %indvar_flatten, i12 1" [utils.cpp:37]   --->   Operation 163 'add' 'add_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.69ns)   --->   "%select_ln37_4 = select i1 %icmp_ln37, i12 1, i12 %add_ln37_1" [utils.cpp:37]   --->   Operation 164 'select' 'select_ln37_4' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %select_ln34_1" [utils.cpp:34]   --->   Operation 165 'zext' 'zext_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (6.32ns)   --->   "%mul_ln34 = mul i23 %zext_ln34, i23 1884160" [utils.cpp:34]   --->   Operation 166 'mul' 'mul_ln34' <Predicate = (!icmp_ln34)> <Delay = 6.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln34_2 = select i1 %icmp_ln37, i1 %p_mid126, i1 %empty" [utils.cpp:34]   --->   Operation 167 'select' 'select_ln34_2' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_3)   --->   "%select_ln34_3 = select i1 %icmp_ln37, i11 %add_ln52_1, i11 %add_ln39" [utils.cpp:34]   --->   Operation 168 'select' 'select_ln34_3' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i6 %add_ln37" [utils.cpp:37]   --->   Operation 169 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (1.63ns)   --->   "%add_ln39_1 = add i11 %add_ln52_1, i11 %zext_ln37_2" [utils.cpp:39]   --->   Operation 170 'add' 'add_ln39_1' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (1.88ns)   --->   "%p_mid13 = icmp_ugt  i11 %add_ln39_1, i11 735" [utils.cpp:39]   --->   Operation 171 'icmp' 'p_mid13' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln37_2 = select i1 %and_ln34, i1 %p_mid13, i1 %select_ln34_2" [utils.cpp:37]   --->   Operation 172 'select' 'select_ln37_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln37_3 = select i1 %and_ln34, i11 %add_ln39_1, i11 %select_ln34_3" [utils.cpp:37]   --->   Operation 173 'select' 'select_ln37_3' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln49_1_mid2_v = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %select_ln37_3, i11 0" [utils.cpp:37]   --->   Operation 174 'bitconcatenate' 'sext_ln49_1_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i22 %sext_ln49_1_mid2_v" [utils.cpp:37]   --->   Operation 175 'sext' 'sext_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln42_mid2_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i11.i9, i11 %select_ln37_3, i9 0" [utils.cpp:37]   --->   Operation 176 'bitconcatenate' 'sext_ln42_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln42_mid2_v_cast = sext i20 %sext_ln42_mid2_v" [utils.cpp:37]   --->   Operation 177 'sext' 'sext_ln42_mid2_v_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i7 %add_ln46_2" [utils.cpp:46]   --->   Operation 178 'sext' 'sext_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (1.63ns)   --->   "%add_ln46 = add i12 %sext_ln46, i12 %zext_ln46" [utils.cpp:46]   --->   Operation 179 'add' 'add_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (1.99ns)   --->   "%icmp_ln46 = icmp_ugt  i12 %add_ln46, i12 1279" [utils.cpp:46]   --->   Operation 180 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln46 = or i1 %icmp_ln46, i1 %select_ln37_2" [utils.cpp:46]   --->   Operation 181 'or' 'or_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (1.58ns)   --->   "%br_ln46 = br i1 %or_ln46, void, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:46]   --->   Operation 182 'br' 'br_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %add_ln46, i1 0" [utils.cpp:49]   --->   Operation 183 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i13 %tmp_2" [utils.cpp:49]   --->   Operation 184 'zext' 'zext_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49 = add i23 %sext_ln37, i23 %zext_ln49" [utils.cpp:49]   --->   Operation 185 'add' 'add_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 186 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln49_1 = add i23 %add_ln49, i23 %sext_ln42_mid2_v_cast" [utils.cpp:49]   --->   Operation 186 'add' 'add_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 4.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i23 %mul_ln34" [utils.cpp:34]   --->   Operation 187 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (3.52ns)   --->   "%add_ln34_1 = add i64 %zext_ln34_1, i64 %input_feature_map_read" [utils.cpp:34]   --->   Operation 188 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i23 %add_ln49_1" [utils.cpp:49]   --->   Operation 189 'sext' 'sext_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (3.52ns)   --->   "%add_ln49_2 = add i64 %sext_ln49_1, i64 %add_ln34_1" [utils.cpp:49]   --->   Operation 190 'add' 'add_ln49_2' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln49_2, i32 1, i32 63" [utils.cpp:49]   --->   Operation 191 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i63 %trunc_ln1" [utils.cpp:49]   --->   Operation 192 'sext' 'sext_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln49" [utils.cpp:49]   --->   Operation 193 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 194 [7/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 194 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 195 [6/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 195 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 196 [5/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 196 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 197 [4/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 197 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 198 [3/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 198 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 199 [2/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 199 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 200 [1/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 200 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i2 %select_ln34_1" [utils.cpp:47]   --->   Operation 201 'zext' 'zext_ln47' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (3.36ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i8 %zext_ln47, i8 52" [utils.cpp:47]   --->   Operation 202 'mul' 'mul_ln47' <Predicate = (!icmp_ln34)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i6 %select_ln37_1" [utils.cpp:47]   --->   Operation 203 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln47 = add i8 %mul_ln47, i8 %zext_ln47_1" [utils.cpp:47]   --->   Operation 204 'add' 'add_ln47' <Predicate = (!icmp_ln34)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 205 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:49]   --->   Operation 205 'read' 'fm_addr_read' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 9.63>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 206 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7176, i64 7176, i64 7176"   --->   Operation 207 'speclooptripcount' 'empty_32' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 208 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 209 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i8 %add_ln47" [utils.cpp:37]   --->   Operation 210 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (3.36ns) (grouped into DSP with root node add_ln47_1)   --->   "%mul_ln37 = mul i13 %zext_ln37_1, i13 46" [utils.cpp:37]   --->   Operation 211 'mul' 'mul_ln37' <Predicate = (!icmp_ln34)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 212 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i6 %select_ln37" [utils.cpp:47]   --->   Operation 213 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln47_1 = add i13 %mul_ln37, i13 %zext_ln47_2" [utils.cpp:47]   --->   Operation 214 'add' 'add_ln47_1' <Predicate = (!icmp_ln34)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i13 %add_ln47_1" [utils.cpp:47]   --->   Operation 215 'zext' 'zext_ln47_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln47_3" [utils.cpp:47]   --->   Operation 216 'getelementptr' 'conv_in_buf_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [utils.cpp:42]   --->   Operation 217 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 218 'br' 'br_ln0' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 1.58>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%storemerge = phi i16 %fm_addr_read, void, i16 0, void %.split4" [utils.cpp:49]   --->   Operation 219 'phi' 'storemerge' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i13 %conv_in_buf_V_addr" [utils.cpp:47]   --->   Operation 220 'store' 'store_ln47' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 221 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 7.53>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_1_load = load i16 %conv_bias_buf_V_0_1" [tiled_conv.cpp:77]   --->   Operation 222 'load' 'conv_bias_buf_V_0_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_1_load = load i16 %conv_bias_buf_V_1_1" [tiled_conv.cpp:77]   --->   Operation 223 'load' 'conv_bias_buf_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_1_load = load i16 %conv_bias_buf_V_2_1" [tiled_conv.cpp:77]   --->   Operation 224 'load' 'conv_bias_buf_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_1_load = load i16 %conv_bias_buf_V_3_1" [tiled_conv.cpp:77]   --->   Operation 225 'load' 'conv_bias_buf_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [2/2] (7.53ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_1_load, i16 %conv_bias_buf_V_1_1_load, i16 %conv_bias_buf_V_2_1_load, i16 %conv_bias_buf_V_3_1_load, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:77]   --->   Operation 226 'call' 'call_ret' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 227 [1/1] (1.82ns)   --->   "%add_ln55 = add i6 %select_ln52, i6 1" [tiled_conv.cpp:55]   --->   Operation 227 'add' 'add_ln55' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 5> <Delay = 0.80>
ST_17 : Operation 228 [1/2] (0.80ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_1_load, i16 %conv_bias_buf_V_1_1_load, i16 %conv_bias_buf_V_2_1_load, i16 %conv_bias_buf_V_3_1_load, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:77]   --->   Operation 228 'call' 'call_ret' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 229 'extractvalue' 'conv_bias_buf_V_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 230 'extractvalue' 'conv_bias_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 231 'extractvalue' 'conv_bias_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 232 'extractvalue' 'conv_bias_buf_V_3' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 3.01>
ST_18 : Operation 233 [2/2] (3.01ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3" [tiled_conv.cpp:86]   --->   Operation 233 'call' 'call_ln86' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 7> <Delay = 0.00>
ST_19 : Operation 234 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3" [tiled_conv.cpp:86]   --->   Operation 234 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 8> <Delay = 8.25>
ST_20 : Operation 235 [2/2] (8.25ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 0" [tiled_conv.cpp:94]   --->   Operation 235 'call' 'call_ln94' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 236 [2/2] (7.53ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 1" [tiled_conv.cpp:77]   --->   Operation 236 'call' 'call_ret1' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 0.80>
ST_21 : Operation 237 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 0" [tiled_conv.cpp:94]   --->   Operation 237 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 238 [1/2] (0.80ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 1" [tiled_conv.cpp:77]   --->   Operation 238 'call' 'call_ret1' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 239 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_2 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 239 'extractvalue' 'conv_bias_buf_V_0_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 240 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_2 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 240 'extractvalue' 'conv_bias_buf_V_1_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 241 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_2 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 241 'extractvalue' 'conv_bias_buf_V_2_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 242 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_2 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 242 'extractvalue' 'conv_bias_buf_V_3_2' <Predicate = true> <Delay = 0.00>

State 22 <SV = 10> <Delay = 3.01>
ST_22 : Operation 243 [2/2] (3.01ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_2, i16 %conv_bias_buf_V_1_2, i16 %conv_bias_buf_V_2_2, i16 %conv_bias_buf_V_3_2" [tiled_conv.cpp:86]   --->   Operation 243 'call' 'call_ln86' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 11> <Delay = 0.00>
ST_23 : Operation 244 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_2, i16 %conv_bias_buf_V_1_2, i16 %conv_bias_buf_V_2_2, i16 %conv_bias_buf_V_3_2" [tiled_conv.cpp:86]   --->   Operation 244 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 12> <Delay = 8.25>
ST_24 : Operation 245 [2/2] (8.25ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 1" [tiled_conv.cpp:94]   --->   Operation 245 'call' 'call_ln94' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 246 [2/2] (7.53ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_2, i16 %conv_bias_buf_V_1_2, i16 %conv_bias_buf_V_2_2, i16 %conv_bias_buf_V_3_2, i64 %layer_weights_read, i64 %layer_bias_read, i4 2" [tiled_conv.cpp:77]   --->   Operation 246 'call' 'call_ret2' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 13> <Delay = 0.80>
ST_25 : Operation 247 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 1" [tiled_conv.cpp:94]   --->   Operation 247 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 248 [1/2] (0.80ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_2, i16 %conv_bias_buf_V_1_2, i16 %conv_bias_buf_V_2_2, i16 %conv_bias_buf_V_3_2, i64 %layer_weights_read, i64 %layer_bias_read, i4 2" [tiled_conv.cpp:77]   --->   Operation 248 'call' 'call_ret2' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 249 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_3 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 249 'extractvalue' 'conv_bias_buf_V_0_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 250 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_3 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 250 'extractvalue' 'conv_bias_buf_V_1_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 251 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_3 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 251 'extractvalue' 'conv_bias_buf_V_2_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_3 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 252 'extractvalue' 'conv_bias_buf_V_3_3' <Predicate = true> <Delay = 0.00>

State 26 <SV = 14> <Delay = 3.01>
ST_26 : Operation 253 [2/2] (3.01ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_3, i16 %conv_bias_buf_V_1_3, i16 %conv_bias_buf_V_2_3, i16 %conv_bias_buf_V_3_3" [tiled_conv.cpp:86]   --->   Operation 253 'call' 'call_ln86' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 15> <Delay = 0.00>
ST_27 : Operation 254 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_3, i16 %conv_bias_buf_V_1_3, i16 %conv_bias_buf_V_2_3, i16 %conv_bias_buf_V_3_3" [tiled_conv.cpp:86]   --->   Operation 254 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 16> <Delay = 8.25>
ST_28 : Operation 255 [2/2] (8.25ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 2" [tiled_conv.cpp:94]   --->   Operation 255 'call' 'call_ln94' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 256 [2/2] (7.53ns)   --->   "%call_ret3 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_3, i16 %conv_bias_buf_V_1_3, i16 %conv_bias_buf_V_2_3, i16 %conv_bias_buf_V_3_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 3" [tiled_conv.cpp:77]   --->   Operation 256 'call' 'call_ret3' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 17> <Delay = 0.80>
ST_29 : Operation 257 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 2" [tiled_conv.cpp:94]   --->   Operation 257 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 258 [1/2] (0.80ns)   --->   "%call_ret3 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_3, i16 %conv_bias_buf_V_1_3, i16 %conv_bias_buf_V_2_3, i16 %conv_bias_buf_V_3_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 3" [tiled_conv.cpp:77]   --->   Operation 258 'call' 'call_ret3' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 259 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_4 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 259 'extractvalue' 'conv_bias_buf_V_0_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_4 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 260 'extractvalue' 'conv_bias_buf_V_1_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 261 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_4 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 261 'extractvalue' 'conv_bias_buf_V_2_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 262 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_4 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 262 'extractvalue' 'conv_bias_buf_V_3_4' <Predicate = true> <Delay = 0.00>

State 30 <SV = 18> <Delay = 3.01>
ST_30 : Operation 263 [2/2] (3.01ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_4, i16 %conv_bias_buf_V_1_4, i16 %conv_bias_buf_V_2_4, i16 %conv_bias_buf_V_3_4" [tiled_conv.cpp:86]   --->   Operation 263 'call' 'call_ln86' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 19> <Delay = 0.00>
ST_31 : Operation 264 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_4, i16 %conv_bias_buf_V_1_4, i16 %conv_bias_buf_V_2_4, i16 %conv_bias_buf_V_3_4" [tiled_conv.cpp:86]   --->   Operation 264 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 20> <Delay = 8.25>
ST_32 : Operation 265 [2/2] (8.25ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 3" [tiled_conv.cpp:94]   --->   Operation 265 'call' 'call_ln94' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 266 [2/2] (7.53ns)   --->   "%call_ret4 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_4, i16 %conv_bias_buf_V_1_4, i16 %conv_bias_buf_V_2_4, i16 %conv_bias_buf_V_3_4, i64 %layer_weights_read, i64 %layer_bias_read, i4 4" [tiled_conv.cpp:77]   --->   Operation 266 'call' 'call_ret4' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 21> <Delay = 0.80>
ST_33 : Operation 267 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 3" [tiled_conv.cpp:94]   --->   Operation 267 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 268 [1/2] (0.80ns)   --->   "%call_ret4 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_4, i16 %conv_bias_buf_V_1_4, i16 %conv_bias_buf_V_2_4, i16 %conv_bias_buf_V_3_4, i64 %layer_weights_read, i64 %layer_bias_read, i4 4" [tiled_conv.cpp:77]   --->   Operation 268 'call' 'call_ret4' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 269 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_5 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 269 'extractvalue' 'conv_bias_buf_V_0_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 270 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_5 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 270 'extractvalue' 'conv_bias_buf_V_1_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 271 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_5 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 271 'extractvalue' 'conv_bias_buf_V_2_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 272 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_5 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 272 'extractvalue' 'conv_bias_buf_V_3_5' <Predicate = true> <Delay = 0.00>

State 34 <SV = 22> <Delay = 3.01>
ST_34 : Operation 273 [2/2] (3.01ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_5, i16 %conv_bias_buf_V_1_5, i16 %conv_bias_buf_V_2_5, i16 %conv_bias_buf_V_3_5" [tiled_conv.cpp:86]   --->   Operation 273 'call' 'call_ln86' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 23> <Delay = 0.00>
ST_35 : Operation 274 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_5, i16 %conv_bias_buf_V_1_5, i16 %conv_bias_buf_V_2_5, i16 %conv_bias_buf_V_3_5" [tiled_conv.cpp:86]   --->   Operation 274 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 24> <Delay = 8.25>
ST_36 : Operation 275 [2/2] (8.25ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 4" [tiled_conv.cpp:94]   --->   Operation 275 'call' 'call_ln94' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 276 [2/2] (7.53ns)   --->   "%call_ret5 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_5, i16 %conv_bias_buf_V_1_5, i16 %conv_bias_buf_V_2_5, i16 %conv_bias_buf_V_3_5, i64 %layer_weights_read, i64 %layer_bias_read, i4 5" [tiled_conv.cpp:77]   --->   Operation 276 'call' 'call_ret5' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 25> <Delay = 0.80>
ST_37 : Operation 277 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 4" [tiled_conv.cpp:94]   --->   Operation 277 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 278 [1/2] (0.80ns)   --->   "%call_ret5 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_5, i16 %conv_bias_buf_V_1_5, i16 %conv_bias_buf_V_2_5, i16 %conv_bias_buf_V_3_5, i64 %layer_weights_read, i64 %layer_bias_read, i4 5" [tiled_conv.cpp:77]   --->   Operation 278 'call' 'call_ret5' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 279 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_6 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 279 'extractvalue' 'conv_bias_buf_V_0_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 280 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_6 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 280 'extractvalue' 'conv_bias_buf_V_1_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 281 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_6 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 281 'extractvalue' 'conv_bias_buf_V_2_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 282 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_6 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 282 'extractvalue' 'conv_bias_buf_V_3_6' <Predicate = true> <Delay = 0.00>

State 38 <SV = 26> <Delay = 3.01>
ST_38 : Operation 283 [2/2] (3.01ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_6, i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_2_6, i16 %conv_bias_buf_V_3_6" [tiled_conv.cpp:86]   --->   Operation 283 'call' 'call_ln86' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 27> <Delay = 0.00>
ST_39 : Operation 284 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_6, i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_2_6, i16 %conv_bias_buf_V_3_6" [tiled_conv.cpp:86]   --->   Operation 284 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 28> <Delay = 8.25>
ST_40 : Operation 285 [2/2] (8.25ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 5" [tiled_conv.cpp:94]   --->   Operation 285 'call' 'call_ln94' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 286 [2/2] (7.53ns)   --->   "%call_ret6 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_6, i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_2_6, i16 %conv_bias_buf_V_3_6, i64 %layer_weights_read, i64 %layer_bias_read, i4 6" [tiled_conv.cpp:77]   --->   Operation 286 'call' 'call_ret6' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 29> <Delay = 0.80>
ST_41 : Operation 287 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 5" [tiled_conv.cpp:94]   --->   Operation 287 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 288 [1/2] (0.80ns)   --->   "%call_ret6 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_6, i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_2_6, i16 %conv_bias_buf_V_3_6, i64 %layer_weights_read, i64 %layer_bias_read, i4 6" [tiled_conv.cpp:77]   --->   Operation 288 'call' 'call_ret6' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 289 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_7 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 289 'extractvalue' 'conv_bias_buf_V_0_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 290 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_7 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 290 'extractvalue' 'conv_bias_buf_V_1_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 291 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_7 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 291 'extractvalue' 'conv_bias_buf_V_2_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 292 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_7 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 292 'extractvalue' 'conv_bias_buf_V_3_7' <Predicate = true> <Delay = 0.00>

State 42 <SV = 30> <Delay = 3.01>
ST_42 : Operation 293 [2/2] (3.01ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_7, i16 %conv_bias_buf_V_1_7, i16 %conv_bias_buf_V_2_7, i16 %conv_bias_buf_V_3_7" [tiled_conv.cpp:86]   --->   Operation 293 'call' 'call_ln86' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 31> <Delay = 0.00>
ST_43 : Operation 294 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_7, i16 %conv_bias_buf_V_1_7, i16 %conv_bias_buf_V_2_7, i16 %conv_bias_buf_V_3_7" [tiled_conv.cpp:86]   --->   Operation 294 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 32> <Delay = 8.25>
ST_44 : Operation 295 [2/2] (8.25ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 6" [tiled_conv.cpp:94]   --->   Operation 295 'call' 'call_ln94' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 296 [2/2] (7.53ns)   --->   "%call_ret7 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_7, i16 %conv_bias_buf_V_1_7, i16 %conv_bias_buf_V_2_7, i16 %conv_bias_buf_V_3_7, i64 %layer_weights_read, i64 %layer_bias_read, i4 7" [tiled_conv.cpp:77]   --->   Operation 296 'call' 'call_ret7' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 33> <Delay = 0.80>
ST_45 : Operation 297 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 6" [tiled_conv.cpp:94]   --->   Operation 297 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 298 [1/2] (0.80ns)   --->   "%call_ret7 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_7, i16 %conv_bias_buf_V_1_7, i16 %conv_bias_buf_V_2_7, i16 %conv_bias_buf_V_3_7, i64 %layer_weights_read, i64 %layer_bias_read, i4 7" [tiled_conv.cpp:77]   --->   Operation 298 'call' 'call_ret7' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 299 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_8 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 299 'extractvalue' 'conv_bias_buf_V_0_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 300 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_8 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 300 'extractvalue' 'conv_bias_buf_V_1_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 301 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_8 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 301 'extractvalue' 'conv_bias_buf_V_2_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 302 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_8 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 302 'extractvalue' 'conv_bias_buf_V_3_8' <Predicate = true> <Delay = 0.00>

State 46 <SV = 34> <Delay = 3.01>
ST_46 : Operation 303 [2/2] (3.01ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_8, i16 %conv_bias_buf_V_1_8, i16 %conv_bias_buf_V_2_8, i16 %conv_bias_buf_V_3_8" [tiled_conv.cpp:86]   --->   Operation 303 'call' 'call_ln86' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 35> <Delay = 0.00>
ST_47 : Operation 304 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_8, i16 %conv_bias_buf_V_1_8, i16 %conv_bias_buf_V_2_8, i16 %conv_bias_buf_V_3_8" [tiled_conv.cpp:86]   --->   Operation 304 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 36> <Delay = 8.25>
ST_48 : Operation 305 [2/2] (8.25ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 7" [tiled_conv.cpp:94]   --->   Operation 305 'call' 'call_ln94' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 306 [2/2] (7.53ns)   --->   "%call_ret8 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_8, i16 %conv_bias_buf_V_1_8, i16 %conv_bias_buf_V_2_8, i16 %conv_bias_buf_V_3_8, i64 %layer_weights_read, i64 %layer_bias_read, i4 8" [tiled_conv.cpp:77]   --->   Operation 306 'call' 'call_ret8' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 37> <Delay = 0.80>
ST_49 : Operation 307 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 7" [tiled_conv.cpp:94]   --->   Operation 307 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 308 [1/2] (0.80ns)   --->   "%call_ret8 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_8, i16 %conv_bias_buf_V_1_8, i16 %conv_bias_buf_V_2_8, i16 %conv_bias_buf_V_3_8, i64 %layer_weights_read, i64 %layer_bias_read, i4 8" [tiled_conv.cpp:77]   --->   Operation 308 'call' 'call_ret8' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 309 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_9 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 309 'extractvalue' 'conv_bias_buf_V_0_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 310 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_9 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 310 'extractvalue' 'conv_bias_buf_V_1_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 311 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_9 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 311 'extractvalue' 'conv_bias_buf_V_2_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 312 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_9 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 312 'extractvalue' 'conv_bias_buf_V_3_9' <Predicate = true> <Delay = 0.00>

State 50 <SV = 38> <Delay = 3.01>
ST_50 : Operation 313 [2/2] (3.01ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_9, i16 %conv_bias_buf_V_1_9, i16 %conv_bias_buf_V_2_9, i16 %conv_bias_buf_V_3_9" [tiled_conv.cpp:86]   --->   Operation 313 'call' 'call_ln86' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 39> <Delay = 0.00>
ST_51 : Operation 314 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_9, i16 %conv_bias_buf_V_1_9, i16 %conv_bias_buf_V_2_9, i16 %conv_bias_buf_V_3_9" [tiled_conv.cpp:86]   --->   Operation 314 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 40> <Delay = 8.25>
ST_52 : Operation 315 [2/2] (8.25ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 8" [tiled_conv.cpp:94]   --->   Operation 315 'call' 'call_ln94' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 316 [2/2] (7.53ns)   --->   "%call_ret9 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_9, i16 %conv_bias_buf_V_1_9, i16 %conv_bias_buf_V_2_9, i16 %conv_bias_buf_V_3_9, i64 %layer_weights_read, i64 %layer_bias_read, i4 9" [tiled_conv.cpp:77]   --->   Operation 316 'call' 'call_ret9' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 41> <Delay = 0.80>
ST_53 : Operation 317 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 8" [tiled_conv.cpp:94]   --->   Operation 317 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 318 [1/2] (0.80ns)   --->   "%call_ret9 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_9, i16 %conv_bias_buf_V_1_9, i16 %conv_bias_buf_V_2_9, i16 %conv_bias_buf_V_3_9, i64 %layer_weights_read, i64 %layer_bias_read, i4 9" [tiled_conv.cpp:77]   --->   Operation 318 'call' 'call_ret9' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 319 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_10 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 319 'extractvalue' 'conv_bias_buf_V_0_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 320 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_10 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 320 'extractvalue' 'conv_bias_buf_V_1_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 321 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_10 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 321 'extractvalue' 'conv_bias_buf_V_2_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 322 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_10 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 322 'extractvalue' 'conv_bias_buf_V_3_10' <Predicate = true> <Delay = 0.00>

State 54 <SV = 42> <Delay = 3.01>
ST_54 : Operation 323 [2/2] (3.01ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_10, i16 %conv_bias_buf_V_1_10, i16 %conv_bias_buf_V_2_10, i16 %conv_bias_buf_V_3_10" [tiled_conv.cpp:86]   --->   Operation 323 'call' 'call_ln86' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 43> <Delay = 0.00>
ST_55 : Operation 324 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_10, i16 %conv_bias_buf_V_1_10, i16 %conv_bias_buf_V_2_10, i16 %conv_bias_buf_V_3_10" [tiled_conv.cpp:86]   --->   Operation 324 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 44> <Delay = 8.25>
ST_56 : Operation 325 [2/2] (8.25ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 9" [tiled_conv.cpp:94]   --->   Operation 325 'call' 'call_ln94' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 326 [2/2] (7.53ns)   --->   "%call_ret10 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_10, i16 %conv_bias_buf_V_1_10, i16 %conv_bias_buf_V_2_10, i16 %conv_bias_buf_V_3_10, i64 %layer_weights_read, i64 %layer_bias_read, i4 10" [tiled_conv.cpp:77]   --->   Operation 326 'call' 'call_ret10' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 45> <Delay = 0.80>
ST_57 : Operation 327 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 9" [tiled_conv.cpp:94]   --->   Operation 327 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 328 [1/2] (0.80ns)   --->   "%call_ret10 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_10, i16 %conv_bias_buf_V_1_10, i16 %conv_bias_buf_V_2_10, i16 %conv_bias_buf_V_3_10, i64 %layer_weights_read, i64 %layer_bias_read, i4 10" [tiled_conv.cpp:77]   --->   Operation 328 'call' 'call_ret10' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 329 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_11 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 329 'extractvalue' 'conv_bias_buf_V_0_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 330 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_11 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 330 'extractvalue' 'conv_bias_buf_V_1_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 331 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_11 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 331 'extractvalue' 'conv_bias_buf_V_2_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 332 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_11 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 332 'extractvalue' 'conv_bias_buf_V_3_11' <Predicate = true> <Delay = 0.00>

State 58 <SV = 46> <Delay = 3.01>
ST_58 : Operation 333 [2/2] (3.01ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_11, i16 %conv_bias_buf_V_1_11, i16 %conv_bias_buf_V_2_11, i16 %conv_bias_buf_V_3_11" [tiled_conv.cpp:86]   --->   Operation 333 'call' 'call_ln86' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 47> <Delay = 0.00>
ST_59 : Operation 334 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_11, i16 %conv_bias_buf_V_1_11, i16 %conv_bias_buf_V_2_11, i16 %conv_bias_buf_V_3_11" [tiled_conv.cpp:86]   --->   Operation 334 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 48> <Delay = 8.25>
ST_60 : Operation 335 [2/2] (8.25ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 10" [tiled_conv.cpp:94]   --->   Operation 335 'call' 'call_ln94' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 336 [2/2] (7.53ns)   --->   "%call_ret11 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_11, i16 %conv_bias_buf_V_1_11, i16 %conv_bias_buf_V_2_11, i16 %conv_bias_buf_V_3_11, i64 %layer_weights_read, i64 %layer_bias_read, i4 11" [tiled_conv.cpp:77]   --->   Operation 336 'call' 'call_ret11' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 49> <Delay = 0.80>
ST_61 : Operation 337 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 10" [tiled_conv.cpp:94]   --->   Operation 337 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 338 [1/2] (0.80ns)   --->   "%call_ret11 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_11, i16 %conv_bias_buf_V_1_11, i16 %conv_bias_buf_V_2_11, i16 %conv_bias_buf_V_3_11, i64 %layer_weights_read, i64 %layer_bias_read, i4 11" [tiled_conv.cpp:77]   --->   Operation 338 'call' 'call_ret11' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 339 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_12 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 339 'extractvalue' 'conv_bias_buf_V_0_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 340 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_12 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 340 'extractvalue' 'conv_bias_buf_V_1_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 341 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_12 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 341 'extractvalue' 'conv_bias_buf_V_2_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 342 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_12 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 342 'extractvalue' 'conv_bias_buf_V_3_12' <Predicate = true> <Delay = 0.00>

State 62 <SV = 50> <Delay = 3.01>
ST_62 : Operation 343 [2/2] (3.01ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_12, i16 %conv_bias_buf_V_1_12, i16 %conv_bias_buf_V_2_12, i16 %conv_bias_buf_V_3_12" [tiled_conv.cpp:86]   --->   Operation 343 'call' 'call_ln86' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 51> <Delay = 0.00>
ST_63 : Operation 344 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_12, i16 %conv_bias_buf_V_1_12, i16 %conv_bias_buf_V_2_12, i16 %conv_bias_buf_V_3_12" [tiled_conv.cpp:86]   --->   Operation 344 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 52> <Delay = 8.25>
ST_64 : Operation 345 [2/2] (8.25ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 11" [tiled_conv.cpp:94]   --->   Operation 345 'call' 'call_ln94' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 346 [2/2] (7.53ns)   --->   "%call_ret12 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_12, i16 %conv_bias_buf_V_1_12, i16 %conv_bias_buf_V_2_12, i16 %conv_bias_buf_V_3_12, i64 %layer_weights_read, i64 %layer_bias_read, i4 12" [tiled_conv.cpp:77]   --->   Operation 346 'call' 'call_ret12' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 53> <Delay = 0.80>
ST_65 : Operation 347 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 11" [tiled_conv.cpp:94]   --->   Operation 347 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 348 [1/2] (0.80ns)   --->   "%call_ret12 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_12, i16 %conv_bias_buf_V_1_12, i16 %conv_bias_buf_V_2_12, i16 %conv_bias_buf_V_3_12, i64 %layer_weights_read, i64 %layer_bias_read, i4 12" [tiled_conv.cpp:77]   --->   Operation 348 'call' 'call_ret12' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 349 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_13 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 349 'extractvalue' 'conv_bias_buf_V_0_13' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 350 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_13 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 350 'extractvalue' 'conv_bias_buf_V_1_13' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 351 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_13 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 351 'extractvalue' 'conv_bias_buf_V_2_13' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 352 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_13 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 352 'extractvalue' 'conv_bias_buf_V_3_13' <Predicate = true> <Delay = 0.00>

State 66 <SV = 54> <Delay = 3.01>
ST_66 : Operation 353 [2/2] (3.01ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_13, i16 %conv_bias_buf_V_1_13, i16 %conv_bias_buf_V_2_13, i16 %conv_bias_buf_V_3_13" [tiled_conv.cpp:86]   --->   Operation 353 'call' 'call_ln86' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 55> <Delay = 0.00>
ST_67 : Operation 354 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_13, i16 %conv_bias_buf_V_1_13, i16 %conv_bias_buf_V_2_13, i16 %conv_bias_buf_V_3_13" [tiled_conv.cpp:86]   --->   Operation 354 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 56> <Delay = 8.25>
ST_68 : Operation 355 [2/2] (8.25ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 12" [tiled_conv.cpp:94]   --->   Operation 355 'call' 'call_ln94' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 356 [2/2] (7.53ns)   --->   "%call_ret13 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_13, i16 %conv_bias_buf_V_1_13, i16 %conv_bias_buf_V_2_13, i16 %conv_bias_buf_V_3_13, i64 %layer_weights_read, i64 %layer_bias_read, i4 13" [tiled_conv.cpp:77]   --->   Operation 356 'call' 'call_ret13' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 57> <Delay = 0.80>
ST_69 : Operation 357 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 12" [tiled_conv.cpp:94]   --->   Operation 357 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 358 [1/2] (0.80ns)   --->   "%call_ret13 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_13, i16 %conv_bias_buf_V_1_13, i16 %conv_bias_buf_V_2_13, i16 %conv_bias_buf_V_3_13, i64 %layer_weights_read, i64 %layer_bias_read, i4 13" [tiled_conv.cpp:77]   --->   Operation 358 'call' 'call_ret13' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 359 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_14 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 359 'extractvalue' 'conv_bias_buf_V_0_14' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 360 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_14 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 360 'extractvalue' 'conv_bias_buf_V_1_14' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 361 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_14 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 361 'extractvalue' 'conv_bias_buf_V_2_14' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 362 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_14 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 362 'extractvalue' 'conv_bias_buf_V_3_14' <Predicate = true> <Delay = 0.00>

State 70 <SV = 58> <Delay = 3.01>
ST_70 : Operation 363 [2/2] (3.01ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_14, i16 %conv_bias_buf_V_1_14, i16 %conv_bias_buf_V_2_14, i16 %conv_bias_buf_V_3_14" [tiled_conv.cpp:86]   --->   Operation 363 'call' 'call_ln86' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 59> <Delay = 0.00>
ST_71 : Operation 364 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_14, i16 %conv_bias_buf_V_1_14, i16 %conv_bias_buf_V_2_14, i16 %conv_bias_buf_V_3_14" [tiled_conv.cpp:86]   --->   Operation 364 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 60> <Delay = 8.25>
ST_72 : Operation 365 [2/2] (8.25ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 13" [tiled_conv.cpp:94]   --->   Operation 365 'call' 'call_ln94' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 366 [2/2] (7.53ns)   --->   "%call_ret14 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_14, i16 %conv_bias_buf_V_1_14, i16 %conv_bias_buf_V_2_14, i16 %conv_bias_buf_V_3_14, i64 %layer_weights_read, i64 %layer_bias_read, i4 14" [tiled_conv.cpp:77]   --->   Operation 366 'call' 'call_ret14' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 61> <Delay = 0.80>
ST_73 : Operation 367 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 13" [tiled_conv.cpp:94]   --->   Operation 367 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 368 [1/2] (0.80ns)   --->   "%call_ret14 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_14, i16 %conv_bias_buf_V_1_14, i16 %conv_bias_buf_V_2_14, i16 %conv_bias_buf_V_3_14, i64 %layer_weights_read, i64 %layer_bias_read, i4 14" [tiled_conv.cpp:77]   --->   Operation 368 'call' 'call_ret14' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 369 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_15 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 369 'extractvalue' 'conv_bias_buf_V_0_15' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 370 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_15 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 370 'extractvalue' 'conv_bias_buf_V_1_15' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 371 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_15 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 371 'extractvalue' 'conv_bias_buf_V_2_15' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 372 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_15 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 372 'extractvalue' 'conv_bias_buf_V_3_15' <Predicate = true> <Delay = 0.00>

State 74 <SV = 62> <Delay = 3.01>
ST_74 : Operation 373 [2/2] (3.01ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_15, i16 %conv_bias_buf_V_1_15, i16 %conv_bias_buf_V_2_15, i16 %conv_bias_buf_V_3_15" [tiled_conv.cpp:86]   --->   Operation 373 'call' 'call_ln86' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 63> <Delay = 0.00>
ST_75 : Operation 374 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_15, i16 %conv_bias_buf_V_1_15, i16 %conv_bias_buf_V_2_15, i16 %conv_bias_buf_V_3_15" [tiled_conv.cpp:86]   --->   Operation 374 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 64> <Delay = 8.25>
ST_76 : Operation 375 [2/2] (8.25ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 14" [tiled_conv.cpp:94]   --->   Operation 375 'call' 'call_ln94' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 376 [2/2] (7.53ns)   --->   "%call_ret15 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_15, i16 %conv_bias_buf_V_1_15, i16 %conv_bias_buf_V_2_15, i16 %conv_bias_buf_V_3_15, i64 %layer_weights_read, i64 %layer_bias_read, i4 15" [tiled_conv.cpp:77]   --->   Operation 376 'call' 'call_ret15' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 65> <Delay = 0.80>
ST_77 : Operation 377 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 14" [tiled_conv.cpp:94]   --->   Operation 377 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 378 [1/2] (0.80ns)   --->   "%call_ret15 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_15, i16 %conv_bias_buf_V_1_15, i16 %conv_bias_buf_V_2_15, i16 %conv_bias_buf_V_3_15, i64 %layer_weights_read, i64 %layer_bias_read, i4 15" [tiled_conv.cpp:77]   --->   Operation 378 'call' 'call_ret15' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 379 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_16 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 379 'extractvalue' 'conv_bias_buf_V_0_16' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 380 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_16 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 380 'extractvalue' 'conv_bias_buf_V_1_16' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 381 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_16 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 381 'extractvalue' 'conv_bias_buf_V_2_16' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 382 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_16 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 382 'extractvalue' 'conv_bias_buf_V_3_16' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 383 [1/1] (0.00ns)   --->   "%store_ln77 = store i16 %conv_bias_buf_V_3_16, i16 %conv_bias_buf_V_3_1" [tiled_conv.cpp:77]   --->   Operation 383 'store' 'store_ln77' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 384 [1/1] (0.00ns)   --->   "%store_ln77 = store i16 %conv_bias_buf_V_2_16, i16 %conv_bias_buf_V_2_1" [tiled_conv.cpp:77]   --->   Operation 384 'store' 'store_ln77' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 385 [1/1] (0.00ns)   --->   "%store_ln77 = store i16 %conv_bias_buf_V_1_16, i16 %conv_bias_buf_V_1_1" [tiled_conv.cpp:77]   --->   Operation 385 'store' 'store_ln77' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 386 [1/1] (0.00ns)   --->   "%store_ln77 = store i16 %conv_bias_buf_V_0_16, i16 %conv_bias_buf_V_0_1" [tiled_conv.cpp:77]   --->   Operation 386 'store' 'store_ln77' <Predicate = true> <Delay = 0.00>

State 78 <SV = 66> <Delay = 3.01>
ST_78 : Operation 387 [2/2] (3.01ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_16, i16 %conv_bias_buf_V_1_16, i16 %conv_bias_buf_V_2_16, i16 %conv_bias_buf_V_3_16" [tiled_conv.cpp:86]   --->   Operation 387 'call' 'call_ln86' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 67> <Delay = 0.00>
ST_79 : Operation 388 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_16, i16 %conv_bias_buf_V_1_16, i16 %conv_bias_buf_V_2_16, i16 %conv_bias_buf_V_3_16" [tiled_conv.cpp:86]   --->   Operation 388 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 68> <Delay = 8.25>
ST_80 : Operation 389 [2/2] (8.25ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 15" [tiled_conv.cpp:94]   --->   Operation 389 'call' 'call_ln94' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 69> <Delay = 0.00>
ST_81 : Operation 390 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 15" [tiled_conv.cpp:94]   --->   Operation 390 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 391 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv_bias_buf_V_0_1      (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_bias_buf_V_1_1      (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_bias_buf_V_2_1      (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_bias_buf_V_3_1      (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln0        (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_feature_map_read  (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
layer_bias_read          (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
layer_weights_read       (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
input_feature_map_read   (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V            (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_V            (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_out_buf_V           (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_out_buf_V_addr      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln731              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln52                  (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_flatten49         (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000]
ti                       (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000]
tj                       (phi              ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln52_2               (add              ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln52                (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln52                  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln52                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln55                (icmp             ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln52_1            (select           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln52               (trunc            ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111]
ret_ln104                (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_33                 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln52              (select           ) [ 0000111111111111100000000000000000000000000000000000000000000000000000000000000000]
zext_ln52                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln52                 (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln52_1               (add              ) [ 0000111111111111000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln55        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln28               (trunc            ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111]
shl_ln                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln28_1               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28_1              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln46_1               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln46                (zext             ) [ 0000111111111111000000000000000000000000000000000000000000000000000000000000000000]
p_mid126                 (icmp             ) [ 0000111111111111000000000000000000000000000000000000000000000000000000000000000000]
br_ln34                  (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_flatten38         (phi              ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000]
c                        (phi              ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten           (phi              ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000]
i                        (phi              ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000]
j                        (phi              ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln34_2               (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln37                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln39                 (add              ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                    (icmp             ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34                (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln34                  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln34                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln37                (icmp             ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln34              (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln34_1            (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
xor_ln34                 (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln42                (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34                 (and              ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln37                 (add              ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln37                  (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln37              (select           ) [ 0000111111111111000000000000000000000000000000000000000000000000000000000000000000]
select_ln37_1            (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln44                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln46_2               (add              ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln42                 (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln37_1               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln37_4            (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln34                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln34                 (mul              ) [ 0000101000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln34_2            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln34_3            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln37_2              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln39_1               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_mid13                  (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln37_2            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln37_3            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln49_1_mid2_v       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln37                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln42_mid2_v         (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln42_mid2_v_cast    (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln46                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln46                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln46                (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln46                  (or               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln46                  (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_2                    (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln49                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln49                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln49_1               (add              ) [ 0000101000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln34_1              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln34_1               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln49_1              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln49_2               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1                (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln49                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fm_addr                  (getelementptr    ) [ 0000100111111110000000000000000000000000000000000000000000000000000000000000000000]
fm_load_req              (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln47                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln47                 (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln47_1              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln47                 (add              ) [ 0000100000000001000000000000000000000000000000000000000000000000000000000000000000]
fm_addr_read             (read             ) [ 0011110000000001111111111111111111111111111111111111111111111111111111111111111111]
specloopname_ln0         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_32                 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln37_1              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln37                 (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln47_2              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln47_1               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln47_3              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_in_buf_V_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln42        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                   (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
storemerge               (phi              ) [ 0000100000000001000000000000000000000000000000000000000000000000000000000000000000]
store_ln47               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                   (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_bias_buf_V_0_1_load (load             ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_1_1_load (load             ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_2_1_load (load             ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_3_1_load (load             ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000]
add_ln55                 (add              ) [ 0110000000000000011111111111111111111111111111111111111111111111111111111111111111]
call_ret                 (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_0        (extractvalue     ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_1        (extractvalue     ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_2        (extractvalue     ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_3        (extractvalue     ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000]
call_ln86                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret1                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_0_2      (extractvalue     ) [ 0000000000000000000000111100000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_1_2      (extractvalue     ) [ 0000000000000000000000111100000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_2_2      (extractvalue     ) [ 0000000000000000000000111100000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_3_2      (extractvalue     ) [ 0000000000000000000000111100000000000000000000000000000000000000000000000000000000]
call_ln86                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret2                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_0_3      (extractvalue     ) [ 0000000000000000000000000011110000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_1_3      (extractvalue     ) [ 0000000000000000000000000011110000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_2_3      (extractvalue     ) [ 0000000000000000000000000011110000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_3_3      (extractvalue     ) [ 0000000000000000000000000011110000000000000000000000000000000000000000000000000000]
call_ln86                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret3                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_0_4      (extractvalue     ) [ 0000000000000000000000000000001111000000000000000000000000000000000000000000000000]
conv_bias_buf_V_1_4      (extractvalue     ) [ 0000000000000000000000000000001111000000000000000000000000000000000000000000000000]
conv_bias_buf_V_2_4      (extractvalue     ) [ 0000000000000000000000000000001111000000000000000000000000000000000000000000000000]
conv_bias_buf_V_3_4      (extractvalue     ) [ 0000000000000000000000000000001111000000000000000000000000000000000000000000000000]
call_ln86                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret4                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_0_5      (extractvalue     ) [ 0000000000000000000000000000000000111100000000000000000000000000000000000000000000]
conv_bias_buf_V_1_5      (extractvalue     ) [ 0000000000000000000000000000000000111100000000000000000000000000000000000000000000]
conv_bias_buf_V_2_5      (extractvalue     ) [ 0000000000000000000000000000000000111100000000000000000000000000000000000000000000]
conv_bias_buf_V_3_5      (extractvalue     ) [ 0000000000000000000000000000000000111100000000000000000000000000000000000000000000]
call_ln86                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret5                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_0_6      (extractvalue     ) [ 0000000000000000000000000000000000000011110000000000000000000000000000000000000000]
conv_bias_buf_V_1_6      (extractvalue     ) [ 0000000000000000000000000000000000000011110000000000000000000000000000000000000000]
conv_bias_buf_V_2_6      (extractvalue     ) [ 0000000000000000000000000000000000000011110000000000000000000000000000000000000000]
conv_bias_buf_V_3_6      (extractvalue     ) [ 0000000000000000000000000000000000000011110000000000000000000000000000000000000000]
call_ln86                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret6                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_0_7      (extractvalue     ) [ 0000000000000000000000000000000000000000001111000000000000000000000000000000000000]
conv_bias_buf_V_1_7      (extractvalue     ) [ 0000000000000000000000000000000000000000001111000000000000000000000000000000000000]
conv_bias_buf_V_2_7      (extractvalue     ) [ 0000000000000000000000000000000000000000001111000000000000000000000000000000000000]
conv_bias_buf_V_3_7      (extractvalue     ) [ 0000000000000000000000000000000000000000001111000000000000000000000000000000000000]
call_ln86                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret7                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_0_8      (extractvalue     ) [ 0000000000000000000000000000000000000000000000111100000000000000000000000000000000]
conv_bias_buf_V_1_8      (extractvalue     ) [ 0000000000000000000000000000000000000000000000111100000000000000000000000000000000]
conv_bias_buf_V_2_8      (extractvalue     ) [ 0000000000000000000000000000000000000000000000111100000000000000000000000000000000]
conv_bias_buf_V_3_8      (extractvalue     ) [ 0000000000000000000000000000000000000000000000111100000000000000000000000000000000]
call_ln86                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret8                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_0_9      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000011110000000000000000000000000000]
conv_bias_buf_V_1_9      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000011110000000000000000000000000000]
conv_bias_buf_V_2_9      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000011110000000000000000000000000000]
conv_bias_buf_V_3_9      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000011110000000000000000000000000000]
call_ln86                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret9                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_0_10     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000001111000000000000000000000000]
conv_bias_buf_V_1_10     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000001111000000000000000000000000]
conv_bias_buf_V_2_10     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000001111000000000000000000000000]
conv_bias_buf_V_3_10     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000001111000000000000000000000000]
call_ln86                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret10               (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_0_11     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000111100000000000000000000]
conv_bias_buf_V_1_11     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000111100000000000000000000]
conv_bias_buf_V_2_11     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000111100000000000000000000]
conv_bias_buf_V_3_11     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000111100000000000000000000]
call_ln86                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret11               (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_0_12     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000011110000000000000000]
conv_bias_buf_V_1_12     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000011110000000000000000]
conv_bias_buf_V_2_12     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000011110000000000000000]
conv_bias_buf_V_3_12     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000011110000000000000000]
call_ln86                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret12               (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_0_13     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000001111000000000000]
conv_bias_buf_V_1_13     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000001111000000000000]
conv_bias_buf_V_2_13     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000001111000000000000]
conv_bias_buf_V_3_13     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000001111000000000000]
call_ln86                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret13               (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_0_14     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111100000000]
conv_bias_buf_V_1_14     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111100000000]
conv_bias_buf_V_2_14     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111100000000]
conv_bias_buf_V_3_14     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111100000000]
call_ln86                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret14               (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_0_15     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011110000]
conv_bias_buf_V_1_15     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011110000]
conv_bias_buf_V_2_15     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011110000]
conv_bias_buf_V_3_15     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011110000]
call_ln86                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret15               (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_0_16     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001100]
conv_bias_buf_V_1_16     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001100]
conv_bias_buf_V_2_16     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001100]
conv_bias_buf_V_3_16     (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001100]
store_ln77               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln77               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln77               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln77               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln86                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                   (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_feature_map">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_feature_map"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_bias"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_feature_map">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_feature_map"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TILE_ROW_TILE_COL_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i11.i9"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_layer_params_from_DRAM"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_7x7"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_output_tile_to_DRAM"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1004" name="conv_bias_buf_V_0_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_0_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="conv_bias_buf_V_1_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_1_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="conv_bias_buf_V_2_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_2_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="conv_bias_buf_V_3_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_3_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="conv_in_buf_V_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="conv_wt_buf_V_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="conv_out_buf_V_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="output_feature_map_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_feature_map_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="layer_bias_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_bias_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="layer_weights_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_weights_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="input_feature_map_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_feature_map_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_readreq_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="1"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="fm_load_req/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="fm_addr_read_read_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="8"/>
<pin id="262" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_addr_read/14 "/>
</bind>
</comp>

<comp id="264" class="1004" name="conv_out_buf_V_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buf_V_addr/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln731_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln731/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="conv_in_buf_V_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="13" slack="0"/>
<pin id="283" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_in_buf_V_addr/15 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln47_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="13" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="0"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/15 "/>
</bind>
</comp>

<comp id="291" class="1005" name="indvar_flatten49_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="1"/>
<pin id="293" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten49 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="indvar_flatten49_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="10" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten49/2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="ti_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="1"/>
<pin id="304" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ti (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="ti_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="5" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ti/2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="tj_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="1"/>
<pin id="315" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tj (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="tj_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="6" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tj/2 "/>
</bind>
</comp>

<comp id="325" class="1005" name="indvar_flatten38_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="13" slack="1"/>
<pin id="327" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten38 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="indvar_flatten38_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="13" slack="0"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten38/4 "/>
</bind>
</comp>

<comp id="336" class="1005" name="c_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="1"/>
<pin id="338" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="c_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="2" slack="0"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="347" class="1005" name="indvar_flatten_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="1"/>
<pin id="349" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="indvar_flatten_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="12" slack="0"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="358" class="1005" name="i_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="1"/>
<pin id="360" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="i_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="369" class="1005" name="j_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="1"/>
<pin id="371" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="j_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="6" slack="0"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="380" class="1005" name="storemerge_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="10"/>
<pin id="382" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="storemerge_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="1"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="1" slack="10"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/15 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_conv_7x7_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="0" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="396" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="397" dir="0" index="4" bw="16" slack="1"/>
<pin id="398" dir="0" index="5" bw="16" slack="1"/>
<pin id="399" dir="0" index="6" bw="16" slack="1"/>
<pin id="400" dir="0" index="7" bw="16" slack="1"/>
<pin id="401" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln86/18 call_ln86/22 call_ln86/26 call_ln86/30 call_ln86/34 call_ln86/38 call_ln86/42 call_ln86/46 call_ln86/50 call_ln86/54 call_ln86/58 call_ln86/62 call_ln86/66 call_ln86/70 call_ln86/74 call_ln86/78 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_load_layer_params_from_DRAM_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="0"/>
<pin id="406" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="407" dir="0" index="3" bw="16" slack="0"/>
<pin id="408" dir="0" index="4" bw="16" slack="0"/>
<pin id="409" dir="0" index="5" bw="16" slack="0"/>
<pin id="410" dir="0" index="6" bw="16" slack="0"/>
<pin id="411" dir="0" index="7" bw="64" slack="4"/>
<pin id="412" dir="0" index="8" bw="64" slack="4"/>
<pin id="413" dir="0" index="9" bw="4" slack="0"/>
<pin id="414" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/16 call_ret1/20 call_ret2/24 call_ret3/28 call_ret4/32 call_ret5/36 call_ret6/40 call_ret7/44 call_ret8/48 call_ret9/52 call_ret10/56 call_ret11/60 call_ret12/64 call_ret13/68 call_ret14/72 call_ret15/76 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_store_output_tile_to_DRAM_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="0" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="0"/>
<pin id="436" dir="0" index="2" bw="64" slack="8"/>
<pin id="437" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="438" dir="0" index="4" bw="4" slack="7"/>
<pin id="439" dir="0" index="5" bw="5" slack="6"/>
<pin id="440" dir="0" index="6" bw="4" slack="0"/>
<pin id="441" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln94/20 call_ln94/24 call_ln94/28 call_ln94/32 call_ln94/36 call_ln94/40 call_ln94/44 call_ln94/48 call_ln94/52 call_ln94/56 call_ln94/60 call_ln94/64 call_ln94/68 call_ln94/72 call_ln94/76 call_ln94/80 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="0"/>
<pin id="462" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="conv_bias_buf_V_0/17 conv_bias_buf_V_0_2/21 conv_bias_buf_V_0_3/25 conv_bias_buf_V_0_4/29 conv_bias_buf_V_0_5/33 conv_bias_buf_V_0_6/37 conv_bias_buf_V_0_7/41 conv_bias_buf_V_0_8/45 conv_bias_buf_V_0_9/49 conv_bias_buf_V_0_10/53 conv_bias_buf_V_0_11/57 conv_bias_buf_V_0_12/61 conv_bias_buf_V_0_13/65 conv_bias_buf_V_0_14/69 conv_bias_buf_V_0_15/73 conv_bias_buf_V_0_16/77 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="conv_bias_buf_V_1/17 conv_bias_buf_V_1_2/21 conv_bias_buf_V_1_3/25 conv_bias_buf_V_1_4/29 conv_bias_buf_V_1_5/33 conv_bias_buf_V_1_6/37 conv_bias_buf_V_1_7/41 conv_bias_buf_V_1_8/45 conv_bias_buf_V_1_9/49 conv_bias_buf_V_1_10/53 conv_bias_buf_V_1_11/57 conv_bias_buf_V_1_12/61 conv_bias_buf_V_1_13/65 conv_bias_buf_V_1_14/69 conv_bias_buf_V_1_15/73 conv_bias_buf_V_1_16/77 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="conv_bias_buf_V_2/17 conv_bias_buf_V_2_2/21 conv_bias_buf_V_2_3/25 conv_bias_buf_V_2_4/29 conv_bias_buf_V_2_5/33 conv_bias_buf_V_2_6/37 conv_bias_buf_V_2_7/41 conv_bias_buf_V_2_8/45 conv_bias_buf_V_2_9/49 conv_bias_buf_V_2_10/53 conv_bias_buf_V_2_11/57 conv_bias_buf_V_2_12/61 conv_bias_buf_V_2_13/65 conv_bias_buf_V_2_14/69 conv_bias_buf_V_2_15/73 conv_bias_buf_V_2_16/77 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="conv_bias_buf_V_3/17 conv_bias_buf_V_3_2/21 conv_bias_buf_V_3_3/25 conv_bias_buf_V_3_4/29 conv_bias_buf_V_3_5/33 conv_bias_buf_V_3_6/37 conv_bias_buf_V_3_7/41 conv_bias_buf_V_3_8/45 conv_bias_buf_V_3_9/49 conv_bias_buf_V_3_10/53 conv_bias_buf_V_3_11/57 conv_bias_buf_V_3_12/61 conv_bias_buf_V_3_13/65 conv_bias_buf_V_3_14/69 conv_bias_buf_V_3_15/73 conv_bias_buf_V_3_16/77 "/>
</bind>
</comp>

<comp id="476" class="1005" name="reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="1"/>
<pin id="478" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_0 conv_bias_buf_V_0_2 conv_bias_buf_V_0_3 conv_bias_buf_V_0_4 conv_bias_buf_V_0_5 conv_bias_buf_V_0_6 conv_bias_buf_V_0_7 conv_bias_buf_V_0_8 conv_bias_buf_V_0_9 conv_bias_buf_V_0_10 conv_bias_buf_V_0_11 conv_bias_buf_V_0_12 conv_bias_buf_V_0_13 conv_bias_buf_V_0_14 conv_bias_buf_V_0_15 conv_bias_buf_V_0_16 "/>
</bind>
</comp>

<comp id="482" class="1005" name="reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_1 conv_bias_buf_V_1_2 conv_bias_buf_V_1_3 conv_bias_buf_V_1_4 conv_bias_buf_V_1_5 conv_bias_buf_V_1_6 conv_bias_buf_V_1_7 conv_bias_buf_V_1_8 conv_bias_buf_V_1_9 conv_bias_buf_V_1_10 conv_bias_buf_V_1_11 conv_bias_buf_V_1_12 conv_bias_buf_V_1_13 conv_bias_buf_V_1_14 conv_bias_buf_V_1_15 conv_bias_buf_V_1_16 "/>
</bind>
</comp>

<comp id="488" class="1005" name="reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="1"/>
<pin id="490" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_2 conv_bias_buf_V_2_2 conv_bias_buf_V_2_3 conv_bias_buf_V_2_4 conv_bias_buf_V_2_5 conv_bias_buf_V_2_6 conv_bias_buf_V_2_7 conv_bias_buf_V_2_8 conv_bias_buf_V_2_9 conv_bias_buf_V_2_10 conv_bias_buf_V_2_11 conv_bias_buf_V_2_12 conv_bias_buf_V_2_13 conv_bias_buf_V_2_14 conv_bias_buf_V_2_15 conv_bias_buf_V_2_16 "/>
</bind>
</comp>

<comp id="494" class="1005" name="reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="1"/>
<pin id="496" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_3 conv_bias_buf_V_3_2 conv_bias_buf_V_3_3 conv_bias_buf_V_3_4 conv_bias_buf_V_3_5 conv_bias_buf_V_3_6 conv_bias_buf_V_3_7 conv_bias_buf_V_3_8 conv_bias_buf_V_3_9 conv_bias_buf_V_3_10 conv_bias_buf_V_3_11 conv_bias_buf_V_3_12 conv_bias_buf_V_3_13 conv_bias_buf_V_3_14 conv_bias_buf_V_3_15 conv_bias_buf_V_3_16 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln52_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_2/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln52_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="0" index="1" bw="10" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln52_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="icmp_ln55_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="0"/>
<pin id="520" dir="0" index="1" bw="6" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="select_ln52_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="5" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_1/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln52_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln52_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="6" slack="1"/>
<pin id="540" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln52_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="1"/>
<pin id="545" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln28_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="shl_ln_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="0"/>
<pin id="552" dir="0" index="1" bw="5" slack="0"/>
<pin id="553" dir="0" index="2" bw="1" slack="0"/>
<pin id="554" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="shl_ln28_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="5" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_1/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln28_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln28_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="10" slack="0"/>
<pin id="572" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln46_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="10" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln46_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="11" slack="0"/>
<pin id="582" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_mid126_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="11" slack="0"/>
<pin id="586" dir="0" index="1" bw="11" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_mid126/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln34_2_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="13" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln37_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="0"/>
<pin id="597" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln39_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="11" slack="1"/>
<pin id="601" dir="0" index="1" bw="6" slack="0"/>
<pin id="602" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="empty_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="11" slack="0"/>
<pin id="606" dir="0" index="1" bw="11" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln34_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="13" slack="0"/>
<pin id="612" dir="0" index="1" bw="11" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln34_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln37_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="12" slack="0"/>
<pin id="624" dir="0" index="1" bw="12" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln34_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="0" index="2" bw="6" slack="0"/>
<pin id="632" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln34_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="2" slack="0"/>
<pin id="639" dir="0" index="2" bw="2" slack="0"/>
<pin id="640" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="xor_ln34_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln42_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="6" slack="0"/>
<pin id="652" dir="0" index="1" bw="6" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="and_ln34_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln37_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="or_ln37_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="select_ln37_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="0" index="2" bw="6" slack="0"/>
<pin id="678" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="select_ln37_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="6" slack="0"/>
<pin id="685" dir="0" index="2" bw="6" slack="0"/>
<pin id="686" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln44_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="6" slack="0"/>
<pin id="692" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln46_2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="0" index="1" bw="3" slack="0"/>
<pin id="697" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_2/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln42_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="add_ln37_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="12" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="select_ln37_4_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="0" index="2" bw="12" slack="0"/>
<pin id="716" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_4/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln34_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="2" slack="1"/>
<pin id="722" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/5 "/>
</bind>
</comp>

<comp id="723" class="1004" name="mul_ln34_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="2" slack="0"/>
<pin id="725" dir="0" index="1" bw="22" slack="0"/>
<pin id="726" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="select_ln34_2_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="0" index="1" bw="1" slack="2"/>
<pin id="732" dir="0" index="2" bw="1" slack="1"/>
<pin id="733" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_2/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="select_ln34_3_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="0" index="1" bw="11" slack="2"/>
<pin id="737" dir="0" index="2" bw="11" slack="1"/>
<pin id="738" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_3/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln37_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="6" slack="1"/>
<pin id="741" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_2/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln39_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="11" slack="2"/>
<pin id="744" dir="0" index="1" bw="6" slack="0"/>
<pin id="745" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="p_mid13_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="11" slack="0"/>
<pin id="749" dir="0" index="1" bw="11" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_mid13/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln37_2_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="0" index="2" bw="1" slack="0"/>
<pin id="757" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_2/5 "/>
</bind>
</comp>

<comp id="760" class="1004" name="select_ln37_3_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="0" index="1" bw="11" slack="0"/>
<pin id="763" dir="0" index="2" bw="11" slack="0"/>
<pin id="764" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_3/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sext_ln49_1_mid2_v_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="22" slack="0"/>
<pin id="769" dir="0" index="1" bw="11" slack="0"/>
<pin id="770" dir="0" index="2" bw="1" slack="0"/>
<pin id="771" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln49_1_mid2_v/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sext_ln37_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="22" slack="0"/>
<pin id="777" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="sext_ln42_mid2_v_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="20" slack="0"/>
<pin id="781" dir="0" index="1" bw="11" slack="0"/>
<pin id="782" dir="0" index="2" bw="1" slack="0"/>
<pin id="783" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln42_mid2_v/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sext_ln42_mid2_v_cast_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="20" slack="0"/>
<pin id="789" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_mid2_v_cast/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sext_ln46_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="7" slack="1"/>
<pin id="793" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln46_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="7" slack="0"/>
<pin id="796" dir="0" index="1" bw="11" slack="2"/>
<pin id="797" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="icmp_ln46_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="12" slack="0"/>
<pin id="801" dir="0" index="1" bw="12" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="or_ln46_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="13" slack="0"/>
<pin id="813" dir="0" index="1" bw="12" slack="0"/>
<pin id="814" dir="0" index="2" bw="1" slack="0"/>
<pin id="815" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="zext_ln49_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="13" slack="0"/>
<pin id="821" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln49_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="22" slack="0"/>
<pin id="825" dir="0" index="1" bw="13" slack="0"/>
<pin id="826" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="add_ln49_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="23" slack="0"/>
<pin id="831" dir="0" index="1" bw="20" slack="0"/>
<pin id="832" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln34_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="23" slack="1"/>
<pin id="837" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="add_ln34_1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="23" slack="0"/>
<pin id="840" dir="0" index="1" bw="64" slack="5"/>
<pin id="841" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/6 "/>
</bind>
</comp>

<comp id="843" class="1004" name="sext_ln49_1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="23" slack="1"/>
<pin id="845" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_1/6 "/>
</bind>
</comp>

<comp id="846" class="1004" name="add_ln49_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="23" slack="0"/>
<pin id="848" dir="0" index="1" bw="64" slack="0"/>
<pin id="849" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_2/6 "/>
</bind>
</comp>

<comp id="852" class="1004" name="trunc_ln1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="63" slack="0"/>
<pin id="854" dir="0" index="1" bw="64" slack="0"/>
<pin id="855" dir="0" index="2" bw="1" slack="0"/>
<pin id="856" dir="0" index="3" bw="7" slack="0"/>
<pin id="857" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/6 "/>
</bind>
</comp>

<comp id="862" class="1004" name="sext_ln49_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="63" slack="0"/>
<pin id="864" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/6 "/>
</bind>
</comp>

<comp id="866" class="1004" name="fm_addr_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="0"/>
<pin id="868" dir="0" index="1" bw="63" slack="0"/>
<pin id="869" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_addr/6 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln47_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="2" slack="10"/>
<pin id="874" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/14 "/>
</bind>
</comp>

<comp id="875" class="1004" name="zext_ln47_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="6" slack="10"/>
<pin id="877" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/14 "/>
</bind>
</comp>

<comp id="878" class="1004" name="zext_ln37_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="1"/>
<pin id="880" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/15 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln47_2_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="6" slack="11"/>
<pin id="883" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/15 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln47_3_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="13" slack="0"/>
<pin id="886" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_3/15 "/>
</bind>
</comp>

<comp id="888" class="1004" name="conv_bias_buf_V_0_1_load_load_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="4"/>
<pin id="890" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_0_1_load/16 "/>
</bind>
</comp>

<comp id="892" class="1004" name="conv_bias_buf_V_1_1_load_load_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="16" slack="4"/>
<pin id="894" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_1_1_load/16 "/>
</bind>
</comp>

<comp id="896" class="1004" name="conv_bias_buf_V_2_1_load_load_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="4"/>
<pin id="898" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_2_1_load/16 "/>
</bind>
</comp>

<comp id="900" class="1004" name="conv_bias_buf_V_3_1_load_load_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="4"/>
<pin id="902" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_3_1_load/16 "/>
</bind>
</comp>

<comp id="904" class="1004" name="add_ln55_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="6" slack="2"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/16 "/>
</bind>
</comp>

<comp id="909" class="1004" name="store_ln77_store_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="0"/>
<pin id="911" dir="0" index="1" bw="16" slack="65"/>
<pin id="912" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/77 "/>
</bind>
</comp>

<comp id="914" class="1004" name="store_ln77_store_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="16" slack="0"/>
<pin id="916" dir="0" index="1" bw="16" slack="65"/>
<pin id="917" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/77 "/>
</bind>
</comp>

<comp id="919" class="1004" name="store_ln77_store_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="0"/>
<pin id="921" dir="0" index="1" bw="16" slack="65"/>
<pin id="922" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/77 "/>
</bind>
</comp>

<comp id="924" class="1004" name="store_ln77_store_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="16" slack="0"/>
<pin id="926" dir="0" index="1" bw="16" slack="65"/>
<pin id="927" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/77 "/>
</bind>
</comp>

<comp id="929" class="1007" name="grp_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="5" slack="0"/>
<pin id="931" dir="0" index="1" bw="11" slack="0"/>
<pin id="932" dir="0" index="2" bw="11" slack="0"/>
<pin id="933" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln52/3 add_ln52_1/3 "/>
</bind>
</comp>

<comp id="938" class="1007" name="grp_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="2" slack="0"/>
<pin id="940" dir="0" index="1" bw="8" slack="0"/>
<pin id="941" dir="0" index="2" bw="6" slack="0"/>
<pin id="942" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln47/14 add_ln47/14 "/>
</bind>
</comp>

<comp id="946" class="1007" name="grp_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="0"/>
<pin id="948" dir="0" index="1" bw="13" slack="0"/>
<pin id="949" dir="0" index="2" bw="6" slack="0"/>
<pin id="950" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln37/15 add_ln47_1/15 "/>
</bind>
</comp>

<comp id="955" class="1005" name="conv_bias_buf_V_0_1_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="4"/>
<pin id="957" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_0_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="conv_bias_buf_V_1_1_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="4"/>
<pin id="963" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_1_1 "/>
</bind>
</comp>

<comp id="967" class="1005" name="conv_bias_buf_V_2_1_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="16" slack="4"/>
<pin id="969" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_2_1 "/>
</bind>
</comp>

<comp id="973" class="1005" name="conv_bias_buf_V_3_1_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="16" slack="4"/>
<pin id="975" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_3_1 "/>
</bind>
</comp>

<comp id="979" class="1005" name="output_feature_map_read_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="64" slack="8"/>
<pin id="981" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="output_feature_map_read "/>
</bind>
</comp>

<comp id="984" class="1005" name="layer_bias_read_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="64" slack="4"/>
<pin id="986" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="layer_bias_read "/>
</bind>
</comp>

<comp id="989" class="1005" name="layer_weights_read_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="64" slack="4"/>
<pin id="991" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="layer_weights_read "/>
</bind>
</comp>

<comp id="994" class="1005" name="input_feature_map_read_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="64" slack="5"/>
<pin id="996" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="input_feature_map_read "/>
</bind>
</comp>

<comp id="999" class="1005" name="add_ln52_2_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="10" slack="0"/>
<pin id="1001" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln52_2 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="icmp_ln55_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="select_ln52_1_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="5" slack="0"/>
<pin id="1014" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln52_1 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="trunc_ln52_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="4" slack="7"/>
<pin id="1020" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln52 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="select_ln52_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="6" slack="2"/>
<pin id="1025" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln52 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="add_ln52_1_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="11" slack="1"/>
<pin id="1030" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln52_1 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="trunc_ln28_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="5" slack="6"/>
<pin id="1037" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="zext_ln46_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="12" slack="2"/>
<pin id="1042" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="p_mid126_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="2"/>
<pin id="1047" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_mid126 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="add_ln34_2_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="13" slack="0"/>
<pin id="1052" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34_2 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="add_ln39_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="11" slack="1"/>
<pin id="1057" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="empty_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="1"/>
<pin id="1062" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1065" class="1005" name="icmp_ln34_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="1"/>
<pin id="1067" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="icmp_ln37_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="1"/>
<pin id="1071" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="select_ln34_1_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="2" slack="0"/>
<pin id="1077" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln34_1 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="and_ln34_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="1"/>
<pin id="1084" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln34 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="add_ln37_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="6" slack="1"/>
<pin id="1090" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="select_ln37_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="6" slack="11"/>
<pin id="1095" dir="1" index="1" bw="6" slack="11"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="select_ln37_1_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="6" slack="0"/>
<pin id="1100" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln37_1 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="add_ln46_2_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="7" slack="1"/>
<pin id="1106" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_2 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="add_ln42_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="6" slack="0"/>
<pin id="1111" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="select_ln37_4_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="12" slack="0"/>
<pin id="1116" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="select_ln37_4 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="mul_ln34_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="23" slack="1"/>
<pin id="1121" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="or_ln46_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="1"/>
<pin id="1126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln46 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="add_ln49_1_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="23" slack="1"/>
<pin id="1130" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_1 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="fm_addr_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="16" slack="1"/>
<pin id="1135" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr "/>
</bind>
</comp>

<comp id="1139" class="1005" name="add_ln47_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="8" slack="1"/>
<pin id="1141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="fm_addr_read_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="16" slack="1"/>
<pin id="1146" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr_read "/>
</bind>
</comp>

<comp id="1161" class="1005" name="add_ln55_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="6" slack="1"/>
<pin id="1163" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="203"><net_src comp="12" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="54" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="54" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="52" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="146" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="150" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="224" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="56" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="62" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="64" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="317" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="328"><net_src comp="96" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="98" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="100" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="64" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="58" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="391"><net_src comp="384" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="402"><net_src comp="166" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="415"><net_src comp="162" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="416"><net_src comp="2" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="417"><net_src comp="164" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="418"><net_src comp="170" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="419"><net_src comp="172" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="420"><net_src comp="174" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="421"><net_src comp="176" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="422"><net_src comp="178" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="423"><net_src comp="180" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="424"><net_src comp="182" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="425"><net_src comp="184" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="426"><net_src comp="186" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="427"><net_src comp="188" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="428"><net_src comp="190" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="429"><net_src comp="192" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="430"><net_src comp="194" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="431"><net_src comp="196" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="432"><net_src comp="198" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="442"><net_src comp="168" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="0" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="164" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="445"><net_src comp="170" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="446"><net_src comp="172" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="447"><net_src comp="174" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="448"><net_src comp="176" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="449"><net_src comp="178" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="450"><net_src comp="180" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="451"><net_src comp="182" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="452"><net_src comp="184" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="453"><net_src comp="186" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="454"><net_src comp="188" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="455"><net_src comp="190" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="456"><net_src comp="192" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="457"><net_src comp="194" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="458"><net_src comp="196" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="459"><net_src comp="198" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="463"><net_src comp="403" pin="10"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="403" pin="10"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="403" pin="10"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="403" pin="10"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="460" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="392" pin=4"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="403" pin=3"/></net>

<net id="485"><net_src comp="464" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="392" pin=5"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="403" pin=4"/></net>

<net id="491"><net_src comp="468" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="392" pin=6"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="403" pin=5"/></net>

<net id="497"><net_src comp="472" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="392" pin=7"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="403" pin=6"/></net>

<net id="504"><net_src comp="295" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="66" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="295" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="68" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="306" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="70" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="317" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="72" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="512" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="306" pin="4"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="64" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="542"><net_src comp="313" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="549"><net_src comp="536" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="88" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="546" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="90" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="546" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="92" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="558" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="550" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="566" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="94" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="329" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="102" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="362" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="595" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="599" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="94" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="329" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="110" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="340" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="112" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="351" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="114" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="64" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="362" pin="4"/><net_sink comp="628" pin=2"/></net>

<net id="641"><net_src comp="622" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="616" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="340" pin="4"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="622" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="116" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="373" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="118" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="644" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="628" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="120" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="656" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="622" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="668" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="64" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="373" pin="4"/><net_sink comp="674" pin=2"/></net>

<net id="687"><net_src comp="656" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="662" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="628" pin="3"/><net_sink comp="682" pin=2"/></net>

<net id="693"><net_src comp="674" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="690" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="122" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="674" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="120" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="351" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="124" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="717"><net_src comp="622" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="124" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="706" pin="2"/><net_sink comp="712" pin=2"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="126" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="746"><net_src comp="739" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="94" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="758"><net_src comp="747" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="759"><net_src comp="729" pin="3"/><net_sink comp="753" pin=2"/></net>

<net id="765"><net_src comp="742" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="766"><net_src comp="734" pin="3"/><net_sink comp="760" pin=2"/></net>

<net id="772"><net_src comp="128" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="760" pin="3"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="130" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="778"><net_src comp="767" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="784"><net_src comp="132" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="760" pin="3"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="134" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="790"><net_src comp="779" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="798"><net_src comp="791" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="803"><net_src comp="794" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="136" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="753" pin="3"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="138" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="794" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="140" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="822"><net_src comp="811" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="775" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="819" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="823" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="787" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="842"><net_src comp="835" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="850"><net_src comp="843" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="838" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="858"><net_src comp="142" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="846" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="860"><net_src comp="12" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="861"><net_src comp="144" pin="0"/><net_sink comp="852" pin=3"/></net>

<net id="865"><net_src comp="852" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="0" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="862" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="887"><net_src comp="884" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="891"><net_src comp="888" pin="1"/><net_sink comp="403" pin=3"/></net>

<net id="895"><net_src comp="892" pin="1"/><net_sink comp="403" pin=4"/></net>

<net id="899"><net_src comp="896" pin="1"/><net_sink comp="403" pin=5"/></net>

<net id="903"><net_src comp="900" pin="1"/><net_sink comp="403" pin=6"/></net>

<net id="908"><net_src comp="120" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="913"><net_src comp="472" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="918"><net_src comp="468" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="923"><net_src comp="464" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="928"><net_src comp="460" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="934"><net_src comp="543" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="82" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="936"><net_src comp="84" pin="0"/><net_sink comp="929" pin=2"/></net>

<net id="937"><net_src comp="929" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="943"><net_src comp="872" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="148" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="945"><net_src comp="875" pin="1"/><net_sink comp="938" pin=2"/></net>

<net id="951"><net_src comp="878" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="158" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="881" pin="1"/><net_sink comp="946" pin=2"/></net>

<net id="954"><net_src comp="946" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="958"><net_src comp="200" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="964"><net_src comp="204" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="970"><net_src comp="208" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="972"><net_src comp="967" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="976"><net_src comp="212" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="982"><net_src comp="228" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="987"><net_src comp="234" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="403" pin=8"/></net>

<net id="992"><net_src comp="240" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="403" pin=7"/></net>

<net id="997"><net_src comp="246" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="1002"><net_src comp="500" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1010"><net_src comp="518" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1015"><net_src comp="524" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1021"><net_src comp="532" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="433" pin=4"/></net>

<net id="1026"><net_src comp="536" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1031"><net_src comp="929" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1033"><net_src comp="1028" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1034"><net_src comp="1028" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1038"><net_src comp="546" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="433" pin=5"/></net>

<net id="1043"><net_src comp="580" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1048"><net_src comp="584" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1053"><net_src comp="589" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="1058"><net_src comp="599" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="1063"><net_src comp="604" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="1068"><net_src comp="610" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1072"><net_src comp="622" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1074"><net_src comp="1069" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1078"><net_src comp="636" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="1080"><net_src comp="1075" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1081"><net_src comp="1075" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1085"><net_src comp="656" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1091"><net_src comp="662" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1096"><net_src comp="674" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1101"><net_src comp="682" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1107"><net_src comp="694" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1112"><net_src comp="700" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="1117"><net_src comp="712" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1122"><net_src comp="723" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1127"><net_src comp="805" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1131"><net_src comp="829" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1136"><net_src comp="866" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="1142"><net_src comp="938" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1147"><net_src comp="259" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1164"><net_src comp="904" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="317" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {20 21 24 25 28 29 32 33 36 37 40 41 44 45 48 49 52 53 56 57 60 61 64 65 68 69 72 73 76 77 80 81 }
 - Input state : 
	Port: tiled_conv : fm | {7 8 9 10 11 12 13 14 }
	Port: tiled_conv : wt | {16 17 20 21 24 25 28 29 32 33 36 37 40 41 44 45 48 49 52 53 56 57 60 61 64 65 68 69 72 73 76 77 }
	Port: tiled_conv : input_feature_map | {1 }
	Port: tiled_conv : layer_weights | {1 }
	Port: tiled_conv : layer_bias | {1 }
	Port: tiled_conv : output_feature_map | {1 }
  - Chain level:
	State 1
		conv_out_buf_V_addr : 1
		store_ln731 : 2
	State 2
		add_ln52_2 : 1
		icmp_ln52 : 1
		br_ln52 : 2
		add_ln52 : 1
		icmp_ln55 : 1
		select_ln52_1 : 2
		trunc_ln52 : 3
	State 3
		mul_ln52 : 1
		add_ln52_1 : 2
		trunc_ln28 : 1
		shl_ln : 2
		shl_ln28_1 : 2
		zext_ln28 : 3
		zext_ln28_1 : 3
		add_ln46_1 : 4
		zext_ln46 : 5
		p_mid126 : 3
	State 4
		add_ln34_2 : 1
		zext_ln37 : 1
		add_ln39 : 2
		empty : 3
		icmp_ln34 : 1
		br_ln34 : 2
		add_ln34 : 1
		icmp_ln37 : 1
		select_ln34 : 2
		select_ln34_1 : 2
		xor_ln34 : 2
		icmp_ln42 : 1
		and_ln34 : 2
		add_ln37 : 3
		or_ln37 : 2
		select_ln37 : 2
		select_ln37_1 : 2
		zext_ln44 : 3
		add_ln46_2 : 4
		add_ln42 : 3
		add_ln37_1 : 1
		select_ln37_4 : 2
	State 5
		mul_ln34 : 1
		add_ln39_1 : 1
		p_mid13 : 2
		select_ln37_2 : 3
		select_ln37_3 : 2
		sext_ln49_1_mid2_v : 3
		sext_ln37 : 4
		sext_ln42_mid2_v : 3
		sext_ln42_mid2_v_cast : 4
		add_ln46 : 1
		icmp_ln46 : 2
		or_ln46 : 4
		br_ln46 : 4
		tmp_2 : 2
		zext_ln49 : 3
		add_ln49 : 5
		add_ln49_1 : 6
	State 6
		add_ln34_1 : 1
		add_ln49_2 : 2
		trunc_ln1 : 3
		sext_ln49 : 4
		fm_addr : 5
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		mul_ln47 : 1
		add_ln47 : 2
	State 15
		mul_ln37 : 1
		add_ln47_1 : 2
		zext_ln47_3 : 3
		conv_in_buf_V_addr : 4
		storemerge : 1
		store_ln47 : 5
	State 16
		call_ret : 1
	State 17
		conv_bias_buf_V_0 : 1
		conv_bias_buf_V_1 : 1
		conv_bias_buf_V_2 : 1
		conv_bias_buf_V_3 : 1
	State 18
	State 19
	State 20
	State 21
		conv_bias_buf_V_0_2 : 1
		conv_bias_buf_V_1_2 : 1
		conv_bias_buf_V_2_2 : 1
		conv_bias_buf_V_3_2 : 1
	State 22
	State 23
	State 24
	State 25
		conv_bias_buf_V_0_3 : 1
		conv_bias_buf_V_1_3 : 1
		conv_bias_buf_V_2_3 : 1
		conv_bias_buf_V_3_3 : 1
	State 26
	State 27
	State 28
	State 29
		conv_bias_buf_V_0_4 : 1
		conv_bias_buf_V_1_4 : 1
		conv_bias_buf_V_2_4 : 1
		conv_bias_buf_V_3_4 : 1
	State 30
	State 31
	State 32
	State 33
		conv_bias_buf_V_0_5 : 1
		conv_bias_buf_V_1_5 : 1
		conv_bias_buf_V_2_5 : 1
		conv_bias_buf_V_3_5 : 1
	State 34
	State 35
	State 36
	State 37
		conv_bias_buf_V_0_6 : 1
		conv_bias_buf_V_1_6 : 1
		conv_bias_buf_V_2_6 : 1
		conv_bias_buf_V_3_6 : 1
	State 38
	State 39
	State 40
	State 41
		conv_bias_buf_V_0_7 : 1
		conv_bias_buf_V_1_7 : 1
		conv_bias_buf_V_2_7 : 1
		conv_bias_buf_V_3_7 : 1
	State 42
	State 43
	State 44
	State 45
		conv_bias_buf_V_0_8 : 1
		conv_bias_buf_V_1_8 : 1
		conv_bias_buf_V_2_8 : 1
		conv_bias_buf_V_3_8 : 1
	State 46
	State 47
	State 48
	State 49
		conv_bias_buf_V_0_9 : 1
		conv_bias_buf_V_1_9 : 1
		conv_bias_buf_V_2_9 : 1
		conv_bias_buf_V_3_9 : 1
	State 50
	State 51
	State 52
	State 53
		conv_bias_buf_V_0_10 : 1
		conv_bias_buf_V_1_10 : 1
		conv_bias_buf_V_2_10 : 1
		conv_bias_buf_V_3_10 : 1
	State 54
	State 55
	State 56
	State 57
		conv_bias_buf_V_0_11 : 1
		conv_bias_buf_V_1_11 : 1
		conv_bias_buf_V_2_11 : 1
		conv_bias_buf_V_3_11 : 1
	State 58
	State 59
	State 60
	State 61
		conv_bias_buf_V_0_12 : 1
		conv_bias_buf_V_1_12 : 1
		conv_bias_buf_V_2_12 : 1
		conv_bias_buf_V_3_12 : 1
	State 62
	State 63
	State 64
	State 65
		conv_bias_buf_V_0_13 : 1
		conv_bias_buf_V_1_13 : 1
		conv_bias_buf_V_2_13 : 1
		conv_bias_buf_V_3_13 : 1
	State 66
	State 67
	State 68
	State 69
		conv_bias_buf_V_0_14 : 1
		conv_bias_buf_V_1_14 : 1
		conv_bias_buf_V_2_14 : 1
		conv_bias_buf_V_3_14 : 1
	State 70
	State 71
	State 72
	State 73
		conv_bias_buf_V_0_15 : 1
		conv_bias_buf_V_1_15 : 1
		conv_bias_buf_V_2_15 : 1
		conv_bias_buf_V_3_15 : 1
	State 74
	State 75
	State 76
	State 77
		conv_bias_buf_V_0_16 : 1
		conv_bias_buf_V_1_16 : 1
		conv_bias_buf_V_2_16 : 1
		conv_bias_buf_V_3_16 : 1
		store_ln77 : 2
		store_ln77 : 2
		store_ln77 : 2
		store_ln77 : 2
	State 78
	State 79
	State 80
	State 81


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |           grp_conv_7x7_fu_392          |   148   | 33.3437 |   9567  |  18453  |
|   call   | grp_load_layer_params_from_DRAM_fu_403 |    0    |   7.94  |   371   |   573   |
|          |  grp_store_output_tile_to_DRAM_fu_433  |    2    |  3.176  |   311   |   625   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            add_ln52_2_fu_500           |    0    |    0    |    0    |    13   |
|          |             add_ln52_fu_512            |    0    |    0    |    0    |    13   |
|          |            add_ln46_1_fu_574           |    0    |    0    |    0    |    13   |
|          |            add_ln34_2_fu_589           |    0    |    0    |    0    |    14   |
|          |             add_ln39_fu_599            |    0    |    0    |    0    |    12   |
|          |             add_ln34_fu_616            |    0    |    0    |    0    |    10   |
|          |             add_ln37_fu_662            |    0    |    0    |    0    |    14   |
|          |            add_ln46_2_fu_694           |    0    |    0    |    0    |    14   |
|    add   |             add_ln42_fu_700            |    0    |    0    |    0    |    14   |
|          |            add_ln37_1_fu_706           |    0    |    0    |    0    |    12   |
|          |            add_ln39_1_fu_742           |    0    |    0    |    0    |    12   |
|          |             add_ln46_fu_794            |    0    |    0    |    0    |    12   |
|          |             add_ln49_fu_823            |    0    |    0    |    0    |    23   |
|          |            add_ln49_1_fu_829           |    0    |    0    |    0    |    23   |
|          |            add_ln34_1_fu_838           |    0    |    0    |    0    |    71   |
|          |            add_ln49_2_fu_846           |    0    |    0    |    0    |    71   |
|          |             add_ln55_fu_904            |    0    |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            icmp_ln52_fu_506            |    0    |    0    |    0    |    11   |
|          |            icmp_ln55_fu_518            |    0    |    0    |    0    |    10   |
|          |             p_mid126_fu_584            |    0    |    0    |    0    |    11   |
|          |              empty_fu_604              |    0    |    0    |    0    |    11   |
|   icmp   |            icmp_ln34_fu_610            |    0    |    0    |    0    |    12   |
|          |            icmp_ln37_fu_622            |    0    |    0    |    0    |    12   |
|          |            icmp_ln42_fu_650            |    0    |    0    |    0    |    10   |
|          |             p_mid13_fu_747             |    0    |    0    |    0    |    11   |
|          |            icmp_ln46_fu_799            |    0    |    0    |    0    |    12   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |          select_ln52_1_fu_524          |    0    |    0    |    0    |    5    |
|          |           select_ln52_fu_536           |    0    |    0    |    0    |    6    |
|          |           select_ln34_fu_628           |    0    |    0    |    0    |    6    |
|          |          select_ln34_1_fu_636          |    0    |    0    |    0    |    2    |
|          |           select_ln37_fu_674           |    0    |    0    |    0    |    6    |
|  select  |          select_ln37_1_fu_682          |    0    |    0    |    0    |    6    |
|          |          select_ln37_4_fu_712          |    0    |    0    |    0    |    12   |
|          |          select_ln34_2_fu_729          |    0    |    0    |    0    |    2    |
|          |          select_ln34_3_fu_734          |    0    |    0    |    0    |    11   |
|          |          select_ln37_2_fu_753          |    0    |    0    |    0    |    2    |
|          |          select_ln37_3_fu_760          |    0    |    0    |    0    |    11   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    mul   |             mul_ln34_fu_723            |    0    |    0    |    0    |    24   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    or    |             or_ln37_fu_668             |    0    |    0    |    0    |    2    |
|          |             or_ln46_fu_805             |    0    |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |               grp_fu_929               |    1    |    0    |    0    |    0    |
|  muladd  |               grp_fu_938               |    1    |    0    |    0    |    0    |
|          |               grp_fu_946               |    1    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|    xor   |             xor_ln34_fu_644            |    0    |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|---------|
|    and   |             and_ln34_fu_656            |    0    |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |   output_feature_map_read_read_fu_228  |    0    |    0    |    0    |    0    |
|          |       layer_bias_read_read_fu_234      |    0    |    0    |    0    |    0    |
|   read   |     layer_weights_read_read_fu_240     |    0    |    0    |    0    |    0    |
|          |   input_feature_map_read_read_fu_246   |    0    |    0    |    0    |    0    |
|          |        fm_addr_read_read_fu_259        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|  readreq |           grp_readreq_fu_252           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |               grp_fu_460               |    0    |    0    |    0    |    0    |
|extractvalue|               grp_fu_464               |    0    |    0    |    0    |    0    |
|          |               grp_fu_468               |    0    |    0    |    0    |    0    |
|          |               grp_fu_472               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   trunc  |            trunc_ln52_fu_532           |    0    |    0    |    0    |    0    |
|          |            trunc_ln28_fu_546           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            zext_ln52_fu_543            |    0    |    0    |    0    |    0    |
|          |            zext_ln28_fu_566            |    0    |    0    |    0    |    0    |
|          |           zext_ln28_1_fu_570           |    0    |    0    |    0    |    0    |
|          |            zext_ln46_fu_580            |    0    |    0    |    0    |    0    |
|          |            zext_ln37_fu_595            |    0    |    0    |    0    |    0    |
|          |            zext_ln44_fu_690            |    0    |    0    |    0    |    0    |
|          |            zext_ln34_fu_720            |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln37_2_fu_739           |    0    |    0    |    0    |    0    |
|          |            zext_ln49_fu_819            |    0    |    0    |    0    |    0    |
|          |           zext_ln34_1_fu_835           |    0    |    0    |    0    |    0    |
|          |            zext_ln47_fu_872            |    0    |    0    |    0    |    0    |
|          |           zext_ln47_1_fu_875           |    0    |    0    |    0    |    0    |
|          |           zext_ln37_1_fu_878           |    0    |    0    |    0    |    0    |
|          |           zext_ln47_2_fu_881           |    0    |    0    |    0    |    0    |
|          |           zext_ln47_3_fu_884           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |              shl_ln_fu_550             |    0    |    0    |    0    |    0    |
|          |            shl_ln28_1_fu_558           |    0    |    0    |    0    |    0    |
|bitconcatenate|        sext_ln49_1_mid2_v_fu_767       |    0    |    0    |    0    |    0    |
|          |         sext_ln42_mid2_v_fu_779        |    0    |    0    |    0    |    0    |
|          |              tmp_2_fu_811              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            sext_ln37_fu_775            |    0    |    0    |    0    |    0    |
|          |      sext_ln42_mid2_v_cast_fu_787      |    0    |    0    |    0    |    0    |
|   sext   |            sext_ln46_fu_791            |    0    |    0    |    0    |    0    |
|          |           sext_ln49_1_fu_843           |    0    |    0    |    0    |    0    |
|          |            sext_ln49_fu_862            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|partselect|            trunc_ln1_fu_852            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |   153   | 44.4597 |  10249  |  20207  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
| conv_in_buf_V|    8   |    0   |    0   |
|conv_out_buf_V|    2   |    0   |    0   |
| conv_wt_buf_V|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   11   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln34_2_reg_1050      |   13   |
|       add_ln37_reg_1088       |    6   |
|       add_ln39_reg_1055       |   11   |
|       add_ln42_reg_1109       |    6   |
|      add_ln46_2_reg_1104      |    7   |
|       add_ln47_reg_1139       |    8   |
|      add_ln49_1_reg_1128      |   23   |
|      add_ln52_1_reg_1028      |   11   |
|       add_ln52_2_reg_999      |   10   |
|       add_ln55_reg_1161       |    6   |
|       and_ln34_reg_1082       |    1   |
|           c_reg_336           |    2   |
|  conv_bias_buf_V_0_1_reg_955  |   16   |
|  conv_bias_buf_V_1_1_reg_961  |   16   |
|  conv_bias_buf_V_2_1_reg_967  |   16   |
|  conv_bias_buf_V_3_1_reg_973  |   16   |
|         empty_reg_1060        |    1   |
|     fm_addr_read_reg_1144     |   16   |
|        fm_addr_reg_1133       |   16   |
|           i_reg_358           |    6   |
|       icmp_ln34_reg_1065      |    1   |
|       icmp_ln37_reg_1069      |    1   |
|       icmp_ln55_reg_1007      |    1   |
|    indvar_flatten38_reg_325   |   13   |
|    indvar_flatten49_reg_291   |   10   |
|     indvar_flatten_reg_347    |   12   |
| input_feature_map_read_reg_994|   64   |
|           j_reg_369           |    6   |
|    layer_bias_read_reg_984    |   64   |
|   layer_weights_read_reg_989  |   64   |
|       mul_ln34_reg_1119       |   23   |
|        or_ln46_reg_1124       |    1   |
|output_feature_map_read_reg_979|   64   |
|       p_mid126_reg_1045       |    1   |
|            reg_476            |   16   |
|            reg_482            |   16   |
|            reg_488            |   16   |
|            reg_494            |   16   |
|     select_ln34_1_reg_1075    |    2   |
|     select_ln37_1_reg_1098    |    6   |
|     select_ln37_4_reg_1114    |   12   |
|      select_ln37_reg_1093     |    6   |
|     select_ln52_1_reg_1012    |    5   |
|      select_ln52_reg_1023     |    6   |
|       storemerge_reg_380      |   16   |
|           ti_reg_302          |    5   |
|           tj_reg_313          |    6   |
|      trunc_ln28_reg_1035      |    5   |
|      trunc_ln52_reg_1018      |    4   |
|       zext_ln46_reg_1040      |   12   |
+-------------------------------+--------+
|             Total             |   681  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
|               tj_reg_313               |  p0  |   2  |   6  |   12   ||    9    |
| grp_load_layer_params_from_DRAM_fu_403 |  p3  |   2  |  16  |   32   ||    9    |
| grp_load_layer_params_from_DRAM_fu_403 |  p4  |   2  |  16  |   32   ||    9    |
| grp_load_layer_params_from_DRAM_fu_403 |  p5  |   2  |  16  |   32   ||    9    |
| grp_load_layer_params_from_DRAM_fu_403 |  p6  |   2  |  16  |   32   ||    9    |
| grp_load_layer_params_from_DRAM_fu_403 |  p9  |  16  |   4  |   64   ||    31   |
|  grp_store_output_tile_to_DRAM_fu_433  |  p6  |  16  |   4  |   64   ||    31   |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   268  ||  12.068 ||   107   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   153  |   44   |  10249 |  20207 |
|   Memory  |   11   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   107  |
|  Register |    -   |    -   |    -   |   681  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   11   |   153  |   56   |  10930 |  20314 |
+-----------+--------+--------+--------+--------+--------+
