[
    {
      "Path":1,
      "Startpoint": "snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg",
      "Endpoint": "snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg",
      "path_group": "sys_clk",
      "StartClock": "SYS_2x_CLK",
      "EndClock": "SYS_2x_CLK",
      "NetDelay": 0.14,
      "CLK_Period": 2.23,
      "Through": "{'snps_OCC_controller/U_clk_control_i_0/U8': 1, 'snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i': 6}",
      "NetPath": 6.57,
      "Buff_Count": 10,
      "BUFF_Delay": 2.0,
      "Inv_Count_list": 10,
      "Inv_delay_list": 2.0,
      "Buff_plus_inv_perc_list": 1.0,
      "ApproximateLOL": 6,
      "Slack": -0.43
    },
    {
      "Path":2,
      "Startpoint": "snps_OCC_controller/U_clk_control_i_0/load_n_meta_1_l_reg",
      "Endpoint": "snps_OCC_controller/U_clk_control_i_0/load_n_meta_2_l_reg",
      "path_group": "sys_clk",
      "StartClock": "SYS_2x_CLK",
      "EndClock": "SYS_2x_CLK",
      "NetDelay": 0.0,
      "CLK_Period": 2.3,
      "Through": "{'snps_OCC_controller/U_clk_control_i_0/load_n_meta_1_l_reg': 1, 'snps_OCC_controller/U_clk_control_i_0/load_n_meta_2_l_reg': 1}",
      "NetPath": 0.0,
      "Buff_Count": 0,
      "BUFF_Delay": 0.0,
      "Inv_Count_list": 0,
      "Inv_delay_list": 0.0,
      "Buff_plus_inv_perc_list": 0.0,
      "ApproximateLOL": 1,
      "Slack": -0.22
    },
    {
       "Path":3, 
      "Startpoint": "I_CLOCKING/sys_2x_rst_ff_reg",
      "Endpoint": "I_CLOCKING/sys_2x_rst_n_buf_reg",
      "path_group": "sys_clk",
      "StartClock": "SYS_2x_CLK",
      "EndClock": "SYS_2x_CLK",
      "NetDelay": 0.0,
      "CLK_Period": 2.3,
      "Through": "{'I_CLOCKING/sys_2x_rst_ff_reg/CLK(DFFARX1_HVT)': 1, 'I_CLOCKING/sys_2x_rst_n_buf_reg/D(DFFARX1_LVT)': 1}",
      "NetPath": 0.0,
      "Buff_Count": 0,
      "BUFF_Delay": 0.0,
      "Inv_Count_list": 0,
      "Inv_delay_list": 0.0,
      "Buff_plus_inv_perc_list": 0.0,
      "ApproximateLOL": 1,
      "Slack": -0.14
    },
    {
      "Path":4, 
      "Startpoint": "I_BLENDER_0/R_115",
      "Endpoint": "I_BLENDER_0/R_697",
      "StartClock": "SYS_CLK",
  "path_group": "sys_clk",
      "EndClock": "SYS_CLK",
      "NetDelay": 0.0,
      "CLK_Period": 4.6,
      "Through": "{'I_BLENDER_0/R_115/CLK(SDFFX1_LVT)': 1, 'I_BLENDER_0/R_697/D(SDFFX1_LVT)': 1, 'I_BLENDER_0/U101/A(INVX8_LVT)': 1, 'I_BLENDER_0/U1572/A1(NAND2X0_LVT)': 1, 'I_BLENDER_0/U1916/A(NBUFFX8_LVT)': 3, 'I_BLENDER_0/U2103/A1(AO21X1_LVT)': 1, 'I_BLENDER_0/U2104/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U2106/A(INVX4_LVT)': 1, 'I_BLENDER_0/U2107/A3(AO22X1_LVT)': 1, 'I_BLENDER_0/U2400/A3(AO21X1_RVT)': 1, 'I_BLENDER_0/U2659/A3(NAND3X0_LVT)': 1, 'I_BLENDER_0/U2660/A1(NAND2X0_LVT)': 1, 'I_BLENDER_0/U2676/A1(XNOR2X2_LVT)': 1, 'I_BLENDER_0/U2680/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U281/A1(AO21X1_HVT)': 1, 'I_BLENDER_0/U3223/A2(AND2X1_LVT)': 1, 'I_BLENDER_0/U361/A(INVX1_RVT)': 1, 'I_BLENDER_0/U362/A1(AO22X1_LVT)': 1, 'I_BLENDER_0/U400/A1(NAND2X0_LVT)': 1, 'I_BLENDER_0/U4637/A2(AND3X1_LVT)': 1, 'I_BLENDER_0/U4706/A1(NAND2X0_HVT)': 1, 'I_BLENDER_0/U6104/A3(OA21X1_LVT)': 1, 'I_BLENDER_0/U6107/A2(AND2X1_LVT)': 1, 'I_BLENDER_0/U6278/A(INVX1_RVT)': 1, 'I_BLENDER_0/U6279/S0(MUX21X2_LVT)': 1, 'I_BLENDER_0/U6451/A2(NAND4X0_LVT)': 1, 'I_BLENDER_0/U6453/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U903/A(INVX2_LVT)': 1}",
      "NetPath": 0.0,
      "Buff_Count": 3,
      "BUFF_Delay": 0.3,
      "Inv_Count_list": 5,
      "Inv_delay_list": 0.27,
      "Buff_plus_inv_perc_list": 13.26,
      "ApproximateLOL": 21,
      "Slack": -0.01
    },
    {
      "Path":5,
      "Startpoint": "I_BLENDER_0/R_115",
      "Endpoint": "I_BLENDER_0/R_391",
      "StartClock": "SYS_CLK",
  "path_group": "sys_clk",
      "EndClock": "SYS_CLK",
      "NetDelay": 0.0,
      "CLK_Period": 4.6,
      "Through": "{'I_BLENDER_0/R_115/CLK(SDFFX1_LVT)': 1, 'I_BLENDER_0/R_391/D(SDFFX1_LVT)': 1, 'I_BLENDER_0/U101/A(INVX8_LVT)': 1, 'I_BLENDER_0/U116/A1(XNOR2X1_RVT)': 1, 'I_BLENDER_0/U1578/A1(AO22X1_LVT)': 1, 'I_BLENDER_0/U1579/A(INVX1_RVT)': 1, 'I_BLENDER_0/U1916/A(NBUFFX8_LVT)': 1, 'I_BLENDER_0/U2103/A1(AO21X1_LVT)': 1, 'I_BLENDER_0/U2104/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U2106/A(INVX4_LVT)': 1, 'I_BLENDER_0/U2107/A3(AO22X1_LVT)': 1, 'I_BLENDER_0/U2400/A3(AO21X1_RVT)': 1, 'I_BLENDER_0/U2458/A2(MUX21X1_LVT)': 1, 'I_BLENDER_0/U2647/A2(NAND2X0_LVT)': 1, 'I_BLENDER_0/U2659/A3(NAND3X0_LVT)': 1, 'I_BLENDER_0/U2660/A1(NAND2X0_LVT)': 1, 'I_BLENDER_0/U2676/A1(XNOR2X2_LVT)': 1, 'I_BLENDER_0/U2680/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U281/A1(AO21X1_HVT)': 1, 'I_BLENDER_0/U3223/A2(AND2X1_LVT)': 1, 'I_BLENDER_0/U4637/A2(AND3X1_LVT)': 1, 'I_BLENDER_0/U4706/A1(NAND2X0_HVT)': 1, 'I_BLENDER_0/U6104/A3(OA21X1_LVT)': 1, 'I_BLENDER_0/U6107/A2(AND2X1_LVT)': 1, 'I_BLENDER_0/U6245/A1(AND2X1_LVT)': 1, 'I_BLENDER_0/U6451/A2(NAND4X0_LVT)': 1, 'I_BLENDER_0/U6453/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U903/A(INVX2_LVT)': 1}",
      "NetPath": 0.0,
      "Buff_Count": 1,
      "BUFF_Delay": 0.1,
      "Inv_Count_list": 4,
      "Inv_delay_list": 0.17,
      "Buff_plus_inv_perc_list": 6.28,
      "ApproximateLOL": 22,
      "Slack": 20
    },
    {
      "Path":6,
      "Startpoint": "snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg",
      "Endpoint": "snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg",
      "path_group": "sys_2_clk",
      "StartClock": "SYS_2x_CLK",
      "EndClock": "SYS_2x_CLK",
      "NetDelay": 0.0,
      "CLK_Period": 2.3,
      "Through": "{'snps_OCC_controller/U_clk_control_i_0/U8': 1, 'snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i': 6}",
      "NetPath": 0.0,
      "Buff_Count": 0,
      "BUFF_Delay": 0.0,
      "Inv_Count_list": 0,
      "Inv_delay_list": 0.0,
      "Buff_plus_inv_perc_list": 0.0,
      "ApproximateLOL": 6,
      "Slack": -0.23
    },
    {
      "Path":7,
      "Startpoint": "snps_OCC_controller/U_clk_control_i_0/load_n_meta_1_l_reg",
      "Endpoint": "snps_OCC_controller/U_clk_control_i_0/load_n_meta_2_l_reg",
      "path_group": "sys_2_clk",
      "StartClock": "SYS_2x_CLK",
      "EndClock": "SYS_2x_CLK",
      "NetDelay": 0.0,
      "CLK_Period": 2.3,
      "Through": "{'snps_OCC_controller/U_clk_control_i_0/load_n_meta_1_l_reg': 1, 'snps_OCC_controller/U_clk_control_i_0/load_n_meta_2_l_reg': 1}",
      "NetPath": 0.0,
      "Buff_Count": 0,
      "BUFF_Delay": 0.0,
      "Inv_Count_list": 0,
      "Inv_delay_list": 0.0,
      "Buff_plus_inv_perc_list": 0.0,
      "ApproximateLOL": 1,
      "Slack": -0.22
    },
    {
      "Path":8,
      "Startpoint": "I_CLOCKING/sys_2x_rst_ff_reg",
      "Endpoint": "I_CLOCKING/sys_2x_rst_n_buf_reg",
      "path_group": "sys_2_clk",
      "StartClock": "SYS_2x_CLK",
      "EndClock": "SYS_2x_CLK",
      "NetDelay": 0.0,
      "CLK_Period": 2.3,
      "Through": "{'I_CLOCKING/sys_2x_rst_ff_reg/CLK(DFFARX1_HVT)': 1, 'I_CLOCKING/sys_2x_rst_n_buf_reg/D(DFFARX1_LVT)': 1}",
      "NetPath": 0.0,
      "Buff_Count": 0,
      "BUFF_Delay": 0.0,
      "Inv_Count_list": 0,
      "Inv_delay_list": 0.0,
      "Buff_plus_inv_perc_list": 0.0,
      "ApproximateLOL": 1,
      "Slack": -0.14
    },
    {
      "Path":9,
      "Startpoint": "I_BLENDER_0/R_115",
      "Endpoint": "I_BLENDER_0/R_697",
      "StartClock": "SYS_2_CLK",
  "path_group": "sys_clk",
      "EndClock": "SYS_CLK",
      "NetDelay": 0.0,
      "CLK_Period": 4.6,
      "Through": "{'I_BLENDER_0/R_115/CLK(SDFFX1_LVT)': 1, 'I_BLENDER_0/R_697/D(SDFFX1_LVT)': 1, 'I_BLENDER_0/U101/A(INVX8_LVT)': 1, 'I_BLENDER_0/U1572/A1(NAND2X0_LVT)': 1, 'I_BLENDER_0/U1916/A(NBUFFX8_LVT)': 1, 'I_BLENDER_0/U2103/A1(AO21X1_LVT)': 1, 'I_BLENDER_0/U2104/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U2106/A(INVX4_LVT)': 1, 'I_BLENDER_0/U2107/A3(AO22X1_LVT)': 1, 'I_BLENDER_0/U2400/A3(AO21X1_RVT)': 1, 'I_BLENDER_0/U2659/A3(NAND3X0_LVT)': 1, 'I_BLENDER_0/U2660/A1(NAND2X0_LVT)': 1, 'I_BLENDER_0/U2676/A1(XNOR2X2_LVT)': 1, 'I_BLENDER_0/U2680/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U281/A1(AO21X1_HVT)': 1, 'I_BLENDER_0/U3223/A2(AND2X1_LVT)': 1, 'I_BLENDER_0/U361/A(INVX1_RVT)': 1, 'I_BLENDER_0/U362/A1(AO22X1_LVT)': 1, 'I_BLENDER_0/U400/A1(NAND2X0_LVT)': 1, 'I_BLENDER_0/U4637/A2(AND3X1_LVT)': 1, 'I_BLENDER_0/U4706/A1(NAND2X0_HVT)': 1, 'I_BLENDER_0/U6104/A3(OA21X1_LVT)': 1, 'I_BLENDER_0/U6107/A2(AND2X1_LVT)': 1, 'I_BLENDER_0/U6278/A(INVX1_RVT)': 1, 'I_BLENDER_0/U6279/S0(MUX21X2_LVT)': 1, 'I_BLENDER_0/U6451/A2(NAND4X0_LVT)': 1, 'I_BLENDER_0/U6453/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U903/A(INVX2_LVT)': 1}",
      "NetPath": 0.0,
      "Buff_Count": 1,
      "BUFF_Delay": 0.1,
      "Inv_Count_list": 5,
      "Inv_delay_list": 0.27,
      "Buff_plus_inv_perc_list": 8.6,
      "ApproximateLOL": 21,
      "Slack": -0.01
    },
    {
      "Path":10,
      "Startpoint": "I_BLENDER_0/R_115",
      "Endpoint": "I_BLENDER_0/R_391",
      "StartClock": "SYS_2_CLK",
  "path_group": "sys_clk",
      "EndClock": "SYS_CLK",
      "NetDelay": 0.0,
      "CLK_Period": 4.6,
      "Through": "{'I_BLENDER_0/R_115/CLK(SDFFX1_LVT)': 1, 'I_BLENDER_0/R_391/D(SDFFX1_LVT)': 1, 'I_BLENDER_0/U101/A(INVX8_LVT)': 1, 'I_BLENDER_0/U116/A1(XNOR2X1_RVT)': 1, 'I_BLENDER_0/U1578/A1(AO22X1_LVT)': 1, 'I_BLENDER_0/U1579/A(INVX1_RVT)': 1, 'I_BLENDER_0/U1916/A(NBUFFX8_LVT)': 1, 'I_BLENDER_0/U2103/A1(AO21X1_LVT)': 1, 'I_BLENDER_0/U2104/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U2106/A(INVX4_LVT)': 1, 'I_BLENDER_0/U2107/A3(AO22X1_LVT)': 1, 'I_BLENDER_0/U2400/A3(AO21X1_RVT)': 1, 'I_BLENDER_0/U2458/A2(MUX21X1_LVT)': 1, 'I_BLENDER_0/U2647/A2(NAND2X0_LVT)': 1, 'I_BLENDER_0/U2659/A3(NAND3X0_LVT)': 1, 'I_BLENDER_0/U2660/A1(NAND2X0_LVT)': 1, 'I_BLENDER_0/U2676/A1(XNOR2X2_LVT)': 1, 'I_BLENDER_0/U2680/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U281/A1(AO21X1_HVT)': 1, 'I_BLENDER_0/U3223/A2(AND2X1_LVT)': 1, 'I_BLENDER_0/U4637/A2(AND3X1_LVT)': 1, 'I_BLENDER_0/U4706/A1(NAND2X0_HVT)': 1, 'I_BLENDER_0/U6104/A3(OA21X1_LVT)': 1, 'I_BLENDER_0/U6107/A2(AND2X1_LVT)': 1, 'I_BLENDER_0/U6245/A1(AND2X1_LVT)': 1, 'I_BLENDER_0/U6451/A2(NAND4X0_LVT)': 1, 'I_BLENDER_0/U6453/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U903/A(INVX2_LVT)': 1}",
      "NetPath": 0.0,
      "Buff_Count": 1,
      "BUFF_Delay": 0.1,
      "Inv_Count_list": 4,
      "Inv_delay_list": 0.17,
      "Buff_plus_inv_perc_list": 6.28,
      "ApproximateLOL": 22,
      "Slack": 30
    },
    {
      "Path":11,
      "Startpoint": "snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg",
      "Endpoint": "snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg",
      "path_group": "sys_clk",
      "StartClock": "SYS_2x_CLK",
      "EndClock": "SYS_2x_CLK",
      "NetDelay": 0.0,
      "CLK_Period": 2.3,
      "Through": "{'snps_OCC_controller/U_clk_control_i_0/U8': 1, 'snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i': 6}",
      "NetPath": 0.0,
      "Buff_Count": 0,
      "BUFF_Delay": 0.0,
      "Inv_Count_list": 0,
      "Inv_delay_list": 0.0,
      "Buff_plus_inv_perc_list": 0.0,
      "ApproximateLOL": 6,
      "Slack": -0.23
    },
    {
      "Path":12,
      "Startpoint": "snps_OCC_controller/U_clk_control_i_0/load_n_meta_1_l_reg",
      "Endpoint": "snps_OCC_controller/U_clk_control_i_0/load_n_meta_2_l_reg",
      "path_group": "sys_2_clk",
      "StartClock": "SYS_2x_CLK",
      "EndClock": "SYS_2x_CLK",
      "NetDelay": 0.0,
      "CLK_Period": 2.3,
      "Through": "{'snps_OCC_controller/U_clk_control_i_0/load_n_meta_1_l_reg': 1, 'snps_OCC_controller/U_clk_control_i_0/load_n_meta_2_l_reg': 1}",
      "NetPath": 0.0,
      "Buff_Count": 0,
      "BUFF_Delay": 0.0,
      "Inv_Count_list": 0,
      "Inv_delay_list": 0.0,
      "Buff_plus_inv_perc_list": 0.0,
      "ApproximateLOL": 1,
      "Slack": -0.22
    },
    {
        "Path":13,
      "Startpoint": "I_CLOCKING/sys_2x_rst_ff_reg",
      "Endpoint": "I_CLOCKING/sys_2x_rst_n_buf_reg",
      "path_group": "sys_clk",
      "StartClock": "SYS_2x_CLK",
      "EndClock": "SYS_2x_CLK",
      "NetDelay": 0.0,
      "CLK_Period": 2.3,
      "Through": "{'I_CLOCKING/sys_2x_rst_ff_reg/CLK(DFFARX1_HVT)': 1, 'I_CLOCKING/sys_2x_rst_n_buf_reg/D(DFFARX1_LVT)': 1}",
      "NetPath": 0.0,
      "Buff_Count": 0,
      "BUFF_Delay": 0.0,
      "Inv_Count_list": 0,
      "Inv_delay_list": 0.0,
      "Buff_plus_inv_perc_list": 0.0,
      "ApproximateLOL": 1,
      "Slack": -0.14
    },
    {
        "Path":14,
      "Startpoint": "I_BLENDER_0/R_115",
      "Endpoint": "I_BLENDER_0/R_697",
      "StartClock": "SYS_2_CLK",
  "path_group": "sys_clk",
      "EndClock": "SYS_CLK",
      "NetDelay": 0.0,
      "CLK_Period": 4.6,
      "Through": "{'I_BLENDER_0/R_115/CLK(SDFFX1_LVT)': 1, 'I_BLENDER_0/R_697/D(SDFFX1_LVT)': 1, 'I_BLENDER_0/U101/A(INVX8_LVT)': 1, 'I_BLENDER_0/U1572/A1(NAND2X0_LVT)': 1, 'I_BLENDER_0/U1916/A(NBUFFX8_LVT)': 1, 'I_BLENDER_0/U2103/A1(AO21X1_LVT)': 1, 'I_BLENDER_0/U2104/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U2106/A(INVX4_LVT)': 1, 'I_BLENDER_0/U2107/A3(AO22X1_LVT)': 1, 'I_BLENDER_0/U2400/A3(AO21X1_RVT)': 1, 'I_BLENDER_0/U2659/A3(NAND3X0_LVT)': 1, 'I_BLENDER_0/U2660/A1(NAND2X0_LVT)': 1, 'I_BLENDER_0/U2676/A1(XNOR2X2_LVT)': 1, 'I_BLENDER_0/U2680/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U281/A1(AO21X1_HVT)': 1, 'I_BLENDER_0/U3223/A2(AND2X1_LVT)': 1, 'I_BLENDER_0/U361/A(INVX1_RVT)': 1, 'I_BLENDER_0/U362/A1(AO22X1_LVT)': 1, 'I_BLENDER_0/U400/A1(NAND2X0_LVT)': 1, 'I_BLENDER_0/U4637/A2(AND3X1_LVT)': 1, 'I_BLENDER_0/U4706/A1(NAND2X0_HVT)': 1, 'I_BLENDER_0/U6104/A3(OA21X1_LVT)': 1, 'I_BLENDER_0/U6107/A2(AND2X1_LVT)': 1, 'I_BLENDER_0/U6278/A(INVX1_RVT)': 1, 'I_BLENDER_0/U6279/S0(MUX21X2_LVT)': 1, 'I_BLENDER_0/U6451/A2(NAND4X0_LVT)': 1, 'I_BLENDER_0/U6453/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U903/A(INVX2_LVT)': 1}",
      "NetPath": 0.0,
      "Buff_Count": 1,
      "BUFF_Delay": 0.1,
      "Inv_Count_list": 5,
      "Inv_delay_list": 0.27,
      "Buff_plus_inv_perc_list": 8.6,
      "ApproximateLOL": 21,
      "Slack": -0.01
    },
    {
        "Path":15,
      "Startpoint": "I_BLENDER_0/R_115",
      "Endpoint": "I_BLENDER_0/R_391",
      "StartClock": "SYS_CLK",
  "path_group": "sys_clk",
      "EndClock": "SYS_CLK",
      "NetDelay": 2.51,
      "CLK_Period": 4.6,
      "Through": "{'I_BLENDER_0/R_115/CLK(SDFFX1_LVT)': 1, 'I_BLENDER_0/R_391/D(SDFFX1_LVT)': 1, 'I_BLENDER_0/U101/A(INVX8_LVT)': 1, 'I_BLENDER_0/U116/A1(XNOR2X1_RVT)': 1, 'I_BLENDER_0/U1578/A1(AO22X1_LVT)': 1, 'I_BLENDER_0/U1579/A(INVX1_RVT)': 1, 'I_BLENDER_0/U1916/A(NBUFFX8_LVT)': 1, 'I_BLENDER_0/U2103/A1(AO21X1_LVT)': 1, 'I_BLENDER_0/U2104/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U2106/A(INVX4_LVT)': 1, 'I_BLENDER_0/U2107/A3(AO22X1_LVT)': 1, 'I_BLENDER_0/U2400/A3(AO21X1_RVT)': 1, 'I_BLENDER_0/U2458/A2(MUX21X1_LVT)': 1, 'I_BLENDER_0/U2647/A2(NAND2X0_LVT)': 1, 'I_BLENDER_0/U2659/A3(NAND3X0_LVT)': 1, 'I_BLENDER_0/U2660/A1(NAND2X0_LVT)': 1, 'I_BLENDER_0/U2676/A1(XNOR2X2_LVT)': 1, 'I_BLENDER_0/U2680/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U281/A1(AO21X1_HVT)': 1, 'I_BLENDER_0/U3223/A2(AND2X1_LVT)': 1, 'I_BLENDER_0/U4637/A2(AND3X1_LVT)': 1, 'I_BLENDER_0/U4706/A1(NAND2X0_HVT)': 1, 'I_BLENDER_0/U6104/A3(OA21X1_LVT)': 1, 'I_BLENDER_0/U6107/A2(AND2X1_LVT)': 1, 'I_BLENDER_0/U6245/A1(AND2X1_LVT)': 1, 'I_BLENDER_0/U6451/A2(NAND4X0_LVT)': 1, 'I_BLENDER_0/U6453/A1(NAND3X0_LVT)': 1, 'I_BLENDER_0/U903/A(INVX2_LVT)': 1}",
      "NetPath": -58.37,
      "Buff_Count": 1,
      "BUFF_Delay": 0.1,
      "Inv_Count_list": 4,
      "Inv_delay_list": 0.17,
      "Buff_plus_inv_perc_list": -6.28,
      "ApproximateLOL": 22,
      "Slack": 50
    }
  ]
  