<!doctype html>
<html>
<head>
<title>DERATEEN (DDRC) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddrc.html")>DDRC Module</a> &gt; DERATEEN (DDRC) Register</p><h1>DERATEEN (DDRC) Register</h1>
<h2>DERATEEN (DDRC) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DERATEEN</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000020</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD070020 (DDRC)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Temperature Derate Enable Register</td></tr>
</table>
<p>All register fields are static, unless described otherwise in the register field description. Static registers can only be written when the controller is in reset.</p>
<h2>DERATEEN (DDRC) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>rc_derate_value</td><td class="center"> 9:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Derate value of tRC for LPDDR4<br/>- 0 - Derating uses +1.<br/>- 1 - Derating uses +2.<br/>- 2 - Derating uses +3.<br/>- 3 - Derating uses +4.<br/>The required number of cycles for derating can be determined by dividing 3.75ns by the core_ddrc_core_clk period, and rounding up the next integer.</td></tr>
<tr valign=top><td>derate_byte</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Derate byte<br/>Indicates which byte of the MRR data is used for derating. The maximum valid value depends<br/>on MEMC_DRAM_TOTAL_DATA_WIDTH.</td></tr>
<tr valign=top><td>derate_value</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Derate value<br/>- 0 - Derating uses +1.<br/>- 1 - Derating uses +2.<br/>Can be 0 or 1 for LPDDR3/LPDDR4, depending if +1.875 ns is less than a core_ddrc_core_clk period or not.</td></tr>
<tr valign=top><td>derate_enable</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enables derating<br/>- 0 - Timing parameter derating is disabled<br/>- 1 - Timing parameter derating is enabled using MR4 read value.<br/>This field must be set to '0' for non-LPDDR3/LPDDR4 mode.<br/>Programming Mode: Dynamic</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>