module decoder
(
	input wire in_1,
	input wire in_2,
	input wire in_3,
	output reg [7:0] out
);

always@(*)
	if({in_1,in_2,in_3} == 3'b000)
		out = 8'b00000001;
	else if({in_1,in_2,in_3} == 3'b001)
		out = 8'b00000010;
	else if({in_1,in_2,in_3} == 3'b010)
		out = 8'b00000100;	
	else if({in_1,in_2,in_3} == 3'b011)
		out = 8'b00001000;
	else if({in_1,in_2,in_3} == 3'b100)
		out = 8'b00010000;
	else if({in_1,in_2,in_3} == 3'b101)
		out = 8'b00100000;
	else if({in_1,in_2,in_3} == 3'b110)
		out = 8'b01000000;
	else if({in_1,in_2,in_3} == 3'b111)
		out = 8'b10000000;
	else
		out = 8'b00000001;


/* always@(*) //注意，组合逻辑电路一般使用阻塞赋值，时序逻辑电路使用非阻塞赋值
	case({in_1,in_2,in_3})
		3'b000: out = 8'b00000001;
		3'b001: out = 8'b00000010;
		3'b010: out = 8'b00000100;
		3'b011: out = 8'b00001000;
		3'b100: out = 8'b00010000;
		3'b101: out = 8'b00100000;
		3'b110: out = 8'b01000000;
		3'b111: out = 8'b10000000;
		default out = 8'b00000000;
	endcase */

endmodule