Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:39:15 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 163 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.450        0.000                      0                 9345        0.044        0.000                      0                 9345        2.927        0.000                       0                  3810  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.450        0.000                      0                 9345        0.044        0.000                      0                 9345        2.927        0.000                       0                  3810  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.580ns (35.339%)  route 2.891ns (64.661%))
  Logic Levels:           11  (CARRY8=4 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.036     0.036    fsm9/clk
    SLICE_X27Y86         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm9/out_reg[1]/Q
                         net (fo=11, routed)          0.437     0.570    fsm9/out_reg_n_0_[1]
    SLICE_X29Y86         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.121     0.691 f  fsm9/out[1]_i_3__5/O
                         net (fo=2, routed)           0.311     1.002    fsm9/out_reg[0]_2
    SLICE_X27Y86         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.117 f  fsm9/out[1]_i_2__4/O
                         net (fo=4, routed)           0.120     1.237    fsm8/out_reg[0]_7
    SLICE_X27Y85         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     1.276 f  fsm8/out[0]_i_2/O
                         net (fo=5, routed)           0.325     1.601    par_done_reg28/done_reg_0
    SLICE_X29Y80         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     1.717 f  par_done_reg28/mem_reg_0_3_0_0_i_7__0/O
                         net (fo=161, routed)         0.337     2.054    add3/mem_reg_0_3_24_24_i_18_0
    SLICE_X24Y81         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     2.232 r  add3/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.018     2.250    add3/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X24Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.488 r  add3/mem_reg_0_3_0_0_i_25/CO[7]
                         net (fo=1, routed)           0.028     2.516    add3/mem_reg_0_3_0_0_i_25_n_0
    SLICE_X24Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.602 r  add3/mem_reg_0_3_8_8_i_19/O[2]
                         net (fo=1, routed)           0.732     3.334    add4/mem_reg_0_3_24_24_i_2_1[10]
    SLICE_X33Y82         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     3.482 r  add4/mem_reg_0_3_8_8_i_16/O
                         net (fo=1, routed)           0.011     3.493    add4/mem_reg_0_3_8_8_i_16_n_0
    SLICE_X33Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.689 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.717    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X33Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.862 r  add4/mem_reg_0_3_16_16_i_2/O[5]
                         net (fo=1, routed)           0.267     4.129    A_read0_0_10/mem_reg_0_3_31_31_1[21]
    SLICE_X34Y85         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     4.230 r  A_read0_0_10/mem_reg_0_3_21_21_i_1__0/O
                         net (fo=1, routed)           0.277     4.507    x11/mem_reg_0_3_21_21/D
    SLICE_X34Y83         RAMS32                                       r  x11/mem_reg_0_3_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x11/mem_reg_0_3_21_21/WCLK
    SLICE_X34Y83         RAMS32                                       r  x11/mem_reg_0_3_21_21/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y83         RAMS32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    x11/mem_reg_0_3_21_21/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.566ns (35.713%)  route 2.819ns (64.287%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.036     0.036    fsm9/clk
    SLICE_X27Y86         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm9/out_reg[1]/Q
                         net (fo=11, routed)          0.437     0.570    fsm9/out_reg_n_0_[1]
    SLICE_X29Y86         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.121     0.691 f  fsm9/out[1]_i_3__5/O
                         net (fo=2, routed)           0.311     1.002    fsm9/out_reg[0]_2
    SLICE_X27Y86         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.117 f  fsm9/out[1]_i_2__4/O
                         net (fo=4, routed)           0.120     1.237    fsm8/out_reg[0]_7
    SLICE_X27Y85         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     1.276 f  fsm8/out[0]_i_2/O
                         net (fo=5, routed)           0.325     1.601    par_done_reg28/done_reg_0
    SLICE_X29Y80         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     1.717 f  par_done_reg28/mem_reg_0_3_0_0_i_7__0/O
                         net (fo=161, routed)         0.337     2.054    add3/mem_reg_0_3_24_24_i_18_0
    SLICE_X24Y81         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     2.232 r  add3/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.018     2.250    add3/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X24Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.488 r  add3/mem_reg_0_3_0_0_i_25/CO[7]
                         net (fo=1, routed)           0.028     2.516    add3/mem_reg_0_3_0_0_i_25_n_0
    SLICE_X24Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.602 r  add3/mem_reg_0_3_8_8_i_19/O[2]
                         net (fo=1, routed)           0.732     3.334    add4/mem_reg_0_3_24_24_i_2_1[10]
    SLICE_X33Y82         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     3.482 r  add4/mem_reg_0_3_8_8_i_16/O
                         net (fo=1, routed)           0.011     3.493    add4/mem_reg_0_3_8_8_i_16_n_0
    SLICE_X33Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.689 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.717    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X33Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.740 r  add4/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.768    add4/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X33Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.914 r  add4/mem_reg_0_3_24_24_i_2/O[7]
                         net (fo=1, routed)           0.199     4.113    A_read0_0_10/mem_reg_0_3_31_31_1[31]
    SLICE_X34Y85         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     4.176 r  A_read0_0_10/mem_reg_0_3_31_31_i_1__0/O
                         net (fo=1, routed)           0.245     4.421    x11/mem_reg_0_3_31_31/D
    SLICE_X34Y84         RAMS32                                       r  x11/mem_reg_0_3_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x11/mem_reg_0_3_31_31/WCLK
    SLICE_X34Y84         RAMS32                                       r  x11/mem_reg_0_3_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y84         RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x11/mem_reg_0_3_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_26_26/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.591ns (36.357%)  route 2.785ns (63.643%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.036     0.036    fsm9/clk
    SLICE_X27Y86         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm9/out_reg[1]/Q
                         net (fo=11, routed)          0.437     0.570    fsm9/out_reg_n_0_[1]
    SLICE_X29Y86         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.121     0.691 f  fsm9/out[1]_i_3__5/O
                         net (fo=2, routed)           0.311     1.002    fsm9/out_reg[0]_2
    SLICE_X27Y86         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.117 f  fsm9/out[1]_i_2__4/O
                         net (fo=4, routed)           0.120     1.237    fsm8/out_reg[0]_7
    SLICE_X27Y85         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     1.276 f  fsm8/out[0]_i_2/O
                         net (fo=5, routed)           0.325     1.601    par_done_reg28/done_reg_0
    SLICE_X29Y80         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     1.717 f  par_done_reg28/mem_reg_0_3_0_0_i_7__0/O
                         net (fo=161, routed)         0.337     2.054    add3/mem_reg_0_3_24_24_i_18_0
    SLICE_X24Y81         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     2.232 r  add3/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.018     2.250    add3/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X24Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.488 r  add3/mem_reg_0_3_0_0_i_25/CO[7]
                         net (fo=1, routed)           0.028     2.516    add3/mem_reg_0_3_0_0_i_25_n_0
    SLICE_X24Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.602 r  add3/mem_reg_0_3_8_8_i_19/O[2]
                         net (fo=1, routed)           0.732     3.334    add4/mem_reg_0_3_24_24_i_2_1[10]
    SLICE_X33Y82         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     3.482 r  add4/mem_reg_0_3_8_8_i_16/O
                         net (fo=1, routed)           0.011     3.493    add4/mem_reg_0_3_8_8_i_16_n_0
    SLICE_X33Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.689 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.717    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X33Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.740 r  add4/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.768    add4/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X33Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     3.854 r  add4/mem_reg_0_3_24_24_i_2/O[2]
                         net (fo=1, routed)           0.212     4.066    A_read0_0_10/mem_reg_0_3_31_31_1[26]
    SLICE_X33Y85         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     4.214 r  A_read0_0_10/mem_reg_0_3_26_26_i_1__0/O
                         net (fo=1, routed)           0.198     4.412    x11/mem_reg_0_3_26_26/D
    SLICE_X34Y84         RAMS32                                       r  x11/mem_reg_0_3_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x11/mem_reg_0_3_26_26/WCLK
    SLICE_X34Y84         RAMS32                                       r  x11/mem_reg_0_3_26_26/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y84         RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    x11/mem_reg_0_3_26_26/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_18_18/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.597ns (36.328%)  route 2.799ns (63.672%))
  Logic Levels:           11  (CARRY8=4 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.036     0.036    fsm9/clk
    SLICE_X27Y86         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm9/out_reg[1]/Q
                         net (fo=11, routed)          0.437     0.570    fsm9/out_reg_n_0_[1]
    SLICE_X29Y86         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.121     0.691 f  fsm9/out[1]_i_3__5/O
                         net (fo=2, routed)           0.311     1.002    fsm9/out_reg[0]_2
    SLICE_X27Y86         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.117 f  fsm9/out[1]_i_2__4/O
                         net (fo=4, routed)           0.120     1.237    fsm8/out_reg[0]_7
    SLICE_X27Y85         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     1.276 f  fsm8/out[0]_i_2/O
                         net (fo=5, routed)           0.325     1.601    par_done_reg28/done_reg_0
    SLICE_X29Y80         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     1.717 f  par_done_reg28/mem_reg_0_3_0_0_i_7__0/O
                         net (fo=161, routed)         0.337     2.054    add3/mem_reg_0_3_24_24_i_18_0
    SLICE_X24Y81         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     2.232 r  add3/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.018     2.250    add3/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X24Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.488 r  add3/mem_reg_0_3_0_0_i_25/CO[7]
                         net (fo=1, routed)           0.028     2.516    add3/mem_reg_0_3_0_0_i_25_n_0
    SLICE_X24Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.602 r  add3/mem_reg_0_3_8_8_i_19/O[2]
                         net (fo=1, routed)           0.732     3.334    add4/mem_reg_0_3_24_24_i_2_1[10]
    SLICE_X33Y82         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     3.482 r  add4/mem_reg_0_3_8_8_i_16/O
                         net (fo=1, routed)           0.011     3.493    add4/mem_reg_0_3_8_8_i_16_n_0
    SLICE_X33Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.689 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.717    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X33Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     3.803 r  add4/mem_reg_0_3_16_16_i_2/O[2]
                         net (fo=1, routed)           0.217     4.020    A_read0_0_10/mem_reg_0_3_31_31_1[18]
    SLICE_X32Y83         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     4.197 r  A_read0_0_10/mem_reg_0_3_18_18_i_1__0/O
                         net (fo=1, routed)           0.235     4.432    x11/mem_reg_0_3_18_18/D
    SLICE_X34Y83         RAMS32                                       r  x11/mem_reg_0_3_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x11/mem_reg_0_3_18_18/WCLK
    SLICE_X34Y83         RAMS32                                       r  x11/mem_reg_0_3_18_18/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y83         RAMS32 (Setup_D5LUT_SLICEM_CLK_I)
                                                     -0.062     6.955    x11/mem_reg_0_3_18_18/SP
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.541ns (35.482%)  route 2.802ns (64.518%))
  Logic Levels:           11  (CARRY8=4 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.036     0.036    fsm9/clk
    SLICE_X27Y86         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm9/out_reg[1]/Q
                         net (fo=11, routed)          0.437     0.570    fsm9/out_reg_n_0_[1]
    SLICE_X29Y86         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.121     0.691 f  fsm9/out[1]_i_3__5/O
                         net (fo=2, routed)           0.311     1.002    fsm9/out_reg[0]_2
    SLICE_X27Y86         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.117 f  fsm9/out[1]_i_2__4/O
                         net (fo=4, routed)           0.120     1.237    fsm8/out_reg[0]_7
    SLICE_X27Y85         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     1.276 f  fsm8/out[0]_i_2/O
                         net (fo=5, routed)           0.325     1.601    par_done_reg28/done_reg_0
    SLICE_X29Y80         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     1.717 f  par_done_reg28/mem_reg_0_3_0_0_i_7__0/O
                         net (fo=161, routed)         0.337     2.054    add3/mem_reg_0_3_24_24_i_18_0
    SLICE_X24Y81         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     2.232 r  add3/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.018     2.250    add3/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X24Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.488 r  add3/mem_reg_0_3_0_0_i_25/CO[7]
                         net (fo=1, routed)           0.028     2.516    add3/mem_reg_0_3_0_0_i_25_n_0
    SLICE_X24Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.602 r  add3/mem_reg_0_3_8_8_i_19/O[2]
                         net (fo=1, routed)           0.732     3.334    add4/mem_reg_0_3_24_24_i_2_1[10]
    SLICE_X33Y82         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     3.482 r  add4/mem_reg_0_3_8_8_i_16/O
                         net (fo=1, routed)           0.011     3.493    add4/mem_reg_0_3_8_8_i_16_n_0
    SLICE_X33Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.689 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.717    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X33Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.826 r  add4/mem_reg_0_3_16_16_i_2/O[4]
                         net (fo=1, routed)           0.203     4.029    A_read0_0_10/mem_reg_0_3_31_31_1[20]
    SLICE_X34Y85         LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     4.127 r  A_read0_0_10/mem_reg_0_3_20_20_i_1__0/O
                         net (fo=1, routed)           0.252     4.379    x11/mem_reg_0_3_20_20/D
    SLICE_X34Y83         RAMS32                                       r  x11/mem_reg_0_3_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x11/mem_reg_0_3_20_20/WCLK
    SLICE_X34Y83         RAMS32                                       r  x11/mem_reg_0_3_20_20/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y83         RAMS32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x11/mem_reg_0_3_20_20/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.527ns (35.233%)  route 2.807ns (64.767%))
  Logic Levels:           11  (CARRY8=4 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.036     0.036    fsm9/clk
    SLICE_X27Y86         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm9/out_reg[1]/Q
                         net (fo=11, routed)          0.437     0.570    fsm9/out_reg_n_0_[1]
    SLICE_X29Y86         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.121     0.691 f  fsm9/out[1]_i_3__5/O
                         net (fo=2, routed)           0.311     1.002    fsm9/out_reg[0]_2
    SLICE_X27Y86         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.117 f  fsm9/out[1]_i_2__4/O
                         net (fo=4, routed)           0.120     1.237    fsm8/out_reg[0]_7
    SLICE_X27Y85         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     1.276 f  fsm8/out[0]_i_2/O
                         net (fo=5, routed)           0.325     1.601    par_done_reg28/done_reg_0
    SLICE_X29Y80         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     1.717 f  par_done_reg28/mem_reg_0_3_0_0_i_7__0/O
                         net (fo=161, routed)         0.337     2.054    add3/mem_reg_0_3_24_24_i_18_0
    SLICE_X24Y81         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     2.232 r  add3/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.018     2.250    add3/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X24Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.488 r  add3/mem_reg_0_3_0_0_i_25/CO[7]
                         net (fo=1, routed)           0.028     2.516    add3/mem_reg_0_3_0_0_i_25_n_0
    SLICE_X24Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.602 r  add3/mem_reg_0_3_8_8_i_19/O[2]
                         net (fo=1, routed)           0.732     3.334    add4/mem_reg_0_3_24_24_i_2_1[10]
    SLICE_X33Y82         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     3.482 r  add4/mem_reg_0_3_8_8_i_16/O
                         net (fo=1, routed)           0.011     3.493    add4/mem_reg_0_3_8_8_i_16_n_0
    SLICE_X33Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.689 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.717    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X33Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.846 r  add4/mem_reg_0_3_16_16_i_2/O[6]
                         net (fo=1, routed)           0.207     4.053    A_read0_0_10/mem_reg_0_3_31_31_1[22]
    SLICE_X33Y85         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     4.117 r  A_read0_0_10/mem_reg_0_3_22_22_i_1__0/O
                         net (fo=1, routed)           0.253     4.370    x11/mem_reg_0_3_22_22/D
    SLICE_X34Y83         RAMS32                                       r  x11/mem_reg_0_3_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x11/mem_reg_0_3_22_22/WCLK
    SLICE_X34Y83         RAMS32                                       r  x11/mem_reg_0_3_22_22/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y83         RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    x11/mem_reg_0_3_22_22/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.553ns (36.016%)  route 2.759ns (63.984%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.036     0.036    fsm9/clk
    SLICE_X27Y86         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm9/out_reg[1]/Q
                         net (fo=11, routed)          0.437     0.570    fsm9/out_reg_n_0_[1]
    SLICE_X29Y86         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.121     0.691 f  fsm9/out[1]_i_3__5/O
                         net (fo=2, routed)           0.311     1.002    fsm9/out_reg[0]_2
    SLICE_X27Y86         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.117 f  fsm9/out[1]_i_2__4/O
                         net (fo=4, routed)           0.120     1.237    fsm8/out_reg[0]_7
    SLICE_X27Y85         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     1.276 f  fsm8/out[0]_i_2/O
                         net (fo=5, routed)           0.325     1.601    par_done_reg28/done_reg_0
    SLICE_X29Y80         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     1.717 f  par_done_reg28/mem_reg_0_3_0_0_i_7__0/O
                         net (fo=161, routed)         0.337     2.054    add3/mem_reg_0_3_24_24_i_18_0
    SLICE_X24Y81         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     2.232 r  add3/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.018     2.250    add3/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X24Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.488 r  add3/mem_reg_0_3_0_0_i_25/CO[7]
                         net (fo=1, routed)           0.028     2.516    add3/mem_reg_0_3_0_0_i_25_n_0
    SLICE_X24Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.602 r  add3/mem_reg_0_3_8_8_i_19/O[2]
                         net (fo=1, routed)           0.732     3.334    add4/mem_reg_0_3_24_24_i_2_1[10]
    SLICE_X33Y82         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     3.482 r  add4/mem_reg_0_3_8_8_i_16/O
                         net (fo=1, routed)           0.011     3.493    add4/mem_reg_0_3_8_8_i_16_n_0
    SLICE_X33Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.689 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.717    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X33Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.740 r  add4/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.768    add4/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X33Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.865 r  add4/mem_reg_0_3_24_24_i_2/O[1]
                         net (fo=1, routed)           0.151     4.016    A_read0_0_10/mem_reg_0_3_31_31_1[25]
    SLICE_X35Y84         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.115 r  A_read0_0_10/mem_reg_0_3_25_25_i_1__0/O
                         net (fo=1, routed)           0.233     4.348    x11/mem_reg_0_3_25_25/D
    SLICE_X34Y84         RAMS32                                       r  x11/mem_reg_0_3_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x11/mem_reg_0_3_25_25/WCLK
    SLICE_X34Y84         RAMS32                                       r  x11/mem_reg_0_3_25_25/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y84         RAMS32 (Setup_H5LUT_SLICEM_CLK_I)
                                                     -0.074     6.943    x11/mem_reg_0_3_25_25/SP
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.601ns (37.043%)  route 2.721ns (62.957%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.036     0.036    fsm9/clk
    SLICE_X27Y86         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm9/out_reg[1]/Q
                         net (fo=11, routed)          0.437     0.570    fsm9/out_reg_n_0_[1]
    SLICE_X29Y86         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.121     0.691 f  fsm9/out[1]_i_3__5/O
                         net (fo=2, routed)           0.311     1.002    fsm9/out_reg[0]_2
    SLICE_X27Y86         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.117 f  fsm9/out[1]_i_2__4/O
                         net (fo=4, routed)           0.120     1.237    fsm8/out_reg[0]_7
    SLICE_X27Y85         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     1.276 f  fsm8/out[0]_i_2/O
                         net (fo=5, routed)           0.325     1.601    par_done_reg28/done_reg_0
    SLICE_X29Y80         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     1.717 f  par_done_reg28/mem_reg_0_3_0_0_i_7__0/O
                         net (fo=161, routed)         0.337     2.054    add3/mem_reg_0_3_24_24_i_18_0
    SLICE_X24Y81         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     2.232 r  add3/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.018     2.250    add3/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X24Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.488 r  add3/mem_reg_0_3_0_0_i_25/CO[7]
                         net (fo=1, routed)           0.028     2.516    add3/mem_reg_0_3_0_0_i_25_n_0
    SLICE_X24Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.602 r  add3/mem_reg_0_3_8_8_i_19/O[2]
                         net (fo=1, routed)           0.732     3.334    add4/mem_reg_0_3_24_24_i_2_1[10]
    SLICE_X33Y82         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     3.482 r  add4/mem_reg_0_3_8_8_i_16/O
                         net (fo=1, routed)           0.011     3.493    add4/mem_reg_0_3_8_8_i_16_n_0
    SLICE_X33Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.689 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.717    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X33Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.740 r  add4/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.768    add4/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X33Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.897 r  add4/mem_reg_0_3_24_24_i_2/O[6]
                         net (fo=1, routed)           0.155     4.052    A_read0_0_10/mem_reg_0_3_31_31_1[30]
    SLICE_X35Y84         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     4.167 r  A_read0_0_10/mem_reg_0_3_30_30_i_1__0/O
                         net (fo=1, routed)           0.191     4.358    x11/mem_reg_0_3_30_30/D
    SLICE_X34Y84         RAMS32                                       r  x11/mem_reg_0_3_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x11/mem_reg_0_3_30_30/WCLK
    SLICE_X34Y84         RAMS32                                       r  x11/mem_reg_0_3_30_30/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y84         RAMS32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    x11/mem_reg_0_3_30_30/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.600ns (37.106%)  route 2.712ns (62.894%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.036     0.036    fsm9/clk
    SLICE_X27Y86         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm9/out_reg[1]/Q
                         net (fo=11, routed)          0.437     0.570    fsm9/out_reg_n_0_[1]
    SLICE_X29Y86         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.121     0.691 f  fsm9/out[1]_i_3__5/O
                         net (fo=2, routed)           0.311     1.002    fsm9/out_reg[0]_2
    SLICE_X27Y86         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.117 f  fsm9/out[1]_i_2__4/O
                         net (fo=4, routed)           0.120     1.237    fsm8/out_reg[0]_7
    SLICE_X27Y85         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     1.276 f  fsm8/out[0]_i_2/O
                         net (fo=5, routed)           0.325     1.601    par_done_reg28/done_reg_0
    SLICE_X29Y80         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     1.717 f  par_done_reg28/mem_reg_0_3_0_0_i_7__0/O
                         net (fo=161, routed)         0.337     2.054    add3/mem_reg_0_3_24_24_i_18_0
    SLICE_X24Y81         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     2.232 r  add3/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.018     2.250    add3/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X24Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.488 r  add3/mem_reg_0_3_0_0_i_25/CO[7]
                         net (fo=1, routed)           0.028     2.516    add3/mem_reg_0_3_0_0_i_25_n_0
    SLICE_X24Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.602 r  add3/mem_reg_0_3_8_8_i_19/O[2]
                         net (fo=1, routed)           0.732     3.334    add4/mem_reg_0_3_24_24_i_2_1[10]
    SLICE_X33Y82         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     3.482 r  add4/mem_reg_0_3_8_8_i_16/O
                         net (fo=1, routed)           0.011     3.493    add4/mem_reg_0_3_8_8_i_16_n_0
    SLICE_X33Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.689 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.717    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X33Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.740 r  add4/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.768    add4/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X33Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.913 r  add4/mem_reg_0_3_24_24_i_2/O[5]
                         net (fo=1, routed)           0.153     4.066    A_read0_0_10/mem_reg_0_3_31_31_1[29]
    SLICE_X33Y85         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     4.164 r  A_read0_0_10/mem_reg_0_3_29_29_i_1__0/O
                         net (fo=1, routed)           0.184     4.348    x11/mem_reg_0_3_29_29/D
    SLICE_X34Y84         RAMS32                                       r  x11/mem_reg_0_3_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x11/mem_reg_0_3_29_29/WCLK
    SLICE_X34Y84         RAMS32                                       r  x11/mem_reg_0_3_29_29/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y84         RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    x11/mem_reg_0_3_29_29/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.576ns (36.754%)  route 2.712ns (63.246%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.036     0.036    fsm9/clk
    SLICE_X27Y86         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm9/out_reg[1]/Q
                         net (fo=11, routed)          0.437     0.570    fsm9/out_reg_n_0_[1]
    SLICE_X29Y86         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.121     0.691 f  fsm9/out[1]_i_3__5/O
                         net (fo=2, routed)           0.311     1.002    fsm9/out_reg[0]_2
    SLICE_X27Y86         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.117 f  fsm9/out[1]_i_2__4/O
                         net (fo=4, routed)           0.120     1.237    fsm8/out_reg[0]_7
    SLICE_X27Y85         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     1.276 f  fsm8/out[0]_i_2/O
                         net (fo=5, routed)           0.325     1.601    par_done_reg28/done_reg_0
    SLICE_X29Y80         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     1.717 f  par_done_reg28/mem_reg_0_3_0_0_i_7__0/O
                         net (fo=161, routed)         0.337     2.054    add3/mem_reg_0_3_24_24_i_18_0
    SLICE_X24Y81         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     2.232 r  add3/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.018     2.250    add3/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X24Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.488 r  add3/mem_reg_0_3_0_0_i_25/CO[7]
                         net (fo=1, routed)           0.028     2.516    add3/mem_reg_0_3_0_0_i_25_n_0
    SLICE_X24Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.602 r  add3/mem_reg_0_3_8_8_i_19/O[2]
                         net (fo=1, routed)           0.732     3.334    add4/mem_reg_0_3_24_24_i_2_1[10]
    SLICE_X33Y82         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     3.482 r  add4/mem_reg_0_3_8_8_i_16/O
                         net (fo=1, routed)           0.011     3.493    add4/mem_reg_0_3_8_8_i_16_n_0
    SLICE_X33Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.689 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.717    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X33Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.740 r  add4/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.768    add4/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X33Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.840 r  add4/mem_reg_0_3_24_24_i_2/O[0]
                         net (fo=1, routed)           0.154     3.994    A_read0_0_10/mem_reg_0_3_31_31_1[24]
    SLICE_X33Y85         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     4.141 r  A_read0_0_10/mem_reg_0_3_24_24_i_1__0/O
                         net (fo=1, routed)           0.183     4.324    x11/mem_reg_0_3_24_24/D
    SLICE_X34Y84         RAMS32                                       r  x11/mem_reg_0_3_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x11/mem_reg_0_3_24_24/WCLK
    SLICE_X34Y84         RAMS32                                       r  x11/mem_reg_0_3_24_24/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y84         RAMS32 (Setup_H6LUT_SLICEM_CLK_I)
                                                     -0.078     6.939    x11/mem_reg_0_3_24_24/SP
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  2.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.012     0.012    cond_computed8/clk
    SLICE_X30Y93         FDRE                                         r  cond_computed8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed8/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    cond_computed8/cond_computed8_out
    SLICE_X30Y93         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.092 r  cond_computed8/out[0]_i_1__69/O
                         net (fo=1, routed)           0.016     0.108    cond_computed8/out[0]_i_1__69_n_0
    SLICE_X30Y93         FDRE                                         r  cond_computed8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.018     0.018    cond_computed8/clk
    SLICE_X30Y93         FDRE                                         r  cond_computed8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y93         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored22/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored22/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.012     0.012    cond_stored22/clk
    SLICE_X32Y87         FDRE                                         r  cond_stored22/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored22/out_reg[0]/Q
                         net (fo=5, routed)           0.027     0.078    i4/cond_stored22_out
    SLICE_X32Y87         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  i4/out[0]_i_1__145/O
                         net (fo=1, routed)           0.016     0.108    cond_stored22/out_reg[0]_1
    SLICE_X32Y87         FDRE                                         r  cond_stored22/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.018     0.018    cond_stored22/clk
    SLICE_X32Y87         FDRE                                         r  cond_stored22/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y87         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored22/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.825%)  route 0.038ns (39.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.013     0.013    i0/clk
    SLICE_X30Y85         FDRE                                         r  i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  i0/out_reg[0]/Q
                         net (fo=22, routed)          0.032     0.084    i0/Q[0]
    SLICE_X30Y85         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     0.104 r  i0/out[1]_i_1__10/O
                         net (fo=1, routed)           0.006     0.110    i0/i0_in[1]
    SLICE_X30Y85         FDRE                                         r  i0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.019     0.019    i0/clk
    SLICE_X30Y85         FDRE                                         r  i0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y85         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    i0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.825%)  route 0.038ns (39.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.013     0.013    i0/clk
    SLICE_X30Y85         FDRE                                         r  i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  i0/out_reg[0]/Q
                         net (fo=22, routed)          0.032     0.084    i0/Q[0]
    SLICE_X30Y85         LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     0.104 r  i0/out[3]_i_2/O
                         net (fo=1, routed)           0.006     0.110    i0/i0_in[3]
    SLICE_X30Y85         FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.019     0.019    i0/clk
    SLICE_X30Y85         FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y85         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 A_read0_1_00/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0_10/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.012     0.012    A_read0_1_00/clk
    SLICE_X22Y92         FDRE                                         r  A_read0_1_00/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  A_read0_1_00/out_reg[15]/Q
                         net (fo=4, routed)           0.059     0.110    tmp2_0_10/Q[15]
    SLICE_X22Y91         FDRE                                         r  tmp2_0_10/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.019     0.019    tmp2_0_10/clk
    SLICE_X22Y91         FDRE                                         r  tmp2_0_10/out_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y91         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    tmp2_0_10/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 A_read1_1_00/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_0_10/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.012     0.012    A_read1_1_00/clk
    SLICE_X36Y80         FDRE                                         r  A_read1_1_00/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  A_read1_1_00/out_reg[17]/Q
                         net (fo=2, routed)           0.059     0.110    tmp_0_10/Q[17]
    SLICE_X36Y79         FDRE                                         r  tmp_0_10/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.019     0.019    tmp_0_10/clk
    SLICE_X36Y79         FDRE                                         r  tmp_0_10/out_reg[17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X36Y79         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    tmp_0_10/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 A_read1_1_00/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_0_10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.012     0.012    A_read1_1_00/clk
    SLICE_X36Y81         FDRE                                         r  A_read1_1_00/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  A_read1_1_00/out_reg[25]/Q
                         net (fo=2, routed)           0.059     0.110    tmp_0_10/Q[25]
    SLICE_X36Y80         FDRE                                         r  tmp_0_10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.019     0.019    tmp_0_10/clk
    SLICE_X36Y80         FDRE                                         r  tmp_0_10/out_reg[25]/C
                         clock pessimism              0.000     0.019    
    SLICE_X36Y80         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    tmp_0_10/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 A_read1_1_00/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_0_10/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.013     0.013    A_read1_1_00/clk
    SLICE_X36Y80         FDRE                                         r  A_read1_1_00/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_read1_1_00/out_reg[22]/Q
                         net (fo=2, routed)           0.058     0.110    tmp_0_10/Q[22]
    SLICE_X36Y79         FDRE                                         r  tmp_0_10/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.018     0.018    tmp_0_10/clk
    SLICE_X36Y79         FDRE                                         r  tmp_0_10/out_reg[22]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y79         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp_0_10/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cond_computed16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg16/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.012     0.012    cond_computed16/clk
    SLICE_X27Y89         FDRE                                         r  cond_computed16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed16/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    fsm15/cond_computed16_out
    SLICE_X27Y89         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  fsm15/out[0]_i_1__161/O
                         net (fo=1, routed)           0.017     0.109    done_reg16/out_reg[0]_1
    SLICE_X27Y89         FDRE                                         r  done_reg16/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.018     0.018    done_reg16/clk
    SLICE_X27Y89         FDRE                                         r  done_reg16/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y89         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg16/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 A_read1_1_00/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_0_10/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.012     0.012    A_read1_1_00/clk
    SLICE_X36Y80         FDRE                                         r  A_read1_1_00/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  A_read1_1_00/out_reg[19]/Q
                         net (fo=2, routed)           0.060     0.111    tmp_0_10/Q[19]
    SLICE_X36Y79         FDRE                                         r  tmp_0_10/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.019     0.019    tmp_0_10/clk
    SLICE_X36Y79         FDRE                                         r  tmp_0_10/out_reg[19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X36Y79         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    tmp_0_10/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y79  x10/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y79  x10/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y79  x10/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y79  x10/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y79  x10/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y79  x10/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y79  x10/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y79  x10/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y79  x10/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y79  x10/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y79  x10/mem_reg_0_3_13_13/SP/CLK



