

================================================================
== Vitis HLS Report for 'cnn_Pipeline_pad_for_rows_pad_for_cols'
================================================================
* Date:           Fri Jan 24 14:37:58 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.323 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      812|      812|  8.120 us|  8.120 us|  812|  812|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pad_for_rows_pad_for_cols  |      810|      810|        28|          1|          1|   784|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 1, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.32>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 31 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 32 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 33 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in_3, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in_2, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in_1, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in_0, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln13 = store i5 0, i5 %r" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 39 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln15 = store i5 0, i5 %c" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 40 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 42 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.73ns)   --->   "%icmp_ln13 = icmp_eq  i10 %indvar_flatten_load, i10 784" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 43 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln13_1 = add i10 %indvar_flatten_load, i10 1" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 44 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc13.i, void %for.inc.preheader.exitStub" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 45 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 46 'load' 'c_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%r_load = load i5 %r" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 47 'load' 'r_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.78ns)   --->   "%add_ln13 = add i5 %r_load, i5 1" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 48 'add' 'add_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.78ns)   --->   "%icmp_ln15 = icmp_eq  i5 %c_load, i5 28" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 49 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln13)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.21ns)   --->   "%select_ln13 = select i1 %icmp_ln15, i5 0, i5 %c_load" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 50 'select' 'select_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.21ns)   --->   "%select_ln13_1 = select i1 %icmp_ln15, i5 %add_ln13, i5 %r_load" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 51 'select' 'select_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [9/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 52 'urem' 'urem_ln13' <Predicate = (!icmp_ln13)> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %select_ln13_1" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 53 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (3.74ns)   --->   "%mul_ln13 = mul i11 %zext_ln13, i11 37" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 54 'mul' 'mul_ln13' <Predicate = (!icmp_ln13)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln13, i32 8, i32 9" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 55 'partselect' 'trunc_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.78ns)   --->   "%empty = add i5 %select_ln13_1, i5 3" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 56 'add' 'empty' <Predicate = (!icmp_ln13)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [9/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 57 'urem' 'urem_ln19' <Predicate = (!icmp_ln13)> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.78ns)   --->   "%add_ln15_1 = add i5 %select_ln13, i5 1" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 58 'add' 'add_ln15_1' <Predicate = (!icmp_ln13)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln13 = store i10 %add_ln13_1, i10 %indvar_flatten" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 59 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln13 = store i5 %select_ln13_1, i5 %r" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 60 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln15 = store i5 %add_ln15_1, i5 %c" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 61 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc.i" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 62 'br' 'br_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.60>
ST_2 : Operation 63 [8/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 63 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [9/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 64 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i5 %empty" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 65 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (3.74ns)   --->   "%mul_ln15 = mul i11 %zext_ln15, i11 57" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 66 'mul' 'mul_ln15' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln15, i32 9, i32 10" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 67 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [8/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 68 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.86ns)   --->   "%switch_ln19 = switch i2 %trunc_ln2, void %arrayidx122.i13.case.3, i2 0, void %arrayidx122.i13.case.0, i2 1, void %arrayidx122.i13.case.1, i2 2, void %arrayidx122.i13.case.2" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 69 'switch' 'switch_ln19' <Predicate = true> <Delay = 1.86>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 70 'br' 'br_ln19' <Predicate = (trunc_ln2 == 2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 71 'br' 'br_ln19' <Predicate = (trunc_ln2 == 1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 72 'br' 'br_ln19' <Predicate = (trunc_ln2 == 0)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 73 'br' 'br_ln19' <Predicate = (trunc_ln2 == 3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.20>
ST_3 : Operation 74 [7/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 74 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [8/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 75 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [7/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 76 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.20>
ST_4 : Operation 77 [6/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 77 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [7/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 78 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [6/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 79 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.20>
ST_5 : Operation 80 [5/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 80 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [6/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 81 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [5/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 82 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.20>
ST_6 : Operation 83 [4/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 83 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [5/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 84 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [4/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 85 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 86 [3/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 86 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [4/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 87 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [3/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 88 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 89 [2/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 89 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [3/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 90 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [2/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 91 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.87>
ST_9 : Operation 92 [1/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 92 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i5 %urem_ln13" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 93 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln19, i5 0" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 94 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln19 = shl i5 %urem_ln13, i5 2" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 95 'shl' 'shl_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %shl_ln19" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 96 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln19 = sub i8 %tmp_s, i8 %zext_ln19" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 97 'sub' 'sub_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 98 [2/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 98 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i5 %select_ln13" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 99 'zext' 'zext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln19_1 = add i8 %sub_ln19, i8 %zext_ln19_2" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 100 'add' 'add_ln19_1' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 101 [1/1] (1.78ns)   --->   "%add_ln15 = add i5 %select_ln13, i5 3" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 101 'add' 'add_ln15' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i5 %add_ln15" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 102 'zext' 'zext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (3.74ns)   --->   "%mul_ln19 = mul i11 %zext_ln19_4, i11 37" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 103 'mul' 'mul_ln19' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_550 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln19, i32 8, i32 10" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 104 'partselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 105 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i3 %urem_ln19" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 106 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (1.87ns)   --->   "%switch_ln19 = switch i3 %trunc_ln19_1, void %arrayidx122.i13_2.case.2, i3 4, void %arrayidx122.i13_2.case.0, i3 5, void %arrayidx122.i13_2.case.1, i3 3, void %arrayidx122.i13_2.case.6, i3 0, void %arrayidx122.i13_2.case.3, i3 1, void %arrayidx122.i13_2.case.4, i3 2, void %arrayidx122.i13_2.case.5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 107 'switch' 'switch_ln19' <Predicate = (trunc_ln2 == 2)> <Delay = 1.87>
ST_9 : Operation 108 [1/1] (1.87ns)   --->   "%switch_ln19 = switch i3 %trunc_ln19_1, void %arrayidx122.i13_1.case.2, i3 4, void %arrayidx122.i13_1.case.0, i3 5, void %arrayidx122.i13_1.case.1, i3 3, void %arrayidx122.i13_1.case.6, i3 0, void %arrayidx122.i13_1.case.3, i3 1, void %arrayidx122.i13_1.case.4, i3 2, void %arrayidx122.i13_1.case.5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 108 'switch' 'switch_ln19' <Predicate = (trunc_ln2 == 1)> <Delay = 1.87>
ST_9 : Operation 109 [1/1] (1.87ns)   --->   "%switch_ln19 = switch i3 %trunc_ln19_1, void %arrayidx122.i13_0.case.2, i3 4, void %arrayidx122.i13_0.case.0, i3 5, void %arrayidx122.i13_0.case.1, i3 3, void %arrayidx122.i13_0.case.6, i3 0, void %arrayidx122.i13_0.case.3, i3 1, void %arrayidx122.i13_0.case.4, i3 2, void %arrayidx122.i13_0.case.5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 109 'switch' 'switch_ln19' <Predicate = (trunc_ln2 == 0)> <Delay = 1.87>
ST_9 : Operation 110 [1/1] (1.87ns)   --->   "%switch_ln19 = switch i3 %trunc_ln19_1, void %arrayidx122.i13_3.case.2, i3 4, void %arrayidx122.i13_3.case.0, i3 5, void %arrayidx122.i13_3.case.1, i3 3, void %arrayidx122.i13_3.case.6, i3 0, void %arrayidx122.i13_3.case.3, i3 1, void %arrayidx122.i13_3.case.4, i3 2, void %arrayidx122.i13_3.case.5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 110 'switch' 'switch_ln19' <Predicate = (trunc_ln2 == 3)> <Delay = 1.87>

State 10 <SV = 9> <Delay = 6.69>
ST_10 : Operation 111 [1/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 111 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i5 %urem_ln15" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 112 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i5 %urem_ln15" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 113 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_544 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln15, i2 0" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 114 'bitconcatenate' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19 = add i6 %tmp_544, i6 %zext_ln19_1" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 115 'add' 'add_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i8 %add_ln19_1" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 116 'zext' 'zext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%img_in_0_addr = getelementptr i32 %img_in_0, i64 0, i64 %zext_ln19_3" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 117 'getelementptr' 'img_in_0_addr' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%img_in_1_addr = getelementptr i32 %img_in_1, i64 0, i64 %zext_ln19_3" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 118 'getelementptr' 'img_in_1_addr' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%img_in_2_addr = getelementptr i32 %img_in_2, i64 0, i64 %zext_ln19_3" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 119 'getelementptr' 'img_in_2_addr' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%img_in_3_addr = getelementptr i32 %img_in_3, i64 0, i64 %zext_ln19_3" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 120 'getelementptr' 'img_in_3_addr' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_10 : Operation 121 [2/2] (3.25ns)   --->   "%img_in_0_load = load i8 %img_in_0_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 121 'load' 'img_in_0_load' <Predicate = (trunc_ln == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_10 : Operation 122 [2/2] (3.25ns)   --->   "%img_in_1_load = load i8 %img_in_1_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 122 'load' 'img_in_1_load' <Predicate = (trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_10 : Operation 123 [2/2] (3.25ns)   --->   "%img_in_2_load = load i8 %img_in_2_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 123 'load' 'img_in_2_load' <Predicate = (trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_10 : Operation 124 [2/2] (3.25ns)   --->   "%img_in_3_load = load i8 %img_in_3_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 124 'load' 'img_in_3_load' <Predicate = (trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i3 %tmp_550" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 125 'zext' 'zext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln19_2 = add i6 %add_ln19, i6 %zext_ln19_5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 126 'add' 'add_ln19_2' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 5.08>
ST_11 : Operation 127 [1/2] (3.25ns)   --->   "%img_in_0_load = load i8 %img_in_0_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 127 'load' 'img_in_0_load' <Predicate = (trunc_ln == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %img_in_0_load" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 128 'bitcast' 'bitcast_ln19' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_11 : Operation 129 [1/2] (3.25ns)   --->   "%img_in_1_load = load i8 %img_in_1_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 129 'load' 'img_in_1_load' <Predicate = (trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln19_4 = bitcast i32 %img_in_1_load" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 130 'bitcast' 'bitcast_ln19_4' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_11 : Operation 131 [1/2] (3.25ns)   --->   "%img_in_2_load = load i8 %img_in_2_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 131 'load' 'img_in_2_load' <Predicate = (trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln19_5 = bitcast i32 %img_in_2_load" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 132 'bitcast' 'bitcast_ln19_5' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_11 : Operation 133 [1/2] (3.25ns)   --->   "%img_in_3_load = load i8 %img_in_3_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 133 'load' 'img_in_3_load' <Predicate = (trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln19_6 = bitcast i32 %img_in_3_load" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 134 'bitcast' 'bitcast_ln19_6' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (1.82ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %bitcast_ln19, i2 1, i32 %bitcast_ln19_4, i2 2, i32 %bitcast_ln19_5, i2 3, i32 %bitcast_ln19_6, i32 <undef>, i2 %trunc_ln" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 135 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 136 [16/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %tmp, i32 255" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 136 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 137 [15/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %tmp, i32 255" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 137 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 138 [14/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %tmp, i32 255" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 138 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 139 [13/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %tmp, i32 255" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 139 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 140 [12/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %tmp, i32 255" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 140 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 141 [11/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %tmp, i32 255" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 141 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 142 [10/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %tmp, i32 255" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 142 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 143 [9/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %tmp, i32 255" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 143 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 144 [8/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %tmp, i32 255" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 144 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 145 [7/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %tmp, i32 255" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 145 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 146 [6/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %tmp, i32 255" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 146 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 147 [5/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %tmp, i32 255" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 147 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 148 [4/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %tmp, i32 255" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 148 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 149 [3/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %tmp, i32 255" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 149 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 150 [2/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %tmp, i32 255" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 150 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 151 [1/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %tmp, i32 255" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 151 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 240 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 240 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pad_for_rows_pad_for_cols_str"   --->   Operation 152 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [CNN_Optimal/src/utils.cpp:17->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 154 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i6 %add_ln19_2" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 155 'zext' 'zext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 156 [1/1] (0.00ns)   --->   "%pad_img0_addr = getelementptr i32 %pad_img0, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 156 'getelementptr' 'pad_img0_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 157 [1/1] (0.00ns)   --->   "%pad_img0_1_addr = getelementptr i32 %pad_img0_1, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 157 'getelementptr' 'pad_img0_1_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 158 [1/1] (0.00ns)   --->   "%pad_img0_2_addr = getelementptr i32 %pad_img0_2, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 158 'getelementptr' 'pad_img0_2_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 159 [1/1] (0.00ns)   --->   "%pad_img0_3_addr = getelementptr i32 %pad_img0_3, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 159 'getelementptr' 'pad_img0_3_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 160 [1/1] (0.00ns)   --->   "%pad_img0_4_addr = getelementptr i32 %pad_img0_4, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 160 'getelementptr' 'pad_img0_4_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 161 [1/1] (0.00ns)   --->   "%pad_img0_5_addr = getelementptr i32 %pad_img0_5, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 161 'getelementptr' 'pad_img0_5_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 162 [1/1] (0.00ns)   --->   "%pad_img0_6_addr = getelementptr i32 %pad_img0_6, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 162 'getelementptr' 'pad_img0_6_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 163 [1/1] (0.00ns)   --->   "%pad_img0_7_addr = getelementptr i32 %pad_img0_7, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 163 'getelementptr' 'pad_img0_7_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 164 [1/1] (0.00ns)   --->   "%pad_img0_8_addr = getelementptr i32 %pad_img0_8, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 164 'getelementptr' 'pad_img0_8_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%pad_img0_9_addr = getelementptr i32 %pad_img0_9, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 165 'getelementptr' 'pad_img0_9_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (0.00ns)   --->   "%pad_img0_10_addr = getelementptr i32 %pad_img0_10, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 166 'getelementptr' 'pad_img0_10_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 167 [1/1] (0.00ns)   --->   "%pad_img0_11_addr = getelementptr i32 %pad_img0_11, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 167 'getelementptr' 'pad_img0_11_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 168 [1/1] (0.00ns)   --->   "%pad_img0_12_addr = getelementptr i32 %pad_img0_12, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 168 'getelementptr' 'pad_img0_12_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 169 [1/1] (0.00ns)   --->   "%pad_img0_13_addr = getelementptr i32 %pad_img0_13, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 169 'getelementptr' 'pad_img0_13_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 170 [1/1] (0.00ns)   --->   "%pad_img0_14_addr = getelementptr i32 %pad_img0_14, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 170 'getelementptr' 'pad_img0_14_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 171 [1/1] (0.00ns)   --->   "%pad_img0_15_addr = getelementptr i32 %pad_img0_15, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 171 'getelementptr' 'pad_img0_15_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 172 [1/1] (0.00ns)   --->   "%pad_img0_16_addr = getelementptr i32 %pad_img0_16, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 172 'getelementptr' 'pad_img0_16_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 173 [1/1] (0.00ns)   --->   "%pad_img0_17_addr = getelementptr i32 %pad_img0_17, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 173 'getelementptr' 'pad_img0_17_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 174 [1/1] (0.00ns)   --->   "%pad_img0_18_addr = getelementptr i32 %pad_img0_18, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 174 'getelementptr' 'pad_img0_18_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 175 [1/1] (0.00ns)   --->   "%pad_img0_19_addr = getelementptr i32 %pad_img0_19, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 175 'getelementptr' 'pad_img0_19_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 176 [1/1] (0.00ns)   --->   "%pad_img0_20_addr = getelementptr i32 %pad_img0_20, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 176 'getelementptr' 'pad_img0_20_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 177 [1/1] (0.00ns)   --->   "%pad_img0_21_addr = getelementptr i32 %pad_img0_21, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 177 'getelementptr' 'pad_img0_21_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%pad_img0_22_addr = getelementptr i32 %pad_img0_22, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 178 'getelementptr' 'pad_img0_22_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%pad_img0_23_addr = getelementptr i32 %pad_img0_23, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 179 'getelementptr' 'pad_img0_23_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (0.00ns)   --->   "%pad_img0_24_addr = getelementptr i32 %pad_img0_24, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 180 'getelementptr' 'pad_img0_24_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "%pad_img0_25_addr = getelementptr i32 %pad_img0_25, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 181 'getelementptr' 'pad_img0_25_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "%pad_img0_26_addr = getelementptr i32 %pad_img0_26, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 182 'getelementptr' 'pad_img0_26_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 183 [1/1] (0.00ns)   --->   "%pad_img0_27_addr = getelementptr i32 %pad_img0_27, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 183 'getelementptr' 'pad_img0_27_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 184 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_19_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 184 'store' 'store_ln19' <Predicate = (trunc_ln2 == 2 & trunc_ln19_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 185 'br' 'br_ln19' <Predicate = (trunc_ln2 == 2 & trunc_ln19_1 == 2)> <Delay = 0.00>
ST_28 : Operation 186 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_18_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 186 'store' 'store_ln19' <Predicate = (trunc_ln2 == 2 & trunc_ln19_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 187 'br' 'br_ln19' <Predicate = (trunc_ln2 == 2 & trunc_ln19_1 == 1)> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_17_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 188 'store' 'store_ln19' <Predicate = (trunc_ln2 == 2 & trunc_ln19_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 189 'br' 'br_ln19' <Predicate = (trunc_ln2 == 2 & trunc_ln19_1 == 0)> <Delay = 0.00>
ST_28 : Operation 190 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_20_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 190 'store' 'store_ln19' <Predicate = (trunc_ln2 == 2 & trunc_ln19_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 191 'br' 'br_ln19' <Predicate = (trunc_ln2 == 2 & trunc_ln19_1 == 3)> <Delay = 0.00>
ST_28 : Operation 192 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_15_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 192 'store' 'store_ln19' <Predicate = (trunc_ln2 == 2 & trunc_ln19_1 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 193 'br' 'br_ln19' <Predicate = (trunc_ln2 == 2 & trunc_ln19_1 == 5)> <Delay = 0.00>
ST_28 : Operation 194 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_14_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 194 'store' 'store_ln19' <Predicate = (trunc_ln2 == 2 & trunc_ln19_1 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 195 'br' 'br_ln19' <Predicate = (trunc_ln2 == 2 & trunc_ln19_1 == 4)> <Delay = 0.00>
ST_28 : Operation 196 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_16_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 196 'store' 'store_ln19' <Predicate = (trunc_ln2 == 2 & trunc_ln19_1 == 7) | (trunc_ln2 == 2 & trunc_ln19_1 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 197 'br' 'br_ln19' <Predicate = (trunc_ln2 == 2 & trunc_ln19_1 == 7) | (trunc_ln2 == 2 & trunc_ln19_1 == 6)> <Delay = 0.00>
ST_28 : Operation 198 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_12_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 198 'store' 'store_ln19' <Predicate = (trunc_ln2 == 1 & trunc_ln19_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 199 'br' 'br_ln19' <Predicate = (trunc_ln2 == 1 & trunc_ln19_1 == 2)> <Delay = 0.00>
ST_28 : Operation 200 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_11_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 200 'store' 'store_ln19' <Predicate = (trunc_ln2 == 1 & trunc_ln19_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 201 'br' 'br_ln19' <Predicate = (trunc_ln2 == 1 & trunc_ln19_1 == 1)> <Delay = 0.00>
ST_28 : Operation 202 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_10_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 202 'store' 'store_ln19' <Predicate = (trunc_ln2 == 1 & trunc_ln19_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 203 'br' 'br_ln19' <Predicate = (trunc_ln2 == 1 & trunc_ln19_1 == 0)> <Delay = 0.00>
ST_28 : Operation 204 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_13_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 204 'store' 'store_ln19' <Predicate = (trunc_ln2 == 1 & trunc_ln19_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 205 'br' 'br_ln19' <Predicate = (trunc_ln2 == 1 & trunc_ln19_1 == 3)> <Delay = 0.00>
ST_28 : Operation 206 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_8_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 206 'store' 'store_ln19' <Predicate = (trunc_ln2 == 1 & trunc_ln19_1 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 207 'br' 'br_ln19' <Predicate = (trunc_ln2 == 1 & trunc_ln19_1 == 5)> <Delay = 0.00>
ST_28 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_7_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 208 'store' 'store_ln19' <Predicate = (trunc_ln2 == 1 & trunc_ln19_1 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 209 'br' 'br_ln19' <Predicate = (trunc_ln2 == 1 & trunc_ln19_1 == 4)> <Delay = 0.00>
ST_28 : Operation 210 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_9_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 210 'store' 'store_ln19' <Predicate = (trunc_ln2 == 1 & trunc_ln19_1 == 7) | (trunc_ln2 == 1 & trunc_ln19_1 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 211 'br' 'br_ln19' <Predicate = (trunc_ln2 == 1 & trunc_ln19_1 == 7) | (trunc_ln2 == 1 & trunc_ln19_1 == 6)> <Delay = 0.00>
ST_28 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_5_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 212 'store' 'store_ln19' <Predicate = (trunc_ln2 == 0 & trunc_ln19_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 213 'br' 'br_ln19' <Predicate = (trunc_ln2 == 0 & trunc_ln19_1 == 2)> <Delay = 0.00>
ST_28 : Operation 214 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_4_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 214 'store' 'store_ln19' <Predicate = (trunc_ln2 == 0 & trunc_ln19_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 215 'br' 'br_ln19' <Predicate = (trunc_ln2 == 0 & trunc_ln19_1 == 1)> <Delay = 0.00>
ST_28 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_3_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 216 'store' 'store_ln19' <Predicate = (trunc_ln2 == 0 & trunc_ln19_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 217 'br' 'br_ln19' <Predicate = (trunc_ln2 == 0 & trunc_ln19_1 == 0)> <Delay = 0.00>
ST_28 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_6_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 218 'store' 'store_ln19' <Predicate = (trunc_ln2 == 0 & trunc_ln19_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 219 'br' 'br_ln19' <Predicate = (trunc_ln2 == 0 & trunc_ln19_1 == 3)> <Delay = 0.00>
ST_28 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_1_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 220 'store' 'store_ln19' <Predicate = (trunc_ln2 == 0 & trunc_ln19_1 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 221 'br' 'br_ln19' <Predicate = (trunc_ln2 == 0 & trunc_ln19_1 == 5)> <Delay = 0.00>
ST_28 : Operation 222 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 222 'store' 'store_ln19' <Predicate = (trunc_ln2 == 0 & trunc_ln19_1 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 223 'br' 'br_ln19' <Predicate = (trunc_ln2 == 0 & trunc_ln19_1 == 4)> <Delay = 0.00>
ST_28 : Operation 224 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_2_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 224 'store' 'store_ln19' <Predicate = (trunc_ln2 == 0 & trunc_ln19_1 == 7) | (trunc_ln2 == 0 & trunc_ln19_1 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 225 'br' 'br_ln19' <Predicate = (trunc_ln2 == 0 & trunc_ln19_1 == 7) | (trunc_ln2 == 0 & trunc_ln19_1 == 6)> <Delay = 0.00>
ST_28 : Operation 226 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_26_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 226 'store' 'store_ln19' <Predicate = (trunc_ln2 == 3 & trunc_ln19_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 227 'br' 'br_ln19' <Predicate = (trunc_ln2 == 3 & trunc_ln19_1 == 2)> <Delay = 0.00>
ST_28 : Operation 228 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_25_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 228 'store' 'store_ln19' <Predicate = (trunc_ln2 == 3 & trunc_ln19_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 229 'br' 'br_ln19' <Predicate = (trunc_ln2 == 3 & trunc_ln19_1 == 1)> <Delay = 0.00>
ST_28 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_24_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 230 'store' 'store_ln19' <Predicate = (trunc_ln2 == 3 & trunc_ln19_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 231 'br' 'br_ln19' <Predicate = (trunc_ln2 == 3 & trunc_ln19_1 == 0)> <Delay = 0.00>
ST_28 : Operation 232 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_27_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 232 'store' 'store_ln19' <Predicate = (trunc_ln2 == 3 & trunc_ln19_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 233 'br' 'br_ln19' <Predicate = (trunc_ln2 == 3 & trunc_ln19_1 == 3)> <Delay = 0.00>
ST_28 : Operation 234 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_22_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 234 'store' 'store_ln19' <Predicate = (trunc_ln2 == 3 & trunc_ln19_1 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 235 'br' 'br_ln19' <Predicate = (trunc_ln2 == 3 & trunc_ln19_1 == 5)> <Delay = 0.00>
ST_28 : Operation 236 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_21_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 236 'store' 'store_ln19' <Predicate = (trunc_ln2 == 3 & trunc_ln19_1 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 237 'br' 'br_ln19' <Predicate = (trunc_ln2 == 3 & trunc_ln19_1 == 4)> <Delay = 0.00>
ST_28 : Operation 238 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %conv7_i, i6 %pad_img0_23_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 238 'store' 'store_ln19' <Predicate = (trunc_ln2 == 3 & trunc_ln19_1 == 7) | (trunc_ln2 == 3 & trunc_ln19_1 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_28 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx122.i13_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 239 'br' 'br_ln19' <Predicate = (trunc_ln2 == 3 & trunc_ln19_1 == 7) | (trunc_ln2 == 3 & trunc_ln19_1 == 6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 8.323ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68) of constant 0 on local variable 'r', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68 [41]  (1.588 ns)
	'load' operation 5 bit ('r_load', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68) on local variable 'r', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68 [51]  (0.000 ns)
	'add' operation 5 bit ('add_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68) [52]  (1.780 ns)
	'select' operation 5 bit ('select_ln13_1', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68) [57]  (1.215 ns)
	'mul' operation 11 bit ('mul_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68) [65]  (3.740 ns)

 <State 2>: 5.600ns
The critical path consists of the following:
	'mul' operation 11 bit ('mul_ln15', CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68) [74]  (3.740 ns)
	blocking operation 1.86009 ns on control path)

 <State 3>: 3.202ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68) [58]  (3.202 ns)

 <State 4>: 3.202ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68) [58]  (3.202 ns)

 <State 5>: 3.202ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68) [58]  (3.202 ns)

 <State 6>: 3.202ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68) [58]  (3.202 ns)

 <State 7>: 3.202ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68) [58]  (3.202 ns)

 <State 8>: 3.202ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68) [58]  (3.202 ns)

 <State 9>: 6.871ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:68) [58]  (3.202 ns)
	'sub' operation 8 bit ('sub_ln19', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [63]  (0.000 ns)
	'add' operation 8 bit ('add_ln19_1', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [77]  (3.669 ns)

 <State 10>: 6.695ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln15', CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:68) [68]  (3.202 ns)
	'add' operation 6 bit ('add_ln19', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [72]  (0.000 ns)
	'add' operation 6 bit ('add_ln19_2', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [99]  (3.492 ns)

 <State 11>: 5.081ns
The critical path consists of the following:
	'load' operation 32 bit ('img_in_0_load', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) on array 'img_in_0' [85]  (3.254 ns)
	'sparsemux' operation 32 bit ('tmp', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [93]  (1.827 ns)

 <State 12>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [94]  (6.075 ns)

 <State 13>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [94]  (6.075 ns)

 <State 14>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [94]  (6.075 ns)

 <State 15>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [94]  (6.075 ns)

 <State 16>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [94]  (6.075 ns)

 <State 17>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [94]  (6.075 ns)

 <State 18>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [94]  (6.075 ns)

 <State 19>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [94]  (6.075 ns)

 <State 20>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [94]  (6.075 ns)

 <State 21>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [94]  (6.075 ns)

 <State 22>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [94]  (6.075 ns)

 <State 23>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [94]  (6.075 ns)

 <State 24>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [94]  (6.075 ns)

 <State 25>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [94]  (6.075 ns)

 <State 26>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [94]  (6.075 ns)

 <State 27>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [94]  (6.075 ns)

 <State 28>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('pad_img0_19_addr', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) [120]  (0.000 ns)
	'store' operation 0 bit ('store_ln19', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68) of variable 'conv7_i', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:68 on array 'pad_img0_19' [135]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
