# Some Designs and Testbenches in Verilog

## 1. D-FlipFlop

### Automation test design

![Figure 1](https://github.com/AndresCasasola/fpga/raw/master/resources/images/codes_verilog/d_flipflop/d_flipflop_timing_diagram.png "Figure 1")

Timing Diagram for the D-FlipFlop automation test design. For easier understanding.

### Functional simulation in ModelSim

![Figure 2](https://github.com/AndresCasasola/fpga/raw/master/resources/images/codes_verilog/d_flipflop/d_flipflop_modelsim.png "Figure 2")

Fits the automation test design.

### RTL design in Vivado

![Figure 3](https://github.com/AndresCasasola/fpga/raw/master/resources/images/codes_verilog/d_flipflop/d_flipflop_rtl.png "Figure 3")

### Synthesis in Vivado

![Figure 4](https://github.com/AndresCasasola/fpga/raw/master/resources/images/codes_verilog/d_flipflop/d_flipflop_synthesis.png "Figure 4")

Apply constraints and study timing, utilization, etc. reports.


<!-- ## 2. 4bit Free Running Up Counter -->