#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon May 07 19:01:10 2018
# Process ID: 2204
# Log file: C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/planAhead_run_2/planAhead.log
# Journal file: C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1649 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/pa.fromNetlist.tcl
# create_project -name lab_final -dir "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/planAhead_run_3" -part xc3s100ecp132-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final} }
# set_property target_constrs_file "lab_final.ucf" [current_fileset -constrset]
Adding file 'C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.ucf' to fileset 'constrs_1'
# add_files [list {lab_final.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design lab_final.ngc ...
WARNING:NetListWriters:298 - No output is written to lab_final.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus XLXI_43/Mcompar_cnt1_cmp_ge0000_lut<12 :
   1> on block lab_final is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_51/XLXI_133/XLXI_41/Mcompar_cnt10k_cmp_ge0000_lut<10 : 1> on block
   lab_final is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_51/XLXI_142/XLXI_28/Mcompar_cnt10k_cmp_ge0000_lut<10 : 1> on block
   lab_final is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_51/XLXI_142/XLXI_83/DB1/cnt_mux0000<31 : 7> on block lab_final is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_51/XLXI_142/XLXI_83/DB2/cnt_mux0000<31 : 7> on block lab_final is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_51/XLXI_142/XLXI_83/DB3/cnt_mux0000<31 : 7> on block lab_final is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_51/XLXI_142/XLXI_83/DB4/cnt_mux0000<31 : 7> on block lab_final is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file lab_final.edif ...
ngc2edif: Total memory usage is 117936 kilobytes

Parsing EDIF File [./planAhead_run_3/lab_final.data/cache/lab_final_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/lab_final.data/cache/lab_final_ngc_zx.edif]
CRITICAL WARNING: [Designutils 20-1022] Could not resolve non-primitive black box cell 'FMAP' instantiated in module 'XLXI_52/XLXI_1/XLXI_11/I_36_29'.
Resolution: File names need to match cell names: an EDIF definition will be found in FMAP.edf; a HDL definition may be placed in any Verilog/VHDL file.
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'lab_final' is not ideal for floorplanning, since the cellview 'lab_final' defined in file 'lab_final.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.ucf]
Finished Parsing UCF File [C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 634bf592
link_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 509.824 ; gain = 127.031
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final\planAhead_pid2204.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon May 07 19:16:16 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
