[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/1364_2005/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 91
LIB: work
FILE: ${SURELOG_DIR}/tests/1364_2005/dut.v
n<> u<90> t<Top_level_rule> c<1> l<2:1> el<14:1>
  n<> u<1> t<Null_rule> p<90> s<89> l<2:1> el<2:1>
  n<> u<89> t<Source_text> p<90> c<3> l<2:1> el<12:14>
    n<> u<3> t<Description> p<89> c<2> s<86> l<2:1> el<2:28>
      n<> u<2> t<Top_directives> p<3> l<2:1> el<2:28>
    n<> u<86> t<Description> p<89> c<85> s<88> l<3:1> el<11:10>
      n<> u<85> t<Module_declaration> p<86> c<7> l<3:1> el<11:10>
        n<> u<7> t<Module_ansi_header> p<85> c<4> s<31> l<3:1> el<3:13>
          n<module> u<4> t<Module_keyword> p<7> s<5> l<3:1> el<3:7>
          n<main> u<5> t<STRING_CONST> p<7> s<6> l<3:8> el<3:12>
          n<> u<6> t<Package_import_declaration_list> p<7> l<3:12> el<3:12>
        n<> u<31> t<Non_port_module_item> p<85> c<30> s<53> l<5:4> el<5:23>
          n<> u<30> t<Module_or_generate_item> p<31> c<29> l<5:4> el<5:23>
            n<> u<29> t<Module_common_item> p<30> c<28> l<5:4> el<5:23>
              n<> u<28> t<Module_or_generate_item_declaration> p<29> c<27> l<5:4> el<5:23>
                n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<5:4> el<5:23>
                  n<> u<26> t<Data_declaration> p<27> c<25> l<5:4> el<5:23>
                    n<> u<25> t<Variable_declaration> p<26> c<19> l<5:4> el<5:23>
                      n<> u<19> t<Data_type> p<25> c<8> s<24> l<5:4> el<5:13>
                        n<> u<8> t<IntVec_TypeReg> p<19> s<18> l<5:4> el<5:7>
                        n<> u<18> t<Packed_dimension> p<19> c<17> l<5:8> el<5:13>
                          n<> u<17> t<Constant_range> p<18> c<12> l<5:9> el<5:12>
                            n<> u<12> t<Constant_expression> p<17> c<11> s<16> l<5:9> el<5:10>
                              n<> u<11> t<Constant_primary> p<12> c<10> l<5:9> el<5:10>
                                n<> u<10> t<Primary_literal> p<11> c<9> l<5:9> el<5:10>
                                  n<3> u<9> t<INT_CONST> p<10> l<5:9> el<5:10>
                            n<> u<16> t<Constant_expression> p<17> c<15> l<5:11> el<5:12>
                              n<> u<15> t<Constant_primary> p<16> c<14> l<5:11> el<5:12>
                                n<> u<14> t<Primary_literal> p<15> c<13> l<5:11> el<5:12>
                                  n<0> u<13> t<INT_CONST> p<14> l<5:11> el<5:12>
                      n<> u<24> t<Variable_decl_assignment_list> p<25> c<21> l<5:14> el<5:22>
                        n<> u<21> t<Variable_decl_assignment> p<24> c<20> s<23> l<5:14> el<5:17>
                          n<foo> u<20> t<STRING_CONST> p<21> l<5:14> el<5:17>
                        n<> u<23> t<Variable_decl_assignment> p<24> c<22> l<5:19> el<5:22>
                          n<bar> u<22> t<STRING_CONST> p<23> l<5:19> el<5:22>
        n<> u<53> t<Non_port_module_item> p<85> c<52> s<69> l<6:4> el<6:18>
          n<> u<52> t<Module_or_generate_item> p<53> c<51> l<6:4> el<6:18>
            n<> u<51> t<Module_common_item> p<52> c<50> l<6:4> el<6:18>
              n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<6:4> el<6:18>
                n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<6:4> el<6:18>
                  n<> u<48> t<Data_declaration> p<49> c<47> l<6:4> el<6:18>
                    n<> u<47> t<Variable_declaration> p<48> c<43> l<6:4> el<6:18>
                      n<> u<43> t<Data_type> p<47> c<32> s<46> l<6:4> el<6:13>
                        n<> u<32> t<IntVec_TypeReg> p<43> s<42> l<6:4> el<6:7>
                        n<> u<42> t<Packed_dimension> p<43> c<41> l<6:8> el<6:13>
                          n<> u<41> t<Constant_range> p<42> c<36> l<6:9> el<6:12>
                            n<> u<36> t<Constant_expression> p<41> c<35> s<40> l<6:9> el<6:10>
                              n<> u<35> t<Constant_primary> p<36> c<34> l<6:9> el<6:10>
                                n<> u<34> t<Primary_literal> p<35> c<33> l<6:9> el<6:10>
                                  n<1> u<33> t<INT_CONST> p<34> l<6:9> el<6:10>
                            n<> u<40> t<Constant_expression> p<41> c<39> l<6:11> el<6:12>
                              n<> u<39> t<Constant_primary> p<40> c<38> l<6:11> el<6:12>
                                n<> u<38> t<Primary_literal> p<39> c<37> l<6:11> el<6:12>
                                  n<0> u<37> t<INT_CONST> p<38> l<6:11> el<6:12>
                      n<> u<46> t<Variable_decl_assignment_list> p<47> c<45> l<6:14> el<6:17>
                        n<> u<45> t<Variable_decl_assignment> p<46> c<44> l<6:14> el<6:17>
                          n<adr> u<44> t<STRING_CONST> p<45> l<6:14> el<6:17>
        n<> u<69> t<Non_port_module_item> p<85> c<68> s<83> l<8:4> el<8:27>
          n<> u<68> t<Module_or_generate_item> p<69> c<67> l<8:4> el<8:27>
            n<> u<67> t<Module_common_item> p<68> c<66> l<8:4> el<8:27>
              n<> u<66> t<Module_or_generate_item_declaration> p<67> c<65> l<8:4> el<8:27>
                n<> u<65> t<Package_or_generate_item_declaration> p<66> c<64> l<8:4> el<8:27>
                  n<> u<64> t<Data_declaration> p<65> c<63> l<8:4> el<8:27>
                    n<> u<63> t<Variable_declaration> p<64> c<55> l<8:4> el<8:27>
                      n<> u<55> t<Data_type> p<63> c<54> s<62> l<8:4> el<8:7>
                        n<> u<54> t<IntVec_TypeReg> p<55> l<8:4> el<8:7>
                      n<> u<62> t<Variable_decl_assignment_list> p<63> c<57> l<8:13> el<8:26>
                        n<> u<57> t<Variable_decl_assignment> p<62> c<56> s<59> l<8:13> el<8:16>
                          n<bit> u<56> t<STRING_CONST> p<57> l<8:13> el<8:16>
                        n<> u<59> t<Variable_decl_assignment> p<62> c<58> s<61> l<8:18> el<8:21>
                          n<rst> u<58> t<STRING_CONST> p<59> l<8:18> el<8:21>
                        n<> u<61> t<Variable_decl_assignment> p<62> c<60> l<8:23> el<8:26>
                          n<clk> u<60> t<STRING_CONST> p<61> l<8:23> el<8:26>
        n<> u<83> t<Non_port_module_item> p<85> c<82> s<84> l<9:4> el<9:39>
          n<> u<82> t<Module_or_generate_item> p<83> c<81> l<9:4> el<9:39>
            n<> u<81> t<Module_common_item> p<82> c<80> l<9:4> el<9:39>
              n<> u<80> t<Module_or_generate_item_declaration> p<81> c<79> l<9:4> el<9:39>
                n<> u<79> t<Package_or_generate_item_declaration> p<80> c<78> l<9:4> el<9:39>
                  n<> u<78> t<Data_declaration> p<79> c<77> l<9:4> el<9:39>
                    n<> u<77> t<Variable_declaration> p<78> c<71> l<9:4> el<9:39>
                      n<> u<71> t<Data_type> p<77> c<70> s<76> l<9:4> el<9:7>
                        n<> u<70> t<IntVec_TypeReg> p<71> l<9:4> el<9:7>
                      n<> u<76> t<Variable_decl_assignment_list> p<77> c<73> l<9:13> el<9:38>
                        n<> u<73> t<Variable_decl_assignment> p<76> c<72> s<75> l<9:13> el<9:24>
                          n<load_enable> u<72> t<STRING_CONST> p<73> l<9:13> el<9:24>
                        n<> u<75> t<Variable_decl_assignment> p<76> c<74> l<9:26> el<9:38>
                          n<write_enable> u<74> t<STRING_CONST> p<75> l<9:26> el<9:38>
        n<> u<84> t<ENDMODULE> p<85> l<11:1> el<11:10>
    n<> u<88> t<Description> p<89> c<87> l<12:1> el<12:14>
      n<> u<87> t<Top_directives> p<88> l<12:1> el<12:14>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/1364_2005/dut.v:3:1: No timescale set for "main".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/1364_2005/dut.v:3:1: Compile module "work@main".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               6
Design                                                 1
Identifier                                             1
LogicNet                                               8
LogicTypespec                                          8
Module                                                 1
ModuleTypespec                                         1
Range                                                  3
RefTypespec                                            8
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/1364_2005/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.v), file:${SURELOG_DIR}/tests/1364_2005/dut.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.v
|vpiAllModules:
\_Module: work@main (work@main), file:${SURELOG_DIR}/tests/1364_2005/dut.v, line:3:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@main)
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/1364_2005/dut.v, line:3:1, endln:11:10
    |vpiName:work@main
  |vpiTypedef:
  \_LogicTypespec: , line:5:4, endln:5:7
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/1364_2005/dut.v, line:3:1, endln:11:10
    |vpiRange:
    \_Range: , line:5:8, endln:5:13
      |vpiParent:
      \_LogicTypespec: , line:5:4, endln:5:7
      |vpiLeftRange:
      \_Constant: , line:5:9, endln:5:10
        |vpiParent:
        \_Range: , line:5:8, endln:5:13
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:11, endln:5:12
        |vpiParent:
        \_Range: , line:5:8, endln:5:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:6:4, endln:6:7
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/1364_2005/dut.v, line:3:1, endln:11:10
    |vpiRange:
    \_Range: , line:6:8, endln:6:13
      |vpiParent:
      \_LogicTypespec: , line:6:4, endln:6:7
      |vpiLeftRange:
      \_Constant: , line:6:9, endln:6:10
        |vpiParent:
        \_Range: , line:6:8, endln:6:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:11, endln:6:12
        |vpiParent:
        \_Range: , line:6:8, endln:6:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:8:4, endln:8:7
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/1364_2005/dut.v, line:3:1, endln:11:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:4, endln:5:7
  |vpiImportTypespec:
  \_LogicNet: (work@main.foo), line:5:14, endln:5:17
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/1364_2005/dut.v, line:3:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@main.foo), line:5:4, endln:5:13
      |vpiParent:
      \_LogicNet: (work@main.foo), line:5:14, endln:5:17
      |vpiFullName:work@main.foo
      |vpiActual:
      \_LogicTypespec: , line:5:4, endln:5:7
    |vpiName:foo
    |vpiFullName:work@main.foo
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@main.bar), line:5:19, endln:5:22
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/1364_2005/dut.v, line:3:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@main.bar), line:5:4, endln:5:13
      |vpiParent:
      \_LogicNet: (work@main.bar), line:5:19, endln:5:22
      |vpiFullName:work@main.bar
      |vpiActual:
      \_LogicTypespec: , line:5:4, endln:5:7
    |vpiName:bar
    |vpiFullName:work@main.bar
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:4, endln:6:7
  |vpiImportTypespec:
  \_LogicNet: (work@main.adr), line:6:14, endln:6:17
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/1364_2005/dut.v, line:3:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@main.adr), line:6:4, endln:6:13
      |vpiParent:
      \_LogicNet: (work@main.adr), line:6:14, endln:6:17
      |vpiFullName:work@main.adr
      |vpiActual:
      \_LogicTypespec: , line:6:4, endln:6:7
    |vpiName:adr
    |vpiFullName:work@main.adr
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:4, endln:8:7
  |vpiImportTypespec:
  \_LogicNet: (work@main.bit), line:8:13, endln:8:16
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/1364_2005/dut.v, line:3:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@main.bit), line:8:4, endln:8:7
      |vpiParent:
      \_LogicNet: (work@main.bit), line:8:13, endln:8:16
      |vpiFullName:work@main.bit
      |vpiActual:
      \_LogicTypespec: , line:8:4, endln:8:7
    |vpiName:bit
    |vpiFullName:work@main.bit
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@main.rst), line:8:18, endln:8:21
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/1364_2005/dut.v, line:3:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@main.rst), line:8:4, endln:8:7
      |vpiParent:
      \_LogicNet: (work@main.rst), line:8:18, endln:8:21
      |vpiFullName:work@main.rst
      |vpiActual:
      \_LogicTypespec: , line:8:4, endln:8:7
    |vpiName:rst
    |vpiFullName:work@main.rst
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@main.clk), line:8:23, endln:8:26
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/1364_2005/dut.v, line:3:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@main.clk), line:8:4, endln:8:7
      |vpiParent:
      \_LogicNet: (work@main.clk), line:8:23, endln:8:26
      |vpiFullName:work@main.clk
      |vpiActual:
      \_LogicTypespec: , line:8:4, endln:8:7
    |vpiName:clk
    |vpiFullName:work@main.clk
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@main.load_enable), line:9:13, endln:9:24
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/1364_2005/dut.v, line:3:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@main.load_enable), line:9:4, endln:9:7
      |vpiParent:
      \_LogicNet: (work@main.load_enable), line:9:13, endln:9:24
      |vpiFullName:work@main.load_enable
      |vpiActual:
      \_LogicTypespec: , line:8:4, endln:8:7
    |vpiName:load_enable
    |vpiFullName:work@main.load_enable
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@main.write_enable), line:9:26, endln:9:38
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/1364_2005/dut.v, line:3:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@main.write_enable), line:9:4, endln:9:7
      |vpiParent:
      \_LogicNet: (work@main.write_enable), line:9:26, endln:9:38
      |vpiFullName:work@main.write_enable
      |vpiActual:
      \_LogicTypespec: , line:8:4, endln:8:7
    |vpiName:write_enable
    |vpiFullName:work@main.write_enable
    |vpiNetType:48
  |vpiDefName:work@main
  |vpiNet:
  \_LogicNet: (work@main.foo), line:5:14, endln:5:17
  |vpiNet:
  \_LogicNet: (work@main.bar), line:5:19, endln:5:22
  |vpiNet:
  \_LogicNet: (work@main.adr), line:6:14, endln:6:17
  |vpiNet:
  \_LogicNet: (work@main.bit), line:8:13, endln:8:16
  |vpiNet:
  \_LogicNet: (work@main.rst), line:8:18, endln:8:21
  |vpiNet:
  \_LogicNet: (work@main.clk), line:8:23, endln:8:26
  |vpiNet:
  \_LogicNet: (work@main.load_enable), line:9:13, endln:9:24
  |vpiNet:
  \_LogicNet: (work@main.write_enable), line:9:26, endln:9:38
|vpiTypedef:
\_ModuleTypespec: (main)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:main
  |vpiModule:
  \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/1364_2005/dut.v, line:3:1, endln:11:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
