#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x170e400 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x170e590 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1705d80 .functor NOT 1, L_0x173d510, C4<0>, C4<0>, C4<0>;
L_0x173d270 .functor XOR 1, L_0x173d110, L_0x173d1d0, C4<0>, C4<0>;
L_0x173d400 .functor XOR 1, L_0x173d270, L_0x173d330, C4<0>, C4<0>;
v0x173a8c0_0 .net *"_ivl_10", 0 0, L_0x173d330;  1 drivers
v0x173a9c0_0 .net *"_ivl_12", 0 0, L_0x173d400;  1 drivers
v0x173aaa0_0 .net *"_ivl_2", 0 0, L_0x173d070;  1 drivers
v0x173ab60_0 .net *"_ivl_4", 0 0, L_0x173d110;  1 drivers
v0x173ac40_0 .net *"_ivl_6", 0 0, L_0x173d1d0;  1 drivers
v0x173ad70_0 .net *"_ivl_8", 0 0, L_0x173d270;  1 drivers
v0x173ae50_0 .var "clk", 0 0;
v0x173aef0_0 .net "f_dut", 0 0, L_0x173cf60;  1 drivers
v0x173af90_0 .net "f_ref", 0 0, L_0x173c100;  1 drivers
v0x173b0c0_0 .var/2u "stats1", 159 0;
v0x173b160_0 .var/2u "strobe", 0 0;
v0x173b200_0 .net "tb_match", 0 0, L_0x173d510;  1 drivers
v0x173b2c0_0 .net "tb_mismatch", 0 0, L_0x1705d80;  1 drivers
v0x173b380_0 .net "wavedrom_enable", 0 0, v0x1739310_0;  1 drivers
v0x173b420_0 .net "wavedrom_title", 511 0, v0x17393d0_0;  1 drivers
v0x173b4f0_0 .net "x1", 0 0, v0x1739490_0;  1 drivers
v0x173b590_0 .net "x2", 0 0, v0x1739530_0;  1 drivers
v0x173b740_0 .net "x3", 0 0, v0x1739620_0;  1 drivers
L_0x173d070 .concat [ 1 0 0 0], L_0x173c100;
L_0x173d110 .concat [ 1 0 0 0], L_0x173c100;
L_0x173d1d0 .concat [ 1 0 0 0], L_0x173cf60;
L_0x173d330 .concat [ 1 0 0 0], L_0x173c100;
L_0x173d510 .cmp/eeq 1, L_0x173d070, L_0x173d400;
S_0x170e720 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x170e590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x16fae70 .functor NOT 1, v0x1739620_0, C4<0>, C4<0>, C4<0>;
L_0x170ee40 .functor AND 1, L_0x16fae70, v0x1739530_0, C4<1>, C4<1>;
L_0x1705df0 .functor NOT 1, v0x1739490_0, C4<0>, C4<0>, C4<0>;
L_0x173b9e0 .functor AND 1, L_0x170ee40, L_0x1705df0, C4<1>, C4<1>;
L_0x173bab0 .functor NOT 1, v0x1739620_0, C4<0>, C4<0>, C4<0>;
L_0x173bb20 .functor AND 1, L_0x173bab0, v0x1739530_0, C4<1>, C4<1>;
L_0x173bbd0 .functor AND 1, L_0x173bb20, v0x1739490_0, C4<1>, C4<1>;
L_0x173bc90 .functor OR 1, L_0x173b9e0, L_0x173bbd0, C4<0>, C4<0>;
L_0x173bdf0 .functor NOT 1, v0x1739530_0, C4<0>, C4<0>, C4<0>;
L_0x173be60 .functor AND 1, v0x1739620_0, L_0x173bdf0, C4<1>, C4<1>;
L_0x173bf80 .functor AND 1, L_0x173be60, v0x1739490_0, C4<1>, C4<1>;
L_0x173bff0 .functor OR 1, L_0x173bc90, L_0x173bf80, C4<0>, C4<0>;
L_0x173c170 .functor AND 1, v0x1739620_0, v0x1739530_0, C4<1>, C4<1>;
L_0x173c1e0 .functor AND 1, L_0x173c170, v0x1739490_0, C4<1>, C4<1>;
L_0x173c100 .functor OR 1, L_0x173bff0, L_0x173c1e0, C4<0>, C4<0>;
v0x1705ff0_0 .net *"_ivl_0", 0 0, L_0x16fae70;  1 drivers
v0x1706090_0 .net *"_ivl_10", 0 0, L_0x173bb20;  1 drivers
v0x16faee0_0 .net *"_ivl_12", 0 0, L_0x173bbd0;  1 drivers
v0x1737c70_0 .net *"_ivl_14", 0 0, L_0x173bc90;  1 drivers
v0x1737d50_0 .net *"_ivl_16", 0 0, L_0x173bdf0;  1 drivers
v0x1737e80_0 .net *"_ivl_18", 0 0, L_0x173be60;  1 drivers
v0x1737f60_0 .net *"_ivl_2", 0 0, L_0x170ee40;  1 drivers
v0x1738040_0 .net *"_ivl_20", 0 0, L_0x173bf80;  1 drivers
v0x1738120_0 .net *"_ivl_22", 0 0, L_0x173bff0;  1 drivers
v0x1738290_0 .net *"_ivl_24", 0 0, L_0x173c170;  1 drivers
v0x1738370_0 .net *"_ivl_26", 0 0, L_0x173c1e0;  1 drivers
v0x1738450_0 .net *"_ivl_4", 0 0, L_0x1705df0;  1 drivers
v0x1738530_0 .net *"_ivl_6", 0 0, L_0x173b9e0;  1 drivers
v0x1738610_0 .net *"_ivl_8", 0 0, L_0x173bab0;  1 drivers
v0x17386f0_0 .net "f", 0 0, L_0x173c100;  alias, 1 drivers
v0x17387b0_0 .net "x1", 0 0, v0x1739490_0;  alias, 1 drivers
v0x1738870_0 .net "x2", 0 0, v0x1739530_0;  alias, 1 drivers
v0x1738930_0 .net "x3", 0 0, v0x1739620_0;  alias, 1 drivers
S_0x1738a70 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x170e590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1739250_0 .net "clk", 0 0, v0x173ae50_0;  1 drivers
v0x1739310_0 .var "wavedrom_enable", 0 0;
v0x17393d0_0 .var "wavedrom_title", 511 0;
v0x1739490_0 .var "x1", 0 0;
v0x1739530_0 .var "x2", 0 0;
v0x1739620_0 .var "x3", 0 0;
E_0x17092e0/0 .event negedge, v0x1739250_0;
E_0x17092e0/1 .event posedge, v0x1739250_0;
E_0x17092e0 .event/or E_0x17092e0/0, E_0x17092e0/1;
E_0x1709070 .event negedge, v0x1739250_0;
E_0x16f49f0 .event posedge, v0x1739250_0;
S_0x1738d50 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1738a70;
 .timescale -12 -12;
v0x1738f50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1739050 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1738a70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1739720 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x170e590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x173c410 .functor NOT 1, v0x1739490_0, C4<0>, C4<0>, C4<0>;
L_0x173c590 .functor AND 1, v0x1739530_0, L_0x173c410, C4<1>, C4<1>;
L_0x173c780 .functor AND 1, v0x1739620_0, v0x1739490_0, C4<1>, C4<1>;
L_0x173c900 .functor OR 1, L_0x173c590, L_0x173c780, C4<0>, C4<0>;
L_0x173ca40 .functor AND 1, v0x1739620_0, v0x1739530_0, C4<1>, C4<1>;
L_0x173cab0 .functor NOT 1, v0x1739490_0, C4<0>, C4<0>, C4<0>;
L_0x173cb60 .functor AND 1, L_0x173ca40, L_0x173cab0, C4<1>, C4<1>;
L_0x173cc70 .functor OR 1, L_0x173c900, L_0x173cb60, C4<0>, C4<0>;
L_0x173cdd0 .functor AND 1, v0x1739620_0, v0x1739530_0, C4<1>, C4<1>;
L_0x173ce40 .functor AND 1, L_0x173cdd0, v0x1739490_0, C4<1>, C4<1>;
L_0x173cf60 .functor OR 1, L_0x173cc70, L_0x173ce40, C4<0>, C4<0>;
v0x1739930_0 .net *"_ivl_0", 0 0, L_0x173c410;  1 drivers
v0x1739a10_0 .net *"_ivl_10", 0 0, L_0x173cab0;  1 drivers
v0x1739af0_0 .net *"_ivl_12", 0 0, L_0x173cb60;  1 drivers
v0x1739be0_0 .net *"_ivl_14", 0 0, L_0x173cc70;  1 drivers
v0x1739cc0_0 .net *"_ivl_16", 0 0, L_0x173cdd0;  1 drivers
v0x1739df0_0 .net *"_ivl_18", 0 0, L_0x173ce40;  1 drivers
v0x1739ed0_0 .net *"_ivl_2", 0 0, L_0x173c590;  1 drivers
v0x1739fb0_0 .net *"_ivl_4", 0 0, L_0x173c780;  1 drivers
v0x173a090_0 .net *"_ivl_6", 0 0, L_0x173c900;  1 drivers
v0x173a200_0 .net *"_ivl_8", 0 0, L_0x173ca40;  1 drivers
v0x173a2e0_0 .net "f", 0 0, L_0x173cf60;  alias, 1 drivers
v0x173a3a0_0 .net "x1", 0 0, v0x1739490_0;  alias, 1 drivers
v0x173a440_0 .net "x2", 0 0, v0x1739530_0;  alias, 1 drivers
v0x173a530_0 .net "x3", 0 0, v0x1739620_0;  alias, 1 drivers
S_0x173a6a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x170e590;
 .timescale -12 -12;
E_0x1709530 .event anyedge, v0x173b160_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x173b160_0;
    %nor/r;
    %assign/vec4 v0x173b160_0, 0;
    %wait E_0x1709530;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1738a70;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1739490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1739530_0, 0;
    %assign/vec4 v0x1739620_0, 0;
    %wait E_0x1709070;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16f49f0;
    %load/vec4 v0x1739620_0;
    %load/vec4 v0x1739530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1739490_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1739490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1739530_0, 0;
    %assign/vec4 v0x1739620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1709070;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1739050;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17092e0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1739490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1739530_0, 0;
    %assign/vec4 v0x1739620_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x170e590;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173b160_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x170e590;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x173ae50_0;
    %inv;
    %store/vec4 v0x173ae50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x170e590;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1739250_0, v0x173b2c0_0, v0x173b740_0, v0x173b590_0, v0x173b4f0_0, v0x173af90_0, v0x173aef0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x170e590;
T_7 ;
    %load/vec4 v0x173b0c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x173b0c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x173b0c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x173b0c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x173b0c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x173b0c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x173b0c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x170e590;
T_8 ;
    %wait E_0x17092e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x173b0c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173b0c0_0, 4, 32;
    %load/vec4 v0x173b200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x173b0c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173b0c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x173b0c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173b0c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x173af90_0;
    %load/vec4 v0x173af90_0;
    %load/vec4 v0x173aef0_0;
    %xor;
    %load/vec4 v0x173af90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x173b0c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173b0c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x173b0c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173b0c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/truthtable1/iter0/response9/top_module.sv";
