-- generated by newgenasym Tue Nov 20 14:30:13 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity sn65lvds117 is
    port (    
	\1\:       IN     STD_LOGIC;    
	\10\:      IN     STD_LOGIC;    
	\11\:      IN     STD_LOGIC;    
	\12\:      IN     STD_LOGIC;    
	\13\:      IN     STD_LOGIC;    
	\14\:      IN     STD_LOGIC;    
	\15\:      IN     STD_LOGIC;    
	\16\:      IN     STD_LOGIC;    
	\17\:      IN     STD_LOGIC;    
	\18\:      IN     STD_LOGIC;    
	\19\:      IN     STD_LOGIC;    
	\2\:       IN     STD_LOGIC;    
	\20\:      IN     STD_LOGIC;    
	\21\:      IN     STD_LOGIC;    
	\22\:      INOUT  STD_LOGIC;    
	\23\:      IN     STD_LOGIC;    
	\24\:      IN     STD_LOGIC;    
	\25\:      IN     STD_LOGIC;    
	\26\:      IN     STD_LOGIC;    
	\27\:      INOUT  STD_LOGIC;    
	\28\:      INOUT  STD_LOGIC;    
	\29\:      IN     STD_LOGIC;    
	\3\:       IN     STD_LOGIC;    
	\30\:      IN     STD_LOGIC;    
	\31\:      IN     STD_LOGIC;    
	\32\:      IN     STD_LOGIC;    
	\33\:      OUT    STD_LOGIC;    
	\34\:      OUT    STD_LOGIC;    
	\35\:      OUT    STD_LOGIC;    
	\36\:      OUT    STD_LOGIC;    
	\37\:      OUT    STD_LOGIC;    
	\38\:      OUT    STD_LOGIC;    
	\39\:      OUT    STD_LOGIC;    
	\4\:       IN     STD_LOGIC;    
	\40\:      OUT    STD_LOGIC;    
	\41\:      OUT    STD_LOGIC;    
	\42\:      OUT    STD_LOGIC;    
	\43\:      OUT    STD_LOGIC;    
	\44\:      OUT    STD_LOGIC;    
	\45\:      OUT    STD_LOGIC;    
	\46\:      OUT    STD_LOGIC;    
	\47\:      OUT    STD_LOGIC;    
	\48\:      OUT    STD_LOGIC;    
	\49\:      OUT    STD_LOGIC;    
	\5\:       INOUT  STD_LOGIC;    
	\50\:      OUT    STD_LOGIC;    
	\51\:      OUT    STD_LOGIC;    
	\52\:      OUT    STD_LOGIC;    
	\53\:      OUT    STD_LOGIC;    
	\54\:      OUT    STD_LOGIC;    
	\55\:      OUT    STD_LOGIC;    
	\56\:      OUT    STD_LOGIC;    
	\57\:      OUT    STD_LOGIC;    
	\58\:      OUT    STD_LOGIC;    
	\59\:      OUT    STD_LOGIC;    
	\6\:       IN     STD_LOGIC;    
	\60\:      OUT    STD_LOGIC;    
	\61\:      OUT    STD_LOGIC;    
	\62\:      OUT    STD_LOGIC;    
	\63\:      OUT    STD_LOGIC;    
	\64\:      OUT    STD_LOGIC;    
	\7\:       IN     STD_LOGIC;    
	\8\:       IN     STD_LOGIC;    
	\9\:       IN     STD_LOGIC);
end sn65lvds117;
