
0210.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ef58  080002d0  080002d0  000102d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000368  0800f228  0800f228  0001f228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f590  0800f590  0001f590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800f598  0800f598  0001f598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800f5a0  0800f5a0  0001f5a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000078  24000000  0800f5a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001c88  24000078  0800f61c  00020078  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  24001d00  0800f61c  00021d00  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001fabf  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000032a1  00000000  00000000  0003fb65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000014b8  00000000  00000000  00042e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000013c8  00000000  00000000  000442c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00034db1  00000000  00000000  00045688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001a638  00000000  00000000  0007a439  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00153ff9  00000000  00000000  00094a71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  001e8a6a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005d94  00000000  00000000  001e8abc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000078 	.word	0x24000078
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800f210 	.word	0x0800f210

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400007c 	.word	0x2400007c
 800030c:	0800f210 	.word	0x0800f210

08000310 <strlen>:
 8000310:	4603      	mov	r3, r0
 8000312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000316:	2a00      	cmp	r2, #0
 8000318:	d1fb      	bne.n	8000312 <strlen+0x2>
 800031a:	1a18      	subs	r0, r3, r0
 800031c:	3801      	subs	r0, #1
 800031e:	4770      	bx	lr

08000320 <__aeabi_uldivmod>:
 8000320:	b953      	cbnz	r3, 8000338 <__aeabi_uldivmod+0x18>
 8000322:	b94a      	cbnz	r2, 8000338 <__aeabi_uldivmod+0x18>
 8000324:	2900      	cmp	r1, #0
 8000326:	bf08      	it	eq
 8000328:	2800      	cmpeq	r0, #0
 800032a:	bf1c      	itt	ne
 800032c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000330:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000334:	f000 b974 	b.w	8000620 <__aeabi_idiv0>
 8000338:	f1ad 0c08 	sub.w	ip, sp, #8
 800033c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000340:	f000 f806 	bl	8000350 <__udivmoddi4>
 8000344:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000348:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034c:	b004      	add	sp, #16
 800034e:	4770      	bx	lr

08000350 <__udivmoddi4>:
 8000350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000354:	9d08      	ldr	r5, [sp, #32]
 8000356:	4604      	mov	r4, r0
 8000358:	468e      	mov	lr, r1
 800035a:	2b00      	cmp	r3, #0
 800035c:	d14d      	bne.n	80003fa <__udivmoddi4+0xaa>
 800035e:	428a      	cmp	r2, r1
 8000360:	4694      	mov	ip, r2
 8000362:	d969      	bls.n	8000438 <__udivmoddi4+0xe8>
 8000364:	fab2 f282 	clz	r2, r2
 8000368:	b152      	cbz	r2, 8000380 <__udivmoddi4+0x30>
 800036a:	fa01 f302 	lsl.w	r3, r1, r2
 800036e:	f1c2 0120 	rsb	r1, r2, #32
 8000372:	fa20 f101 	lsr.w	r1, r0, r1
 8000376:	fa0c fc02 	lsl.w	ip, ip, r2
 800037a:	ea41 0e03 	orr.w	lr, r1, r3
 800037e:	4094      	lsls	r4, r2
 8000380:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000384:	0c21      	lsrs	r1, r4, #16
 8000386:	fbbe f6f8 	udiv	r6, lr, r8
 800038a:	fa1f f78c 	uxth.w	r7, ip
 800038e:	fb08 e316 	mls	r3, r8, r6, lr
 8000392:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000396:	fb06 f107 	mul.w	r1, r6, r7
 800039a:	4299      	cmp	r1, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x64>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80003a6:	f080 811f 	bcs.w	80005e8 <__udivmoddi4+0x298>
 80003aa:	4299      	cmp	r1, r3
 80003ac:	f240 811c 	bls.w	80005e8 <__udivmoddi4+0x298>
 80003b0:	3e02      	subs	r6, #2
 80003b2:	4463      	add	r3, ip
 80003b4:	1a5b      	subs	r3, r3, r1
 80003b6:	b2a4      	uxth	r4, r4
 80003b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003bc:	fb08 3310 	mls	r3, r8, r0, r3
 80003c0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003c4:	fb00 f707 	mul.w	r7, r0, r7
 80003c8:	42a7      	cmp	r7, r4
 80003ca:	d90a      	bls.n	80003e2 <__udivmoddi4+0x92>
 80003cc:	eb1c 0404 	adds.w	r4, ip, r4
 80003d0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003d4:	f080 810a 	bcs.w	80005ec <__udivmoddi4+0x29c>
 80003d8:	42a7      	cmp	r7, r4
 80003da:	f240 8107 	bls.w	80005ec <__udivmoddi4+0x29c>
 80003de:	4464      	add	r4, ip
 80003e0:	3802      	subs	r0, #2
 80003e2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003e6:	1be4      	subs	r4, r4, r7
 80003e8:	2600      	movs	r6, #0
 80003ea:	b11d      	cbz	r5, 80003f4 <__udivmoddi4+0xa4>
 80003ec:	40d4      	lsrs	r4, r2
 80003ee:	2300      	movs	r3, #0
 80003f0:	e9c5 4300 	strd	r4, r3, [r5]
 80003f4:	4631      	mov	r1, r6
 80003f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fa:	428b      	cmp	r3, r1
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0xc2>
 80003fe:	2d00      	cmp	r5, #0
 8000400:	f000 80ef 	beq.w	80005e2 <__udivmoddi4+0x292>
 8000404:	2600      	movs	r6, #0
 8000406:	e9c5 0100 	strd	r0, r1, [r5]
 800040a:	4630      	mov	r0, r6
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	fab3 f683 	clz	r6, r3
 8000416:	2e00      	cmp	r6, #0
 8000418:	d14a      	bne.n	80004b0 <__udivmoddi4+0x160>
 800041a:	428b      	cmp	r3, r1
 800041c:	d302      	bcc.n	8000424 <__udivmoddi4+0xd4>
 800041e:	4282      	cmp	r2, r0
 8000420:	f200 80f9 	bhi.w	8000616 <__udivmoddi4+0x2c6>
 8000424:	1a84      	subs	r4, r0, r2
 8000426:	eb61 0303 	sbc.w	r3, r1, r3
 800042a:	2001      	movs	r0, #1
 800042c:	469e      	mov	lr, r3
 800042e:	2d00      	cmp	r5, #0
 8000430:	d0e0      	beq.n	80003f4 <__udivmoddi4+0xa4>
 8000432:	e9c5 4e00 	strd	r4, lr, [r5]
 8000436:	e7dd      	b.n	80003f4 <__udivmoddi4+0xa4>
 8000438:	b902      	cbnz	r2, 800043c <__udivmoddi4+0xec>
 800043a:	deff      	udf	#255	; 0xff
 800043c:	fab2 f282 	clz	r2, r2
 8000440:	2a00      	cmp	r2, #0
 8000442:	f040 8092 	bne.w	800056a <__udivmoddi4+0x21a>
 8000446:	eba1 010c 	sub.w	r1, r1, ip
 800044a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800044e:	fa1f fe8c 	uxth.w	lr, ip
 8000452:	2601      	movs	r6, #1
 8000454:	0c20      	lsrs	r0, r4, #16
 8000456:	fbb1 f3f7 	udiv	r3, r1, r7
 800045a:	fb07 1113 	mls	r1, r7, r3, r1
 800045e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000462:	fb0e f003 	mul.w	r0, lr, r3
 8000466:	4288      	cmp	r0, r1
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0x12c>
 800046a:	eb1c 0101 	adds.w	r1, ip, r1
 800046e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000472:	d202      	bcs.n	800047a <__udivmoddi4+0x12a>
 8000474:	4288      	cmp	r0, r1
 8000476:	f200 80cb 	bhi.w	8000610 <__udivmoddi4+0x2c0>
 800047a:	4643      	mov	r3, r8
 800047c:	1a09      	subs	r1, r1, r0
 800047e:	b2a4      	uxth	r4, r4
 8000480:	fbb1 f0f7 	udiv	r0, r1, r7
 8000484:	fb07 1110 	mls	r1, r7, r0, r1
 8000488:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800048c:	fb0e fe00 	mul.w	lr, lr, r0
 8000490:	45a6      	cmp	lr, r4
 8000492:	d908      	bls.n	80004a6 <__udivmoddi4+0x156>
 8000494:	eb1c 0404 	adds.w	r4, ip, r4
 8000498:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800049c:	d202      	bcs.n	80004a4 <__udivmoddi4+0x154>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f200 80bb 	bhi.w	800061a <__udivmoddi4+0x2ca>
 80004a4:	4608      	mov	r0, r1
 80004a6:	eba4 040e 	sub.w	r4, r4, lr
 80004aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004ae:	e79c      	b.n	80003ea <__udivmoddi4+0x9a>
 80004b0:	f1c6 0720 	rsb	r7, r6, #32
 80004b4:	40b3      	lsls	r3, r6
 80004b6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80004be:	fa20 f407 	lsr.w	r4, r0, r7
 80004c2:	fa01 f306 	lsl.w	r3, r1, r6
 80004c6:	431c      	orrs	r4, r3
 80004c8:	40f9      	lsrs	r1, r7
 80004ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004ce:	fa00 f306 	lsl.w	r3, r0, r6
 80004d2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004d6:	0c20      	lsrs	r0, r4, #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fb09 1118 	mls	r1, r9, r8, r1
 80004e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004e4:	fb08 f00e 	mul.w	r0, r8, lr
 80004e8:	4288      	cmp	r0, r1
 80004ea:	fa02 f206 	lsl.w	r2, r2, r6
 80004ee:	d90b      	bls.n	8000508 <__udivmoddi4+0x1b8>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004f8:	f080 8088 	bcs.w	800060c <__udivmoddi4+0x2bc>
 80004fc:	4288      	cmp	r0, r1
 80004fe:	f240 8085 	bls.w	800060c <__udivmoddi4+0x2bc>
 8000502:	f1a8 0802 	sub.w	r8, r8, #2
 8000506:	4461      	add	r1, ip
 8000508:	1a09      	subs	r1, r1, r0
 800050a:	b2a4      	uxth	r4, r4
 800050c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000510:	fb09 1110 	mls	r1, r9, r0, r1
 8000514:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000518:	fb00 fe0e 	mul.w	lr, r0, lr
 800051c:	458e      	cmp	lr, r1
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x1e2>
 8000520:	eb1c 0101 	adds.w	r1, ip, r1
 8000524:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000528:	d26c      	bcs.n	8000604 <__udivmoddi4+0x2b4>
 800052a:	458e      	cmp	lr, r1
 800052c:	d96a      	bls.n	8000604 <__udivmoddi4+0x2b4>
 800052e:	3802      	subs	r0, #2
 8000530:	4461      	add	r1, ip
 8000532:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000536:	fba0 9402 	umull	r9, r4, r0, r2
 800053a:	eba1 010e 	sub.w	r1, r1, lr
 800053e:	42a1      	cmp	r1, r4
 8000540:	46c8      	mov	r8, r9
 8000542:	46a6      	mov	lr, r4
 8000544:	d356      	bcc.n	80005f4 <__udivmoddi4+0x2a4>
 8000546:	d053      	beq.n	80005f0 <__udivmoddi4+0x2a0>
 8000548:	b15d      	cbz	r5, 8000562 <__udivmoddi4+0x212>
 800054a:	ebb3 0208 	subs.w	r2, r3, r8
 800054e:	eb61 010e 	sbc.w	r1, r1, lr
 8000552:	fa01 f707 	lsl.w	r7, r1, r7
 8000556:	fa22 f306 	lsr.w	r3, r2, r6
 800055a:	40f1      	lsrs	r1, r6
 800055c:	431f      	orrs	r7, r3
 800055e:	e9c5 7100 	strd	r7, r1, [r5]
 8000562:	2600      	movs	r6, #0
 8000564:	4631      	mov	r1, r6
 8000566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800056a:	f1c2 0320 	rsb	r3, r2, #32
 800056e:	40d8      	lsrs	r0, r3
 8000570:	fa0c fc02 	lsl.w	ip, ip, r2
 8000574:	fa21 f303 	lsr.w	r3, r1, r3
 8000578:	4091      	lsls	r1, r2
 800057a:	4301      	orrs	r1, r0
 800057c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000580:	fa1f fe8c 	uxth.w	lr, ip
 8000584:	fbb3 f0f7 	udiv	r0, r3, r7
 8000588:	fb07 3610 	mls	r6, r7, r0, r3
 800058c:	0c0b      	lsrs	r3, r1, #16
 800058e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000592:	fb00 f60e 	mul.w	r6, r0, lr
 8000596:	429e      	cmp	r6, r3
 8000598:	fa04 f402 	lsl.w	r4, r4, r2
 800059c:	d908      	bls.n	80005b0 <__udivmoddi4+0x260>
 800059e:	eb1c 0303 	adds.w	r3, ip, r3
 80005a2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80005a6:	d22f      	bcs.n	8000608 <__udivmoddi4+0x2b8>
 80005a8:	429e      	cmp	r6, r3
 80005aa:	d92d      	bls.n	8000608 <__udivmoddi4+0x2b8>
 80005ac:	3802      	subs	r0, #2
 80005ae:	4463      	add	r3, ip
 80005b0:	1b9b      	subs	r3, r3, r6
 80005b2:	b289      	uxth	r1, r1
 80005b4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005b8:	fb07 3316 	mls	r3, r7, r6, r3
 80005bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005c0:	fb06 f30e 	mul.w	r3, r6, lr
 80005c4:	428b      	cmp	r3, r1
 80005c6:	d908      	bls.n	80005da <__udivmoddi4+0x28a>
 80005c8:	eb1c 0101 	adds.w	r1, ip, r1
 80005cc:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80005d0:	d216      	bcs.n	8000600 <__udivmoddi4+0x2b0>
 80005d2:	428b      	cmp	r3, r1
 80005d4:	d914      	bls.n	8000600 <__udivmoddi4+0x2b0>
 80005d6:	3e02      	subs	r6, #2
 80005d8:	4461      	add	r1, ip
 80005da:	1ac9      	subs	r1, r1, r3
 80005dc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005e0:	e738      	b.n	8000454 <__udivmoddi4+0x104>
 80005e2:	462e      	mov	r6, r5
 80005e4:	4628      	mov	r0, r5
 80005e6:	e705      	b.n	80003f4 <__udivmoddi4+0xa4>
 80005e8:	4606      	mov	r6, r0
 80005ea:	e6e3      	b.n	80003b4 <__udivmoddi4+0x64>
 80005ec:	4618      	mov	r0, r3
 80005ee:	e6f8      	b.n	80003e2 <__udivmoddi4+0x92>
 80005f0:	454b      	cmp	r3, r9
 80005f2:	d2a9      	bcs.n	8000548 <__udivmoddi4+0x1f8>
 80005f4:	ebb9 0802 	subs.w	r8, r9, r2
 80005f8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005fc:	3801      	subs	r0, #1
 80005fe:	e7a3      	b.n	8000548 <__udivmoddi4+0x1f8>
 8000600:	4646      	mov	r6, r8
 8000602:	e7ea      	b.n	80005da <__udivmoddi4+0x28a>
 8000604:	4620      	mov	r0, r4
 8000606:	e794      	b.n	8000532 <__udivmoddi4+0x1e2>
 8000608:	4640      	mov	r0, r8
 800060a:	e7d1      	b.n	80005b0 <__udivmoddi4+0x260>
 800060c:	46d0      	mov	r8, sl
 800060e:	e77b      	b.n	8000508 <__udivmoddi4+0x1b8>
 8000610:	3b02      	subs	r3, #2
 8000612:	4461      	add	r1, ip
 8000614:	e732      	b.n	800047c <__udivmoddi4+0x12c>
 8000616:	4630      	mov	r0, r6
 8000618:	e709      	b.n	800042e <__udivmoddi4+0xde>
 800061a:	4464      	add	r4, ip
 800061c:	3802      	subs	r0, #2
 800061e:	e742      	b.n	80004a6 <__udivmoddi4+0x156>

08000620 <__aeabi_idiv0>:
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop

08000624 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8000624:	b480      	push	{r7}
 8000626:	b085      	sub	sp, #20
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	0a5a      	lsrs	r2, r3, #9
 8000634:	490f      	ldr	r1, [pc, #60]	; (8000674 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8000636:	fba1 1202 	umull	r1, r2, r1, r2
 800063a:	09d2      	lsrs	r2, r2, #7
 800063c:	490e      	ldr	r1, [pc, #56]	; (8000678 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 800063e:	fb01 f202 	mul.w	r2, r1, r2
 8000642:	1a9b      	subs	r3, r3, r2
 8000644:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	0a5b      	lsrs	r3, r3, #9
 800064c:	4a09      	ldr	r2, [pc, #36]	; (8000674 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 800064e:	fba2 2303 	umull	r2, r3, r2, r3
 8000652:	09db      	lsrs	r3, r3, #7
 8000654:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	681a      	ldr	r2, [r3, #0]
 800065a:	68bb      	ldr	r3, [r7, #8]
 800065c:	441a      	add	r2, r3
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	68fa      	ldr	r2, [r7, #12]
 8000666:	601a      	str	r2, [r3, #0]
}
 8000668:	bf00      	nop
 800066a:	3714      	adds	r7, #20
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr
 8000674:	00044b83 	.word	0x00044b83
 8000678:	3b9aca00 	.word	0x3b9aca00
 800067c:	00000000 	.word	0x00000000

08000680 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	PV1 = 0, PV2 = 0, PV3 = 0, PV4 = 0;
 8000684:	49b8      	ldr	r1, [pc, #736]	; (8000968 <main+0x2e8>)
 8000686:	f04f 0200 	mov.w	r2, #0
 800068a:	f04f 0300 	mov.w	r3, #0
 800068e:	e9c1 2300 	strd	r2, r3, [r1]
 8000692:	49b6      	ldr	r1, [pc, #728]	; (800096c <main+0x2ec>)
 8000694:	f04f 0200 	mov.w	r2, #0
 8000698:	f04f 0300 	mov.w	r3, #0
 800069c:	e9c1 2300 	strd	r2, r3, [r1]
 80006a0:	49b3      	ldr	r1, [pc, #716]	; (8000970 <main+0x2f0>)
 80006a2:	f04f 0200 	mov.w	r2, #0
 80006a6:	f04f 0300 	mov.w	r3, #0
 80006aa:	e9c1 2300 	strd	r2, r3, [r1]
 80006ae:	49b1      	ldr	r1, [pc, #708]	; (8000974 <main+0x2f4>)
 80006b0:	f04f 0200 	mov.w	r2, #0
 80006b4:	f04f 0300 	mov.w	r3, #0
 80006b8:	e9c1 2300 	strd	r2, r3, [r1]
	SP1 = 0, SP2 = 0, SP3 = 0, SP4 = 0;
 80006bc:	49ae      	ldr	r1, [pc, #696]	; (8000978 <main+0x2f8>)
 80006be:	f04f 0200 	mov.w	r2, #0
 80006c2:	f04f 0300 	mov.w	r3, #0
 80006c6:	e9c1 2300 	strd	r2, r3, [r1]
 80006ca:	49ac      	ldr	r1, [pc, #688]	; (800097c <main+0x2fc>)
 80006cc:	f04f 0200 	mov.w	r2, #0
 80006d0:	f04f 0300 	mov.w	r3, #0
 80006d4:	e9c1 2300 	strd	r2, r3, [r1]
 80006d8:	49a9      	ldr	r1, [pc, #676]	; (8000980 <main+0x300>)
 80006da:	f04f 0200 	mov.w	r2, #0
 80006de:	f04f 0300 	mov.w	r3, #0
 80006e2:	e9c1 2300 	strd	r2, r3, [r1]
 80006e6:	49a7      	ldr	r1, [pc, #668]	; (8000984 <main+0x304>)
 80006e8:	f04f 0200 	mov.w	r2, #0
 80006ec:	f04f 0300 	mov.w	r3, #0
 80006f0:	e9c1 2300 	strd	r2, r3, [r1]

	n = 0;
 80006f4:	4ba4      	ldr	r3, [pc, #656]	; (8000988 <main+0x308>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]
	kkk = 0;
 80006fa:	4ba4      	ldr	r3, [pc, #656]	; (800098c <main+0x30c>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	601a      	str	r2, [r3, #0]
	count = 0;
 8000700:	4ba3      	ldr	r3, [pc, #652]	; (8000990 <main+0x310>)
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
	error1 = PV1 - SP1;
 8000706:	4b98      	ldr	r3, [pc, #608]	; (8000968 <main+0x2e8>)
 8000708:	ed93 6b00 	vldr	d6, [r3]
 800070c:	4b9a      	ldr	r3, [pc, #616]	; (8000978 <main+0x2f8>)
 800070e:	ed93 7b00 	vldr	d7, [r3]
 8000712:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000716:	4b9f      	ldr	r3, [pc, #636]	; (8000994 <main+0x314>)
 8000718:	ed83 7b00 	vstr	d7, [r3]
	error2 = PV2 - SP2;
 800071c:	4b93      	ldr	r3, [pc, #588]	; (800096c <main+0x2ec>)
 800071e:	ed93 6b00 	vldr	d6, [r3]
 8000722:	4b96      	ldr	r3, [pc, #600]	; (800097c <main+0x2fc>)
 8000724:	ed93 7b00 	vldr	d7, [r3]
 8000728:	ee36 7b47 	vsub.f64	d7, d6, d7
 800072c:	4b9a      	ldr	r3, [pc, #616]	; (8000998 <main+0x318>)
 800072e:	ed83 7b00 	vstr	d7, [r3]
	error3 = PV3 - SP3;
 8000732:	4b8f      	ldr	r3, [pc, #572]	; (8000970 <main+0x2f0>)
 8000734:	ed93 6b00 	vldr	d6, [r3]
 8000738:	4b91      	ldr	r3, [pc, #580]	; (8000980 <main+0x300>)
 800073a:	ed93 7b00 	vldr	d7, [r3]
 800073e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000742:	4b96      	ldr	r3, [pc, #600]	; (800099c <main+0x31c>)
 8000744:	ed83 7b00 	vstr	d7, [r3]
	error4 = PV4 - SP4;
 8000748:	4b8a      	ldr	r3, [pc, #552]	; (8000974 <main+0x2f4>)
 800074a:	ed93 6b00 	vldr	d6, [r3]
 800074e:	4b8d      	ldr	r3, [pc, #564]	; (8000984 <main+0x304>)
 8000750:	ed93 7b00 	vldr	d7, [r3]
 8000754:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000758:	4b91      	ldr	r3, [pc, #580]	; (80009a0 <main+0x320>)
 800075a:	ed83 7b00 	vstr	d7, [r3]
	enc1 = 0, enc2 = 0, enc3 = 0, enc4 = 0;
 800075e:	4b91      	ldr	r3, [pc, #580]	; (80009a4 <main+0x324>)
 8000760:	2200      	movs	r2, #0
 8000762:	801a      	strh	r2, [r3, #0]
 8000764:	4b90      	ldr	r3, [pc, #576]	; (80009a8 <main+0x328>)
 8000766:	2200      	movs	r2, #0
 8000768:	801a      	strh	r2, [r3, #0]
 800076a:	4b90      	ldr	r3, [pc, #576]	; (80009ac <main+0x32c>)
 800076c:	2200      	movs	r2, #0
 800076e:	801a      	strh	r2, [r3, #0]
 8000770:	4b8f      	ldr	r3, [pc, #572]	; (80009b0 <main+0x330>)
 8000772:	2200      	movs	r2, #0
 8000774:	801a      	strh	r2, [r3, #0]

	Kp1 = 0.361732063; // blue
 8000776:	498f      	ldr	r1, [pc, #572]	; (80009b4 <main+0x334>)
 8000778:	a36b      	add	r3, pc, #428	; (adr r3, 8000928 <main+0x2a8>)
 800077a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800077e:	e9c1 2300 	strd	r2, r3, [r1]
	Ki1 = 15.80374981; // blue
 8000782:	498d      	ldr	r1, [pc, #564]	; (80009b8 <main+0x338>)
 8000784:	a36a      	add	r3, pc, #424	; (adr r3, 8000930 <main+0x2b0>)
 8000786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800078a:	e9c1 2300 	strd	r2, r3, [r1]
	Kp2 = 0.394239297; // purple
 800078e:	498b      	ldr	r1, [pc, #556]	; (80009bc <main+0x33c>)
 8000790:	a369      	add	r3, pc, #420	; (adr r3, 8000938 <main+0x2b8>)
 8000792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000796:	e9c1 2300 	strd	r2, r3, [r1]
	Ki2 = 16.97823652; // purple
 800079a:	4989      	ldr	r1, [pc, #548]	; (80009c0 <main+0x340>)
 800079c:	a368      	add	r3, pc, #416	; (adr r3, 8000940 <main+0x2c0>)
 800079e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80007a2:	e9c1 2300 	strd	r2, r3, [r1]
	Kp3 = 0.541670637;  // 801
 80007a6:	4987      	ldr	r1, [pc, #540]	; (80009c4 <main+0x344>)
 80007a8:	a367      	add	r3, pc, #412	; (adr r3, 8000948 <main+0x2c8>)
 80007aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80007ae:	e9c1 2300 	strd	r2, r3, [r1]
	Ki3 = 18.96397104; // 801
 80007b2:	4985      	ldr	r1, [pc, #532]	; (80009c8 <main+0x348>)
 80007b4:	a366      	add	r3, pc, #408	; (adr r3, 8000950 <main+0x2d0>)
 80007b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80007ba:	e9c1 2300 	strd	r2, r3, [r1]
	Kp4 = 0.408122176;  // DC9
 80007be:	4983      	ldr	r1, [pc, #524]	; (80009cc <main+0x34c>)
 80007c0:	a365      	add	r3, pc, #404	; (adr r3, 8000958 <main+0x2d8>)
 80007c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80007c6:	e9c1 2300 	strd	r2, r3, [r1]
	Ki4 = 15.83432596;  // DC9
 80007ca:	4981      	ldr	r1, [pc, #516]	; (80009d0 <main+0x350>)
 80007cc:	a364      	add	r3, pc, #400	; (adr r3, 8000960 <main+0x2e0>)
 80007ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80007d2:	e9c1 2300 	strd	r2, r3, [r1]

	error_last1 = 0;
 80007d6:	497f      	ldr	r1, [pc, #508]	; (80009d4 <main+0x354>)
 80007d8:	f04f 0200 	mov.w	r2, #0
 80007dc:	f04f 0300 	mov.w	r3, #0
 80007e0:	e9c1 2300 	strd	r2, r3, [r1]
	error_last2 = 0;
 80007e4:	497c      	ldr	r1, [pc, #496]	; (80009d8 <main+0x358>)
 80007e6:	f04f 0200 	mov.w	r2, #0
 80007ea:	f04f 0300 	mov.w	r3, #0
 80007ee:	e9c1 2300 	strd	r2, r3, [r1]
	error_last3 = 0;
 80007f2:	497a      	ldr	r1, [pc, #488]	; (80009dc <main+0x35c>)
 80007f4:	f04f 0200 	mov.w	r2, #0
 80007f8:	f04f 0300 	mov.w	r3, #0
 80007fc:	e9c1 2300 	strd	r2, r3, [r1]
	error_last4 = 0;
 8000800:	4977      	ldr	r1, [pc, #476]	; (80009e0 <main+0x360>)
 8000802:	f04f 0200 	mov.w	r2, #0
 8000806:	f04f 0300 	mov.w	r3, #0
 800080a:	e9c1 2300 	strd	r2, r3, [r1]

	errorsum1 = 0;
 800080e:	4975      	ldr	r1, [pc, #468]	; (80009e4 <main+0x364>)
 8000810:	f04f 0200 	mov.w	r2, #0
 8000814:	f04f 0300 	mov.w	r3, #0
 8000818:	e9c1 2300 	strd	r2, r3, [r1]
	errorsum2 = 0;
 800081c:	4972      	ldr	r1, [pc, #456]	; (80009e8 <main+0x368>)
 800081e:	f04f 0200 	mov.w	r2, #0
 8000822:	f04f 0300 	mov.w	r3, #0
 8000826:	e9c1 2300 	strd	r2, r3, [r1]
	errorsum3 = 0;
 800082a:	4970      	ldr	r1, [pc, #448]	; (80009ec <main+0x36c>)
 800082c:	f04f 0200 	mov.w	r2, #0
 8000830:	f04f 0300 	mov.w	r3, #0
 8000834:	e9c1 2300 	strd	r2, r3, [r1]
	errorsum4 = 0;
 8000838:	496d      	ldr	r1, [pc, #436]	; (80009f0 <main+0x370>)
 800083a:	f04f 0200 	mov.w	r2, #0
 800083e:	f04f 0300 	mov.w	r3, #0
 8000842:	e9c1 2300 	strd	r2, r3, [r1]

	push_vel_x = 0;
 8000846:	496b      	ldr	r1, [pc, #428]	; (80009f4 <main+0x374>)
 8000848:	f04f 0200 	mov.w	r2, #0
 800084c:	f04f 0300 	mov.w	r3, #0
 8000850:	e9c1 2300 	strd	r2, r3, [r1]
	push_vel_y = 0;
 8000854:	4968      	ldr	r1, [pc, #416]	; (80009f8 <main+0x378>)
 8000856:	f04f 0200 	mov.w	r2, #0
 800085a:	f04f 0300 	mov.w	r3, #0
 800085e:	e9c1 2300 	strd	r2, r3, [r1]
	push_vel_z = 0;
 8000862:	4966      	ldr	r1, [pc, #408]	; (80009fc <main+0x37c>)
 8000864:	f04f 0200 	mov.w	r2, #0
 8000868:	f04f 0300 	mov.w	r3, #0
 800086c:	e9c1 2300 	strd	r2, r3, [r1]

	lx = 23;
 8000870:	4963      	ldr	r1, [pc, #396]	; (8000a00 <main+0x380>)
 8000872:	f04f 0200 	mov.w	r2, #0
 8000876:	4b63      	ldr	r3, [pc, #396]	; (8000a04 <main+0x384>)
 8000878:	e9c1 2300 	strd	r2, r3, [r1]
	ly = 25;
 800087c:	4962      	ldr	r1, [pc, #392]	; (8000a08 <main+0x388>)
 800087e:	f04f 0200 	mov.w	r2, #0
 8000882:	4b62      	ldr	r3, [pc, #392]	; (8000a0c <main+0x38c>)
 8000884:	e9c1 2300 	strd	r2, r3, [r1]
	r = 10;
 8000888:	4961      	ldr	r1, [pc, #388]	; (8000a10 <main+0x390>)
 800088a:	f04f 0200 	mov.w	r2, #0
 800088e:	4b61      	ldr	r3, [pc, #388]	; (8000a14 <main+0x394>)
 8000890:	e9c1 2300 	strd	r2, r3, [r1]

	gear = 75;
 8000894:	4b60      	ldr	r3, [pc, #384]	; (8000a18 <main+0x398>)
 8000896:	224b      	movs	r2, #75	; 0x4b
 8000898:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800089a:	f005 f8c5 	bl	8005a28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800089e:	f000 f8d3 	bl	8000a48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008a2:	f000 fd9d 	bl	80013e0 <MX_GPIO_Init>
  MX_TIM2_Init();
 80008a6:	f000 f9cd 	bl	8000c44 <MX_TIM2_Init>
  MX_TIM3_Init();
 80008aa:	f000 fa19 	bl	8000ce0 <MX_TIM3_Init>
  MX_TIM4_Init();
 80008ae:	f000 fa6d 	bl	8000d8c <MX_TIM4_Init>
  MX_TIM6_Init();
 80008b2:	f000 fb1f 	bl	8000ef4 <MX_TIM6_Init>
  MX_TIM7_Init();
 80008b6:	f000 fb5d 	bl	8000f74 <MX_TIM7_Init>
  MX_TIM1_Init();
 80008ba:	f000 f933 	bl	8000b24 <MX_TIM1_Init>
  MX_TIM5_Init();
 80008be:	f000 fabf 	bl	8000e40 <MX_TIM5_Init>
  MX_TIM8_Init();
 80008c2:	f000 fb8d 	bl	8000fe0 <MX_TIM8_Init>
  MX_TIM15_Init();
 80008c6:	f000 fbe5 	bl	8001094 <MX_TIM15_Init>
  MX_TIM23_Init();
 80008ca:	f000 fc69 	bl	80011a0 <MX_TIM23_Init>
  MX_TIM24_Init();
 80008ce:	f000 fcbd 	bl	800124c <MX_TIM24_Init>
  MX_USART3_UART_Init();
 80008d2:	f000 fd11 	bl	80012f8 <MX_USART3_UART_Init>
  MX_DMA_Init();
 80008d6:	f000 fd5b 	bl	8001390 <MX_DMA_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 80008da:	4850      	ldr	r0, [pc, #320]	; (8000a1c <main+0x39c>)
 80008dc:	f00a fd2a 	bl	800b334 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1);
 80008e0:	2100      	movs	r1, #0
 80008e2:	484f      	ldr	r0, [pc, #316]	; (8000a20 <main+0x3a0>)
 80008e4:	f00b f820 	bl	800b928 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1);
 80008e8:	2100      	movs	r1, #0
 80008ea:	484e      	ldr	r0, [pc, #312]	; (8000a24 <main+0x3a4>)
 80008ec:	f00b f81c 	bl	800b928 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim23, TIM_CHANNEL_1);
 80008f0:	2100      	movs	r1, #0
 80008f2:	484d      	ldr	r0, [pc, #308]	; (8000a28 <main+0x3a8>)
 80008f4:	f00b f818 	bl	800b928 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim24, TIM_CHANNEL_1);
 80008f8:	2100      	movs	r1, #0
 80008fa:	484c      	ldr	r0, [pc, #304]	; (8000a2c <main+0x3ac>)
 80008fc:	f00b f814 	bl	800b928 <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000900:	2100      	movs	r1, #0
 8000902:	484b      	ldr	r0, [pc, #300]	; (8000a30 <main+0x3b0>)
 8000904:	f00a fdf4 	bl	800b4f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8000908:	2100      	movs	r1, #0
 800090a:	484a      	ldr	r0, [pc, #296]	; (8000a34 <main+0x3b4>)
 800090c:	f00a fdf0 	bl	800b4f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8000910:	2100      	movs	r1, #0
 8000912:	4849      	ldr	r0, [pc, #292]	; (8000a38 <main+0x3b8>)
 8000914:	f00a fdec 	bl	800b4f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000918:	2100      	movs	r1, #0
 800091a:	4848      	ldr	r0, [pc, #288]	; (8000a3c <main+0x3bc>)
 800091c:	f00a fde8 	bl	800b4f0 <HAL_TIM_PWM_Start>

  setup();
 8000920:	f003 fbbc 	bl	800409c <setup>
 8000924:	e08c      	b.n	8000a40 <main+0x3c0>
 8000926:	bf00      	nop
 8000928:	3d1ff9a3 	.word	0x3d1ff9a3
 800092c:	3fd7269e 	.word	0x3fd7269e
 8000930:	18583b80 	.word	0x18583b80
 8000934:	402f9b85 	.word	0x402f9b85
 8000938:	75da6f19 	.word	0x75da6f19
 800093c:	3fd93b37 	.word	0x3fd93b37
 8000940:	b5652721 	.word	0xb5652721
 8000944:	4030fa6d 	.word	0x4030fa6d
 8000948:	a8e3caa6 	.word	0xa8e3caa6
 800094c:	3fe1555d 	.word	0x3fe1555d
 8000950:	ce5b1753 	.word	0xce5b1753
 8000954:	4032f6c6 	.word	0x4032f6c6
 8000958:	79ac4f90 	.word	0x79ac4f90
 800095c:	3fda1eac 	.word	0x3fda1eac
 8000960:	c5b0cebf 	.word	0xc5b0cebf
 8000964:	402fab2c 	.word	0x402fab2c
 8000968:	24000558 	.word	0x24000558
 800096c:	24000560 	.word	0x24000560
 8000970:	24000568 	.word	0x24000568
 8000974:	24000570 	.word	0x24000570
 8000978:	24000578 	.word	0x24000578
 800097c:	24000580 	.word	0x24000580
 8000980:	24000588 	.word	0x24000588
 8000984:	24000590 	.word	0x24000590
 8000988:	24000660 	.word	0x24000660
 800098c:	24000664 	.word	0x24000664
 8000990:	24000668 	.word	0x24000668
 8000994:	24000598 	.word	0x24000598
 8000998:	240005a0 	.word	0x240005a0
 800099c:	240005a8 	.word	0x240005a8
 80009a0:	240005b0 	.word	0x240005b0
 80009a4:	240005b8 	.word	0x240005b8
 80009a8:	240005ba 	.word	0x240005ba
 80009ac:	240005bc 	.word	0x240005bc
 80009b0:	240005be 	.word	0x240005be
 80009b4:	240005c0 	.word	0x240005c0
 80009b8:	240005e0 	.word	0x240005e0
 80009bc:	240005c8 	.word	0x240005c8
 80009c0:	240005e8 	.word	0x240005e8
 80009c4:	240005d0 	.word	0x240005d0
 80009c8:	240005f0 	.word	0x240005f0
 80009cc:	240005d8 	.word	0x240005d8
 80009d0:	240005f8 	.word	0x240005f8
 80009d4:	24000620 	.word	0x24000620
 80009d8:	24000628 	.word	0x24000628
 80009dc:	24000630 	.word	0x24000630
 80009e0:	24000638 	.word	0x24000638
 80009e4:	24000640 	.word	0x24000640
 80009e8:	24000648 	.word	0x24000648
 80009ec:	24000650 	.word	0x24000650
 80009f0:	24000658 	.word	0x24000658
 80009f4:	240006a0 	.word	0x240006a0
 80009f8:	240006a8 	.word	0x240006a8
 80009fc:	240006b0 	.word	0x240006b0
 8000a00:	24000670 	.word	0x24000670
 8000a04:	40370000 	.word	0x40370000
 8000a08:	24000678 	.word	0x24000678
 8000a0c:	40390000 	.word	0x40390000
 8000a10:	24000680 	.word	0x24000680
 8000a14:	40240000 	.word	0x40240000
 8000a18:	240006b8 	.word	0x240006b8
 8000a1c:	240000e0 	.word	0x240000e0
 8000a20:	2400012c 	.word	0x2400012c
 8000a24:	240002a8 	.word	0x240002a8
 8000a28:	24000340 	.word	0x24000340
 8000a2c:	2400038c 	.word	0x2400038c
 8000a30:	24000178 	.word	0x24000178
 8000a34:	240001c4 	.word	0x240001c4
 8000a38:	240002f4 	.word	0x240002f4
 8000a3c:	24000094 	.word	0x24000094
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  loop();
 8000a40:	f003 fb48 	bl	80040d4 <loop>
 8000a44:	e7fc      	b.n	8000a40 <main+0x3c0>
 8000a46:	bf00      	nop

08000a48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b09c      	sub	sp, #112	; 0x70
 8000a4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a52:	224c      	movs	r2, #76	; 0x4c
 8000a54:	2100      	movs	r1, #0
 8000a56:	4618      	mov	r0, r3
 8000a58:	f00e fa50 	bl	800eefc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a5c:	1d3b      	adds	r3, r7, #4
 8000a5e:	2220      	movs	r2, #32
 8000a60:	2100      	movs	r1, #0
 8000a62:	4618      	mov	r0, r3
 8000a64:	f00e fa4a 	bl	800eefc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000a68:	2002      	movs	r0, #2
 8000a6a:	f008 f97b 	bl	8008d64 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a6e:	2300      	movs	r3, #0
 8000a70:	603b      	str	r3, [r7, #0]
 8000a72:	4b2b      	ldr	r3, [pc, #172]	; (8000b20 <SystemClock_Config+0xd8>)
 8000a74:	699b      	ldr	r3, [r3, #24]
 8000a76:	4a2a      	ldr	r2, [pc, #168]	; (8000b20 <SystemClock_Config+0xd8>)
 8000a78:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a7c:	6193      	str	r3, [r2, #24]
 8000a7e:	4b28      	ldr	r3, [pc, #160]	; (8000b20 <SystemClock_Config+0xd8>)
 8000a80:	699b      	ldr	r3, [r3, #24]
 8000a82:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a86:	603b      	str	r3, [r7, #0]
 8000a88:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a8a:	bf00      	nop
 8000a8c:	4b24      	ldr	r3, [pc, #144]	; (8000b20 <SystemClock_Config+0xd8>)
 8000a8e:	699b      	ldr	r3, [r3, #24]
 8000a90:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000a94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000a98:	d1f8      	bne.n	8000a8c <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a9e:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000aa2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aa4:	2302      	movs	r3, #2
 8000aa6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000aac:	2304      	movs	r3, #4
 8000aae:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000ab0:	23a8      	movs	r3, #168	; 0xa8
 8000ab2:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ab8:	2304      	movs	r3, #4
 8000aba:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000abc:	2302      	movs	r3, #2
 8000abe:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8000ac0:	2304      	movs	r3, #4
 8000ac2:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000acc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f008 f981 	bl	8008dd8 <HAL_RCC_OscConfig>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000adc:	f001 fad6 	bl	800208c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ae0:	233f      	movs	r3, #63	; 0x3f
 8000ae2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ae4:	2303      	movs	r3, #3
 8000ae6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000aec:	2308      	movs	r3, #8
 8000aee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000af0:	2340      	movs	r3, #64	; 0x40
 8000af2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000af4:	2340      	movs	r3, #64	; 0x40
 8000af6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000af8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000afc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000afe:	2340      	movs	r3, #64	; 0x40
 8000b00:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b02:	1d3b      	adds	r3, r7, #4
 8000b04:	2102      	movs	r1, #2
 8000b06:	4618      	mov	r0, r3
 8000b08:	f008 fd14 	bl	8009534 <HAL_RCC_ClockConfig>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000b12:	f001 fabb 	bl	800208c <Error_Handler>
  }
}
 8000b16:	bf00      	nop
 8000b18:	3770      	adds	r7, #112	; 0x70
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	58024800 	.word	0x58024800

08000b24 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b098      	sub	sp, #96	; 0x60
 8000b28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b2a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000b2e:	2200      	movs	r2, #0
 8000b30:	601a      	str	r2, [r3, #0]
 8000b32:	605a      	str	r2, [r3, #4]
 8000b34:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b36:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	601a      	str	r2, [r3, #0]
 8000b3e:	605a      	str	r2, [r3, #4]
 8000b40:	609a      	str	r2, [r3, #8]
 8000b42:	60da      	str	r2, [r3, #12]
 8000b44:	611a      	str	r2, [r3, #16]
 8000b46:	615a      	str	r2, [r3, #20]
 8000b48:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b4a:	1d3b      	adds	r3, r7, #4
 8000b4c:	2234      	movs	r2, #52	; 0x34
 8000b4e:	2100      	movs	r1, #0
 8000b50:	4618      	mov	r0, r3
 8000b52:	f00e f9d3 	bl	800eefc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b56:	4b39      	ldr	r3, [pc, #228]	; (8000c3c <MX_TIM1_Init+0x118>)
 8000b58:	4a39      	ldr	r2, [pc, #228]	; (8000c40 <MX_TIM1_Init+0x11c>)
 8000b5a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000b5c:	4b37      	ldr	r3, [pc, #220]	; (8000c3c <MX_TIM1_Init+0x118>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b62:	4b36      	ldr	r3, [pc, #216]	; (8000c3c <MX_TIM1_Init+0x118>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8000b68:	4b34      	ldr	r3, [pc, #208]	; (8000c3c <MX_TIM1_Init+0x118>)
 8000b6a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b6e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b70:	4b32      	ldr	r3, [pc, #200]	; (8000c3c <MX_TIM1_Init+0x118>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b76:	4b31      	ldr	r3, [pc, #196]	; (8000c3c <MX_TIM1_Init+0x118>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b7c:	4b2f      	ldr	r3, [pc, #188]	; (8000c3c <MX_TIM1_Init+0x118>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000b82:	482e      	ldr	r0, [pc, #184]	; (8000c3c <MX_TIM1_Init+0x118>)
 8000b84:	f00a fc5c 	bl	800b440 <HAL_TIM_PWM_Init>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000b8e:	f001 fa7d 	bl	800208c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b92:	2300      	movs	r3, #0
 8000b94:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b96:	2300      	movs	r3, #0
 8000b98:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b9e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4825      	ldr	r0, [pc, #148]	; (8000c3c <MX_TIM1_Init+0x118>)
 8000ba6:	f00b fee1 	bl	800c96c <HAL_TIMEx_MasterConfigSynchronization>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000bb0:	f001 fa6c 	bl	800208c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bb4:	2360      	movs	r3, #96	; 0x60
 8000bb6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bd0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4818      	ldr	r0, [pc, #96]	; (8000c3c <MX_TIM1_Init+0x118>)
 8000bda:	f00b f853 	bl	800bc84 <HAL_TIM_PWM_ConfigChannel>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000be4:	f001 fa52 	bl	800208c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000be8:	2300      	movs	r3, #0
 8000bea:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000bec:	2300      	movs	r3, #0
 8000bee:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000bfc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c00:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000c02:	2300      	movs	r3, #0
 8000c04:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000c06:	2300      	movs	r3, #0
 8000c08:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000c0a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000c0e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000c10:	2300      	movs	r3, #0
 8000c12:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c14:	2300      	movs	r3, #0
 8000c16:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c18:	1d3b      	adds	r3, r7, #4
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4807      	ldr	r0, [pc, #28]	; (8000c3c <MX_TIM1_Init+0x118>)
 8000c1e:	f00b ff41 	bl	800caa4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8000c28:	f001 fa30 	bl	800208c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000c2c:	4803      	ldr	r0, [pc, #12]	; (8000c3c <MX_TIM1_Init+0x118>)
 8000c2e:	f004 fc1f 	bl	8005470 <HAL_TIM_MspPostInit>

}
 8000c32:	bf00      	nop
 8000c34:	3760      	adds	r7, #96	; 0x60
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	24000094 	.word	0x24000094
 8000c40:	40010000 	.word	0x40010000

08000c44 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b088      	sub	sp, #32
 8000c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c4a:	f107 0310 	add.w	r3, r7, #16
 8000c4e:	2200      	movs	r2, #0
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	605a      	str	r2, [r3, #4]
 8000c54:	609a      	str	r2, [r3, #8]
 8000c56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c58:	1d3b      	adds	r3, r7, #4
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
 8000c5e:	605a      	str	r2, [r3, #4]
 8000c60:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c62:	4b1e      	ldr	r3, [pc, #120]	; (8000cdc <MX_TIM2_Init+0x98>)
 8000c64:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c68:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 274;
 8000c6a:	4b1c      	ldr	r3, [pc, #112]	; (8000cdc <MX_TIM2_Init+0x98>)
 8000c6c:	f44f 7289 	mov.w	r2, #274	; 0x112
 8000c70:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c72:	4b1a      	ldr	r3, [pc, #104]	; (8000cdc <MX_TIM2_Init+0x98>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000c78:	4b18      	ldr	r3, [pc, #96]	; (8000cdc <MX_TIM2_Init+0x98>)
 8000c7a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c7e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c80:	4b16      	ldr	r3, [pc, #88]	; (8000cdc <MX_TIM2_Init+0x98>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c86:	4b15      	ldr	r3, [pc, #84]	; (8000cdc <MX_TIM2_Init+0x98>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c8c:	4813      	ldr	r0, [pc, #76]	; (8000cdc <MX_TIM2_Init+0x98>)
 8000c8e:	f00a faf9 	bl	800b284 <HAL_TIM_Base_Init>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000c98:	f001 f9f8 	bl	800208c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ca0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ca2:	f107 0310 	add.w	r3, r7, #16
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	480c      	ldr	r0, [pc, #48]	; (8000cdc <MX_TIM2_Init+0x98>)
 8000caa:	f00b f8ff 	bl	800beac <HAL_TIM_ConfigClockSource>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000cb4:	f001 f9ea 	bl	800208c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000cc0:	1d3b      	adds	r3, r7, #4
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4805      	ldr	r0, [pc, #20]	; (8000cdc <MX_TIM2_Init+0x98>)
 8000cc6:	f00b fe51 	bl	800c96c <HAL_TIMEx_MasterConfigSynchronization>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000cd0:	f001 f9dc 	bl	800208c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000cd4:	bf00      	nop
 8000cd6:	3720      	adds	r7, #32
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	240000e0 	.word	0x240000e0

08000ce0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b08c      	sub	sp, #48	; 0x30
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000ce6:	f107 030c 	add.w	r3, r7, #12
 8000cea:	2224      	movs	r2, #36	; 0x24
 8000cec:	2100      	movs	r1, #0
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f00e f904 	bl	800eefc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cf4:	463b      	mov	r3, r7
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	601a      	str	r2, [r3, #0]
 8000cfa:	605a      	str	r2, [r3, #4]
 8000cfc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000cfe:	4b21      	ldr	r3, [pc, #132]	; (8000d84 <MX_TIM3_Init+0xa4>)
 8000d00:	4a21      	ldr	r2, [pc, #132]	; (8000d88 <MX_TIM3_Init+0xa8>)
 8000d02:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000d04:	4b1f      	ldr	r3, [pc, #124]	; (8000d84 <MX_TIM3_Init+0xa4>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d0a:	4b1e      	ldr	r3, [pc, #120]	; (8000d84 <MX_TIM3_Init+0xa4>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000d10:	4b1c      	ldr	r3, [pc, #112]	; (8000d84 <MX_TIM3_Init+0xa4>)
 8000d12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d16:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d18:	4b1a      	ldr	r3, [pc, #104]	; (8000d84 <MX_TIM3_Init+0xa4>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d1e:	4b19      	ldr	r3, [pc, #100]	; (8000d84 <MX_TIM3_Init+0xa4>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000d24:	2303      	movs	r3, #3
 8000d26:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000d30:	2300      	movs	r3, #0
 8000d32:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000d34:	2300      	movs	r3, #0
 8000d36:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000d40:	2300      	movs	r3, #0
 8000d42:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000d48:	f107 030c 	add.w	r3, r7, #12
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	480d      	ldr	r0, [pc, #52]	; (8000d84 <MX_TIM3_Init+0xa4>)
 8000d50:	f00a fd44 	bl	800b7dc <HAL_TIM_Encoder_Init>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000d5a:	f001 f997 	bl	800208c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d62:	2300      	movs	r3, #0
 8000d64:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d66:	463b      	mov	r3, r7
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4806      	ldr	r0, [pc, #24]	; (8000d84 <MX_TIM3_Init+0xa4>)
 8000d6c:	f00b fdfe 	bl	800c96c <HAL_TIMEx_MasterConfigSynchronization>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000d76:	f001 f989 	bl	800208c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000d7a:	bf00      	nop
 8000d7c:	3730      	adds	r7, #48	; 0x30
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	2400012c 	.word	0x2400012c
 8000d88:	40000400 	.word	0x40000400

08000d8c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b08a      	sub	sp, #40	; 0x28
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d92:	f107 031c 	add.w	r3, r7, #28
 8000d96:	2200      	movs	r2, #0
 8000d98:	601a      	str	r2, [r3, #0]
 8000d9a:	605a      	str	r2, [r3, #4]
 8000d9c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d9e:	463b      	mov	r3, r7
 8000da0:	2200      	movs	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	605a      	str	r2, [r3, #4]
 8000da6:	609a      	str	r2, [r3, #8]
 8000da8:	60da      	str	r2, [r3, #12]
 8000daa:	611a      	str	r2, [r3, #16]
 8000dac:	615a      	str	r2, [r3, #20]
 8000dae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000db0:	4b21      	ldr	r3, [pc, #132]	; (8000e38 <MX_TIM4_Init+0xac>)
 8000db2:	4a22      	ldr	r2, [pc, #136]	; (8000e3c <MX_TIM4_Init+0xb0>)
 8000db4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2;
 8000db6:	4b20      	ldr	r3, [pc, #128]	; (8000e38 <MX_TIM4_Init+0xac>)
 8000db8:	2202      	movs	r2, #2
 8000dba:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dbc:	4b1e      	ldr	r3, [pc, #120]	; (8000e38 <MX_TIM4_Init+0xac>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8000dc2:	4b1d      	ldr	r3, [pc, #116]	; (8000e38 <MX_TIM4_Init+0xac>)
 8000dc4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000dc8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dca:	4b1b      	ldr	r3, [pc, #108]	; (8000e38 <MX_TIM4_Init+0xac>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dd0:	4b19      	ldr	r3, [pc, #100]	; (8000e38 <MX_TIM4_Init+0xac>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000dd6:	4818      	ldr	r0, [pc, #96]	; (8000e38 <MX_TIM4_Init+0xac>)
 8000dd8:	f00a fb32 	bl	800b440 <HAL_TIM_PWM_Init>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8000de2:	f001 f953 	bl	800208c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000de6:	2300      	movs	r3, #0
 8000de8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dea:	2300      	movs	r3, #0
 8000dec:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000dee:	f107 031c 	add.w	r3, r7, #28
 8000df2:	4619      	mov	r1, r3
 8000df4:	4810      	ldr	r0, [pc, #64]	; (8000e38 <MX_TIM4_Init+0xac>)
 8000df6:	f00b fdb9 	bl	800c96c <HAL_TIMEx_MasterConfigSynchronization>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8000e00:	f001 f944 	bl	800208c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e04:	2360      	movs	r3, #96	; 0x60
 8000e06:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e10:	2300      	movs	r3, #0
 8000e12:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e14:	463b      	mov	r3, r7
 8000e16:	2200      	movs	r2, #0
 8000e18:	4619      	mov	r1, r3
 8000e1a:	4807      	ldr	r0, [pc, #28]	; (8000e38 <MX_TIM4_Init+0xac>)
 8000e1c:	f00a ff32 	bl	800bc84 <HAL_TIM_PWM_ConfigChannel>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8000e26:	f001 f931 	bl	800208c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000e2a:	4803      	ldr	r0, [pc, #12]	; (8000e38 <MX_TIM4_Init+0xac>)
 8000e2c:	f004 fb20 	bl	8005470 <HAL_TIM_MspPostInit>

}
 8000e30:	bf00      	nop
 8000e32:	3728      	adds	r7, #40	; 0x28
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	24000178 	.word	0x24000178
 8000e3c:	40000800 	.word	0x40000800

08000e40 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b08a      	sub	sp, #40	; 0x28
 8000e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e46:	f107 031c 	add.w	r3, r7, #28
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e52:	463b      	mov	r3, r7
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]
 8000e58:	605a      	str	r2, [r3, #4]
 8000e5a:	609a      	str	r2, [r3, #8]
 8000e5c:	60da      	str	r2, [r3, #12]
 8000e5e:	611a      	str	r2, [r3, #16]
 8000e60:	615a      	str	r2, [r3, #20]
 8000e62:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000e64:	4b21      	ldr	r3, [pc, #132]	; (8000eec <MX_TIM5_Init+0xac>)
 8000e66:	4a22      	ldr	r2, [pc, #136]	; (8000ef0 <MX_TIM5_Init+0xb0>)
 8000e68:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 2;
 8000e6a:	4b20      	ldr	r3, [pc, #128]	; (8000eec <MX_TIM5_Init+0xac>)
 8000e6c:	2202      	movs	r2, #2
 8000e6e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e70:	4b1e      	ldr	r3, [pc, #120]	; (8000eec <MX_TIM5_Init+0xac>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8000e76:	4b1d      	ldr	r3, [pc, #116]	; (8000eec <MX_TIM5_Init+0xac>)
 8000e78:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e7c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e7e:	4b1b      	ldr	r3, [pc, #108]	; (8000eec <MX_TIM5_Init+0xac>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e84:	4b19      	ldr	r3, [pc, #100]	; (8000eec <MX_TIM5_Init+0xac>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8000e8a:	4818      	ldr	r0, [pc, #96]	; (8000eec <MX_TIM5_Init+0xac>)
 8000e8c:	f00a fad8 	bl	800b440 <HAL_TIM_PWM_Init>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <MX_TIM5_Init+0x5a>
  {
    Error_Handler();
 8000e96:	f001 f8f9 	bl	800208c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000ea2:	f107 031c 	add.w	r3, r7, #28
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4810      	ldr	r0, [pc, #64]	; (8000eec <MX_TIM5_Init+0xac>)
 8000eaa:	f00b fd5f 	bl	800c96c <HAL_TIMEx_MasterConfigSynchronization>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d001      	beq.n	8000eb8 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8000eb4:	f001 f8ea 	bl	800208c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000eb8:	2360      	movs	r3, #96	; 0x60
 8000eba:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ec8:	463b      	mov	r3, r7
 8000eca:	2200      	movs	r2, #0
 8000ecc:	4619      	mov	r1, r3
 8000ece:	4807      	ldr	r0, [pc, #28]	; (8000eec <MX_TIM5_Init+0xac>)
 8000ed0:	f00a fed8 	bl	800bc84 <HAL_TIM_PWM_ConfigChannel>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 8000eda:	f001 f8d7 	bl	800208c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8000ede:	4803      	ldr	r0, [pc, #12]	; (8000eec <MX_TIM5_Init+0xac>)
 8000ee0:	f004 fac6 	bl	8005470 <HAL_TIM_MspPostInit>

}
 8000ee4:	bf00      	nop
 8000ee6:	3728      	adds	r7, #40	; 0x28
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	240001c4 	.word	0x240001c4
 8000ef0:	40000c00 	.word	0x40000c00

08000ef4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000efa:	1d3b      	adds	r3, r7, #4
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
 8000f02:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000f04:	4b19      	ldr	r3, [pc, #100]	; (8000f6c <MX_TIM6_Init+0x78>)
 8000f06:	4a1a      	ldr	r2, [pc, #104]	; (8000f70 <MX_TIM6_Init+0x7c>)
 8000f08:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000f0a:	4b18      	ldr	r3, [pc, #96]	; (8000f6c <MX_TIM6_Init+0x78>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f10:	4b16      	ldr	r3, [pc, #88]	; (8000f6c <MX_TIM6_Init+0x78>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000f16:	4b15      	ldr	r3, [pc, #84]	; (8000f6c <MX_TIM6_Init+0x78>)
 8000f18:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f1c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f1e:	4b13      	ldr	r3, [pc, #76]	; (8000f6c <MX_TIM6_Init+0x78>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000f24:	4811      	ldr	r0, [pc, #68]	; (8000f6c <MX_TIM6_Init+0x78>)
 8000f26:	f00a f9ad 	bl	800b284 <HAL_TIM_Base_Init>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000f30:	f001 f8ac 	bl	800208c <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim6, TIM_OPMODE_SINGLE) != HAL_OK)
 8000f34:	2108      	movs	r1, #8
 8000f36:	480d      	ldr	r0, [pc, #52]	; (8000f6c <MX_TIM6_Init+0x78>)
 8000f38:	f00a fbf6 	bl	800b728 <HAL_TIM_OnePulse_Init>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_TIM6_Init+0x52>
  {
    Error_Handler();
 8000f42:	f001 f8a3 	bl	800208c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f46:	2300      	movs	r3, #0
 8000f48:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	4619      	mov	r1, r3
 8000f52:	4806      	ldr	r0, [pc, #24]	; (8000f6c <MX_TIM6_Init+0x78>)
 8000f54:	f00b fd0a 	bl	800c96c <HAL_TIMEx_MasterConfigSynchronization>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_TIM6_Init+0x6e>
  {
    Error_Handler();
 8000f5e:	f001 f895 	bl	800208c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000f62:	bf00      	nop
 8000f64:	3710      	adds	r7, #16
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	24000210 	.word	0x24000210
 8000f70:	40001000 	.word	0x40001000

08000f74 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f7a:	1d3b      	adds	r3, r7, #4
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	605a      	str	r2, [r3, #4]
 8000f82:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000f84:	4b14      	ldr	r3, [pc, #80]	; (8000fd8 <MX_TIM7_Init+0x64>)
 8000f86:	4a15      	ldr	r2, [pc, #84]	; (8000fdc <MX_TIM7_Init+0x68>)
 8000f88:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8000f8a:	4b13      	ldr	r3, [pc, #76]	; (8000fd8 <MX_TIM7_Init+0x64>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f90:	4b11      	ldr	r3, [pc, #68]	; (8000fd8 <MX_TIM7_Init+0x64>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8000f96:	4b10      	ldr	r3, [pc, #64]	; (8000fd8 <MX_TIM7_Init+0x64>)
 8000f98:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f9c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f9e:	4b0e      	ldr	r3, [pc, #56]	; (8000fd8 <MX_TIM7_Init+0x64>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000fa4:	480c      	ldr	r0, [pc, #48]	; (8000fd8 <MX_TIM7_Init+0x64>)
 8000fa6:	f00a f96d 	bl	800b284 <HAL_TIM_Base_Init>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8000fb0:	f001 f86c 	bl	800208c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000fbc:	1d3b      	adds	r3, r7, #4
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4805      	ldr	r0, [pc, #20]	; (8000fd8 <MX_TIM7_Init+0x64>)
 8000fc2:	f00b fcd3 	bl	800c96c <HAL_TIMEx_MasterConfigSynchronization>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8000fcc:	f001 f85e 	bl	800208c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000fd0:	bf00      	nop
 8000fd2:	3710      	adds	r7, #16
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	2400025c 	.word	0x2400025c
 8000fdc:	40001400 	.word	0x40001400

08000fe0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b08c      	sub	sp, #48	; 0x30
 8000fe4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000fe6:	f107 030c 	add.w	r3, r7, #12
 8000fea:	2224      	movs	r2, #36	; 0x24
 8000fec:	2100      	movs	r1, #0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f00d ff84 	bl	800eefc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ff4:	463b      	mov	r3, r7
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	605a      	str	r2, [r3, #4]
 8000ffc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000ffe:	4b23      	ldr	r3, [pc, #140]	; (800108c <MX_TIM8_Init+0xac>)
 8001000:	4a23      	ldr	r2, [pc, #140]	; (8001090 <MX_TIM8_Init+0xb0>)
 8001002:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001004:	4b21      	ldr	r3, [pc, #132]	; (800108c <MX_TIM8_Init+0xac>)
 8001006:	2200      	movs	r2, #0
 8001008:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800100a:	4b20      	ldr	r3, [pc, #128]	; (800108c <MX_TIM8_Init+0xac>)
 800100c:	2200      	movs	r2, #0
 800100e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001010:	4b1e      	ldr	r3, [pc, #120]	; (800108c <MX_TIM8_Init+0xac>)
 8001012:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001016:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001018:	4b1c      	ldr	r3, [pc, #112]	; (800108c <MX_TIM8_Init+0xac>)
 800101a:	2200      	movs	r2, #0
 800101c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800101e:	4b1b      	ldr	r3, [pc, #108]	; (800108c <MX_TIM8_Init+0xac>)
 8001020:	2200      	movs	r2, #0
 8001022:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001024:	4b19      	ldr	r3, [pc, #100]	; (800108c <MX_TIM8_Init+0xac>)
 8001026:	2200      	movs	r2, #0
 8001028:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800102a:	2303      	movs	r3, #3
 800102c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800102e:	2300      	movs	r3, #0
 8001030:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001032:	2301      	movs	r3, #1
 8001034:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001036:	2300      	movs	r3, #0
 8001038:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800103a:	2300      	movs	r3, #0
 800103c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800103e:	2300      	movs	r3, #0
 8001040:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001042:	2301      	movs	r3, #1
 8001044:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001046:	2300      	movs	r3, #0
 8001048:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800104e:	f107 030c 	add.w	r3, r7, #12
 8001052:	4619      	mov	r1, r3
 8001054:	480d      	ldr	r0, [pc, #52]	; (800108c <MX_TIM8_Init+0xac>)
 8001056:	f00a fbc1 	bl	800b7dc <HAL_TIM_Encoder_Init>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8001060:	f001 f814 	bl	800208c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001064:	2300      	movs	r3, #0
 8001066:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001068:	2300      	movs	r3, #0
 800106a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800106c:	2300      	movs	r3, #0
 800106e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001070:	463b      	mov	r3, r7
 8001072:	4619      	mov	r1, r3
 8001074:	4805      	ldr	r0, [pc, #20]	; (800108c <MX_TIM8_Init+0xac>)
 8001076:	f00b fc79 	bl	800c96c <HAL_TIMEx_MasterConfigSynchronization>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001080:	f001 f804 	bl	800208c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001084:	bf00      	nop
 8001086:	3730      	adds	r7, #48	; 0x30
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	240002a8 	.word	0x240002a8
 8001090:	40010400 	.word	0x40010400

08001094 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b098      	sub	sp, #96	; 0x60
 8001098:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800109a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010a6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	605a      	str	r2, [r3, #4]
 80010b0:	609a      	str	r2, [r3, #8]
 80010b2:	60da      	str	r2, [r3, #12]
 80010b4:	611a      	str	r2, [r3, #16]
 80010b6:	615a      	str	r2, [r3, #20]
 80010b8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010ba:	1d3b      	adds	r3, r7, #4
 80010bc:	2234      	movs	r2, #52	; 0x34
 80010be:	2100      	movs	r1, #0
 80010c0:	4618      	mov	r0, r3
 80010c2:	f00d ff1b 	bl	800eefc <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80010c6:	4b34      	ldr	r3, [pc, #208]	; (8001198 <MX_TIM15_Init+0x104>)
 80010c8:	4a34      	ldr	r2, [pc, #208]	; (800119c <MX_TIM15_Init+0x108>)
 80010ca:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 2;
 80010cc:	4b32      	ldr	r3, [pc, #200]	; (8001198 <MX_TIM15_Init+0x104>)
 80010ce:	2202      	movs	r2, #2
 80010d0:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010d2:	4b31      	ldr	r3, [pc, #196]	; (8001198 <MX_TIM15_Init+0x104>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 999;
 80010d8:	4b2f      	ldr	r3, [pc, #188]	; (8001198 <MX_TIM15_Init+0x104>)
 80010da:	f240 32e7 	movw	r2, #999	; 0x3e7
 80010de:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010e0:	4b2d      	ldr	r3, [pc, #180]	; (8001198 <MX_TIM15_Init+0x104>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80010e6:	4b2c      	ldr	r3, [pc, #176]	; (8001198 <MX_TIM15_Init+0x104>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ec:	4b2a      	ldr	r3, [pc, #168]	; (8001198 <MX_TIM15_Init+0x104>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80010f2:	4829      	ldr	r0, [pc, #164]	; (8001198 <MX_TIM15_Init+0x104>)
 80010f4:	f00a f9a4 	bl	800b440 <HAL_TIM_PWM_Init>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 80010fe:	f000 ffc5 	bl	800208c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001102:	2300      	movs	r3, #0
 8001104:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001106:	2300      	movs	r3, #0
 8001108:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800110a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800110e:	4619      	mov	r1, r3
 8001110:	4821      	ldr	r0, [pc, #132]	; (8001198 <MX_TIM15_Init+0x104>)
 8001112:	f00b fc2b 	bl	800c96c <HAL_TIMEx_MasterConfigSynchronization>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 800111c:	f000 ffb6 	bl	800208c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001120:	2360      	movs	r3, #96	; 0x60
 8001122:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001128:	2300      	movs	r3, #0
 800112a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800112c:	2300      	movs	r3, #0
 800112e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001130:	2300      	movs	r3, #0
 8001132:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001134:	2300      	movs	r3, #0
 8001136:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001138:	2300      	movs	r3, #0
 800113a:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800113c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001140:	2200      	movs	r2, #0
 8001142:	4619      	mov	r1, r3
 8001144:	4814      	ldr	r0, [pc, #80]	; (8001198 <MX_TIM15_Init+0x104>)
 8001146:	f00a fd9d 	bl	800bc84 <HAL_TIM_PWM_ConfigChannel>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8001150:	f000 ff9c 	bl	800208c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001154:	2300      	movs	r3, #0
 8001156:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001158:	2300      	movs	r3, #0
 800115a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800115c:	2300      	movs	r3, #0
 800115e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001160:	2300      	movs	r3, #0
 8001162:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001168:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800116c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001172:	2300      	movs	r3, #0
 8001174:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001176:	1d3b      	adds	r3, r7, #4
 8001178:	4619      	mov	r1, r3
 800117a:	4807      	ldr	r0, [pc, #28]	; (8001198 <MX_TIM15_Init+0x104>)
 800117c:	f00b fc92 	bl	800caa4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_TIM15_Init+0xf6>
  {
    Error_Handler();
 8001186:	f000 ff81 	bl	800208c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800118a:	4803      	ldr	r0, [pc, #12]	; (8001198 <MX_TIM15_Init+0x104>)
 800118c:	f004 f970 	bl	8005470 <HAL_TIM_MspPostInit>

}
 8001190:	bf00      	nop
 8001192:	3760      	adds	r7, #96	; 0x60
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	240002f4 	.word	0x240002f4
 800119c:	40014000 	.word	0x40014000

080011a0 <MX_TIM23_Init>:
  * @brief TIM23 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM23_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08c      	sub	sp, #48	; 0x30
 80011a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM23_Init 0 */

  /* USER CODE END TIM23_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80011a6:	f107 030c 	add.w	r3, r7, #12
 80011aa:	2224      	movs	r2, #36	; 0x24
 80011ac:	2100      	movs	r1, #0
 80011ae:	4618      	mov	r0, r3
 80011b0:	f00d fea4 	bl	800eefc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b4:	463b      	mov	r3, r7
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM23_Init 1 */

  /* USER CODE END TIM23_Init 1 */
  htim23.Instance = TIM23;
 80011be:	4b21      	ldr	r3, [pc, #132]	; (8001244 <MX_TIM23_Init+0xa4>)
 80011c0:	4a21      	ldr	r2, [pc, #132]	; (8001248 <MX_TIM23_Init+0xa8>)
 80011c2:	601a      	str	r2, [r3, #0]
  htim23.Init.Prescaler = 0;
 80011c4:	4b1f      	ldr	r3, [pc, #124]	; (8001244 <MX_TIM23_Init+0xa4>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	605a      	str	r2, [r3, #4]
  htim23.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ca:	4b1e      	ldr	r3, [pc, #120]	; (8001244 <MX_TIM23_Init+0xa4>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	609a      	str	r2, [r3, #8]
  htim23.Init.Period = 65535;
 80011d0:	4b1c      	ldr	r3, [pc, #112]	; (8001244 <MX_TIM23_Init+0xa4>)
 80011d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011d6:	60da      	str	r2, [r3, #12]
  htim23.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011d8:	4b1a      	ldr	r3, [pc, #104]	; (8001244 <MX_TIM23_Init+0xa4>)
 80011da:	2200      	movs	r2, #0
 80011dc:	611a      	str	r2, [r3, #16]
  htim23.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011de:	4b19      	ldr	r3, [pc, #100]	; (8001244 <MX_TIM23_Init+0xa4>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80011e4:	2303      	movs	r3, #3
 80011e6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80011e8:	2300      	movs	r3, #0
 80011ea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80011ec:	2301      	movs	r3, #1
 80011ee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011f0:	2300      	movs	r3, #0
 80011f2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80011f8:	2300      	movs	r3, #0
 80011fa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80011fc:	2301      	movs	r3, #1
 80011fe:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001200:	2300      	movs	r3, #0
 8001202:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001204:	2300      	movs	r3, #0
 8001206:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim23, &sConfig) != HAL_OK)
 8001208:	f107 030c 	add.w	r3, r7, #12
 800120c:	4619      	mov	r1, r3
 800120e:	480d      	ldr	r0, [pc, #52]	; (8001244 <MX_TIM23_Init+0xa4>)
 8001210:	f00a fae4 	bl	800b7dc <HAL_TIM_Encoder_Init>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_TIM23_Init+0x7e>
  {
    Error_Handler();
 800121a:	f000 ff37 	bl	800208c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800121e:	2300      	movs	r3, #0
 8001220:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001222:	2300      	movs	r3, #0
 8001224:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim23, &sMasterConfig) != HAL_OK)
 8001226:	463b      	mov	r3, r7
 8001228:	4619      	mov	r1, r3
 800122a:	4806      	ldr	r0, [pc, #24]	; (8001244 <MX_TIM23_Init+0xa4>)
 800122c:	f00b fb9e 	bl	800c96c <HAL_TIMEx_MasterConfigSynchronization>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <MX_TIM23_Init+0x9a>
  {
    Error_Handler();
 8001236:	f000 ff29 	bl	800208c <Error_Handler>
  }
  /* USER CODE BEGIN TIM23_Init 2 */

  /* USER CODE END TIM23_Init 2 */

}
 800123a:	bf00      	nop
 800123c:	3730      	adds	r7, #48	; 0x30
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	24000340 	.word	0x24000340
 8001248:	4000e000 	.word	0x4000e000

0800124c <MX_TIM24_Init>:
  * @brief TIM24 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM24_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08c      	sub	sp, #48	; 0x30
 8001250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM24_Init 0 */

  /* USER CODE END TIM24_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001252:	f107 030c 	add.w	r3, r7, #12
 8001256:	2224      	movs	r2, #36	; 0x24
 8001258:	2100      	movs	r1, #0
 800125a:	4618      	mov	r0, r3
 800125c:	f00d fe4e 	bl	800eefc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001260:	463b      	mov	r3, r7
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	605a      	str	r2, [r3, #4]
 8001268:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM24_Init 1 */

  /* USER CODE END TIM24_Init 1 */
  htim24.Instance = TIM24;
 800126a:	4b21      	ldr	r3, [pc, #132]	; (80012f0 <MX_TIM24_Init+0xa4>)
 800126c:	4a21      	ldr	r2, [pc, #132]	; (80012f4 <MX_TIM24_Init+0xa8>)
 800126e:	601a      	str	r2, [r3, #0]
  htim24.Init.Prescaler = 0;
 8001270:	4b1f      	ldr	r3, [pc, #124]	; (80012f0 <MX_TIM24_Init+0xa4>)
 8001272:	2200      	movs	r2, #0
 8001274:	605a      	str	r2, [r3, #4]
  htim24.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001276:	4b1e      	ldr	r3, [pc, #120]	; (80012f0 <MX_TIM24_Init+0xa4>)
 8001278:	2200      	movs	r2, #0
 800127a:	609a      	str	r2, [r3, #8]
  htim24.Init.Period = 65535;
 800127c:	4b1c      	ldr	r3, [pc, #112]	; (80012f0 <MX_TIM24_Init+0xa4>)
 800127e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001282:	60da      	str	r2, [r3, #12]
  htim24.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001284:	4b1a      	ldr	r3, [pc, #104]	; (80012f0 <MX_TIM24_Init+0xa4>)
 8001286:	2200      	movs	r2, #0
 8001288:	611a      	str	r2, [r3, #16]
  htim24.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800128a:	4b19      	ldr	r3, [pc, #100]	; (80012f0 <MX_TIM24_Init+0xa4>)
 800128c:	2200      	movs	r2, #0
 800128e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001290:	2303      	movs	r3, #3
 8001292:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001294:	2300      	movs	r3, #0
 8001296:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001298:	2301      	movs	r3, #1
 800129a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800129c:	2300      	movs	r3, #0
 800129e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80012a0:	2300      	movs	r3, #0
 80012a2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012a4:	2300      	movs	r3, #0
 80012a6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012a8:	2301      	movs	r3, #1
 80012aa:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80012ac:	2300      	movs	r3, #0
 80012ae:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim24, &sConfig) != HAL_OK)
 80012b4:	f107 030c 	add.w	r3, r7, #12
 80012b8:	4619      	mov	r1, r3
 80012ba:	480d      	ldr	r0, [pc, #52]	; (80012f0 <MX_TIM24_Init+0xa4>)
 80012bc:	f00a fa8e 	bl	800b7dc <HAL_TIM_Encoder_Init>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <MX_TIM24_Init+0x7e>
  {
    Error_Handler();
 80012c6:	f000 fee1 	bl	800208c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ca:	2300      	movs	r3, #0
 80012cc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ce:	2300      	movs	r3, #0
 80012d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim24, &sMasterConfig) != HAL_OK)
 80012d2:	463b      	mov	r3, r7
 80012d4:	4619      	mov	r1, r3
 80012d6:	4806      	ldr	r0, [pc, #24]	; (80012f0 <MX_TIM24_Init+0xa4>)
 80012d8:	f00b fb48 	bl	800c96c <HAL_TIMEx_MasterConfigSynchronization>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <MX_TIM24_Init+0x9a>
  {
    Error_Handler();
 80012e2:	f000 fed3 	bl	800208c <Error_Handler>
  }
  /* USER CODE BEGIN TIM24_Init 2 */

  /* USER CODE END TIM24_Init 2 */

}
 80012e6:	bf00      	nop
 80012e8:	3730      	adds	r7, #48	; 0x30
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	2400038c 	.word	0x2400038c
 80012f4:	4000e400 	.word	0x4000e400

080012f8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80012fc:	4b22      	ldr	r3, [pc, #136]	; (8001388 <MX_USART3_UART_Init+0x90>)
 80012fe:	4a23      	ldr	r2, [pc, #140]	; (800138c <MX_USART3_UART_Init+0x94>)
 8001300:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001302:	4b21      	ldr	r3, [pc, #132]	; (8001388 <MX_USART3_UART_Init+0x90>)
 8001304:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001308:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800130a:	4b1f      	ldr	r3, [pc, #124]	; (8001388 <MX_USART3_UART_Init+0x90>)
 800130c:	2200      	movs	r2, #0
 800130e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001310:	4b1d      	ldr	r3, [pc, #116]	; (8001388 <MX_USART3_UART_Init+0x90>)
 8001312:	2200      	movs	r2, #0
 8001314:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001316:	4b1c      	ldr	r3, [pc, #112]	; (8001388 <MX_USART3_UART_Init+0x90>)
 8001318:	2200      	movs	r2, #0
 800131a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800131c:	4b1a      	ldr	r3, [pc, #104]	; (8001388 <MX_USART3_UART_Init+0x90>)
 800131e:	220c      	movs	r2, #12
 8001320:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001322:	4b19      	ldr	r3, [pc, #100]	; (8001388 <MX_USART3_UART_Init+0x90>)
 8001324:	2200      	movs	r2, #0
 8001326:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001328:	4b17      	ldr	r3, [pc, #92]	; (8001388 <MX_USART3_UART_Init+0x90>)
 800132a:	2200      	movs	r2, #0
 800132c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800132e:	4b16      	ldr	r3, [pc, #88]	; (8001388 <MX_USART3_UART_Init+0x90>)
 8001330:	2200      	movs	r2, #0
 8001332:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001334:	4b14      	ldr	r3, [pc, #80]	; (8001388 <MX_USART3_UART_Init+0x90>)
 8001336:	2200      	movs	r2, #0
 8001338:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800133a:	4b13      	ldr	r3, [pc, #76]	; (8001388 <MX_USART3_UART_Init+0x90>)
 800133c:	2200      	movs	r2, #0
 800133e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001340:	4811      	ldr	r0, [pc, #68]	; (8001388 <MX_USART3_UART_Init+0x90>)
 8001342:	f00b fc6d 	bl	800cc20 <HAL_UART_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800134c:	f000 fe9e 	bl	800208c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001350:	2100      	movs	r1, #0
 8001352:	480d      	ldr	r0, [pc, #52]	; (8001388 <MX_USART3_UART_Init+0x90>)
 8001354:	f00d fcb4 	bl	800ecc0 <HAL_UARTEx_SetTxFifoThreshold>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800135e:	f000 fe95 	bl	800208c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001362:	2100      	movs	r1, #0
 8001364:	4808      	ldr	r0, [pc, #32]	; (8001388 <MX_USART3_UART_Init+0x90>)
 8001366:	f00d fce9 	bl	800ed3c <HAL_UARTEx_SetRxFifoThreshold>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001370:	f000 fe8c 	bl	800208c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001374:	4804      	ldr	r0, [pc, #16]	; (8001388 <MX_USART3_UART_Init+0x90>)
 8001376:	f00d fc6a 	bl	800ec4e <HAL_UARTEx_DisableFifoMode>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001380:	f000 fe84 	bl	800208c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001384:	bf00      	nop
 8001386:	bd80      	pop	{r7, pc}
 8001388:	240003d8 	.word	0x240003d8
 800138c:	40004800 	.word	0x40004800

08001390 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001396:	4b11      	ldr	r3, [pc, #68]	; (80013dc <MX_DMA_Init+0x4c>)
 8001398:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800139c:	4a0f      	ldr	r2, [pc, #60]	; (80013dc <MX_DMA_Init+0x4c>)
 800139e:	f043 0301 	orr.w	r3, r3, #1
 80013a2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80013a6:	4b0d      	ldr	r3, [pc, #52]	; (80013dc <MX_DMA_Init+0x4c>)
 80013a8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80013ac:	f003 0301 	and.w	r3, r3, #1
 80013b0:	607b      	str	r3, [r7, #4]
 80013b2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80013b4:	2200      	movs	r2, #0
 80013b6:	2100      	movs	r1, #0
 80013b8:	200b      	movs	r0, #11
 80013ba:	f004 fca2 	bl	8005d02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80013be:	200b      	movs	r0, #11
 80013c0:	f004 fcb9 	bl	8005d36 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80013c4:	2200      	movs	r2, #0
 80013c6:	2100      	movs	r1, #0
 80013c8:	200c      	movs	r0, #12
 80013ca:	f004 fc9a 	bl	8005d02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80013ce:	200c      	movs	r0, #12
 80013d0:	f004 fcb1 	bl	8005d36 <HAL_NVIC_EnableIRQ>

}
 80013d4:	bf00      	nop
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	58024400 	.word	0x58024400

080013e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08e      	sub	sp, #56	; 0x38
 80013e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]
 80013f0:	609a      	str	r2, [r3, #8]
 80013f2:	60da      	str	r2, [r3, #12]
 80013f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013f6:	4ba8      	ldr	r3, [pc, #672]	; (8001698 <MX_GPIO_Init+0x2b8>)
 80013f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013fc:	4aa6      	ldr	r2, [pc, #664]	; (8001698 <MX_GPIO_Init+0x2b8>)
 80013fe:	f043 0310 	orr.w	r3, r3, #16
 8001402:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001406:	4ba4      	ldr	r3, [pc, #656]	; (8001698 <MX_GPIO_Init+0x2b8>)
 8001408:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800140c:	f003 0310 	and.w	r3, r3, #16
 8001410:	623b      	str	r3, [r7, #32]
 8001412:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001414:	4ba0      	ldr	r3, [pc, #640]	; (8001698 <MX_GPIO_Init+0x2b8>)
 8001416:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800141a:	4a9f      	ldr	r2, [pc, #636]	; (8001698 <MX_GPIO_Init+0x2b8>)
 800141c:	f043 0304 	orr.w	r3, r3, #4
 8001420:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001424:	4b9c      	ldr	r3, [pc, #624]	; (8001698 <MX_GPIO_Init+0x2b8>)
 8001426:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800142a:	f003 0304 	and.w	r3, r3, #4
 800142e:	61fb      	str	r3, [r7, #28]
 8001430:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001432:	4b99      	ldr	r3, [pc, #612]	; (8001698 <MX_GPIO_Init+0x2b8>)
 8001434:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001438:	4a97      	ldr	r2, [pc, #604]	; (8001698 <MX_GPIO_Init+0x2b8>)
 800143a:	f043 0320 	orr.w	r3, r3, #32
 800143e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001442:	4b95      	ldr	r3, [pc, #596]	; (8001698 <MX_GPIO_Init+0x2b8>)
 8001444:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001448:	f003 0320 	and.w	r3, r3, #32
 800144c:	61bb      	str	r3, [r7, #24]
 800144e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001450:	4b91      	ldr	r3, [pc, #580]	; (8001698 <MX_GPIO_Init+0x2b8>)
 8001452:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001456:	4a90      	ldr	r2, [pc, #576]	; (8001698 <MX_GPIO_Init+0x2b8>)
 8001458:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800145c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001460:	4b8d      	ldr	r3, [pc, #564]	; (8001698 <MX_GPIO_Init+0x2b8>)
 8001462:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800146a:	617b      	str	r3, [r7, #20]
 800146c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800146e:	4b8a      	ldr	r3, [pc, #552]	; (8001698 <MX_GPIO_Init+0x2b8>)
 8001470:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001474:	4a88      	ldr	r2, [pc, #544]	; (8001698 <MX_GPIO_Init+0x2b8>)
 8001476:	f043 0301 	orr.w	r3, r3, #1
 800147a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800147e:	4b86      	ldr	r3, [pc, #536]	; (8001698 <MX_GPIO_Init+0x2b8>)
 8001480:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001484:	f003 0301 	and.w	r3, r3, #1
 8001488:	613b      	str	r3, [r7, #16]
 800148a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800148c:	4b82      	ldr	r3, [pc, #520]	; (8001698 <MX_GPIO_Init+0x2b8>)
 800148e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001492:	4a81      	ldr	r2, [pc, #516]	; (8001698 <MX_GPIO_Init+0x2b8>)
 8001494:	f043 0302 	orr.w	r3, r3, #2
 8001498:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800149c:	4b7e      	ldr	r3, [pc, #504]	; (8001698 <MX_GPIO_Init+0x2b8>)
 800149e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014a2:	f003 0302 	and.w	r3, r3, #2
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80014aa:	4b7b      	ldr	r3, [pc, #492]	; (8001698 <MX_GPIO_Init+0x2b8>)
 80014ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014b0:	4a79      	ldr	r2, [pc, #484]	; (8001698 <MX_GPIO_Init+0x2b8>)
 80014b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80014ba:	4b77      	ldr	r3, [pc, #476]	; (8001698 <MX_GPIO_Init+0x2b8>)
 80014bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014c4:	60bb      	str	r3, [r7, #8]
 80014c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014c8:	4b73      	ldr	r3, [pc, #460]	; (8001698 <MX_GPIO_Init+0x2b8>)
 80014ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014ce:	4a72      	ldr	r2, [pc, #456]	; (8001698 <MX_GPIO_Init+0x2b8>)
 80014d0:	f043 0308 	orr.w	r3, r3, #8
 80014d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80014d8:	4b6f      	ldr	r3, [pc, #444]	; (8001698 <MX_GPIO_Init+0x2b8>)
 80014da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014de:	f003 0308 	and.w	r3, r3, #8
 80014e2:	607b      	str	r3, [r7, #4]
 80014e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_2|GPIO_PIN_10, GPIO_PIN_RESET);
 80014e6:	2200      	movs	r2, #0
 80014e8:	f240 4104 	movw	r1, #1028	; 0x404
 80014ec:	486b      	ldr	r0, [pc, #428]	; (800169c <MX_GPIO_Init+0x2bc>)
 80014ee:	f007 fc1f 	bl	8008d30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|GPIO_PIN_2|LED_RED_Pin, GPIO_PIN_RESET);
 80014f2:	2200      	movs	r2, #0
 80014f4:	f244 0105 	movw	r1, #16389	; 0x4005
 80014f8:	4869      	ldr	r0, [pc, #420]	; (80016a0 <MX_GPIO_Init+0x2c0>)
 80014fa:	f007 fc19 	bl	8008d30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80014fe:	2200      	movs	r2, #0
 8001500:	2103      	movs	r1, #3
 8001502:	4868      	ldr	r0, [pc, #416]	; (80016a4 <MX_GPIO_Init+0x2c4>)
 8001504:	f007 fc14 	bl	8008d30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10|GPIO_PIN_12|LED_YELLOW_Pin, GPIO_PIN_RESET);
 8001508:	2200      	movs	r2, #0
 800150a:	f241 4102 	movw	r1, #5122	; 0x1402
 800150e:	4866      	ldr	r0, [pc, #408]	; (80016a8 <MX_GPIO_Init+0x2c8>)
 8001510:	f007 fc0e 	bl	8008d30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_FS_PWR_EN_Pin|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001514:	2200      	movs	r2, #0
 8001516:	f240 4103 	movw	r1, #1027	; 0x403
 800151a:	4864      	ldr	r0, [pc, #400]	; (80016ac <MX_GPIO_Init+0x2cc>)
 800151c:	f007 fc08 	bl	8008d30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001520:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001524:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001526:	2300      	movs	r3, #0
 8001528:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800152e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001532:	4619      	mov	r1, r3
 8001534:	485e      	ldr	r0, [pc, #376]	; (80016b0 <MX_GPIO_Init+0x2d0>)
 8001536:	f007 fa53 	bl	80089e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF2 PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 800153a:	f240 4304 	movw	r3, #1028	; 0x404
 800153e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001540:	2301      	movs	r3, #1
 8001542:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001544:	2300      	movs	r3, #0
 8001546:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001548:	2300      	movs	r3, #0
 800154a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800154c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001550:	4619      	mov	r1, r3
 8001552:	4852      	ldr	r0, [pc, #328]	; (800169c <MX_GPIO_Init+0x2bc>)
 8001554:	f007 fa44 	bl	80089e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001558:	2332      	movs	r3, #50	; 0x32
 800155a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155c:	2302      	movs	r3, #2
 800155e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001564:	2300      	movs	r3, #0
 8001566:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001568:	230b      	movs	r3, #11
 800156a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800156c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001570:	4619      	mov	r1, r3
 8001572:	484f      	ldr	r0, [pc, #316]	; (80016b0 <MX_GPIO_Init+0x2d0>)
 8001574:	f007 fa34 	bl	80089e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001578:	2386      	movs	r3, #134	; 0x86
 800157a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157c:	2302      	movs	r3, #2
 800157e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001584:	2300      	movs	r3, #0
 8001586:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001588:	230b      	movs	r3, #11
 800158a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001590:	4619      	mov	r1, r3
 8001592:	4848      	ldr	r0, [pc, #288]	; (80016b4 <MX_GPIO_Init+0x2d4>)
 8001594:	f007 fa24 	bl	80089e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin PB2 LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|GPIO_PIN_2|LED_RED_Pin;
 8001598:	f244 0305 	movw	r3, #16389	; 0x4005
 800159c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159e:	2301      	movs	r3, #1
 80015a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a6:	2300      	movs	r3, #0
 80015a8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ae:	4619      	mov	r1, r3
 80015b0:	483b      	ldr	r0, [pc, #236]	; (80016a0 <MX_GPIO_Init+0x2c0>)
 80015b2:	f007 fa15 	bl	80089e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80015b6:	2303      	movs	r3, #3
 80015b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ba:	2301      	movs	r3, #1
 80015bc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015be:	2300      	movs	r3, #0
 80015c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c2:	2300      	movs	r3, #0
 80015c4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80015c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ca:	4619      	mov	r1, r3
 80015cc:	4835      	ldr	r0, [pc, #212]	; (80016a4 <MX_GPIO_Init+0x2c4>)
 80015ce:	f007 fa07 	bl	80089e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE12 LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|LED_YELLOW_Pin;
 80015d2:	f241 4302 	movw	r3, #5122	; 0x1402
 80015d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d8:	2301      	movs	r3, #1
 80015da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e0:	2300      	movs	r3, #0
 80015e2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015e8:	4619      	mov	r1, r3
 80015ea:	482f      	ldr	r0, [pc, #188]	; (80016a8 <MX_GPIO_Init+0x2c8>)
 80015ec:	f007 f9f8 	bl	80089e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80015f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f6:	2302      	movs	r3, #2
 80015f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fa:	2300      	movs	r3, #0
 80015fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fe:	2300      	movs	r3, #0
 8001600:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001602:	230b      	movs	r3, #11
 8001604:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001606:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800160a:	4619      	mov	r1, r3
 800160c:	4824      	ldr	r0, [pc, #144]	; (80016a0 <MX_GPIO_Init+0x2c0>)
 800160e:	f007 f9e7 	bl	80089e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_PWR_EN_Pin PD0 PD1 */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin|GPIO_PIN_0|GPIO_PIN_1;
 8001612:	f240 4303 	movw	r3, #1027	; 0x403
 8001616:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001618:	2301      	movs	r3, #1
 800161a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001620:	2300      	movs	r3, #0
 8001622:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001624:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001628:	4619      	mov	r1, r3
 800162a:	4820      	ldr	r0, [pc, #128]	; (80016ac <MX_GPIO_Init+0x2cc>)
 800162c:	f007 f9d8 	bl	80089e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8001630:	2380      	movs	r3, #128	; 0x80
 8001632:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001634:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001638:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163a:	2300      	movs	r3, #0
 800163c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 800163e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001642:	4619      	mov	r1, r3
 8001644:	4817      	ldr	r0, [pc, #92]	; (80016a4 <MX_GPIO_Init+0x2c4>)
 8001646:	f007 f9cb 	bl	80089e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 800164a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800164e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001650:	2302      	movs	r3, #2
 8001652:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	2300      	movs	r3, #0
 8001656:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001658:	2300      	movs	r3, #0
 800165a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 800165c:	230a      	movs	r3, #10
 800165e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8001660:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001664:	4619      	mov	r1, r3
 8001666:	4813      	ldr	r0, [pc, #76]	; (80016b4 <MX_GPIO_Init+0x2d4>)
 8001668:	f007 f9ba 	bl	80089e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800166c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001670:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001672:	2302      	movs	r3, #2
 8001674:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001676:	2300      	movs	r3, #0
 8001678:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167a:	2300      	movs	r3, #0
 800167c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800167e:	230b      	movs	r3, #11
 8001680:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001682:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001686:	4619      	mov	r1, r3
 8001688:	4806      	ldr	r0, [pc, #24]	; (80016a4 <MX_GPIO_Init+0x2c4>)
 800168a:	f007 f9a9 	bl	80089e0 <HAL_GPIO_Init>

}
 800168e:	bf00      	nop
 8001690:	3738      	adds	r7, #56	; 0x38
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	58024400 	.word	0x58024400
 800169c:	58021400 	.word	0x58021400
 80016a0:	58020400 	.word	0x58020400
 80016a4:	58021800 	.word	0x58021800
 80016a8:	58021000 	.word	0x58021000
 80016ac:	58020c00 	.word	0x58020c00
 80016b0:	58020800 	.word	0x58020800
 80016b4:	58020000 	.word	0x58020000

080016b8 <HAL_TIM_PeriodElapsedCallback>:
		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 1000);
}
}
PID ?*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM2){
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016c8:	f040 849b 	bne.w	8002002 <HAL_TIM_PeriodElapsedCallback+0x94a>

		SP3 = 1/r * (get_vel_x - get_vel_y - (lx + ly) * get_vel_z); // fl
 80016cc:	4bc4      	ldr	r3, [pc, #784]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80016ce:	ed93 7b00 	vldr	d7, [r3]
 80016d2:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80016d6:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80016da:	4bc2      	ldr	r3, [pc, #776]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 80016dc:	ed93 5b00 	vldr	d5, [r3]
 80016e0:	4bc1      	ldr	r3, [pc, #772]	; (80019e8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80016e2:	ed93 7b00 	vldr	d7, [r3]
 80016e6:	ee35 5b47 	vsub.f64	d5, d5, d7
 80016ea:	4bc0      	ldr	r3, [pc, #768]	; (80019ec <HAL_TIM_PeriodElapsedCallback+0x334>)
 80016ec:	ed93 4b00 	vldr	d4, [r3]
 80016f0:	4bbf      	ldr	r3, [pc, #764]	; (80019f0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 80016f2:	ed93 7b00 	vldr	d7, [r3]
 80016f6:	ee34 4b07 	vadd.f64	d4, d4, d7
 80016fa:	4bbe      	ldr	r3, [pc, #760]	; (80019f4 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80016fc:	ed93 7b00 	vldr	d7, [r3]
 8001700:	ee24 7b07 	vmul.f64	d7, d4, d7
 8001704:	ee35 7b47 	vsub.f64	d7, d5, d7
 8001708:	ee26 7b07 	vmul.f64	d7, d6, d7
 800170c:	4bba      	ldr	r3, [pc, #744]	; (80019f8 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800170e:	ed83 7b00 	vstr	d7, [r3]
		SP1 = 1/r * (get_vel_x + get_vel_y + (lx + ly) * get_vel_z); // fr
 8001712:	4bb3      	ldr	r3, [pc, #716]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8001714:	ed93 7b00 	vldr	d7, [r3]
 8001718:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800171c:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8001720:	4bb0      	ldr	r3, [pc, #704]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8001722:	ed93 5b00 	vldr	d5, [r3]
 8001726:	4bb0      	ldr	r3, [pc, #704]	; (80019e8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001728:	ed93 7b00 	vldr	d7, [r3]
 800172c:	ee35 5b07 	vadd.f64	d5, d5, d7
 8001730:	4bae      	ldr	r3, [pc, #696]	; (80019ec <HAL_TIM_PeriodElapsedCallback+0x334>)
 8001732:	ed93 4b00 	vldr	d4, [r3]
 8001736:	4bae      	ldr	r3, [pc, #696]	; (80019f0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8001738:	ed93 7b00 	vldr	d7, [r3]
 800173c:	ee34 4b07 	vadd.f64	d4, d4, d7
 8001740:	4bac      	ldr	r3, [pc, #688]	; (80019f4 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8001742:	ed93 7b00 	vldr	d7, [r3]
 8001746:	ee24 7b07 	vmul.f64	d7, d4, d7
 800174a:	ee35 7b07 	vadd.f64	d7, d5, d7
 800174e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001752:	4baa      	ldr	r3, [pc, #680]	; (80019fc <HAL_TIM_PeriodElapsedCallback+0x344>)
 8001754:	ed83 7b00 	vstr	d7, [r3]
		SP4 = 1/r * (get_vel_x + get_vel_y - (lx + ly) * get_vel_z); // rl
 8001758:	4ba1      	ldr	r3, [pc, #644]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800175a:	ed93 7b00 	vldr	d7, [r3]
 800175e:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8001762:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8001766:	4b9f      	ldr	r3, [pc, #636]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8001768:	ed93 5b00 	vldr	d5, [r3]
 800176c:	4b9e      	ldr	r3, [pc, #632]	; (80019e8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800176e:	ed93 7b00 	vldr	d7, [r3]
 8001772:	ee35 5b07 	vadd.f64	d5, d5, d7
 8001776:	4b9d      	ldr	r3, [pc, #628]	; (80019ec <HAL_TIM_PeriodElapsedCallback+0x334>)
 8001778:	ed93 4b00 	vldr	d4, [r3]
 800177c:	4b9c      	ldr	r3, [pc, #624]	; (80019f0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800177e:	ed93 7b00 	vldr	d7, [r3]
 8001782:	ee34 4b07 	vadd.f64	d4, d4, d7
 8001786:	4b9b      	ldr	r3, [pc, #620]	; (80019f4 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8001788:	ed93 7b00 	vldr	d7, [r3]
 800178c:	ee24 7b07 	vmul.f64	d7, d4, d7
 8001790:	ee35 7b47 	vsub.f64	d7, d5, d7
 8001794:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001798:	4b99      	ldr	r3, [pc, #612]	; (8001a00 <HAL_TIM_PeriodElapsedCallback+0x348>)
 800179a:	ed83 7b00 	vstr	d7, [r3]
		SP2 = 1/r * (get_vel_x - get_vel_y + (lx + ly) * get_vel_z); // rr
 800179e:	4b90      	ldr	r3, [pc, #576]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80017a0:	ed93 7b00 	vldr	d7, [r3]
 80017a4:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80017a8:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80017ac:	4b8d      	ldr	r3, [pc, #564]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 80017ae:	ed93 5b00 	vldr	d5, [r3]
 80017b2:	4b8d      	ldr	r3, [pc, #564]	; (80019e8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80017b4:	ed93 7b00 	vldr	d7, [r3]
 80017b8:	ee35 5b47 	vsub.f64	d5, d5, d7
 80017bc:	4b8b      	ldr	r3, [pc, #556]	; (80019ec <HAL_TIM_PeriodElapsedCallback+0x334>)
 80017be:	ed93 4b00 	vldr	d4, [r3]
 80017c2:	4b8b      	ldr	r3, [pc, #556]	; (80019f0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 80017c4:	ed93 7b00 	vldr	d7, [r3]
 80017c8:	ee34 4b07 	vadd.f64	d4, d4, d7
 80017cc:	4b89      	ldr	r3, [pc, #548]	; (80019f4 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80017ce:	ed93 7b00 	vldr	d7, [r3]
 80017d2:	ee24 7b07 	vmul.f64	d7, d4, d7
 80017d6:	ee35 7b07 	vadd.f64	d7, d5, d7
 80017da:	ee26 7b07 	vmul.f64	d7, d6, d7
 80017de:	4b89      	ldr	r3, [pc, #548]	; (8001a04 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 80017e0:	ed83 7b00 	vstr	d7, [r3]
		// 2 -> rr
		// 3 -> fl
		// 4 -> rl


		enc1 = __HAL_TIM_GetCounter(&htim3) * (-1);
 80017e4:	4b88      	ldr	r3, [pc, #544]	; (8001a08 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	425b      	negs	r3, r3
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	b21a      	sxth	r2, r3
 80017f2:	4b86      	ldr	r3, [pc, #536]	; (8001a0c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80017f4:	801a      	strh	r2, [r3, #0]
		enc2 = __HAL_TIM_GetCounter(&htim8) * (-1);
 80017f6:	4b86      	ldr	r3, [pc, #536]	; (8001a10 <HAL_TIM_PeriodElapsedCallback+0x358>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	425b      	negs	r3, r3
 8001800:	b29b      	uxth	r3, r3
 8001802:	b21a      	sxth	r2, r3
 8001804:	4b83      	ldr	r3, [pc, #524]	; (8001a14 <HAL_TIM_PeriodElapsedCallback+0x35c>)
 8001806:	801a      	strh	r2, [r3, #0]
		enc3 = __HAL_TIM_GetCounter(&htim23) *(-1);
 8001808:	4b83      	ldr	r3, [pc, #524]	; (8001a18 <HAL_TIM_PeriodElapsedCallback+0x360>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800180e:	b29b      	uxth	r3, r3
 8001810:	425b      	negs	r3, r3
 8001812:	b29b      	uxth	r3, r3
 8001814:	b21a      	sxth	r2, r3
 8001816:	4b81      	ldr	r3, [pc, #516]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x364>)
 8001818:	801a      	strh	r2, [r3, #0]
		enc4 = __HAL_TIM_GetCounter(&htim24);
 800181a:	4b81      	ldr	r3, [pc, #516]	; (8001a20 <HAL_TIM_PeriodElapsedCallback+0x368>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001820:	b21a      	sxth	r2, r3
 8001822:	4b80      	ldr	r3, [pc, #512]	; (8001a24 <HAL_TIM_PeriodElapsedCallback+0x36c>)
 8001824:	801a      	strh	r2, [r3, #0]

		n++;
 8001826:	4b80      	ldr	r3, [pc, #512]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0x370>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	3301      	adds	r3, #1
 800182c:	4a7e      	ldr	r2, [pc, #504]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0x370>)
 800182e:	6013      	str	r3, [r2, #0]

		PV1 = (double) enc1 / (4 * 512 * 27 * 0.001);
 8001830:	4b76      	ldr	r3, [pc, #472]	; (8001a0c <HAL_TIM_PeriodElapsedCallback+0x354>)
 8001832:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001836:	ee07 3a90 	vmov	s15, r3
 800183a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800183e:	ed9f 5b60 	vldr	d5, [pc, #384]	; 80019c0 <HAL_TIM_PeriodElapsedCallback+0x308>
 8001842:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001846:	4b79      	ldr	r3, [pc, #484]	; (8001a2c <HAL_TIM_PeriodElapsedCallback+0x374>)
 8001848:	ed83 7b00 	vstr	d7, [r3]
		PV2 = (double) enc2 / (4 * 512 * 27 * 0.001);
 800184c:	4b71      	ldr	r3, [pc, #452]	; (8001a14 <HAL_TIM_PeriodElapsedCallback+0x35c>)
 800184e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001852:	ee07 3a90 	vmov	s15, r3
 8001856:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800185a:	ed9f 5b59 	vldr	d5, [pc, #356]	; 80019c0 <HAL_TIM_PeriodElapsedCallback+0x308>
 800185e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001862:	4b73      	ldr	r3, [pc, #460]	; (8001a30 <HAL_TIM_PeriodElapsedCallback+0x378>)
 8001864:	ed83 7b00 	vstr	d7, [r3]
		PV3 = (double) enc3 / (4 * 500 * 27 * 0.001);
 8001868:	4b6c      	ldr	r3, [pc, #432]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x364>)
 800186a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800186e:	ee07 3a90 	vmov	s15, r3
 8001872:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001876:	ed9f 5b54 	vldr	d5, [pc, #336]	; 80019c8 <HAL_TIM_PeriodElapsedCallback+0x310>
 800187a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800187e:	4b6d      	ldr	r3, [pc, #436]	; (8001a34 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 8001880:	ed83 7b00 	vstr	d7, [r3]
		PV4 = (double) enc4 / (4 * 512 * 64 * 0.001);
 8001884:	4b67      	ldr	r3, [pc, #412]	; (8001a24 <HAL_TIM_PeriodElapsedCallback+0x36c>)
 8001886:	f9b3 3000 	ldrsh.w	r3, [r3]
 800188a:	ee07 3a90 	vmov	s15, r3
 800188e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001892:	ed9f 5b4f 	vldr	d5, [pc, #316]	; 80019d0 <HAL_TIM_PeriodElapsedCallback+0x318>
 8001896:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800189a:	4b67      	ldr	r3, [pc, #412]	; (8001a38 <HAL_TIM_PeriodElapsedCallback+0x380>)
 800189c:	ed83 7b00 	vstr	d7, [r3]

 		__HAL_TIM_SetCounter(&htim3, 0);
 80018a0:	4b59      	ldr	r3, [pc, #356]	; (8001a08 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2200      	movs	r2, #0
 80018a6:	625a      	str	r2, [r3, #36]	; 0x24
 		__HAL_TIM_SetCounter(&htim8, 0);
 80018a8:	4b59      	ldr	r3, [pc, #356]	; (8001a10 <HAL_TIM_PeriodElapsedCallback+0x358>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2200      	movs	r2, #0
 80018ae:	625a      	str	r2, [r3, #36]	; 0x24
 		__HAL_TIM_SetCounter(&htim23, 0);
 80018b0:	4b59      	ldr	r3, [pc, #356]	; (8001a18 <HAL_TIM_PeriodElapsedCallback+0x360>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2200      	movs	r2, #0
 80018b6:	625a      	str	r2, [r3, #36]	; 0x24
 		__HAL_TIM_SetCounter(&htim24, 0);
 80018b8:	4b59      	ldr	r3, [pc, #356]	; (8001a20 <HAL_TIM_PeriodElapsedCallback+0x368>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2200      	movs	r2, #0
 80018be:	625a      	str	r2, [r3, #36]	; 0x24

		error1 = SP1 - PV1;
 80018c0:	4b4e      	ldr	r3, [pc, #312]	; (80019fc <HAL_TIM_PeriodElapsedCallback+0x344>)
 80018c2:	ed93 6b00 	vldr	d6, [r3]
 80018c6:	4b59      	ldr	r3, [pc, #356]	; (8001a2c <HAL_TIM_PeriodElapsedCallback+0x374>)
 80018c8:	ed93 7b00 	vldr	d7, [r3]
 80018cc:	ee36 7b47 	vsub.f64	d7, d6, d7
 80018d0:	4b5a      	ldr	r3, [pc, #360]	; (8001a3c <HAL_TIM_PeriodElapsedCallback+0x384>)
 80018d2:	ed83 7b00 	vstr	d7, [r3]
		error2 = SP2 - PV2;
 80018d6:	4b4b      	ldr	r3, [pc, #300]	; (8001a04 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 80018d8:	ed93 6b00 	vldr	d6, [r3]
 80018dc:	4b54      	ldr	r3, [pc, #336]	; (8001a30 <HAL_TIM_PeriodElapsedCallback+0x378>)
 80018de:	ed93 7b00 	vldr	d7, [r3]
 80018e2:	ee36 7b47 	vsub.f64	d7, d6, d7
 80018e6:	4b56      	ldr	r3, [pc, #344]	; (8001a40 <HAL_TIM_PeriodElapsedCallback+0x388>)
 80018e8:	ed83 7b00 	vstr	d7, [r3]
		error3 = SP3 - PV3;
 80018ec:	4b42      	ldr	r3, [pc, #264]	; (80019f8 <HAL_TIM_PeriodElapsedCallback+0x340>)
 80018ee:	ed93 6b00 	vldr	d6, [r3]
 80018f2:	4b50      	ldr	r3, [pc, #320]	; (8001a34 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 80018f4:	ed93 7b00 	vldr	d7, [r3]
 80018f8:	ee36 7b47 	vsub.f64	d7, d6, d7
 80018fc:	4b51      	ldr	r3, [pc, #324]	; (8001a44 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 80018fe:	ed83 7b00 	vstr	d7, [r3]
		error4 = SP4 - PV4;
 8001902:	4b3f      	ldr	r3, [pc, #252]	; (8001a00 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8001904:	ed93 6b00 	vldr	d6, [r3]
 8001908:	4b4b      	ldr	r3, [pc, #300]	; (8001a38 <HAL_TIM_PeriodElapsedCallback+0x380>)
 800190a:	ed93 7b00 	vldr	d7, [r3]
 800190e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001912:	4b4d      	ldr	r3, [pc, #308]	; (8001a48 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8001914:	ed83 7b00 	vstr	d7, [r3]

		errorsum1 += error1;
 8001918:	4b4c      	ldr	r3, [pc, #304]	; (8001a4c <HAL_TIM_PeriodElapsedCallback+0x394>)
 800191a:	ed93 6b00 	vldr	d6, [r3]
 800191e:	4b47      	ldr	r3, [pc, #284]	; (8001a3c <HAL_TIM_PeriodElapsedCallback+0x384>)
 8001920:	ed93 7b00 	vldr	d7, [r3]
 8001924:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001928:	4b48      	ldr	r3, [pc, #288]	; (8001a4c <HAL_TIM_PeriodElapsedCallback+0x394>)
 800192a:	ed83 7b00 	vstr	d7, [r3]
		errorsum2 += error2;
 800192e:	4b48      	ldr	r3, [pc, #288]	; (8001a50 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8001930:	ed93 6b00 	vldr	d6, [r3]
 8001934:	4b42      	ldr	r3, [pc, #264]	; (8001a40 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8001936:	ed93 7b00 	vldr	d7, [r3]
 800193a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800193e:	4b44      	ldr	r3, [pc, #272]	; (8001a50 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8001940:	ed83 7b00 	vstr	d7, [r3]
		errorsum3 += error3;
 8001944:	4b43      	ldr	r3, [pc, #268]	; (8001a54 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8001946:	ed93 6b00 	vldr	d6, [r3]
 800194a:	4b3e      	ldr	r3, [pc, #248]	; (8001a44 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 800194c:	ed93 7b00 	vldr	d7, [r3]
 8001950:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001954:	4b3f      	ldr	r3, [pc, #252]	; (8001a54 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8001956:	ed83 7b00 	vstr	d7, [r3]
		errorsum4 += error4;
 800195a:	4b3f      	ldr	r3, [pc, #252]	; (8001a58 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 800195c:	ed93 6b00 	vldr	d6, [r3]
 8001960:	4b39      	ldr	r3, [pc, #228]	; (8001a48 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8001962:	ed93 7b00 	vldr	d7, [r3]
 8001966:	ee36 7b07 	vadd.f64	d7, d6, d7
 800196a:	4b3b      	ldr	r3, [pc, #236]	; (8001a58 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 800196c:	ed83 7b00 	vstr	d7, [r3]

		ut1 = Kp1 * error1 + Ki1 * errorsum1 * 0.001;
 8001970:	4b3a      	ldr	r3, [pc, #232]	; (8001a5c <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8001972:	ed93 6b00 	vldr	d6, [r3]
 8001976:	4b31      	ldr	r3, [pc, #196]	; (8001a3c <HAL_TIM_PeriodElapsedCallback+0x384>)
 8001978:	ed93 7b00 	vldr	d7, [r3]
 800197c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001980:	4b37      	ldr	r3, [pc, #220]	; (8001a60 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8001982:	ed93 5b00 	vldr	d5, [r3]
 8001986:	4b31      	ldr	r3, [pc, #196]	; (8001a4c <HAL_TIM_PeriodElapsedCallback+0x394>)
 8001988:	ed93 7b00 	vldr	d7, [r3]
 800198c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001990:	ed9f 5b11 	vldr	d5, [pc, #68]	; 80019d8 <HAL_TIM_PeriodElapsedCallback+0x320>
 8001994:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001998:	ee36 7b07 	vadd.f64	d7, d6, d7
 800199c:	4b31      	ldr	r3, [pc, #196]	; (8001a64 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 800199e:	ed83 7b00 	vstr	d7, [r3]
		ut2 = Kp2 * error2 + Ki2 * errorsum2 * 0.001;
 80019a2:	4b31      	ldr	r3, [pc, #196]	; (8001a68 <HAL_TIM_PeriodElapsedCallback+0x3b0>)
 80019a4:	ed93 6b00 	vldr	d6, [r3]
 80019a8:	4b25      	ldr	r3, [pc, #148]	; (8001a40 <HAL_TIM_PeriodElapsedCallback+0x388>)
 80019aa:	ed93 7b00 	vldr	d7, [r3]
 80019ae:	ee26 6b07 	vmul.f64	d6, d6, d7
 80019b2:	4b2e      	ldr	r3, [pc, #184]	; (8001a6c <HAL_TIM_PeriodElapsedCallback+0x3b4>)
 80019b4:	ed93 5b00 	vldr	d5, [r3]
 80019b8:	e05a      	b.n	8001a70 <HAL_TIM_PeriodElapsedCallback+0x3b8>
 80019ba:	bf00      	nop
 80019bc:	f3af 8000 	nop.w
 80019c0:	53f7ced9 	.word	0x53f7ced9
 80019c4:	404ba5e3 	.word	0x404ba5e3
 80019c8:	00000000 	.word	0x00000000
 80019cc:	404b0000 	.word	0x404b0000
 80019d0:	d2f1a9fc 	.word	0xd2f1a9fc
 80019d4:	4060624d 	.word	0x4060624d
 80019d8:	d2f1a9fc 	.word	0xd2f1a9fc
 80019dc:	3f50624d 	.word	0x3f50624d
 80019e0:	24000680 	.word	0x24000680
 80019e4:	24000688 	.word	0x24000688
 80019e8:	24000690 	.word	0x24000690
 80019ec:	24000670 	.word	0x24000670
 80019f0:	24000678 	.word	0x24000678
 80019f4:	24000698 	.word	0x24000698
 80019f8:	24000588 	.word	0x24000588
 80019fc:	24000578 	.word	0x24000578
 8001a00:	24000590 	.word	0x24000590
 8001a04:	24000580 	.word	0x24000580
 8001a08:	2400012c 	.word	0x2400012c
 8001a0c:	240005b8 	.word	0x240005b8
 8001a10:	240002a8 	.word	0x240002a8
 8001a14:	240005ba 	.word	0x240005ba
 8001a18:	24000340 	.word	0x24000340
 8001a1c:	240005bc 	.word	0x240005bc
 8001a20:	2400038c 	.word	0x2400038c
 8001a24:	240005be 	.word	0x240005be
 8001a28:	24000660 	.word	0x24000660
 8001a2c:	24000558 	.word	0x24000558
 8001a30:	24000560 	.word	0x24000560
 8001a34:	24000568 	.word	0x24000568
 8001a38:	24000570 	.word	0x24000570
 8001a3c:	24000598 	.word	0x24000598
 8001a40:	240005a0 	.word	0x240005a0
 8001a44:	240005a8 	.word	0x240005a8
 8001a48:	240005b0 	.word	0x240005b0
 8001a4c:	24000640 	.word	0x24000640
 8001a50:	24000648 	.word	0x24000648
 8001a54:	24000650 	.word	0x24000650
 8001a58:	24000658 	.word	0x24000658
 8001a5c:	240005c0 	.word	0x240005c0
 8001a60:	240005e0 	.word	0x240005e0
 8001a64:	24000600 	.word	0x24000600
 8001a68:	240005c8 	.word	0x240005c8
 8001a6c:	240005e8 	.word	0x240005e8
 8001a70:	4bb1      	ldr	r3, [pc, #708]	; (8001d38 <HAL_TIM_PeriodElapsedCallback+0x680>)
 8001a72:	ed93 7b00 	vldr	d7, [r3]
 8001a76:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001a7a:	ed9f 5bad 	vldr	d5, [pc, #692]	; 8001d30 <HAL_TIM_PeriodElapsedCallback+0x678>
 8001a7e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001a82:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001a86:	4bad      	ldr	r3, [pc, #692]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x684>)
 8001a88:	ed83 7b00 	vstr	d7, [r3]
		ut3 = Kp3 * error3 + Ki3 * errorsum3 * 0.001;
 8001a8c:	4bac      	ldr	r3, [pc, #688]	; (8001d40 <HAL_TIM_PeriodElapsedCallback+0x688>)
 8001a8e:	ed93 6b00 	vldr	d6, [r3]
 8001a92:	4bac      	ldr	r3, [pc, #688]	; (8001d44 <HAL_TIM_PeriodElapsedCallback+0x68c>)
 8001a94:	ed93 7b00 	vldr	d7, [r3]
 8001a98:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001a9c:	4baa      	ldr	r3, [pc, #680]	; (8001d48 <HAL_TIM_PeriodElapsedCallback+0x690>)
 8001a9e:	ed93 5b00 	vldr	d5, [r3]
 8001aa2:	4baa      	ldr	r3, [pc, #680]	; (8001d4c <HAL_TIM_PeriodElapsedCallback+0x694>)
 8001aa4:	ed93 7b00 	vldr	d7, [r3]
 8001aa8:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001aac:	ed9f 5ba0 	vldr	d5, [pc, #640]	; 8001d30 <HAL_TIM_PeriodElapsedCallback+0x678>
 8001ab0:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001ab4:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001ab8:	4ba5      	ldr	r3, [pc, #660]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0x698>)
 8001aba:	ed83 7b00 	vstr	d7, [r3]
		ut4 = Kp4 * error4 + Ki4 * errorsum4 * 0.001;
 8001abe:	4ba5      	ldr	r3, [pc, #660]	; (8001d54 <HAL_TIM_PeriodElapsedCallback+0x69c>)
 8001ac0:	ed93 6b00 	vldr	d6, [r3]
 8001ac4:	4ba4      	ldr	r3, [pc, #656]	; (8001d58 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8001ac6:	ed93 7b00 	vldr	d7, [r3]
 8001aca:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001ace:	4ba3      	ldr	r3, [pc, #652]	; (8001d5c <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 8001ad0:	ed93 5b00 	vldr	d5, [r3]
 8001ad4:	4ba2      	ldr	r3, [pc, #648]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8001ad6:	ed93 7b00 	vldr	d7, [r3]
 8001ada:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001ade:	ed9f 5b94 	vldr	d5, [pc, #592]	; 8001d30 <HAL_TIM_PeriodElapsedCallback+0x678>
 8001ae2:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001ae6:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001aea:	4b9e      	ldr	r3, [pc, #632]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x6ac>)
 8001aec:	ed83 7b00 	vstr	d7, [r3]

		if(ut1 > 1){
 8001af0:	4b9d      	ldr	r3, [pc, #628]	; (8001d68 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8001af2:	ed93 7b00 	vldr	d7, [r3]
 8001af6:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001afa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b02:	dd06      	ble.n	8001b12 <HAL_TIM_PeriodElapsedCallback+0x45a>
			ut1 = 1;
 8001b04:	4998      	ldr	r1, [pc, #608]	; (8001d68 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8001b06:	f04f 0200 	mov.w	r2, #0
 8001b0a:	4b98      	ldr	r3, [pc, #608]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 8001b0c:	e9c1 2300 	strd	r2, r3, [r1]
 8001b10:	e00f      	b.n	8001b32 <HAL_TIM_PeriodElapsedCallback+0x47a>
		}else if(ut1 < -1){
 8001b12:	4b95      	ldr	r3, [pc, #596]	; (8001d68 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8001b14:	ed93 7b00 	vldr	d7, [r3]
 8001b18:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8001b1c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b24:	d505      	bpl.n	8001b32 <HAL_TIM_PeriodElapsedCallback+0x47a>
			ut1 = -1;
 8001b26:	4990      	ldr	r1, [pc, #576]	; (8001d68 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8001b28:	f04f 0200 	mov.w	r2, #0
 8001b2c:	4b90      	ldr	r3, [pc, #576]	; (8001d70 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8001b2e:	e9c1 2300 	strd	r2, r3, [r1]
		}

		if(ut2 > 1){
 8001b32:	4b82      	ldr	r3, [pc, #520]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x684>)
 8001b34:	ed93 7b00 	vldr	d7, [r3]
 8001b38:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001b3c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001b40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b44:	dd06      	ble.n	8001b54 <HAL_TIM_PeriodElapsedCallback+0x49c>
			ut2 = 1;
 8001b46:	497d      	ldr	r1, [pc, #500]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x684>)
 8001b48:	f04f 0200 	mov.w	r2, #0
 8001b4c:	4b87      	ldr	r3, [pc, #540]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 8001b4e:	e9c1 2300 	strd	r2, r3, [r1]
 8001b52:	e00f      	b.n	8001b74 <HAL_TIM_PeriodElapsedCallback+0x4bc>
		}else if(ut2 < -1){
 8001b54:	4b79      	ldr	r3, [pc, #484]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x684>)
 8001b56:	ed93 7b00 	vldr	d7, [r3]
 8001b5a:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8001b5e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b66:	d505      	bpl.n	8001b74 <HAL_TIM_PeriodElapsedCallback+0x4bc>
			ut2 = -1;
 8001b68:	4974      	ldr	r1, [pc, #464]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x684>)
 8001b6a:	f04f 0200 	mov.w	r2, #0
 8001b6e:	4b80      	ldr	r3, [pc, #512]	; (8001d70 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8001b70:	e9c1 2300 	strd	r2, r3, [r1]
		}

		if(ut3 > 1){
 8001b74:	4b76      	ldr	r3, [pc, #472]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0x698>)
 8001b76:	ed93 7b00 	vldr	d7, [r3]
 8001b7a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001b7e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b86:	dd06      	ble.n	8001b96 <HAL_TIM_PeriodElapsedCallback+0x4de>
			ut3 = 1;
 8001b88:	4971      	ldr	r1, [pc, #452]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0x698>)
 8001b8a:	f04f 0200 	mov.w	r2, #0
 8001b8e:	4b77      	ldr	r3, [pc, #476]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 8001b90:	e9c1 2300 	strd	r2, r3, [r1]
 8001b94:	e00f      	b.n	8001bb6 <HAL_TIM_PeriodElapsedCallback+0x4fe>
		}else if(ut3 < -1){
 8001b96:	4b6e      	ldr	r3, [pc, #440]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0x698>)
 8001b98:	ed93 7b00 	vldr	d7, [r3]
 8001b9c:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8001ba0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001ba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ba8:	d505      	bpl.n	8001bb6 <HAL_TIM_PeriodElapsedCallback+0x4fe>
			ut3 = -1;
 8001baa:	4969      	ldr	r1, [pc, #420]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0x698>)
 8001bac:	f04f 0200 	mov.w	r2, #0
 8001bb0:	4b6f      	ldr	r3, [pc, #444]	; (8001d70 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8001bb2:	e9c1 2300 	strd	r2, r3, [r1]
		}

		if(ut4 > 1){
 8001bb6:	4b6b      	ldr	r3, [pc, #428]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x6ac>)
 8001bb8:	ed93 7b00 	vldr	d7, [r3]
 8001bbc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001bc0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc8:	dd06      	ble.n	8001bd8 <HAL_TIM_PeriodElapsedCallback+0x520>
			ut4 = 1;
 8001bca:	4966      	ldr	r1, [pc, #408]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x6ac>)
 8001bcc:	f04f 0200 	mov.w	r2, #0
 8001bd0:	4b66      	ldr	r3, [pc, #408]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 8001bd2:	e9c1 2300 	strd	r2, r3, [r1]
 8001bd6:	e00f      	b.n	8001bf8 <HAL_TIM_PeriodElapsedCallback+0x540>
		}else if(ut4 < -1){
 8001bd8:	4b62      	ldr	r3, [pc, #392]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x6ac>)
 8001bda:	ed93 7b00 	vldr	d7, [r3]
 8001bde:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8001be2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bea:	d505      	bpl.n	8001bf8 <HAL_TIM_PeriodElapsedCallback+0x540>
			ut4 = -1;
 8001bec:	495d      	ldr	r1, [pc, #372]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x6ac>)
 8001bee:	f04f 0200 	mov.w	r2, #0
 8001bf2:	4b5f      	ldr	r3, [pc, #380]	; (8001d70 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8001bf4:	e9c1 2300 	strd	r2, r3, [r1]
		}


		if(ut1 < 0){
 8001bf8:	4b5b      	ldr	r3, [pc, #364]	; (8001d68 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8001bfa:	ed93 7b00 	vldr	d7, [r3]
 8001bfe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c06:	d50b      	bpl.n	8001c20 <HAL_TIM_PeriodElapsedCallback+0x568>
			HAL_GPIO_WritePin(GPIOF, GPIO_PIN_2, GPIO_PIN_RESET);
 8001c08:	2200      	movs	r2, #0
 8001c0a:	2104      	movs	r1, #4
 8001c0c:	4859      	ldr	r0, [pc, #356]	; (8001d74 <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8001c0e:	f007 f88f 	bl	8008d30 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOF, GPIO_PIN_10, GPIO_PIN_SET);
 8001c12:	2201      	movs	r2, #1
 8001c14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c18:	4856      	ldr	r0, [pc, #344]	; (8001d74 <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8001c1a:	f007 f889 	bl	8008d30 <HAL_GPIO_WritePin>
 8001c1e:	e026      	b.n	8001c6e <HAL_TIM_PeriodElapsedCallback+0x5b6>
		}else if(ut1 > 0){
 8001c20:	4b51      	ldr	r3, [pc, #324]	; (8001d68 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8001c22:	ed93 7b00 	vldr	d7, [r3]
 8001c26:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c2e:	dd0b      	ble.n	8001c48 <HAL_TIM_PeriodElapsedCallback+0x590>
			HAL_GPIO_WritePin(GPIOF, GPIO_PIN_2, GPIO_PIN_SET);
 8001c30:	2201      	movs	r2, #1
 8001c32:	2104      	movs	r1, #4
 8001c34:	484f      	ldr	r0, [pc, #316]	; (8001d74 <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8001c36:	f007 f87b 	bl	8008d30 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOF, GPIO_PIN_10, GPIO_PIN_RESET);
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c40:	484c      	ldr	r0, [pc, #304]	; (8001d74 <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8001c42:	f007 f875 	bl	8008d30 <HAL_GPIO_WritePin>
 8001c46:	e012      	b.n	8001c6e <HAL_TIM_PeriodElapsedCallback+0x5b6>
		}else if(ut1 == 0){
 8001c48:	4b47      	ldr	r3, [pc, #284]	; (8001d68 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8001c4a:	ed93 7b00 	vldr	d7, [r3]
 8001c4e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8001c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c56:	d10a      	bne.n	8001c6e <HAL_TIM_PeriodElapsedCallback+0x5b6>
			HAL_GPIO_WritePin(GPIOF, GPIO_PIN_2, GPIO_PIN_RESET);
 8001c58:	2200      	movs	r2, #0
 8001c5a:	2104      	movs	r1, #4
 8001c5c:	4845      	ldr	r0, [pc, #276]	; (8001d74 <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8001c5e:	f007 f867 	bl	8008d30 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOF, GPIO_PIN_10, GPIO_PIN_RESET);
 8001c62:	2200      	movs	r2, #0
 8001c64:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c68:	4842      	ldr	r0, [pc, #264]	; (8001d74 <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8001c6a:	f007 f861 	bl	8008d30 <HAL_GPIO_WritePin>
		}

		if(ut2 > 0){
 8001c6e:	4b33      	ldr	r3, [pc, #204]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x684>)
 8001c70:	ed93 7b00 	vldr	d7, [r3]
 8001c74:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c7c:	dd0a      	ble.n	8001c94 <HAL_TIM_PeriodElapsedCallback+0x5dc>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2101      	movs	r1, #1
 8001c82:	483d      	ldr	r0, [pc, #244]	; (8001d78 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 8001c84:	f007 f854 	bl	8008d30 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);
 8001c88:	2201      	movs	r2, #1
 8001c8a:	2102      	movs	r1, #2
 8001c8c:	483a      	ldr	r0, [pc, #232]	; (8001d78 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 8001c8e:	f007 f84f 	bl	8008d30 <HAL_GPIO_WritePin>
 8001c92:	e024      	b.n	8001cde <HAL_TIM_PeriodElapsedCallback+0x626>
		}else if(ut2 < 0){
 8001c94:	4b29      	ldr	r3, [pc, #164]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x684>)
 8001c96:	ed93 7b00 	vldr	d7, [r3]
 8001c9a:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca2:	d50a      	bpl.n	8001cba <HAL_TIM_PeriodElapsedCallback+0x602>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	2101      	movs	r1, #1
 8001ca8:	4833      	ldr	r0, [pc, #204]	; (8001d78 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 8001caa:	f007 f841 	bl	8008d30 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 8001cae:	2200      	movs	r2, #0
 8001cb0:	2102      	movs	r1, #2
 8001cb2:	4831      	ldr	r0, [pc, #196]	; (8001d78 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 8001cb4:	f007 f83c 	bl	8008d30 <HAL_GPIO_WritePin>
 8001cb8:	e011      	b.n	8001cde <HAL_TIM_PeriodElapsedCallback+0x626>
		}else if(ut2 == 0){
 8001cba:	4b20      	ldr	r3, [pc, #128]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x684>)
 8001cbc:	ed93 7b00 	vldr	d7, [r3]
 8001cc0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8001cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cc8:	d109      	bne.n	8001cde <HAL_TIM_PeriodElapsedCallback+0x626>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 8001cca:	2200      	movs	r2, #0
 8001ccc:	2101      	movs	r1, #1
 8001cce:	482a      	ldr	r0, [pc, #168]	; (8001d78 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 8001cd0:	f007 f82e 	bl	8008d30 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	2102      	movs	r1, #2
 8001cd8:	4827      	ldr	r0, [pc, #156]	; (8001d78 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 8001cda:	f007 f829 	bl	8008d30 <HAL_GPIO_WritePin>
		}

		if(ut3 < 0){
 8001cde:	4b1c      	ldr	r3, [pc, #112]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0x698>)
 8001ce0:	ed93 7b00 	vldr	d7, [r3]
 8001ce4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cec:	d50a      	bpl.n	8001d04 <HAL_TIM_PeriodElapsedCallback+0x64c>
			HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0, GPIO_PIN_SET);
 8001cee:	2201      	movs	r2, #1
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	4822      	ldr	r0, [pc, #136]	; (8001d7c <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8001cf4:	f007 f81c 	bl	8008d30 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1, GPIO_PIN_RESET);
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	2102      	movs	r1, #2
 8001cfc:	481f      	ldr	r0, [pc, #124]	; (8001d7c <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8001cfe:	f007 f817 	bl	8008d30 <HAL_GPIO_WritePin>
 8001d02:	e04f      	b.n	8001da4 <HAL_TIM_PeriodElapsedCallback+0x6ec>
		}else if(ut3 > 0){
 8001d04:	4b12      	ldr	r3, [pc, #72]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0x698>)
 8001d06:	ed93 7b00 	vldr	d7, [r3]
 8001d0a:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d12:	dd35      	ble.n	8001d80 <HAL_TIM_PeriodElapsedCallback+0x6c8>
			HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0, GPIO_PIN_RESET);
 8001d14:	2200      	movs	r2, #0
 8001d16:	2101      	movs	r1, #1
 8001d18:	4818      	ldr	r0, [pc, #96]	; (8001d7c <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8001d1a:	f007 f809 	bl	8008d30 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1, GPIO_PIN_SET);
 8001d1e:	2201      	movs	r2, #1
 8001d20:	2102      	movs	r1, #2
 8001d22:	4816      	ldr	r0, [pc, #88]	; (8001d7c <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8001d24:	f007 f804 	bl	8008d30 <HAL_GPIO_WritePin>
 8001d28:	e03c      	b.n	8001da4 <HAL_TIM_PeriodElapsedCallback+0x6ec>
 8001d2a:	bf00      	nop
 8001d2c:	f3af 8000 	nop.w
 8001d30:	d2f1a9fc 	.word	0xd2f1a9fc
 8001d34:	3f50624d 	.word	0x3f50624d
 8001d38:	24000648 	.word	0x24000648
 8001d3c:	24000608 	.word	0x24000608
 8001d40:	240005d0 	.word	0x240005d0
 8001d44:	240005a8 	.word	0x240005a8
 8001d48:	240005f0 	.word	0x240005f0
 8001d4c:	24000650 	.word	0x24000650
 8001d50:	24000610 	.word	0x24000610
 8001d54:	240005d8 	.word	0x240005d8
 8001d58:	240005b0 	.word	0x240005b0
 8001d5c:	240005f8 	.word	0x240005f8
 8001d60:	24000658 	.word	0x24000658
 8001d64:	24000618 	.word	0x24000618
 8001d68:	24000600 	.word	0x24000600
 8001d6c:	3ff00000 	.word	0x3ff00000
 8001d70:	bff00000 	.word	0xbff00000
 8001d74:	58021400 	.word	0x58021400
 8001d78:	58020c00 	.word	0x58020c00
 8001d7c:	58021800 	.word	0x58021800
		}else if(ut3 == 0){
 8001d80:	4ba5      	ldr	r3, [pc, #660]	; (8002018 <HAL_TIM_PeriodElapsedCallback+0x960>)
 8001d82:	ed93 7b00 	vldr	d7, [r3]
 8001d86:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8001d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d8e:	d109      	bne.n	8001da4 <HAL_TIM_PeriodElapsedCallback+0x6ec>
			HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0, GPIO_PIN_RESET);
 8001d90:	2200      	movs	r2, #0
 8001d92:	2101      	movs	r1, #1
 8001d94:	48a1      	ldr	r0, [pc, #644]	; (800201c <HAL_TIM_PeriodElapsedCallback+0x964>)
 8001d96:	f006 ffcb 	bl	8008d30 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1, GPIO_PIN_RESET);
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	2102      	movs	r1, #2
 8001d9e:	489f      	ldr	r0, [pc, #636]	; (800201c <HAL_TIM_PeriodElapsedCallback+0x964>)
 8001da0:	f006 ffc6 	bl	8008d30 <HAL_GPIO_WritePin>
		}

		if(ut4 > 0){
 8001da4:	4b9e      	ldr	r3, [pc, #632]	; (8002020 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8001da6:	ed93 7b00 	vldr	d7, [r3]
 8001daa:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001dae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001db2:	dd0c      	ble.n	8001dce <HAL_TIM_PeriodElapsedCallback+0x716>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 8001db4:	2200      	movs	r2, #0
 8001db6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001dba:	489a      	ldr	r0, [pc, #616]	; (8002024 <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8001dbc:	f006 ffb8 	bl	8008d30 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12,  GPIO_PIN_SET);
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001dc6:	4897      	ldr	r0, [pc, #604]	; (8002024 <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8001dc8:	f006 ffb2 	bl	8008d30 <HAL_GPIO_WritePin>
 8001dcc:	e028      	b.n	8001e20 <HAL_TIM_PeriodElapsedCallback+0x768>
		}else if(ut4 < 0){
 8001dce:	4b94      	ldr	r3, [pc, #592]	; (8002020 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8001dd0:	ed93 7b00 	vldr	d7, [r3]
 8001dd4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001dd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ddc:	d50c      	bpl.n	8001df8 <HAL_TIM_PeriodElapsedCallback+0x740>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
 8001dde:	2201      	movs	r2, #1
 8001de0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001de4:	488f      	ldr	r0, [pc, #572]	; (8002024 <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8001de6:	f006 ffa3 	bl	8008d30 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_RESET);
 8001dea:	2200      	movs	r2, #0
 8001dec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001df0:	488c      	ldr	r0, [pc, #560]	; (8002024 <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8001df2:	f006 ff9d 	bl	8008d30 <HAL_GPIO_WritePin>
 8001df6:	e013      	b.n	8001e20 <HAL_TIM_PeriodElapsedCallback+0x768>
		}else if(ut4 == 0){
 8001df8:	4b89      	ldr	r3, [pc, #548]	; (8002020 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8001dfa:	ed93 7b00 	vldr	d7, [r3]
 8001dfe:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8001e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e06:	d10b      	bne.n	8001e20 <HAL_TIM_PeriodElapsedCallback+0x768>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 8001e08:	2200      	movs	r2, #0
 8001e0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e0e:	4885      	ldr	r0, [pc, #532]	; (8002024 <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8001e10:	f006 ff8e 	bl	8008d30 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_RESET);
 8001e14:	2200      	movs	r2, #0
 8001e16:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e1a:	4882      	ldr	r0, [pc, #520]	; (8002024 <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8001e1c:	f006 ff88 	bl	8008d30 <HAL_GPIO_WritePin>
		}


		ut1 = fabs(ut1);
 8001e20:	4b81      	ldr	r3, [pc, #516]	; (8002028 <HAL_TIM_PeriodElapsedCallback+0x970>)
 8001e22:	ed93 7b00 	vldr	d7, [r3]
 8001e26:	eeb0 7bc7 	vabs.f64	d7, d7
 8001e2a:	4b7f      	ldr	r3, [pc, #508]	; (8002028 <HAL_TIM_PeriodElapsedCallback+0x970>)
 8001e2c:	ed83 7b00 	vstr	d7, [r3]
		ut2 = fabs(ut2);
 8001e30:	4b7e      	ldr	r3, [pc, #504]	; (800202c <HAL_TIM_PeriodElapsedCallback+0x974>)
 8001e32:	ed93 7b00 	vldr	d7, [r3]
 8001e36:	eeb0 7bc7 	vabs.f64	d7, d7
 8001e3a:	4b7c      	ldr	r3, [pc, #496]	; (800202c <HAL_TIM_PeriodElapsedCallback+0x974>)
 8001e3c:	ed83 7b00 	vstr	d7, [r3]
		ut3 = fabs(ut3);
 8001e40:	4b75      	ldr	r3, [pc, #468]	; (8002018 <HAL_TIM_PeriodElapsedCallback+0x960>)
 8001e42:	ed93 7b00 	vldr	d7, [r3]
 8001e46:	eeb0 7bc7 	vabs.f64	d7, d7
 8001e4a:	4b73      	ldr	r3, [pc, #460]	; (8002018 <HAL_TIM_PeriodElapsedCallback+0x960>)
 8001e4c:	ed83 7b00 	vstr	d7, [r3]
		ut4 = fabs(ut4);
 8001e50:	4b73      	ldr	r3, [pc, #460]	; (8002020 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8001e52:	ed93 7b00 	vldr	d7, [r3]
 8001e56:	eeb0 7bc7 	vabs.f64	d7, d7
 8001e5a:	4b71      	ldr	r3, [pc, #452]	; (8002020 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8001e5c:	ed83 7b00 	vstr	d7, [r3]

		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, ut1 * 1000);
 8001e60:	4b71      	ldr	r3, [pc, #452]	; (8002028 <HAL_TIM_PeriodElapsedCallback+0x970>)
 8001e62:	ed93 7b00 	vldr	d7, [r3]
 8001e66:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8002010 <HAL_TIM_PeriodElapsedCallback+0x958>
 8001e6a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001e6e:	4b70      	ldr	r3, [pc, #448]	; (8002030 <HAL_TIM_PeriodElapsedCallback+0x978>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001e76:	ee17 2a90 	vmov	r2, s15
 8001e7a:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, ut2 * 1000);
 8001e7c:	4b6b      	ldr	r3, [pc, #428]	; (800202c <HAL_TIM_PeriodElapsedCallback+0x974>)
 8001e7e:	ed93 7b00 	vldr	d7, [r3]
 8001e82:	ed9f 6b63 	vldr	d6, [pc, #396]	; 8002010 <HAL_TIM_PeriodElapsedCallback+0x958>
 8001e86:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001e8a:	4b6a      	ldr	r3, [pc, #424]	; (8002034 <HAL_TIM_PeriodElapsedCallback+0x97c>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001e92:	ee17 2a90 	vmov	r2, s15
 8001e96:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, ut3 * 1000);
 8001e98:	4b5f      	ldr	r3, [pc, #380]	; (8002018 <HAL_TIM_PeriodElapsedCallback+0x960>)
 8001e9a:	ed93 7b00 	vldr	d7, [r3]
 8001e9e:	ed9f 6b5c 	vldr	d6, [pc, #368]	; 8002010 <HAL_TIM_PeriodElapsedCallback+0x958>
 8001ea2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001ea6:	4b64      	ldr	r3, [pc, #400]	; (8002038 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001eae:	ee17 2a90 	vmov	r2, s15
 8001eb2:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, ut4 * 1000);
 8001eb4:	4b5a      	ldr	r3, [pc, #360]	; (8002020 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8001eb6:	ed93 7b00 	vldr	d7, [r3]
 8001eba:	ed9f 6b55 	vldr	d6, [pc, #340]	; 8002010 <HAL_TIM_PeriodElapsedCallback+0x958>
 8001ebe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001ec2:	4b5e      	ldr	r3, [pc, #376]	; (800203c <HAL_TIM_PeriodElapsedCallback+0x984>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001eca:	ee17 2a90 	vmov	r2, s15
 8001ece:	635a      	str	r2, [r3, #52]	; 0x34

		error_last1 = error1;
 8001ed0:	4b5b      	ldr	r3, [pc, #364]	; (8002040 <HAL_TIM_PeriodElapsedCallback+0x988>)
 8001ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ed6:	495b      	ldr	r1, [pc, #364]	; (8002044 <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8001ed8:	e9c1 2300 	strd	r2, r3, [r1]
		error_last2 = error2;
 8001edc:	4b5a      	ldr	r3, [pc, #360]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x990>)
 8001ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee2:	495a      	ldr	r1, [pc, #360]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x994>)
 8001ee4:	e9c1 2300 	strd	r2, r3, [r1]
		error_last3 = error3;
 8001ee8:	4b59      	ldr	r3, [pc, #356]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x998>)
 8001eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eee:	4959      	ldr	r1, [pc, #356]	; (8002054 <HAL_TIM_PeriodElapsedCallback+0x99c>)
 8001ef0:	e9c1 2300 	strd	r2, r3, [r1]
		error_last4 = error4;
 8001ef4:	4b58      	ldr	r3, [pc, #352]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 8001ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001efa:	4958      	ldr	r1, [pc, #352]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x9a4>)
 8001efc:	e9c1 2300 	strd	r2, r3, [r1]

		push_vel_x = (PV1 + PV2 + PV3 + PV4) * r/4 ;
 8001f00:	4b57      	ldr	r3, [pc, #348]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x9a8>)
 8001f02:	ed93 6b00 	vldr	d6, [r3]
 8001f06:	4b57      	ldr	r3, [pc, #348]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x9ac>)
 8001f08:	ed93 7b00 	vldr	d7, [r3]
 8001f0c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001f10:	4b55      	ldr	r3, [pc, #340]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x9b0>)
 8001f12:	ed93 7b00 	vldr	d7, [r3]
 8001f16:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001f1a:	4b54      	ldr	r3, [pc, #336]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x9b4>)
 8001f1c:	ed93 7b00 	vldr	d7, [r3]
 8001f20:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001f24:	4b52      	ldr	r3, [pc, #328]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x9b8>)
 8001f26:	ed93 7b00 	vldr	d7, [r3]
 8001f2a:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001f2e:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001f32:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001f36:	4b4f      	ldr	r3, [pc, #316]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x9bc>)
 8001f38:	ed83 7b00 	vstr	d7, [r3]
		push_vel_y = (-PV3 + PV1 + PV4 - PV2) * r/4 ;
 8001f3c:	4b48      	ldr	r3, [pc, #288]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x9a8>)
 8001f3e:	ed93 6b00 	vldr	d6, [r3]
 8001f42:	4b49      	ldr	r3, [pc, #292]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x9b0>)
 8001f44:	ed93 7b00 	vldr	d7, [r3]
 8001f48:	ee36 6b47 	vsub.f64	d6, d6, d7
 8001f4c:	4b47      	ldr	r3, [pc, #284]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x9b4>)
 8001f4e:	ed93 7b00 	vldr	d7, [r3]
 8001f52:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001f56:	4b43      	ldr	r3, [pc, #268]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x9ac>)
 8001f58:	ed93 7b00 	vldr	d7, [r3]
 8001f5c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8001f60:	4b43      	ldr	r3, [pc, #268]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x9b8>)
 8001f62:	ed93 7b00 	vldr	d7, [r3]
 8001f66:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001f6a:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001f6e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001f72:	4b41      	ldr	r3, [pc, #260]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x9c0>)
 8001f74:	ed83 7b00 	vstr	d7, [r3]
		push_vel_z = (-PV3 + PV1 - PV4 + PV2) * r/(4 * (lx + ly) );
 8001f78:	4b39      	ldr	r3, [pc, #228]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x9a8>)
 8001f7a:	ed93 6b00 	vldr	d6, [r3]
 8001f7e:	4b3a      	ldr	r3, [pc, #232]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x9b0>)
 8001f80:	ed93 7b00 	vldr	d7, [r3]
 8001f84:	ee36 6b47 	vsub.f64	d6, d6, d7
 8001f88:	4b38      	ldr	r3, [pc, #224]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x9b4>)
 8001f8a:	ed93 7b00 	vldr	d7, [r3]
 8001f8e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8001f92:	4b34      	ldr	r3, [pc, #208]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x9ac>)
 8001f94:	ed93 7b00 	vldr	d7, [r3]
 8001f98:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001f9c:	4b34      	ldr	r3, [pc, #208]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x9b8>)
 8001f9e:	ed93 7b00 	vldr	d7, [r3]
 8001fa2:	ee26 5b07 	vmul.f64	d5, d6, d7
 8001fa6:	4b35      	ldr	r3, [pc, #212]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x9c4>)
 8001fa8:	ed93 6b00 	vldr	d6, [r3]
 8001fac:	4b34      	ldr	r3, [pc, #208]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x9c8>)
 8001fae:	ed93 7b00 	vldr	d7, [r3]
 8001fb2:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001fb6:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8001fba:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001fbe:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001fc2:	4b30      	ldr	r3, [pc, #192]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0x9cc>)
 8001fc4:	ed83 7b00 	vstr	d7, [r3]

		kkk += 1;
 8001fc8:	4b2f      	ldr	r3, [pc, #188]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	4a2e      	ldr	r2, [pc, #184]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8001fd0:	6013      	str	r3, [r2, #0]
		if(kkk == 10){
 8001fd2:	4b2d      	ldr	r3, [pc, #180]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2b0a      	cmp	r3, #10
 8001fd8:	d113      	bne.n	8002002 <HAL_TIM_PeriodElapsedCallback+0x94a>
			// change parameter to real velocity
			 publish_vel(push_vel_x, push_vel_y, push_vel_z);
 8001fda:	4b26      	ldr	r3, [pc, #152]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x9bc>)
 8001fdc:	ed93 7b00 	vldr	d7, [r3]
 8001fe0:	4b25      	ldr	r3, [pc, #148]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x9c0>)
 8001fe2:	ed93 6b00 	vldr	d6, [r3]
 8001fe6:	4b27      	ldr	r3, [pc, #156]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0x9cc>)
 8001fe8:	ed93 5b00 	vldr	d5, [r3]
 8001fec:	eeb0 2b45 	vmov.f64	d2, d5
 8001ff0:	eeb0 1b46 	vmov.f64	d1, d6
 8001ff4:	eeb0 0b47 	vmov.f64	d0, d7
 8001ff8:	f002 f876 	bl	80040e8 <publish_vel>
//			publish_vel(get_vel_x, get_vel_y, get_vel_z);
			kkk = 0;
 8001ffc:	4b22      	ldr	r3, [pc, #136]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	601a      	str	r2, [r3, #0]
		}
	}
}
 8002002:	bf00      	nop
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	f3af 8000 	nop.w
 8002010:	00000000 	.word	0x00000000
 8002014:	408f4000 	.word	0x408f4000
 8002018:	24000610 	.word	0x24000610
 800201c:	58021800 	.word	0x58021800
 8002020:	24000618 	.word	0x24000618
 8002024:	58021000 	.word	0x58021000
 8002028:	24000600 	.word	0x24000600
 800202c:	24000608 	.word	0x24000608
 8002030:	24000178 	.word	0x24000178
 8002034:	240001c4 	.word	0x240001c4
 8002038:	240002f4 	.word	0x240002f4
 800203c:	24000094 	.word	0x24000094
 8002040:	24000598 	.word	0x24000598
 8002044:	24000620 	.word	0x24000620
 8002048:	240005a0 	.word	0x240005a0
 800204c:	24000628 	.word	0x24000628
 8002050:	240005a8 	.word	0x240005a8
 8002054:	24000630 	.word	0x24000630
 8002058:	240005b0 	.word	0x240005b0
 800205c:	24000638 	.word	0x24000638
 8002060:	24000558 	.word	0x24000558
 8002064:	24000560 	.word	0x24000560
 8002068:	24000568 	.word	0x24000568
 800206c:	24000570 	.word	0x24000570
 8002070:	24000680 	.word	0x24000680
 8002074:	240006a0 	.word	0x240006a0
 8002078:	240006a8 	.word	0x240006a8
 800207c:	24000670 	.word	0x24000670
 8002080:	24000678 	.word	0x24000678
 8002084:	240006b0 	.word	0x240006b0
 8002088:	24000664 	.word	0x24000664

0800208c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002090:	b672      	cpsid	i
}
 8002092:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002094:	e7fe      	b.n	8002094 <Error_Handler+0x8>

08002096 <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8002096:	b480      	push	{r7}
 8002098:	b083      	sub	sp, #12
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	605a      	str	r2, [r3, #4]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4618      	mov	r0, r3
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	4a04      	ldr	r2, [pc, #16]	; (80020d4 <_ZN3ros3MsgC1Ev+0x1c>)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	601a      	str	r2, [r3, #0]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4618      	mov	r0, r3
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr
 80020d4:	0800f540 	.word	0x0800f540

080020d8 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
      data()
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff ffe8 	bl	80020b8 <_ZN3ros3MsgC1Ev>
 80020e8:	4a06      	ldr	r2, [pc, #24]	; (8002104 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	601a      	str	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	3304      	adds	r3, #4
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7ff ffcf 	bl	8002096 <_ZN3ros4TimeC1Ev>
    {
    }
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4618      	mov	r0, r3
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	0800f528 	.word	0x0800f528

08002108 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002112:	2300      	movs	r3, #0
 8002114:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6859      	ldr	r1, [r3, #4]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	683a      	ldr	r2, [r7, #0]
 800211e:	4413      	add	r3, r2
 8002120:	b2ca      	uxtb	r2, r1
 8002122:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	0a19      	lsrs	r1, r3, #8
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	3301      	adds	r3, #1
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	4413      	add	r3, r2
 8002132:	b2ca      	uxtb	r2, r1
 8002134:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	0c19      	lsrs	r1, r3, #16
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	3302      	adds	r3, #2
 8002140:	683a      	ldr	r2, [r7, #0]
 8002142:	4413      	add	r3, r2
 8002144:	b2ca      	uxtb	r2, r1
 8002146:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	0e19      	lsrs	r1, r3, #24
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	3303      	adds	r3, #3
 8002152:	683a      	ldr	r2, [r7, #0]
 8002154:	4413      	add	r3, r2
 8002156:	b2ca      	uxtb	r2, r1
 8002158:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	3304      	adds	r3, #4
 800215e:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6899      	ldr	r1, [r3, #8]
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	683a      	ldr	r2, [r7, #0]
 8002168:	4413      	add	r3, r2
 800216a:	b2ca      	uxtb	r2, r1
 800216c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	0a19      	lsrs	r1, r3, #8
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	3301      	adds	r3, #1
 8002178:	683a      	ldr	r2, [r7, #0]
 800217a:	4413      	add	r3, r2
 800217c:	b2ca      	uxtb	r2, r1
 800217e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	0c19      	lsrs	r1, r3, #16
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	3302      	adds	r3, #2
 800218a:	683a      	ldr	r2, [r7, #0]
 800218c:	4413      	add	r3, r2
 800218e:	b2ca      	uxtb	r2, r1
 8002190:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	0e19      	lsrs	r1, r3, #24
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	3303      	adds	r3, #3
 800219c:	683a      	ldr	r2, [r7, #0]
 800219e:	4413      	add	r3, r2
 80021a0:	b2ca      	uxtb	r2, r1
 80021a2:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	3304      	adds	r3, #4
 80021a8:	60fb      	str	r3, [r7, #12]
      return offset;
 80021aa:	68fb      	ldr	r3, [r7, #12]
    }
 80021ac:	4618      	mov	r0, r3
 80021ae:	3714      	adds	r7, #20
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80021c2:	2300      	movs	r3, #0
 80021c4:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	4413      	add	r3, r2
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	461a      	mov	r2, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685a      	ldr	r2, [r3, #4]
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	3301      	adds	r3, #1
 80021dc:	6839      	ldr	r1, [r7, #0]
 80021de:	440b      	add	r3, r1
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	021b      	lsls	r3, r3, #8
 80021e4:	431a      	orrs	r2, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685a      	ldr	r2, [r3, #4]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	3302      	adds	r3, #2
 80021f2:	6839      	ldr	r1, [r7, #0]
 80021f4:	440b      	add	r3, r1
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	041b      	lsls	r3, r3, #16
 80021fa:	431a      	orrs	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685a      	ldr	r2, [r3, #4]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	3303      	adds	r3, #3
 8002208:	6839      	ldr	r1, [r7, #0]
 800220a:	440b      	add	r3, r1
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	061b      	lsls	r3, r3, #24
 8002210:	431a      	orrs	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	3304      	adds	r3, #4
 800221a:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	683a      	ldr	r2, [r7, #0]
 8002220:	4413      	add	r3, r2
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	461a      	mov	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	689a      	ldr	r2, [r3, #8]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	3301      	adds	r3, #1
 8002232:	6839      	ldr	r1, [r7, #0]
 8002234:	440b      	add	r3, r1
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	021b      	lsls	r3, r3, #8
 800223a:	431a      	orrs	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689a      	ldr	r2, [r3, #8]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	3302      	adds	r3, #2
 8002248:	6839      	ldr	r1, [r7, #0]
 800224a:	440b      	add	r3, r1
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	041b      	lsls	r3, r3, #16
 8002250:	431a      	orrs	r2, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689a      	ldr	r2, [r3, #8]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	3303      	adds	r3, #3
 800225e:	6839      	ldr	r1, [r7, #0]
 8002260:	440b      	add	r3, r1
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	061b      	lsls	r3, r3, #24
 8002266:	431a      	orrs	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	3304      	adds	r3, #4
 8002270:	60fb      	str	r3, [r7, #12]
     return offset;
 8002272:	68fb      	ldr	r3, [r7, #12]
    }
 8002274:	4618      	mov	r0, r3
 8002276:	3714      	adds	r7, #20
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <_ZN8std_msgs4Time7getTypeEv>:

    const char * getType(){ return "std_msgs/Time"; };
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	4b03      	ldr	r3, [pc, #12]	; (8002298 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 800228a:	4618      	mov	r0, r3
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	0800f228 	.word	0x0800f228

0800229c <_ZN8std_msgs4Time6getMD5Ev>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	4b03      	ldr	r3, [pc, #12]	; (80022b4 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 80022a6:	4618      	mov	r0, r3
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	0800f238 	.word	0x0800f238

080022b8 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7ff fef8 	bl	80020b8 <_ZN3ros3MsgC1Ev>
 80022c8:	4a0b      	ldr	r2, [pc, #44]	; (80022f8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	601a      	str	r2, [r3, #0]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	809a      	strh	r2, [r3, #4]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	4a09      	ldr	r2, [pc, #36]	; (80022fc <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80022d8:	609a      	str	r2, [r3, #8]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a07      	ldr	r2, [pc, #28]	; (80022fc <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80022de:	60da      	str	r2, [r3, #12]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	4a06      	ldr	r2, [pc, #24]	; (80022fc <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80022e4:	611a      	str	r2, [r3, #16]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	615a      	str	r2, [r3, #20]
    {
    }
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4618      	mov	r0, r3
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	0800f510 	.word	0x0800f510
 80022fc:	0800f25c 	.word	0x0800f25c

08002300 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002300:	b580      	push	{r7, lr}
 8002302:	b088      	sub	sp, #32
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800230a:	2300      	movs	r3, #0
 800230c:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	8899      	ldrh	r1, [r3, #4]
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	683a      	ldr	r2, [r7, #0]
 8002316:	4413      	add	r3, r2
 8002318:	b2ca      	uxtb	r2, r1
 800231a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	889b      	ldrh	r3, [r3, #4]
 8002320:	0a1b      	lsrs	r3, r3, #8
 8002322:	b299      	uxth	r1, r3
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	3301      	adds	r3, #1
 8002328:	683a      	ldr	r2, [r7, #0]
 800232a:	4413      	add	r3, r2
 800232c:	b2ca      	uxtb	r2, r1
 800232e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	3302      	adds	r3, #2
 8002334:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	4618      	mov	r0, r3
 800233c:	f7fd ffe8 	bl	8000310 <strlen>
 8002340:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	4413      	add	r3, r2
 8002348:	69b9      	ldr	r1, [r7, #24]
 800234a:	4618      	mov	r0, r3
 800234c:	f001 fef0 	bl	8004130 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	3304      	adds	r3, #4
 8002354:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	683a      	ldr	r2, [r7, #0]
 800235a:	18d0      	adds	r0, r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	4619      	mov	r1, r3
 8002364:	f00c fdbc 	bl	800eee0 <memcpy>
      offset += length_topic_name;
 8002368:	69fa      	ldr	r2, [r7, #28]
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	4413      	add	r3, r2
 800236e:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	4618      	mov	r0, r3
 8002376:	f7fd ffcb 	bl	8000310 <strlen>
 800237a:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 800237c:	69fb      	ldr	r3, [r7, #28]
 800237e:	683a      	ldr	r2, [r7, #0]
 8002380:	4413      	add	r3, r2
 8002382:	6979      	ldr	r1, [r7, #20]
 8002384:	4618      	mov	r0, r3
 8002386:	f001 fed3 	bl	8004130 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	3304      	adds	r3, #4
 800238e:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	683a      	ldr	r2, [r7, #0]
 8002394:	18d0      	adds	r0, r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	697a      	ldr	r2, [r7, #20]
 800239c:	4619      	mov	r1, r3
 800239e:	f00c fd9f 	bl	800eee0 <memcpy>
      offset += length_message_type;
 80023a2:	69fa      	ldr	r2, [r7, #28]
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	4413      	add	r3, r2
 80023a8:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	691b      	ldr	r3, [r3, #16]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fd ffae 	bl	8000310 <strlen>
 80023b4:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	683a      	ldr	r2, [r7, #0]
 80023ba:	4413      	add	r3, r2
 80023bc:	6939      	ldr	r1, [r7, #16]
 80023be:	4618      	mov	r0, r3
 80023c0:	f001 feb6 	bl	8004130 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80023c4:	69fb      	ldr	r3, [r7, #28]
 80023c6:	3304      	adds	r3, #4
 80023c8:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	683a      	ldr	r2, [r7, #0]
 80023ce:	18d0      	adds	r0, r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	691b      	ldr	r3, [r3, #16]
 80023d4:	693a      	ldr	r2, [r7, #16]
 80023d6:	4619      	mov	r1, r3
 80023d8:	f00c fd82 	bl	800eee0 <memcpy>
      offset += length_md5sum;
 80023dc:	69fa      	ldr	r2, [r7, #28]
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	4413      	add	r3, r2
 80023e2:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	695b      	ldr	r3, [r3, #20]
 80023e8:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 80023ea:	68f9      	ldr	r1, [r7, #12]
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	683a      	ldr	r2, [r7, #0]
 80023f0:	4413      	add	r3, r2
 80023f2:	b2ca      	uxtb	r2, r1
 80023f4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	0a19      	lsrs	r1, r3, #8
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	3301      	adds	r3, #1
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	4413      	add	r3, r2
 8002402:	b2ca      	uxtb	r2, r1
 8002404:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	0c19      	lsrs	r1, r3, #16
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	3302      	adds	r3, #2
 800240e:	683a      	ldr	r2, [r7, #0]
 8002410:	4413      	add	r3, r2
 8002412:	b2ca      	uxtb	r2, r1
 8002414:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	0e19      	lsrs	r1, r3, #24
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	3303      	adds	r3, #3
 800241e:	683a      	ldr	r2, [r7, #0]
 8002420:	4413      	add	r3, r2
 8002422:	b2ca      	uxtb	r2, r1
 8002424:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	3304      	adds	r3, #4
 800242a:	61fb      	str	r3, [r7, #28]
      return offset;
 800242c:	69fb      	ldr	r3, [r7, #28]
    }
 800242e:	4618      	mov	r0, r3
 8002430:	3720      	adds	r7, #32
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002436:	b580      	push	{r7, lr}
 8002438:	b08a      	sub	sp, #40	; 0x28
 800243a:	af00      	add	r7, sp, #0
 800243c:	6078      	str	r0, [r7, #4]
 800243e:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002440:	2300      	movs	r3, #0
 8002442:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	4413      	add	r3, r2
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	b29a      	uxth	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	889b      	ldrh	r3, [r3, #4]
 8002456:	b21a      	sxth	r2, r3
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	3301      	adds	r3, #1
 800245c:	6839      	ldr	r1, [r7, #0]
 800245e:	440b      	add	r3, r1
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	021b      	lsls	r3, r3, #8
 8002464:	b21b      	sxth	r3, r3
 8002466:	4313      	orrs	r3, r2
 8002468:	b21b      	sxth	r3, r3
 800246a:	b29a      	uxth	r2, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	3302      	adds	r3, #2
 8002474:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	683a      	ldr	r2, [r7, #0]
 800247a:	441a      	add	r2, r3
 800247c:	f107 0314 	add.w	r3, r7, #20
 8002480:	4611      	mov	r1, r2
 8002482:	4618      	mov	r0, r3
 8002484:	f001 fe72 	bl	800416c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002488:	69bb      	ldr	r3, [r7, #24]
 800248a:	3304      	adds	r3, #4
 800248c:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	627b      	str	r3, [r7, #36]	; 0x24
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	4413      	add	r3, r2
 8002498:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800249a:	429a      	cmp	r2, r3
 800249c:	d20c      	bcs.n	80024b8 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 800249e:	683a      	ldr	r2, [r7, #0]
 80024a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a2:	441a      	add	r2, r3
 80024a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a6:	3b01      	subs	r3, #1
 80024a8:	6839      	ldr	r1, [r7, #0]
 80024aa:	440b      	add	r3, r1
 80024ac:	7812      	ldrb	r2, [r2, #0]
 80024ae:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 80024b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b2:	3301      	adds	r3, #1
 80024b4:	627b      	str	r3, [r7, #36]	; 0x24
 80024b6:	e7ec      	b.n	8002492 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	4413      	add	r3, r2
 80024be:	3b01      	subs	r3, #1
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	4413      	add	r3, r2
 80024c4:	2200      	movs	r2, #0
 80024c6:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	3b01      	subs	r3, #1
 80024cc:	683a      	ldr	r2, [r7, #0]
 80024ce:	441a      	add	r2, r3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 80024d4:	69ba      	ldr	r2, [r7, #24]
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	4413      	add	r3, r2
 80024da:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	683a      	ldr	r2, [r7, #0]
 80024e0:	441a      	add	r2, r3
 80024e2:	f107 0310 	add.w	r3, r7, #16
 80024e6:	4611      	mov	r1, r2
 80024e8:	4618      	mov	r0, r3
 80024ea:	f001 fe3f 	bl	800416c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80024ee:	69bb      	ldr	r3, [r7, #24]
 80024f0:	3304      	adds	r3, #4
 80024f2:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 80024f4:	69bb      	ldr	r3, [r7, #24]
 80024f6:	623b      	str	r3, [r7, #32]
 80024f8:	69ba      	ldr	r2, [r7, #24]
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	4413      	add	r3, r2
 80024fe:	6a3a      	ldr	r2, [r7, #32]
 8002500:	429a      	cmp	r2, r3
 8002502:	d20c      	bcs.n	800251e <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 8002504:	683a      	ldr	r2, [r7, #0]
 8002506:	6a3b      	ldr	r3, [r7, #32]
 8002508:	441a      	add	r2, r3
 800250a:	6a3b      	ldr	r3, [r7, #32]
 800250c:	3b01      	subs	r3, #1
 800250e:	6839      	ldr	r1, [r7, #0]
 8002510:	440b      	add	r3, r1
 8002512:	7812      	ldrb	r2, [r2, #0]
 8002514:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8002516:	6a3b      	ldr	r3, [r7, #32]
 8002518:	3301      	adds	r3, #1
 800251a:	623b      	str	r3, [r7, #32]
 800251c:	e7ec      	b.n	80024f8 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	4413      	add	r3, r2
 8002524:	3b01      	subs	r3, #1
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	4413      	add	r3, r2
 800252a:	2200      	movs	r2, #0
 800252c:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	3b01      	subs	r3, #1
 8002532:	683a      	ldr	r2, [r7, #0]
 8002534:	441a      	add	r2, r3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 800253a:	69ba      	ldr	r2, [r7, #24]
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	4413      	add	r3, r2
 8002540:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	683a      	ldr	r2, [r7, #0]
 8002546:	441a      	add	r2, r3
 8002548:	f107 030c 	add.w	r3, r7, #12
 800254c:	4611      	mov	r1, r2
 800254e:	4618      	mov	r0, r3
 8002550:	f001 fe0c 	bl	800416c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	3304      	adds	r3, #4
 8002558:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	61fb      	str	r3, [r7, #28]
 800255e:	69ba      	ldr	r2, [r7, #24]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	4413      	add	r3, r2
 8002564:	69fa      	ldr	r2, [r7, #28]
 8002566:	429a      	cmp	r2, r3
 8002568:	d20c      	bcs.n	8002584 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 800256a:	683a      	ldr	r2, [r7, #0]
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	441a      	add	r2, r3
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	3b01      	subs	r3, #1
 8002574:	6839      	ldr	r1, [r7, #0]
 8002576:	440b      	add	r3, r1
 8002578:	7812      	ldrb	r2, [r2, #0]
 800257a:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	3301      	adds	r3, #1
 8002580:	61fb      	str	r3, [r7, #28]
 8002582:	e7ec      	b.n	800255e <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	4413      	add	r3, r2
 800258a:	3b01      	subs	r3, #1
 800258c:	683a      	ldr	r2, [r7, #0]
 800258e:	4413      	add	r3, r2
 8002590:	2200      	movs	r2, #0
 8002592:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	3b01      	subs	r3, #1
 8002598:	683a      	ldr	r2, [r7, #0]
 800259a:	441a      	add	r2, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 80025a0:	69ba      	ldr	r2, [r7, #24]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	4413      	add	r3, r2
 80025a6:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 80025a8:	2300      	movs	r3, #0
 80025aa:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	69ba      	ldr	r2, [r7, #24]
 80025b0:	6839      	ldr	r1, [r7, #0]
 80025b2:	440a      	add	r2, r1
 80025b4:	7812      	ldrb	r2, [r2, #0]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	69bb      	ldr	r3, [r7, #24]
 80025be:	3301      	adds	r3, #1
 80025c0:	6839      	ldr	r1, [r7, #0]
 80025c2:	440b      	add	r3, r1
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	021b      	lsls	r3, r3, #8
 80025c8:	4313      	orrs	r3, r2
 80025ca:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80025cc:	68ba      	ldr	r2, [r7, #8]
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	3302      	adds	r3, #2
 80025d2:	6839      	ldr	r1, [r7, #0]
 80025d4:	440b      	add	r3, r1
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	041b      	lsls	r3, r3, #16
 80025da:	4313      	orrs	r3, r2
 80025dc:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80025de:	68ba      	ldr	r2, [r7, #8]
 80025e0:	69bb      	ldr	r3, [r7, #24]
 80025e2:	3303      	adds	r3, #3
 80025e4:	6839      	ldr	r1, [r7, #0]
 80025e6:	440b      	add	r3, r1
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	061b      	lsls	r3, r3, #24
 80025ec:	4313      	orrs	r3, r2
 80025ee:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 80025f0:	68ba      	ldr	r2, [r7, #8]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	3304      	adds	r3, #4
 80025fa:	61bb      	str	r3, [r7, #24]
     return offset;
 80025fc:	69bb      	ldr	r3, [r7, #24]
    }
 80025fe:	4618      	mov	r0, r3
 8002600:	3728      	adds	r7, #40	; 0x28
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
	...

08002608 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	4b03      	ldr	r3, [pc, #12]	; (8002620 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 8002612:	4618      	mov	r0, r3
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	0800f260 	.word	0x0800f260

08002624 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	4b03      	ldr	r3, [pc, #12]	; (800263c <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 800262e:	4618      	mov	r0, r3
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	0800f27c 	.word	0x0800f27c

08002640 <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4618      	mov	r0, r3
 800264c:	f7ff fd34 	bl	80020b8 <_ZN3ros3MsgC1Ev>
 8002650:	4a06      	ldr	r2, [pc, #24]	; (800266c <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	601a      	str	r2, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	711a      	strb	r2, [r3, #4]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	4a04      	ldr	r2, [pc, #16]	; (8002670 <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 8002660:	609a      	str	r2, [r3, #8]
    {
    }
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4618      	mov	r0, r3
 8002666:	3708      	adds	r7, #8
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	0800f4f8 	.word	0x0800f4f8
 8002670:	0800f25c 	.word	0x0800f25c

08002674 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002674:	b580      	push	{r7, lr}
 8002676:	b084      	sub	sp, #16
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800267e:	2300      	movs	r3, #0
 8002680:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	683a      	ldr	r2, [r7, #0]
 8002686:	4413      	add	r3, r2
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	7912      	ldrb	r2, [r2, #4]
 800268c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	3301      	adds	r3, #1
 8002692:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	4618      	mov	r0, r3
 800269a:	f7fd fe39 	bl	8000310 <strlen>
 800269e:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	683a      	ldr	r2, [r7, #0]
 80026a4:	4413      	add	r3, r2
 80026a6:	68b9      	ldr	r1, [r7, #8]
 80026a8:	4618      	mov	r0, r3
 80026aa:	f001 fd41 	bl	8004130 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	3304      	adds	r3, #4
 80026b2:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	683a      	ldr	r2, [r7, #0]
 80026b8:	18d0      	adds	r0, r2, r3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	68ba      	ldr	r2, [r7, #8]
 80026c0:	4619      	mov	r1, r3
 80026c2:	f00c fc0d 	bl	800eee0 <memcpy>
      offset += length_msg;
 80026c6:	68fa      	ldr	r2, [r7, #12]
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	4413      	add	r3, r2
 80026cc:	60fb      	str	r3, [r7, #12]
      return offset;
 80026ce:	68fb      	ldr	r3, [r7, #12]
    }
 80026d0:	4618      	mov	r0, r3
 80026d2:	3710      	adds	r7, #16
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80026d8:	b580      	push	{r7, lr}
 80026da:	b086      	sub	sp, #24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80026e2:	2300      	movs	r3, #0
 80026e4:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	683a      	ldr	r2, [r7, #0]
 80026ea:	4413      	add	r3, r2
 80026ec:	781a      	ldrb	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	3301      	adds	r3, #1
 80026f6:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	683a      	ldr	r2, [r7, #0]
 80026fc:	441a      	add	r2, r3
 80026fe:	f107 030c 	add.w	r3, r7, #12
 8002702:	4611      	mov	r1, r2
 8002704:	4618      	mov	r0, r3
 8002706:	f001 fd31 	bl	800416c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	3304      	adds	r3, #4
 800270e:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	617b      	str	r3, [r7, #20]
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	4413      	add	r3, r2
 800271a:	697a      	ldr	r2, [r7, #20]
 800271c:	429a      	cmp	r2, r3
 800271e:	d20c      	bcs.n	800273a <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 8002720:	683a      	ldr	r2, [r7, #0]
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	441a      	add	r2, r3
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	3b01      	subs	r3, #1
 800272a:	6839      	ldr	r1, [r7, #0]
 800272c:	440b      	add	r3, r1
 800272e:	7812      	ldrb	r2, [r2, #0]
 8002730:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	3301      	adds	r3, #1
 8002736:	617b      	str	r3, [r7, #20]
 8002738:	e7ec      	b.n	8002714 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 800273a:	693a      	ldr	r2, [r7, #16]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	4413      	add	r3, r2
 8002740:	3b01      	subs	r3, #1
 8002742:	683a      	ldr	r2, [r7, #0]
 8002744:	4413      	add	r3, r2
 8002746:	2200      	movs	r2, #0
 8002748:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	3b01      	subs	r3, #1
 800274e:	683a      	ldr	r2, [r7, #0]
 8002750:	441a      	add	r2, r3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 8002756:	693a      	ldr	r2, [r7, #16]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	4413      	add	r3, r2
 800275c:	613b      	str	r3, [r7, #16]
     return offset;
 800275e:	693b      	ldr	r3, [r7, #16]
    }
 8002760:	4618      	mov	r0, r3
 8002762:	3718      	adds	r7, #24
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <_ZN14rosserial_msgs3Log7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/Log"; };
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	4b03      	ldr	r3, [pc, #12]	; (8002780 <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 8002772:	4618      	mov	r0, r3
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	0800f2a0 	.word	0x0800f2a0

08002784 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	4b03      	ldr	r3, [pc, #12]	; (800279c <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 800278e:	4618      	mov	r0, r3
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	0800f2b4 	.word	0x0800f2b4

080027a0 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7ff fc84 	bl	80020b8 <_ZN3ros3MsgC1Ev>
 80027b0:	4a0c      	ldr	r2, [pc, #48]	; (80027e4 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x44>)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	601a      	str	r2, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	605a      	str	r2, [r3, #4]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2200      	movs	r2, #0
 80027c0:	60da      	str	r2, [r3, #12]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	611a      	str	r2, [r3, #16]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2200      	movs	r2, #0
 80027cc:	619a      	str	r2, [r3, #24]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	61da      	str	r2, [r3, #28]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4618      	mov	r0, r3
 80027de:	3708      	adds	r7, #8
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	0800f4e0 	.word	0x0800f4e0

080027e8 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b08a      	sub	sp, #40	; 0x28
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80027f2:	2300      	movs	r3, #0
 80027f4:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6859      	ldr	r1, [r3, #4]
 80027fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fc:	683a      	ldr	r2, [r7, #0]
 80027fe:	4413      	add	r3, r2
 8002800:	b2ca      	uxtb	r2, r1
 8002802:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	0a19      	lsrs	r1, r3, #8
 800280a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280c:	3301      	adds	r3, #1
 800280e:	683a      	ldr	r2, [r7, #0]
 8002810:	4413      	add	r3, r2
 8002812:	b2ca      	uxtb	r2, r1
 8002814:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	0c19      	lsrs	r1, r3, #16
 800281c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800281e:	3302      	adds	r3, #2
 8002820:	683a      	ldr	r2, [r7, #0]
 8002822:	4413      	add	r3, r2
 8002824:	b2ca      	uxtb	r2, r1
 8002826:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	0e19      	lsrs	r1, r3, #24
 800282e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002830:	3303      	adds	r3, #3
 8002832:	683a      	ldr	r2, [r7, #0]
 8002834:	4413      	add	r3, r2
 8002836:	b2ca      	uxtb	r2, r1
 8002838:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 800283a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283c:	3304      	adds	r3, #4
 800283e:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8002840:	2300      	movs	r3, #0
 8002842:	623b      	str	r3, [r7, #32]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	6a3a      	ldr	r2, [r7, #32]
 800284a:	429a      	cmp	r2, r3
 800284c:	d22b      	bcs.n	80028a6 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	68da      	ldr	r2, [r3, #12]
 8002852:	6a3b      	ldr	r3, [r7, #32]
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	4413      	add	r3, r2
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 800285c:	6939      	ldr	r1, [r7, #16]
 800285e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002860:	683a      	ldr	r2, [r7, #0]
 8002862:	4413      	add	r3, r2
 8002864:	b2ca      	uxtb	r2, r1
 8002866:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	0a19      	lsrs	r1, r3, #8
 800286c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286e:	3301      	adds	r3, #1
 8002870:	683a      	ldr	r2, [r7, #0]
 8002872:	4413      	add	r3, r2
 8002874:	b2ca      	uxtb	r2, r1
 8002876:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	0c19      	lsrs	r1, r3, #16
 800287c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287e:	3302      	adds	r3, #2
 8002880:	683a      	ldr	r2, [r7, #0]
 8002882:	4413      	add	r3, r2
 8002884:	b2ca      	uxtb	r2, r1
 8002886:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	0e19      	lsrs	r1, r3, #24
 800288c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288e:	3303      	adds	r3, #3
 8002890:	683a      	ldr	r2, [r7, #0]
 8002892:	4413      	add	r3, r2
 8002894:	b2ca      	uxtb	r2, r1
 8002896:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8002898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289a:	3304      	adds	r3, #4
 800289c:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 800289e:	6a3b      	ldr	r3, [r7, #32]
 80028a0:	3301      	adds	r3, #1
 80028a2:	623b      	str	r3, [r7, #32]
 80028a4:	e7ce      	b.n	8002844 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6919      	ldr	r1, [r3, #16]
 80028aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ac:	683a      	ldr	r2, [r7, #0]
 80028ae:	4413      	add	r3, r2
 80028b0:	b2ca      	uxtb	r2, r1
 80028b2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	691b      	ldr	r3, [r3, #16]
 80028b8:	0a19      	lsrs	r1, r3, #8
 80028ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028bc:	3301      	adds	r3, #1
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	4413      	add	r3, r2
 80028c2:	b2ca      	uxtb	r2, r1
 80028c4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	691b      	ldr	r3, [r3, #16]
 80028ca:	0c19      	lsrs	r1, r3, #16
 80028cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ce:	3302      	adds	r3, #2
 80028d0:	683a      	ldr	r2, [r7, #0]
 80028d2:	4413      	add	r3, r2
 80028d4:	b2ca      	uxtb	r2, r1
 80028d6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	691b      	ldr	r3, [r3, #16]
 80028dc:	0e19      	lsrs	r1, r3, #24
 80028de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e0:	3303      	adds	r3, #3
 80028e2:	683a      	ldr	r2, [r7, #0]
 80028e4:	4413      	add	r3, r2
 80028e6:	b2ca      	uxtb	r2, r1
 80028e8:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 80028ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ec:	3304      	adds	r3, #4
 80028ee:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 80028f0:	2300      	movs	r3, #0
 80028f2:	61fb      	str	r3, [r7, #28]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	691b      	ldr	r3, [r3, #16]
 80028f8:	69fa      	ldr	r2, [r7, #28]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d22b      	bcs.n	8002956 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	699a      	ldr	r2, [r3, #24]
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	4413      	add	r3, r2
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 800290c:	68f9      	ldr	r1, [r7, #12]
 800290e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002910:	683a      	ldr	r2, [r7, #0]
 8002912:	4413      	add	r3, r2
 8002914:	b2ca      	uxtb	r2, r1
 8002916:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	0a19      	lsrs	r1, r3, #8
 800291c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291e:	3301      	adds	r3, #1
 8002920:	683a      	ldr	r2, [r7, #0]
 8002922:	4413      	add	r3, r2
 8002924:	b2ca      	uxtb	r2, r1
 8002926:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	0c19      	lsrs	r1, r3, #16
 800292c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800292e:	3302      	adds	r3, #2
 8002930:	683a      	ldr	r2, [r7, #0]
 8002932:	4413      	add	r3, r2
 8002934:	b2ca      	uxtb	r2, r1
 8002936:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	0e19      	lsrs	r1, r3, #24
 800293c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800293e:	3303      	adds	r3, #3
 8002940:	683a      	ldr	r2, [r7, #0]
 8002942:	4413      	add	r3, r2
 8002944:	b2ca      	uxtb	r2, r1
 8002946:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8002948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294a:	3304      	adds	r3, #4
 800294c:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	3301      	adds	r3, #1
 8002952:	61fb      	str	r3, [r7, #28]
 8002954:	e7ce      	b.n	80028f4 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	69d9      	ldr	r1, [r3, #28]
 800295a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295c:	683a      	ldr	r2, [r7, #0]
 800295e:	4413      	add	r3, r2
 8002960:	b2ca      	uxtb	r2, r1
 8002962:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	69db      	ldr	r3, [r3, #28]
 8002968:	0a19      	lsrs	r1, r3, #8
 800296a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296c:	3301      	adds	r3, #1
 800296e:	683a      	ldr	r2, [r7, #0]
 8002970:	4413      	add	r3, r2
 8002972:	b2ca      	uxtb	r2, r1
 8002974:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	69db      	ldr	r3, [r3, #28]
 800297a:	0c19      	lsrs	r1, r3, #16
 800297c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297e:	3302      	adds	r3, #2
 8002980:	683a      	ldr	r2, [r7, #0]
 8002982:	4413      	add	r3, r2
 8002984:	b2ca      	uxtb	r2, r1
 8002986:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	69db      	ldr	r3, [r3, #28]
 800298c:	0e19      	lsrs	r1, r3, #24
 800298e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002990:	3303      	adds	r3, #3
 8002992:	683a      	ldr	r2, [r7, #0]
 8002994:	4413      	add	r3, r2
 8002996:	b2ca      	uxtb	r2, r1
 8002998:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 800299a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800299c:	3304      	adds	r3, #4
 800299e:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 80029a0:	2300      	movs	r3, #0
 80029a2:	61bb      	str	r3, [r7, #24]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	69db      	ldr	r3, [r3, #28]
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d228      	bcs.n	8002a00 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	4413      	add	r3, r2
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7fd fca8 	bl	8000310 <strlen>
 80029c0:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 80029c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c4:	683a      	ldr	r2, [r7, #0]
 80029c6:	4413      	add	r3, r2
 80029c8:	6979      	ldr	r1, [r7, #20]
 80029ca:	4618      	mov	r0, r3
 80029cc:	f001 fbb0 	bl	8004130 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80029d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d2:	3304      	adds	r3, #4
 80029d4:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 80029d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d8:	683a      	ldr	r2, [r7, #0]
 80029da:	18d0      	adds	r0, r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029e0:	69bb      	ldr	r3, [r7, #24]
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	4413      	add	r3, r2
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	697a      	ldr	r2, [r7, #20]
 80029ea:	4619      	mov	r1, r3
 80029ec:	f00c fa78 	bl	800eee0 <memcpy>
      offset += length_stringsi;
 80029f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	4413      	add	r3, r2
 80029f6:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	3301      	adds	r3, #1
 80029fc:	61bb      	str	r3, [r7, #24]
 80029fe:	e7d1      	b.n	80029a4 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 8002a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8002a02:	4618      	mov	r0, r3
 8002a04:	3728      	adds	r7, #40	; 0x28
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b08e      	sub	sp, #56	; 0x38
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	6078      	str	r0, [r7, #4]
 8002a12:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002a14:	2300      	movs	r3, #0
 8002a16:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002a18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a1a:	683a      	ldr	r2, [r7, #0]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002a22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a24:	3301      	adds	r3, #1
 8002a26:	683a      	ldr	r2, [r7, #0]
 8002a28:	4413      	add	r3, r2
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	021b      	lsls	r3, r3, #8
 8002a2e:	6a3a      	ldr	r2, [r7, #32]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002a34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a36:	3302      	adds	r3, #2
 8002a38:	683a      	ldr	r2, [r7, #0]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	041b      	lsls	r3, r3, #16
 8002a40:	6a3a      	ldr	r2, [r7, #32]
 8002a42:	4313      	orrs	r3, r2
 8002a44:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002a46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a48:	3303      	adds	r3, #3
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	061b      	lsls	r3, r3, #24
 8002a52:	6a3a      	ldr	r2, [r7, #32]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8002a58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a5a:	3304      	adds	r3, #4
 8002a5c:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	6a3a      	ldr	r2, [r7, #32]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d90a      	bls.n	8002a7e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	68da      	ldr	r2, [r3, #12]
 8002a6c:	6a3b      	ldr	r3, [r7, #32]
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	4619      	mov	r1, r3
 8002a72:	4610      	mov	r0, r2
 8002a74:	f00c fa4a 	bl	800ef0c <realloc>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a3a      	ldr	r2, [r7, #32]
 8002a82:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8002a84:	2300      	movs	r3, #0
 8002a86:	633b      	str	r3, [r7, #48]	; 0x30
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d236      	bcs.n	8002b00 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8002a92:	2300      	movs	r3, #0
 8002a94:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a9a:	6839      	ldr	r1, [r7, #0]
 8002a9c:	440a      	add	r2, r1
 8002a9e:	7812      	ldrb	r2, [r2, #0]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002aa4:	697a      	ldr	r2, [r7, #20]
 8002aa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	6839      	ldr	r1, [r7, #0]
 8002aac:	440b      	add	r3, r1
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	021b      	lsls	r3, r3, #8
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002aba:	3302      	adds	r3, #2
 8002abc:	6839      	ldr	r1, [r7, #0]
 8002abe:	440b      	add	r3, r1
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	041b      	lsls	r3, r3, #16
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002ac8:	697a      	ldr	r2, [r7, #20]
 8002aca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002acc:	3303      	adds	r3, #3
 8002ace:	6839      	ldr	r1, [r7, #0]
 8002ad0:	440b      	add	r3, r1
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	061b      	lsls	r3, r3, #24
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8002ada:	697a      	ldr	r2, [r7, #20]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8002ae0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ae2:	3304      	adds	r3, #4
 8002ae4:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	68da      	ldr	r2, [r3, #12]
 8002aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4413      	add	r3, r2
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	3208      	adds	r2, #8
 8002af4:	6812      	ldr	r2, [r2, #0]
 8002af6:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8002af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002afa:	3301      	adds	r3, #1
 8002afc:	633b      	str	r3, [r7, #48]	; 0x30
 8002afe:	e7c3      	b.n	8002a88 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b02:	683a      	ldr	r2, [r7, #0]
 8002b04:	4413      	add	r3, r2
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002b0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	683a      	ldr	r2, [r7, #0]
 8002b10:	4413      	add	r3, r2
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	021b      	lsls	r3, r3, #8
 8002b16:	69fa      	ldr	r2, [r7, #28]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002b1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b1e:	3302      	adds	r3, #2
 8002b20:	683a      	ldr	r2, [r7, #0]
 8002b22:	4413      	add	r3, r2
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	041b      	lsls	r3, r3, #16
 8002b28:	69fa      	ldr	r2, [r7, #28]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002b2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b30:	3303      	adds	r3, #3
 8002b32:	683a      	ldr	r2, [r7, #0]
 8002b34:	4413      	add	r3, r2
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	061b      	lsls	r3, r3, #24
 8002b3a:	69fa      	ldr	r2, [r7, #28]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8002b40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b42:	3304      	adds	r3, #4
 8002b44:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	69fa      	ldr	r2, [r7, #28]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d90a      	bls.n	8002b66 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	699a      	ldr	r2, [r3, #24]
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	4619      	mov	r1, r3
 8002b5a:	4610      	mov	r0, r2
 8002b5c:	f00c f9d6 	bl	800ef0c <realloc>
 8002b60:	4602      	mov	r2, r0
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	69fa      	ldr	r2, [r7, #28]
 8002b6a:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d236      	bcs.n	8002be8 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b82:	6839      	ldr	r1, [r7, #0]
 8002b84:	440a      	add	r2, r1
 8002b86:	7812      	ldrb	r2, [r2, #0]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002b8c:	693a      	ldr	r2, [r7, #16]
 8002b8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b90:	3301      	adds	r3, #1
 8002b92:	6839      	ldr	r1, [r7, #0]
 8002b94:	440b      	add	r3, r1
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	021b      	lsls	r3, r3, #8
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ba2:	3302      	adds	r3, #2
 8002ba4:	6839      	ldr	r1, [r7, #0]
 8002ba6:	440b      	add	r3, r1
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	041b      	lsls	r3, r3, #16
 8002bac:	4313      	orrs	r3, r2
 8002bae:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002bb0:	693a      	ldr	r2, [r7, #16]
 8002bb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bb4:	3303      	adds	r3, #3
 8002bb6:	6839      	ldr	r1, [r7, #0]
 8002bb8:	440b      	add	r3, r1
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	061b      	lsls	r3, r3, #24
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8002bc2:	693a      	ldr	r2, [r7, #16]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8002bc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bca:	3304      	adds	r3, #4
 8002bcc:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	699a      	ldr	r2, [r3, #24]
 8002bd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	4413      	add	r3, r2
 8002bd8:	687a      	ldr	r2, [r7, #4]
 8002bda:	3214      	adds	r2, #20
 8002bdc:	6812      	ldr	r2, [r2, #0]
 8002bde:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8002be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002be2:	3301      	adds	r3, #1
 8002be4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002be6:	e7c3      	b.n	8002b70 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002be8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bea:	683a      	ldr	r2, [r7, #0]
 8002bec:	4413      	add	r3, r2
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002bf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	683a      	ldr	r2, [r7, #0]
 8002bf8:	4413      	add	r3, r2
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	021b      	lsls	r3, r3, #8
 8002bfe:	69ba      	ldr	r2, [r7, #24]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002c04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c06:	3302      	adds	r3, #2
 8002c08:	683a      	ldr	r2, [r7, #0]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	041b      	lsls	r3, r3, #16
 8002c10:	69ba      	ldr	r2, [r7, #24]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002c16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c18:	3303      	adds	r3, #3
 8002c1a:	683a      	ldr	r2, [r7, #0]
 8002c1c:	4413      	add	r3, r2
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	061b      	lsls	r3, r3, #24
 8002c22:	69ba      	ldr	r2, [r7, #24]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8002c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c2a:	3304      	adds	r3, #4
 8002c2c:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	69db      	ldr	r3, [r3, #28]
 8002c32:	69ba      	ldr	r2, [r7, #24]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d90a      	bls.n	8002c4e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	4619      	mov	r1, r3
 8002c42:	4610      	mov	r0, r2
 8002c44:	f00c f962 	bl	800ef0c <realloc>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	69ba      	ldr	r2, [r7, #24]
 8002c52:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8002c54:	2300      	movs	r3, #0
 8002c56:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	69db      	ldr	r3, [r3, #28]
 8002c5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d23f      	bcs.n	8002ce2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8002c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c64:	683a      	ldr	r2, [r7, #0]
 8002c66:	441a      	add	r2, r3
 8002c68:	f107 030c 	add.w	r3, r7, #12
 8002c6c:	4611      	mov	r1, r2
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f001 fa7c 	bl	800416c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002c74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c76:	3304      	adds	r3, #4
 8002c78:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8002c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c7c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	4413      	add	r3, r2
 8002c84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d20c      	bcs.n	8002ca4 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 8002c8a:	683a      	ldr	r2, [r7, #0]
 8002c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8e:	441a      	add	r2, r3
 8002c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c92:	3b01      	subs	r3, #1
 8002c94:	6839      	ldr	r1, [r7, #0]
 8002c96:	440b      	add	r3, r1
 8002c98:	7812      	ldrb	r2, [r2, #0]
 8002c9a:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	627b      	str	r3, [r7, #36]	; 0x24
 8002ca2:	e7ec      	b.n	8002c7e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8002ca4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	4413      	add	r3, r2
 8002caa:	3b01      	subs	r3, #1
 8002cac:	683a      	ldr	r2, [r7, #0]
 8002cae:	4413      	add	r3, r2
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8002cb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cb6:	3b01      	subs	r3, #1
 8002cb8:	683a      	ldr	r2, [r7, #0]
 8002cba:	441a      	add	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8002cc0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	4413      	add	r3, r2
 8002cc6:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	4413      	add	r3, r2
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	3220      	adds	r2, #32
 8002cd6:	6812      	ldr	r2, [r2, #0]
 8002cd8:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8002cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cdc:	3301      	adds	r3, #1
 8002cde:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ce0:	e7ba      	b.n	8002c58 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 8002ce2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3738      	adds	r7, #56	; 0x38
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    const char * getType(){ return REQUESTPARAM; };
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	4b03      	ldr	r3, [pc, #12]	; (8002d04 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	370c      	adds	r7, #12
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	0800f404 	.word	0x0800f404

08002d08 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	4b03      	ldr	r3, [pc, #12]	; (8002d20 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 8002d12:	4618      	mov	r0, r3
 8002d14:	370c      	adds	r7, #12
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop
 8002d20:	0800f2d8 	.word	0x0800f2d8

08002d24 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 8002d24:	b480      	push	{r7}
 8002d26:	b085      	sub	sp, #20
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	60b9      	str	r1, [r7, #8]
 8002d2e:	607a      	str	r2, [r7, #4]
 8002d30:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	68ba      	ldr	r2, [r7, #8]
 8002d36:	601a      	str	r2, [r3, #0]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	605a      	str	r2, [r3, #4]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	683a      	ldr	r2, [r7, #0]
 8002d42:	611a      	str	r2, [r3, #16]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	4618      	mov	r0, r3
 8002d48:	3714      	adds	r7, #20
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr

08002d52 <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b082      	sub	sp, #8
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
 8002d5a:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	68d8      	ldr	r0, [r3, #12]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	6891      	ldr	r1, [r2, #8]
 8002d6c:	683a      	ldr	r2, [r7, #0]
 8002d6e:	4798      	blx	r3
 8002d70:	4603      	mov	r3, r0
  };
 8002d72:	4618      	mov	r0, r3
 8002d74:	3708      	adds	r7, #8
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 8002d7a:	b480      	push	{r7}
 8002d7c:	b083      	sub	sp, #12
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	691b      	ldr	r3, [r3, #16]
  }
 8002d86:	4618      	mov	r0, r3
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
	...

08002d94 <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 2048;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a42      	ldr	r2, [pc, #264]	; (8002eb0 <_ZN13STM32Hardware10getRdmaIndEv+0x11c>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d068      	beq.n	8002e7c <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a40      	ldr	r2, [pc, #256]	; (8002eb4 <_ZN13STM32Hardware10getRdmaIndEv+0x120>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d061      	beq.n	8002e7c <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a3d      	ldr	r2, [pc, #244]	; (8002eb8 <_ZN13STM32Hardware10getRdmaIndEv+0x124>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d05a      	beq.n	8002e7c <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a3b      	ldr	r2, [pc, #236]	; (8002ebc <_ZN13STM32Hardware10getRdmaIndEv+0x128>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d053      	beq.n	8002e7c <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a38      	ldr	r2, [pc, #224]	; (8002ec0 <_ZN13STM32Hardware10getRdmaIndEv+0x12c>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d04c      	beq.n	8002e7c <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a36      	ldr	r2, [pc, #216]	; (8002ec4 <_ZN13STM32Hardware10getRdmaIndEv+0x130>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d045      	beq.n	8002e7c <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a33      	ldr	r2, [pc, #204]	; (8002ec8 <_ZN13STM32Hardware10getRdmaIndEv+0x134>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d03e      	beq.n	8002e7c <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a31      	ldr	r2, [pc, #196]	; (8002ecc <_ZN13STM32Hardware10getRdmaIndEv+0x138>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d037      	beq.n	8002e7c <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a2e      	ldr	r2, [pc, #184]	; (8002ed0 <_ZN13STM32Hardware10getRdmaIndEv+0x13c>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d030      	beq.n	8002e7c <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a2c      	ldr	r2, [pc, #176]	; (8002ed4 <_ZN13STM32Hardware10getRdmaIndEv+0x140>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d029      	beq.n	8002e7c <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a29      	ldr	r2, [pc, #164]	; (8002ed8 <_ZN13STM32Hardware10getRdmaIndEv+0x144>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d022      	beq.n	8002e7c <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a27      	ldr	r2, [pc, #156]	; (8002edc <_ZN13STM32Hardware10getRdmaIndEv+0x148>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d01b      	beq.n	8002e7c <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a24      	ldr	r2, [pc, #144]	; (8002ee0 <_ZN13STM32Hardware10getRdmaIndEv+0x14c>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d014      	beq.n	8002e7c <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a22      	ldr	r2, [pc, #136]	; (8002ee4 <_ZN13STM32Hardware10getRdmaIndEv+0x150>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d00d      	beq.n	8002e7c <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a1f      	ldr	r2, [pc, #124]	; (8002ee8 <_ZN13STM32Hardware10getRdmaIndEv+0x154>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d006      	beq.n	8002e7c <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a1d      	ldr	r2, [pc, #116]	; (8002eec <_ZN13STM32Hardware10getRdmaIndEv+0x158>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d109      	bne.n	8002e90 <_ZN13STM32Hardware10getRdmaIndEv+0xfc>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8002e8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e8e:	e008      	b.n	8002ea2 <_ZN13STM32Hardware10getRdmaIndEv+0x10e>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8002e9e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	40020010 	.word	0x40020010
 8002eb4:	40020028 	.word	0x40020028
 8002eb8:	40020040 	.word	0x40020040
 8002ebc:	40020058 	.word	0x40020058
 8002ec0:	40020070 	.word	0x40020070
 8002ec4:	40020088 	.word	0x40020088
 8002ec8:	400200a0 	.word	0x400200a0
 8002ecc:	400200b8 	.word	0x400200b8
 8002ed0:	40020410 	.word	0x40020410
 8002ed4:	40020428 	.word	0x40020428
 8002ed8:	40020440 	.word	0x40020440
 8002edc:	40020458 	.word	0x40020458
 8002ee0:	40020470 	.word	0x40020470
 8002ee4:	40020488 	.word	0x40020488
 8002ee8:	400204a0 	.word	0x400204a0
 8002eec:	400204b8 	.word	0x400204b8

08002ef0 <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 2048;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
      huart(&huart3), rind(0), twind(0), tfind(0){
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a0c      	ldr	r2, [pc, #48]	; (8002f2c <_ZN13STM32HardwareC1Ev+0x3c>)
 8002efc:	601a      	str	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	2300      	movs	r3, #0
 8002f10:	6093      	str	r3, [r2, #8]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002f18:	461a      	mov	r2, r3
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	60d3      	str	r3, [r2, #12]
    }
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4618      	mov	r0, r3
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr
 8002f2c:	240003d8 	.word	0x240003d8

08002f30 <_ZN13STM32Hardware4initEv>:

    STM32Hardware(UART_HandleTypeDef *huart_):
      huart(huart_), rind(0), twind(0), tfind(0){
    }
  
    void init(){
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
      reset_rbuf();
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f000 f804 	bl	8002f46 <_ZN13STM32Hardware10reset_rbufEv>
    }
 8002f3e:	bf00      	nop
 8002f40:	3708      	adds	r7, #8
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}

08002f46 <_ZN13STM32Hardware10reset_rbufEv>:

    void reset_rbuf(void){
 8002f46:	b580      	push	{r7, lr}
 8002f48:	b082      	sub	sp, #8
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6818      	ldr	r0, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	3304      	adds	r3, #4
 8002f56:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	f009 ff42 	bl	800cde4 <HAL_UART_Receive_DMA>
    }
 8002f60:	bf00      	nop
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <_ZN13STM32Hardware4readEv>:

    int read(){
 8002f68:	b590      	push	{r4, r7, lr}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
      int c = -1;
 8002f70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f74:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f8d3 4804 	ldr.w	r4, [r3, #2052]	; 0x804
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f7ff ff09 	bl	8002d94 <_ZN13STM32Hardware10getRdmaIndEv>
 8002f82:	4603      	mov	r3, r0
 8002f84:	429c      	cmp	r4, r3
 8002f86:	bf14      	ite	ne
 8002f88:	2301      	movne	r3, #1
 8002f8a:	2300      	moveq	r3, #0
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d012      	beq.n	8002fb8 <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8002f98:	1c59      	adds	r1, r3, #1
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	f8c2 1804 	str.w	r1, [r2, #2052]	; 0x804
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	791b      	ldrb	r3, [r3, #4]
 8002fa6:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8002fae:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
      }
      return c;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
    }
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3714      	adds	r7, #20
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd90      	pop	{r4, r7, pc}
	...

08002fc4 <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fd4:	2b20      	cmp	r3, #32
 8002fd6:	d108      	bne.n	8002fea <_ZN13STM32Hardware5flushEv+0x26>
 8002fd8:	4b2c      	ldr	r3, [pc, #176]	; (800308c <_ZN13STM32Hardware5flushEv+0xc8>)
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	f083 0301 	eor.w	r3, r3, #1
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <_ZN13STM32Hardware5flushEv+0x26>
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e000      	b.n	8002fec <_ZN13STM32Hardware5flushEv+0x28>
 8002fea:	2300      	movs	r3, #0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d049      	beq.n	8003084 <_ZN13STM32Hardware5flushEv+0xc0>
        mutex = true;
 8002ff0:	4b26      	ldr	r3, [pc, #152]	; (800308c <_ZN13STM32Hardware5flushEv+0xc8>)
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ffc:	689a      	ldr	r2, [r3, #8]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	429a      	cmp	r2, r3
 8003008:	d039      	beq.n	800307e <_ZN13STM32Hardware5flushEv+0xba>
          uint16_t len = tfind < twind ? twind - tfind : tbuflen - tfind;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003010:	68da      	ldr	r2, [r3, #12]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	429a      	cmp	r2, r3
 800301c:	d20c      	bcs.n	8003038 <_ZN13STM32Hardware5flushEv+0x74>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	b29a      	uxth	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	b29b      	uxth	r3, r3
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	b29b      	uxth	r3, r3
 8003036:	e007      	b.n	8003048 <_ZN13STM32Hardware5flushEv+0x84>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	b29b      	uxth	r3, r3
 8003042:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8003046:	b29b      	uxth	r3, r3
 8003048:	81fb      	strh	r3, [r7, #14]
          HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6818      	ldr	r0, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	f603 0308 	addw	r3, r3, #2056	; 0x808
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	4413      	add	r3, r2
 800305e:	89fa      	ldrh	r2, [r7, #14]
 8003060:	4619      	mov	r1, r3
 8003062:	f009 fe2d 	bl	800ccc0 <HAL_UART_Transmit_DMA>
          tfind = (tfind + len) & (tbuflen - 1);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800306c:	68da      	ldr	r2, [r3, #12]
 800306e:	89fb      	ldrh	r3, [r7, #14]
 8003070:	4413      	add	r3, r2
 8003072:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800307c:	60d3      	str	r3, [r2, #12]
        }
        mutex = false;
 800307e:	4b03      	ldr	r3, [pc, #12]	; (800308c <_ZN13STM32Hardware5flushEv+0xc8>)
 8003080:	2200      	movs	r2, #0
 8003082:	701a      	strb	r2, [r3, #0]
      }
    }
 8003084:	bf00      	nop
 8003086:	3710      	adds	r7, #16
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}
 800308c:	240006bc 	.word	0x240006bc

08003090 <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 8003090:	b580      	push	{r7, lr}
 8003092:	b086      	sub	sp, #24
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
      int n = length;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	617b      	str	r3, [r7, #20]
      n = n <= tbuflen ? n : tbuflen;
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030a6:	bfa8      	it	ge
 80030a8:	f44f 6300 	movge.w	r3, #2048	; 0x800
 80030ac:	617b      	str	r3, [r7, #20]

      int n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f5c3 6200 	rsb	r2, r3, #2048	; 0x800
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	4293      	cmp	r3, r2
 80030be:	bf28      	it	cs
 80030c0:	4613      	movcs	r3, r2
 80030c2:	613b      	str	r3, [r7, #16]
      memcpy(&(tbuf[twind]), data, n_tail);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f603 0308 	addw	r3, r3, #2056	; 0x808
 80030d0:	68fa      	ldr	r2, [r7, #12]
 80030d2:	4413      	add	r3, r2
 80030d4:	693a      	ldr	r2, [r7, #16]
 80030d6:	68b9      	ldr	r1, [r7, #8]
 80030d8:	4618      	mov	r0, r3
 80030da:	f00b ff01 	bl	800eee0 <memcpy>
      twind = (twind + n) & (tbuflen - 1);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80030e4:	689a      	ldr	r2, [r3, #8]
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	4413      	add	r3, r2
 80030ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80030ee:	68fa      	ldr	r2, [r7, #12]
 80030f0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80030f4:	6093      	str	r3, [r2, #8]

      if(n != n_tail){
 80030f6:	697a      	ldr	r2, [r7, #20]
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d00b      	beq.n	8003116 <_ZN13STM32Hardware5writeEPhi+0x86>
        memcpy(tbuf, &(data[n_tail]), n - n_tail);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f603 0008 	addw	r0, r3, #2056	; 0x808
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	68ba      	ldr	r2, [r7, #8]
 8003108:	18d1      	adds	r1, r2, r3
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	461a      	mov	r2, r3
 8003112:	f00b fee5 	bl	800eee0 <memcpy>
      }

      flush();
 8003116:	68f8      	ldr	r0, [r7, #12]
 8003118:	f7ff ff54 	bl	8002fc4 <_ZN13STM32Hardware5flushEv>
    }
 800311c:	bf00      	nop
 800311e:	3718      	adds	r7, #24
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 8003124:	b580      	push	{r7, lr}
 8003126:	b082      	sub	sp, #8
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	f002 fd02 	bl	8005b34 <HAL_GetTick>
 8003130:	4603      	mov	r3, r0
 8003132:	4618      	mov	r0, r3
 8003134:	3708      	adds	r7, #8
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
	...

0800313c <_ZN8std_msgs5Int64C1Ev>:
  {
    public:
      typedef int64_t _data_type;
      _data_type data;

    Int64():
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
      data(0)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4618      	mov	r0, r3
 8003148:	f7fe ffb6 	bl	80020b8 <_ZN3ros3MsgC1Ev>
 800314c:	4a07      	ldr	r2, [pc, #28]	; (800316c <_ZN8std_msgs5Int64C1Ev+0x30>)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	601a      	str	r2, [r3, #0]
 8003152:	6879      	ldr	r1, [r7, #4]
 8003154:	f04f 0200 	mov.w	r2, #0
 8003158:	f04f 0300 	mov.w	r3, #0
 800315c:	e9c1 2302 	strd	r2, r3, [r1, #8]
    {
    }
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4618      	mov	r0, r3
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	0800f49c 	.word	0x0800f49c

08003170 <_ZNK8std_msgs5Int649serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8003170:	b480      	push	{r7}
 8003172:	b087      	sub	sp, #28
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800317a:	2300      	movs	r3, #0
 800317c:	617b      	str	r3, [r7, #20]
      union {
        int64_t real;
        uint64_t base;
      } u_data;
      u_data.real = this->data;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003184:	e9c7 2302 	strd	r2, r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
 8003188:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800318c:	6979      	ldr	r1, [r7, #20]
 800318e:	6838      	ldr	r0, [r7, #0]
 8003190:	4401      	add	r1, r0
 8003192:	b2d3      	uxtb	r3, r2
 8003194:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_data.base >> (8 * 1)) & 0xFF;
 8003196:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800319a:	f04f 0200 	mov.w	r2, #0
 800319e:	f04f 0300 	mov.w	r3, #0
 80031a2:	0a02      	lsrs	r2, r0, #8
 80031a4:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80031a8:	0a0b      	lsrs	r3, r1, #8
 80031aa:	6979      	ldr	r1, [r7, #20]
 80031ac:	3101      	adds	r1, #1
 80031ae:	6838      	ldr	r0, [r7, #0]
 80031b0:	4401      	add	r1, r0
 80031b2:	b2d3      	uxtb	r3, r2
 80031b4:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_data.base >> (8 * 2)) & 0xFF;
 80031b6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80031ba:	f04f 0200 	mov.w	r2, #0
 80031be:	f04f 0300 	mov.w	r3, #0
 80031c2:	0c02      	lsrs	r2, r0, #16
 80031c4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80031c8:	0c0b      	lsrs	r3, r1, #16
 80031ca:	6979      	ldr	r1, [r7, #20]
 80031cc:	3102      	adds	r1, #2
 80031ce:	6838      	ldr	r0, [r7, #0]
 80031d0:	4401      	add	r1, r0
 80031d2:	b2d3      	uxtb	r3, r2
 80031d4:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_data.base >> (8 * 3)) & 0xFF;
 80031d6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80031da:	f04f 0200 	mov.w	r2, #0
 80031de:	f04f 0300 	mov.w	r3, #0
 80031e2:	0e02      	lsrs	r2, r0, #24
 80031e4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80031e8:	0e0b      	lsrs	r3, r1, #24
 80031ea:	6979      	ldr	r1, [r7, #20]
 80031ec:	3103      	adds	r1, #3
 80031ee:	6838      	ldr	r0, [r7, #0]
 80031f0:	4401      	add	r1, r0
 80031f2:	b2d3      	uxtb	r3, r2
 80031f4:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_data.base >> (8 * 4)) & 0xFF;
 80031f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80031fa:	f04f 0200 	mov.w	r2, #0
 80031fe:	f04f 0300 	mov.w	r3, #0
 8003202:	000a      	movs	r2, r1
 8003204:	2300      	movs	r3, #0
 8003206:	6979      	ldr	r1, [r7, #20]
 8003208:	3104      	adds	r1, #4
 800320a:	6838      	ldr	r0, [r7, #0]
 800320c:	4401      	add	r1, r0
 800320e:	b2d3      	uxtb	r3, r2
 8003210:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_data.base >> (8 * 5)) & 0xFF;
 8003212:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003216:	f04f 0200 	mov.w	r2, #0
 800321a:	f04f 0300 	mov.w	r3, #0
 800321e:	0a0a      	lsrs	r2, r1, #8
 8003220:	2300      	movs	r3, #0
 8003222:	6979      	ldr	r1, [r7, #20]
 8003224:	3105      	adds	r1, #5
 8003226:	6838      	ldr	r0, [r7, #0]
 8003228:	4401      	add	r1, r0
 800322a:	b2d3      	uxtb	r3, r2
 800322c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_data.base >> (8 * 6)) & 0xFF;
 800322e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003232:	f04f 0200 	mov.w	r2, #0
 8003236:	f04f 0300 	mov.w	r3, #0
 800323a:	0c0a      	lsrs	r2, r1, #16
 800323c:	2300      	movs	r3, #0
 800323e:	6979      	ldr	r1, [r7, #20]
 8003240:	3106      	adds	r1, #6
 8003242:	6838      	ldr	r0, [r7, #0]
 8003244:	4401      	add	r1, r0
 8003246:	b2d3      	uxtb	r3, r2
 8003248:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_data.base >> (8 * 7)) & 0xFF;
 800324a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800324e:	f04f 0200 	mov.w	r2, #0
 8003252:	f04f 0300 	mov.w	r3, #0
 8003256:	0e0a      	lsrs	r2, r1, #24
 8003258:	2300      	movs	r3, #0
 800325a:	6979      	ldr	r1, [r7, #20]
 800325c:	3107      	adds	r1, #7
 800325e:	6838      	ldr	r0, [r7, #0]
 8003260:	4401      	add	r1, r0
 8003262:	b2d3      	uxtb	r3, r2
 8003264:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->data);
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	3308      	adds	r3, #8
 800326a:	617b      	str	r3, [r7, #20]
      return offset;
 800326c:	697b      	ldr	r3, [r7, #20]
    }
 800326e:	4618      	mov	r0, r3
 8003270:	371c      	adds	r7, #28
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr

0800327a <_ZN8std_msgs5Int6411deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 800327a:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800327e:	b0a3      	sub	sp, #140	; 0x8c
 8003280:	af00      	add	r7, sp, #0
 8003282:	6778      	str	r0, [r7, #116]	; 0x74
 8003284:	6739      	str	r1, [r7, #112]	; 0x70
    {
      int offset = 0;
 8003286:	2300      	movs	r3, #0
 8003288:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      union {
        int64_t real;
        uint64_t base;
      } u_data;
      u_data.base = 0;
 800328c:	f04f 0200 	mov.w	r2, #0
 8003290:	f04f 0300 	mov.w	r3, #0
 8003294:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
      u_data.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003298:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800329c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80032a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80032a2:	4413      	add	r3, r2
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	2200      	movs	r2, #0
 80032aa:	461c      	mov	r4, r3
 80032ac:	4615      	mov	r5, r2
 80032ae:	ea40 0804 	orr.w	r8, r0, r4
 80032b2:	ea41 0905 	orr.w	r9, r1, r5
 80032b6:	e9c7 891e 	strd	r8, r9, [r7, #120]	; 0x78
      u_data.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80032ba:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80032be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80032c2:	1c5a      	adds	r2, r3, #1
 80032c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80032c6:	4413      	add	r3, r2
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	2200      	movs	r2, #0
 80032ce:	469a      	mov	sl, r3
 80032d0:	4693      	mov	fp, r2
 80032d2:	f04f 0200 	mov.w	r2, #0
 80032d6:	f04f 0300 	mov.w	r3, #0
 80032da:	ea4f 230b 	mov.w	r3, fp, lsl #8
 80032de:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 80032e2:	ea4f 220a 	mov.w	r2, sl, lsl #8
 80032e6:	ea40 0402 	orr.w	r4, r0, r2
 80032ea:	66bc      	str	r4, [r7, #104]	; 0x68
 80032ec:	430b      	orrs	r3, r1
 80032ee:	66fb      	str	r3, [r7, #108]	; 0x6c
 80032f0:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 80032f4:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
      u_data.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80032f8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80032fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003300:	1c9a      	adds	r2, r3, #2
 8003302:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003304:	4413      	add	r3, r2
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2200      	movs	r2, #0
 800330c:	663b      	str	r3, [r7, #96]	; 0x60
 800330e:	667a      	str	r2, [r7, #100]	; 0x64
 8003310:	f04f 0200 	mov.w	r2, #0
 8003314:	f04f 0300 	mov.w	r3, #0
 8003318:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800331c:	464c      	mov	r4, r9
 800331e:	0423      	lsls	r3, r4, #16
 8003320:	4644      	mov	r4, r8
 8003322:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8003326:	4644      	mov	r4, r8
 8003328:	0422      	lsls	r2, r4, #16
 800332a:	ea40 0402 	orr.w	r4, r0, r2
 800332e:	65bc      	str	r4, [r7, #88]	; 0x58
 8003330:	430b      	orrs	r3, r1
 8003332:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003334:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8003338:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
      u_data.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800333c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8003340:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003344:	1cda      	adds	r2, r3, #3
 8003346:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003348:	4413      	add	r3, r2
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2200      	movs	r2, #0
 8003350:	653b      	str	r3, [r7, #80]	; 0x50
 8003352:	657a      	str	r2, [r7, #84]	; 0x54
 8003354:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8003358:	4623      	mov	r3, r4
 800335a:	0a1b      	lsrs	r3, r3, #8
 800335c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800335e:	4623      	mov	r3, r4
 8003360:	061b      	lsls	r3, r3, #24
 8003362:	64bb      	str	r3, [r7, #72]	; 0x48
 8003364:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8003368:	4623      	mov	r3, r4
 800336a:	4303      	orrs	r3, r0
 800336c:	643b      	str	r3, [r7, #64]	; 0x40
 800336e:	462b      	mov	r3, r5
 8003370:	430b      	orrs	r3, r1
 8003372:	647b      	str	r3, [r7, #68]	; 0x44
 8003374:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8003378:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
      u_data.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 800337c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8003380:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003384:	1d1a      	adds	r2, r3, #4
 8003386:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003388:	4413      	add	r3, r2
 800338a:	781b      	ldrb	r3, [r3, #0]
 800338c:	b2db      	uxtb	r3, r3
 800338e:	2200      	movs	r2, #0
 8003390:	63bb      	str	r3, [r7, #56]	; 0x38
 8003392:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003394:	f04f 0200 	mov.w	r2, #0
 8003398:	f04f 0300 	mov.w	r3, #0
 800339c:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 800339e:	0023      	movs	r3, r4
 80033a0:	2200      	movs	r2, #0
 80033a2:	ea40 0402 	orr.w	r4, r0, r2
 80033a6:	633c      	str	r4, [r7, #48]	; 0x30
 80033a8:	430b      	orrs	r3, r1
 80033aa:	637b      	str	r3, [r7, #52]	; 0x34
 80033ac:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80033b0:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
      u_data.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 80033b4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80033b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80033bc:	1d5a      	adds	r2, r3, #5
 80033be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80033c0:	4413      	add	r3, r2
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2200      	movs	r2, #0
 80033c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80033ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 80033cc:	f04f 0200 	mov.w	r2, #0
 80033d0:	f04f 0300 	mov.w	r3, #0
 80033d4:	6abc      	ldr	r4, [r7, #40]	; 0x28
 80033d6:	0223      	lsls	r3, r4, #8
 80033d8:	2200      	movs	r2, #0
 80033da:	ea40 0402 	orr.w	r4, r0, r2
 80033de:	623c      	str	r4, [r7, #32]
 80033e0:	430b      	orrs	r3, r1
 80033e2:	627b      	str	r3, [r7, #36]	; 0x24
 80033e4:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80033e8:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
      u_data.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 80033ec:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80033f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80033f4:	3306      	adds	r3, #6
 80033f6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80033f8:	4413      	add	r3, r2
 80033fa:	781b      	ldrb	r3, [r3, #0]
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	2200      	movs	r2, #0
 8003400:	61bb      	str	r3, [r7, #24]
 8003402:	61fa      	str	r2, [r7, #28]
 8003404:	f04f 0200 	mov.w	r2, #0
 8003408:	f04f 0300 	mov.w	r3, #0
 800340c:	69bc      	ldr	r4, [r7, #24]
 800340e:	0423      	lsls	r3, r4, #16
 8003410:	2200      	movs	r2, #0
 8003412:	ea40 0402 	orr.w	r4, r0, r2
 8003416:	613c      	str	r4, [r7, #16]
 8003418:	430b      	orrs	r3, r1
 800341a:	617b      	str	r3, [r7, #20]
 800341c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003420:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
      u_data.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8003424:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8003428:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800342c:	3307      	adds	r3, #7
 800342e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8003430:	4413      	add	r3, r2
 8003432:	781b      	ldrb	r3, [r3, #0]
 8003434:	b2db      	uxtb	r3, r3
 8003436:	2200      	movs	r2, #0
 8003438:	60bb      	str	r3, [r7, #8]
 800343a:	60fa      	str	r2, [r7, #12]
 800343c:	f04f 0200 	mov.w	r2, #0
 8003440:	f04f 0300 	mov.w	r3, #0
 8003444:	68bc      	ldr	r4, [r7, #8]
 8003446:	0623      	lsls	r3, r4, #24
 8003448:	2200      	movs	r2, #0
 800344a:	ea40 0402 	orr.w	r4, r0, r2
 800344e:	603c      	str	r4, [r7, #0]
 8003450:	430b      	orrs	r3, r1
 8003452:	607b      	str	r3, [r7, #4]
 8003454:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003458:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
      this->data = u_data.real;
 800345c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8003460:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8003462:	e9c1 2302 	strd	r2, r3, [r1, #8]
      offset += sizeof(this->data);
 8003466:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800346a:	3308      	adds	r3, #8
 800346c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
     return offset;
 8003470:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    }
 8003474:	4618      	mov	r0, r3
 8003476:	378c      	adds	r7, #140	; 0x8c
 8003478:	46bd      	mov	sp, r7
 800347a:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800347e:	4770      	bx	lr

08003480 <_ZN8std_msgs5Int647getTypeEv>:

    const char * getType(){ return "std_msgs/Int64"; };
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	4b03      	ldr	r3, [pc, #12]	; (8003498 <_ZN8std_msgs5Int647getTypeEv+0x18>)
 800348a:	4618      	mov	r0, r3
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	0800f2fc 	.word	0x0800f2fc

0800349c <_ZN8std_msgs5Int646getMD5Ev>:
    const char * getMD5(){ return "34add168574510e6e17f5d23ecc077ef"; };
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	4b03      	ldr	r3, [pc, #12]	; (80034b4 <_ZN8std_msgs5Int646getMD5Ev+0x18>)
 80034a6:	4618      	mov	r0, r3
 80034a8:	370c      	adds	r7, #12
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop
 80034b4:	0800f30c 	.word	0x0800f30c

080034b8 <_ZN13geometry_msgs7Vector3C1Ev>:
      typedef double _y_type;
      _y_type y;
      typedef double _z_type;
      _z_type z;

    Vector3():
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7fe fdf8 	bl	80020b8 <_ZN3ros3MsgC1Ev>
 80034c8:	4a0e      	ldr	r2, [pc, #56]	; (8003504 <_ZN13geometry_msgs7Vector3C1Ev+0x4c>)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	601a      	str	r2, [r3, #0]
 80034ce:	6879      	ldr	r1, [r7, #4]
 80034d0:	f04f 0200 	mov.w	r2, #0
 80034d4:	f04f 0300 	mov.w	r3, #0
 80034d8:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80034dc:	6879      	ldr	r1, [r7, #4]
 80034de:	f04f 0200 	mov.w	r2, #0
 80034e2:	f04f 0300 	mov.w	r3, #0
 80034e6:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80034ea:	6879      	ldr	r1, [r7, #4]
 80034ec:	f04f 0200 	mov.w	r2, #0
 80034f0:	f04f 0300 	mov.w	r3, #0
 80034f4:	e9c1 2306 	strd	r2, r3, [r1, #24]
    {
    }
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	4618      	mov	r0, r3
 80034fc:	3708      	adds	r7, #8
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	0800f484 	.word	0x0800f484

08003508 <_ZNK13geometry_msgs7Vector39serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8003508:	b480      	push	{r7}
 800350a:	b08b      	sub	sp, #44	; 0x2c
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003512:	2300      	movs	r3, #0
 8003514:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.real = this->x;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800351c:	e9c7 2306 	strd	r2, r3, [r7, #24]
      *(outbuffer + offset + 0) = (u_x.base >> (8 * 0)) & 0xFF;
 8003520:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003524:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003526:	6838      	ldr	r0, [r7, #0]
 8003528:	4401      	add	r1, r0
 800352a:	b2d3      	uxtb	r3, r2
 800352c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_x.base >> (8 * 1)) & 0xFF;
 800352e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003532:	f04f 0200 	mov.w	r2, #0
 8003536:	f04f 0300 	mov.w	r3, #0
 800353a:	0a02      	lsrs	r2, r0, #8
 800353c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8003540:	0a0b      	lsrs	r3, r1, #8
 8003542:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003544:	3101      	adds	r1, #1
 8003546:	6838      	ldr	r0, [r7, #0]
 8003548:	4401      	add	r1, r0
 800354a:	b2d3      	uxtb	r3, r2
 800354c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_x.base >> (8 * 2)) & 0xFF;
 800354e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003552:	f04f 0200 	mov.w	r2, #0
 8003556:	f04f 0300 	mov.w	r3, #0
 800355a:	0c02      	lsrs	r2, r0, #16
 800355c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003560:	0c0b      	lsrs	r3, r1, #16
 8003562:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003564:	3102      	adds	r1, #2
 8003566:	6838      	ldr	r0, [r7, #0]
 8003568:	4401      	add	r1, r0
 800356a:	b2d3      	uxtb	r3, r2
 800356c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_x.base >> (8 * 3)) & 0xFF;
 800356e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003572:	f04f 0200 	mov.w	r2, #0
 8003576:	f04f 0300 	mov.w	r3, #0
 800357a:	0e02      	lsrs	r2, r0, #24
 800357c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003580:	0e0b      	lsrs	r3, r1, #24
 8003582:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003584:	3103      	adds	r1, #3
 8003586:	6838      	ldr	r0, [r7, #0]
 8003588:	4401      	add	r1, r0
 800358a:	b2d3      	uxtb	r3, r2
 800358c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_x.base >> (8 * 4)) & 0xFF;
 800358e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003592:	f04f 0200 	mov.w	r2, #0
 8003596:	f04f 0300 	mov.w	r3, #0
 800359a:	000a      	movs	r2, r1
 800359c:	2300      	movs	r3, #0
 800359e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80035a0:	3104      	adds	r1, #4
 80035a2:	6838      	ldr	r0, [r7, #0]
 80035a4:	4401      	add	r1, r0
 80035a6:	b2d3      	uxtb	r3, r2
 80035a8:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_x.base >> (8 * 5)) & 0xFF;
 80035aa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80035ae:	f04f 0200 	mov.w	r2, #0
 80035b2:	f04f 0300 	mov.w	r3, #0
 80035b6:	0a0a      	lsrs	r2, r1, #8
 80035b8:	2300      	movs	r3, #0
 80035ba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80035bc:	3105      	adds	r1, #5
 80035be:	6838      	ldr	r0, [r7, #0]
 80035c0:	4401      	add	r1, r0
 80035c2:	b2d3      	uxtb	r3, r2
 80035c4:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_x.base >> (8 * 6)) & 0xFF;
 80035c6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80035ca:	f04f 0200 	mov.w	r2, #0
 80035ce:	f04f 0300 	mov.w	r3, #0
 80035d2:	0c0a      	lsrs	r2, r1, #16
 80035d4:	2300      	movs	r3, #0
 80035d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80035d8:	3106      	adds	r1, #6
 80035da:	6838      	ldr	r0, [r7, #0]
 80035dc:	4401      	add	r1, r0
 80035de:	b2d3      	uxtb	r3, r2
 80035e0:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_x.base >> (8 * 7)) & 0xFF;
 80035e2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80035e6:	f04f 0200 	mov.w	r2, #0
 80035ea:	f04f 0300 	mov.w	r3, #0
 80035ee:	0e0a      	lsrs	r2, r1, #24
 80035f0:	2300      	movs	r3, #0
 80035f2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80035f4:	3107      	adds	r1, #7
 80035f6:	6838      	ldr	r0, [r7, #0]
 80035f8:	4401      	add	r1, r0
 80035fa:	b2d3      	uxtb	r3, r2
 80035fc:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->x);
 80035fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003600:	3308      	adds	r3, #8
 8003602:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.real = this->y;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800360a:	e9c7 2304 	strd	r2, r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_y.base >> (8 * 0)) & 0xFF;
 800360e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003612:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003614:	6838      	ldr	r0, [r7, #0]
 8003616:	4401      	add	r1, r0
 8003618:	b2d3      	uxtb	r3, r2
 800361a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_y.base >> (8 * 1)) & 0xFF;
 800361c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003620:	f04f 0200 	mov.w	r2, #0
 8003624:	f04f 0300 	mov.w	r3, #0
 8003628:	0a02      	lsrs	r2, r0, #8
 800362a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800362e:	0a0b      	lsrs	r3, r1, #8
 8003630:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003632:	3101      	adds	r1, #1
 8003634:	6838      	ldr	r0, [r7, #0]
 8003636:	4401      	add	r1, r0
 8003638:	b2d3      	uxtb	r3, r2
 800363a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_y.base >> (8 * 2)) & 0xFF;
 800363c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003640:	f04f 0200 	mov.w	r2, #0
 8003644:	f04f 0300 	mov.w	r3, #0
 8003648:	0c02      	lsrs	r2, r0, #16
 800364a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800364e:	0c0b      	lsrs	r3, r1, #16
 8003650:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003652:	3102      	adds	r1, #2
 8003654:	6838      	ldr	r0, [r7, #0]
 8003656:	4401      	add	r1, r0
 8003658:	b2d3      	uxtb	r3, r2
 800365a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_y.base >> (8 * 3)) & 0xFF;
 800365c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003660:	f04f 0200 	mov.w	r2, #0
 8003664:	f04f 0300 	mov.w	r3, #0
 8003668:	0e02      	lsrs	r2, r0, #24
 800366a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800366e:	0e0b      	lsrs	r3, r1, #24
 8003670:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003672:	3103      	adds	r1, #3
 8003674:	6838      	ldr	r0, [r7, #0]
 8003676:	4401      	add	r1, r0
 8003678:	b2d3      	uxtb	r3, r2
 800367a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_y.base >> (8 * 4)) & 0xFF;
 800367c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003680:	f04f 0200 	mov.w	r2, #0
 8003684:	f04f 0300 	mov.w	r3, #0
 8003688:	000a      	movs	r2, r1
 800368a:	2300      	movs	r3, #0
 800368c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800368e:	3104      	adds	r1, #4
 8003690:	6838      	ldr	r0, [r7, #0]
 8003692:	4401      	add	r1, r0
 8003694:	b2d3      	uxtb	r3, r2
 8003696:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_y.base >> (8 * 5)) & 0xFF;
 8003698:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800369c:	f04f 0200 	mov.w	r2, #0
 80036a0:	f04f 0300 	mov.w	r3, #0
 80036a4:	0a0a      	lsrs	r2, r1, #8
 80036a6:	2300      	movs	r3, #0
 80036a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80036aa:	3105      	adds	r1, #5
 80036ac:	6838      	ldr	r0, [r7, #0]
 80036ae:	4401      	add	r1, r0
 80036b0:	b2d3      	uxtb	r3, r2
 80036b2:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_y.base >> (8 * 6)) & 0xFF;
 80036b4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80036b8:	f04f 0200 	mov.w	r2, #0
 80036bc:	f04f 0300 	mov.w	r3, #0
 80036c0:	0c0a      	lsrs	r2, r1, #16
 80036c2:	2300      	movs	r3, #0
 80036c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80036c6:	3106      	adds	r1, #6
 80036c8:	6838      	ldr	r0, [r7, #0]
 80036ca:	4401      	add	r1, r0
 80036cc:	b2d3      	uxtb	r3, r2
 80036ce:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_y.base >> (8 * 7)) & 0xFF;
 80036d0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80036d4:	f04f 0200 	mov.w	r2, #0
 80036d8:	f04f 0300 	mov.w	r3, #0
 80036dc:	0e0a      	lsrs	r2, r1, #24
 80036de:	2300      	movs	r3, #0
 80036e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80036e2:	3107      	adds	r1, #7
 80036e4:	6838      	ldr	r0, [r7, #0]
 80036e6:	4401      	add	r1, r0
 80036e8:	b2d3      	uxtb	r3, r2
 80036ea:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->y);
 80036ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ee:	3308      	adds	r3, #8
 80036f0:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.real = this->z;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80036f8:	e9c7 2302 	strd	r2, r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_z.base >> (8 * 0)) & 0xFF;
 80036fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003700:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003702:	6838      	ldr	r0, [r7, #0]
 8003704:	4401      	add	r1, r0
 8003706:	b2d3      	uxtb	r3, r2
 8003708:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_z.base >> (8 * 1)) & 0xFF;
 800370a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800370e:	f04f 0200 	mov.w	r2, #0
 8003712:	f04f 0300 	mov.w	r3, #0
 8003716:	0a02      	lsrs	r2, r0, #8
 8003718:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800371c:	0a0b      	lsrs	r3, r1, #8
 800371e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003720:	3101      	adds	r1, #1
 8003722:	6838      	ldr	r0, [r7, #0]
 8003724:	4401      	add	r1, r0
 8003726:	b2d3      	uxtb	r3, r2
 8003728:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_z.base >> (8 * 2)) & 0xFF;
 800372a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800372e:	f04f 0200 	mov.w	r2, #0
 8003732:	f04f 0300 	mov.w	r3, #0
 8003736:	0c02      	lsrs	r2, r0, #16
 8003738:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800373c:	0c0b      	lsrs	r3, r1, #16
 800373e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003740:	3102      	adds	r1, #2
 8003742:	6838      	ldr	r0, [r7, #0]
 8003744:	4401      	add	r1, r0
 8003746:	b2d3      	uxtb	r3, r2
 8003748:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_z.base >> (8 * 3)) & 0xFF;
 800374a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800374e:	f04f 0200 	mov.w	r2, #0
 8003752:	f04f 0300 	mov.w	r3, #0
 8003756:	0e02      	lsrs	r2, r0, #24
 8003758:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800375c:	0e0b      	lsrs	r3, r1, #24
 800375e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003760:	3103      	adds	r1, #3
 8003762:	6838      	ldr	r0, [r7, #0]
 8003764:	4401      	add	r1, r0
 8003766:	b2d3      	uxtb	r3, r2
 8003768:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_z.base >> (8 * 4)) & 0xFF;
 800376a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800376e:	f04f 0200 	mov.w	r2, #0
 8003772:	f04f 0300 	mov.w	r3, #0
 8003776:	000a      	movs	r2, r1
 8003778:	2300      	movs	r3, #0
 800377a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800377c:	3104      	adds	r1, #4
 800377e:	6838      	ldr	r0, [r7, #0]
 8003780:	4401      	add	r1, r0
 8003782:	b2d3      	uxtb	r3, r2
 8003784:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_z.base >> (8 * 5)) & 0xFF;
 8003786:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800378a:	f04f 0200 	mov.w	r2, #0
 800378e:	f04f 0300 	mov.w	r3, #0
 8003792:	0a0a      	lsrs	r2, r1, #8
 8003794:	2300      	movs	r3, #0
 8003796:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003798:	3105      	adds	r1, #5
 800379a:	6838      	ldr	r0, [r7, #0]
 800379c:	4401      	add	r1, r0
 800379e:	b2d3      	uxtb	r3, r2
 80037a0:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_z.base >> (8 * 6)) & 0xFF;
 80037a2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80037a6:	f04f 0200 	mov.w	r2, #0
 80037aa:	f04f 0300 	mov.w	r3, #0
 80037ae:	0c0a      	lsrs	r2, r1, #16
 80037b0:	2300      	movs	r3, #0
 80037b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80037b4:	3106      	adds	r1, #6
 80037b6:	6838      	ldr	r0, [r7, #0]
 80037b8:	4401      	add	r1, r0
 80037ba:	b2d3      	uxtb	r3, r2
 80037bc:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_z.base >> (8 * 7)) & 0xFF;
 80037be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80037c2:	f04f 0200 	mov.w	r2, #0
 80037c6:	f04f 0300 	mov.w	r3, #0
 80037ca:	0e0a      	lsrs	r2, r1, #24
 80037cc:	2300      	movs	r3, #0
 80037ce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80037d0:	3107      	adds	r1, #7
 80037d2:	6838      	ldr	r0, [r7, #0]
 80037d4:	4401      	add	r1, r0
 80037d6:	b2d3      	uxtb	r3, r2
 80037d8:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->z);
 80037da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037dc:	3308      	adds	r3, #8
 80037de:	627b      	str	r3, [r7, #36]	; 0x24
      return offset;
 80037e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80037e2:	4618      	mov	r0, r3
 80037e4:	372c      	adds	r7, #44	; 0x2c
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <_ZN13geometry_msgs7Vector311deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80037ee:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80037f2:	b0eb      	sub	sp, #428	; 0x1ac
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	f8c7 0184 	str.w	r0, [r7, #388]	; 0x184
 80037fa:	f8c7 1180 	str.w	r1, [r7, #384]	; 0x180
    {
      int offset = 0;
 80037fe:	2300      	movs	r3, #0
 8003800:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.base = 0;
 8003804:	f04f 0200 	mov.w	r2, #0
 8003808:	f04f 0300 	mov.w	r3, #0
 800380c:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003810:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8003814:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8003818:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800381c:	4413      	add	r3, r2
 800381e:	781b      	ldrb	r3, [r3, #0]
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2200      	movs	r2, #0
 8003824:	461c      	mov	r4, r3
 8003826:	4615      	mov	r5, r2
 8003828:	ea40 0804 	orr.w	r8, r0, r4
 800382c:	ea41 0905 	orr.w	r9, r1, r5
 8003830:	e9c7 8966 	strd	r8, r9, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003834:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8003838:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800383c:	1c5a      	adds	r2, r3, #1
 800383e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003842:	4413      	add	r3, r2
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	b2db      	uxtb	r3, r3
 8003848:	2200      	movs	r2, #0
 800384a:	469a      	mov	sl, r3
 800384c:	4693      	mov	fp, r2
 800384e:	f04f 0200 	mov.w	r2, #0
 8003852:	f04f 0300 	mov.w	r3, #0
 8003856:	ea4f 230b 	mov.w	r3, fp, lsl #8
 800385a:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 800385e:	ea4f 220a 	mov.w	r2, sl, lsl #8
 8003862:	ea40 0402 	orr.w	r4, r0, r2
 8003866:	f8c7 4178 	str.w	r4, [r7, #376]	; 0x178
 800386a:	430b      	orrs	r3, r1
 800386c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003870:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 8003874:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003878:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 800387c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003880:	1c9a      	adds	r2, r3, #2
 8003882:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003886:	4413      	add	r3, r2
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	b2db      	uxtb	r3, r3
 800388c:	2200      	movs	r2, #0
 800388e:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8003892:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
 8003896:	f04f 0200 	mov.w	r2, #0
 800389a:	f04f 0300 	mov.w	r3, #0
 800389e:	e9d7 895c 	ldrd	r8, r9, [r7, #368]	; 0x170
 80038a2:	464c      	mov	r4, r9
 80038a4:	0423      	lsls	r3, r4, #16
 80038a6:	4644      	mov	r4, r8
 80038a8:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 80038ac:	4644      	mov	r4, r8
 80038ae:	0422      	lsls	r2, r4, #16
 80038b0:	ea40 0402 	orr.w	r4, r0, r2
 80038b4:	f8c7 4168 	str.w	r4, [r7, #360]	; 0x168
 80038b8:	430b      	orrs	r3, r1
 80038ba:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 80038be:	e9d7 345a 	ldrd	r3, r4, [r7, #360]	; 0x168
 80038c2:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80038c6:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80038ca:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80038ce:	1cda      	adds	r2, r3, #3
 80038d0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80038d4:	4413      	add	r3, r2
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	2200      	movs	r2, #0
 80038dc:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 80038e0:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 80038e4:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 80038e8:	4623      	mov	r3, r4
 80038ea:	0a1b      	lsrs	r3, r3, #8
 80038ec:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 80038f0:	4623      	mov	r3, r4
 80038f2:	061b      	lsls	r3, r3, #24
 80038f4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80038f8:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	; 0x158
 80038fc:	4623      	mov	r3, r4
 80038fe:	4303      	orrs	r3, r0
 8003900:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003904:	462b      	mov	r3, r5
 8003906:	430b      	orrs	r3, r1
 8003908:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800390c:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	; 0x150
 8003910:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8003914:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8003918:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800391c:	1d1a      	adds	r2, r3, #4
 800391e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003922:	4413      	add	r3, r2
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	b2db      	uxtb	r3, r3
 8003928:	2200      	movs	r2, #0
 800392a:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800392e:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8003932:	f04f 0200 	mov.w	r2, #0
 8003936:	f04f 0300 	mov.w	r3, #0
 800393a:	f8d7 4148 	ldr.w	r4, [r7, #328]	; 0x148
 800393e:	0023      	movs	r3, r4
 8003940:	2200      	movs	r2, #0
 8003942:	ea40 0402 	orr.w	r4, r0, r2
 8003946:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 800394a:	430b      	orrs	r3, r1
 800394c:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8003950:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003954:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8003958:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 800395c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003960:	1d5a      	adds	r2, r3, #5
 8003962:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003966:	4413      	add	r3, r2
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	b2db      	uxtb	r3, r3
 800396c:	2200      	movs	r2, #0
 800396e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8003972:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8003976:	f04f 0200 	mov.w	r2, #0
 800397a:	f04f 0300 	mov.w	r3, #0
 800397e:	f8d7 4138 	ldr.w	r4, [r7, #312]	; 0x138
 8003982:	0223      	lsls	r3, r4, #8
 8003984:	2200      	movs	r2, #0
 8003986:	ea40 0402 	orr.w	r4, r0, r2
 800398a:	f8c7 4130 	str.w	r4, [r7, #304]	; 0x130
 800398e:	430b      	orrs	r3, r1
 8003990:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8003994:	e9d7 344c 	ldrd	r3, r4, [r7, #304]	; 0x130
 8003998:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 800399c:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80039a0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80039a4:	1d9a      	adds	r2, r3, #6
 80039a6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80039aa:	4413      	add	r3, r2
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	2200      	movs	r2, #0
 80039b2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80039b6:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 80039ba:	f04f 0200 	mov.w	r2, #0
 80039be:	f04f 0300 	mov.w	r3, #0
 80039c2:	f8d7 4128 	ldr.w	r4, [r7, #296]	; 0x128
 80039c6:	0423      	lsls	r3, r4, #16
 80039c8:	2200      	movs	r2, #0
 80039ca:	ea40 0402 	orr.w	r4, r0, r2
 80039ce:	f8c7 4120 	str.w	r4, [r7, #288]	; 0x120
 80039d2:	430b      	orrs	r3, r1
 80039d4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80039d8:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	; 0x120
 80039dc:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 80039e0:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80039e4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80039e8:	1dda      	adds	r2, r3, #7
 80039ea:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80039ee:	4413      	add	r3, r2
 80039f0:	781b      	ldrb	r3, [r3, #0]
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	2200      	movs	r2, #0
 80039f6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80039fa:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80039fe:	f04f 0200 	mov.w	r2, #0
 8003a02:	f04f 0300 	mov.w	r3, #0
 8003a06:	f8d7 4118 	ldr.w	r4, [r7, #280]	; 0x118
 8003a0a:	0623      	lsls	r3, r4, #24
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	ea40 0402 	orr.w	r4, r0, r2
 8003a12:	f8c7 4110 	str.w	r4, [r7, #272]	; 0x110
 8003a16:	430b      	orrs	r3, r1
 8003a18:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8003a1c:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	; 0x110
 8003a20:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      this->x = u_x.real;
 8003a24:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8003a28:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8003a2c:	e9c3 0102 	strd	r0, r1, [r3, #8]
      offset += sizeof(this->x);
 8003a30:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003a34:	3308      	adds	r3, #8
 8003a36:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.base = 0;
 8003a3a:	f04f 0200 	mov.w	r2, #0
 8003a3e:	f04f 0300 	mov.w	r3, #0
 8003a42:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003a46:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003a4a:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8003a4e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003a52:	4413      	add	r3, r2
 8003a54:	781b      	ldrb	r3, [r3, #0]
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8003a5e:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8003a62:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8003a66:	4623      	mov	r3, r4
 8003a68:	4303      	orrs	r3, r0
 8003a6a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8003a6e:	462b      	mov	r3, r5
 8003a70:	430b      	orrs	r3, r1
 8003a72:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003a76:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 8003a7a:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003a7e:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003a82:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003a86:	1c5a      	adds	r2, r3, #1
 8003a88:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003a8c:	4413      	add	r3, r2
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	2200      	movs	r2, #0
 8003a94:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8003a98:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8003a9c:	f04f 0200 	mov.w	r2, #0
 8003aa0:	f04f 0300 	mov.w	r3, #0
 8003aa4:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	; 0xf8
 8003aa8:	464c      	mov	r4, r9
 8003aaa:	0223      	lsls	r3, r4, #8
 8003aac:	4644      	mov	r4, r8
 8003aae:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003ab2:	4644      	mov	r4, r8
 8003ab4:	0222      	lsls	r2, r4, #8
 8003ab6:	ea40 0402 	orr.w	r4, r0, r2
 8003aba:	f8c7 40f0 	str.w	r4, [r7, #240]	; 0xf0
 8003abe:	430b      	orrs	r3, r1
 8003ac0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8003ac4:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 8003ac8:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003acc:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003ad0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003ad4:	1c9a      	adds	r2, r3, #2
 8003ad6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003ada:	4413      	add	r3, r2
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003ae6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003aea:	f04f 0200 	mov.w	r2, #0
 8003aee:	f04f 0300 	mov.w	r3, #0
 8003af2:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8003af6:	464c      	mov	r4, r9
 8003af8:	0423      	lsls	r3, r4, #16
 8003afa:	4644      	mov	r4, r8
 8003afc:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8003b00:	4644      	mov	r4, r8
 8003b02:	0422      	lsls	r2, r4, #16
 8003b04:	ea40 0402 	orr.w	r4, r0, r2
 8003b08:	f8c7 40e0 	str.w	r4, [r7, #224]	; 0xe0
 8003b0c:	430b      	orrs	r3, r1
 8003b0e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003b12:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 8003b16:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003b1a:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003b1e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003b22:	1cda      	adds	r2, r3, #3
 8003b24:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003b28:	4413      	add	r3, r2
 8003b2a:	781b      	ldrb	r3, [r3, #0]
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003b34:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003b38:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8003b3c:	4623      	mov	r3, r4
 8003b3e:	0a1b      	lsrs	r3, r3, #8
 8003b40:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8003b44:	4623      	mov	r3, r4
 8003b46:	061b      	lsls	r3, r3, #24
 8003b48:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003b4c:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8003b50:	4623      	mov	r3, r4
 8003b52:	4303      	orrs	r3, r0
 8003b54:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003b58:	462b      	mov	r3, r5
 8003b5a:	430b      	orrs	r3, r1
 8003b5c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003b60:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8003b64:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8003b68:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003b6c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003b70:	1d1a      	adds	r2, r3, #4
 8003b72:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003b76:	4413      	add	r3, r2
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003b82:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003b86:	f04f 0200 	mov.w	r2, #0
 8003b8a:	f04f 0300 	mov.w	r3, #0
 8003b8e:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 8003b92:	0023      	movs	r3, r4
 8003b94:	2200      	movs	r2, #0
 8003b96:	ea40 0402 	orr.w	r4, r0, r2
 8003b9a:	f8c7 40b8 	str.w	r4, [r7, #184]	; 0xb8
 8003b9e:	430b      	orrs	r3, r1
 8003ba0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8003ba4:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 8003ba8:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8003bac:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003bb0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003bb4:	1d5a      	adds	r2, r3, #5
 8003bb6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003bba:	4413      	add	r3, r2
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003bc6:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8003bca:	f04f 0200 	mov.w	r2, #0
 8003bce:	f04f 0300 	mov.w	r3, #0
 8003bd2:	f8d7 40b0 	ldr.w	r4, [r7, #176]	; 0xb0
 8003bd6:	0223      	lsls	r3, r4, #8
 8003bd8:	2200      	movs	r2, #0
 8003bda:	ea40 0402 	orr.w	r4, r0, r2
 8003bde:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8003be2:	430b      	orrs	r3, r1
 8003be4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003be8:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8003bec:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8003bf0:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003bf4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003bf8:	1d9a      	adds	r2, r3, #6
 8003bfa:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003bfe:	4413      	add	r3, r2
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	2200      	movs	r2, #0
 8003c06:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003c0a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003c0e:	f04f 0200 	mov.w	r2, #0
 8003c12:	f04f 0300 	mov.w	r3, #0
 8003c16:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 8003c1a:	0423      	lsls	r3, r4, #16
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	ea40 0402 	orr.w	r4, r0, r2
 8003c22:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8003c26:	430b      	orrs	r3, r1
 8003c28:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003c2c:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8003c30:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8003c34:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003c38:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003c3c:	1dda      	adds	r2, r3, #7
 8003c3e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003c42:	4413      	add	r3, r2
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003c4e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003c52:	f04f 0200 	mov.w	r2, #0
 8003c56:	f04f 0300 	mov.w	r3, #0
 8003c5a:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 8003c5e:	0623      	lsls	r3, r4, #24
 8003c60:	2200      	movs	r2, #0
 8003c62:	ea40 0402 	orr.w	r4, r0, r2
 8003c66:	f8c7 4088 	str.w	r4, [r7, #136]	; 0x88
 8003c6a:	430b      	orrs	r3, r1
 8003c6c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8003c70:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8003c74:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      this->y = u_y.real;
 8003c78:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003c7c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8003c80:	e9c3 0104 	strd	r0, r1, [r3, #16]
      offset += sizeof(this->y);
 8003c84:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003c88:	3308      	adds	r3, #8
 8003c8a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.base = 0;
 8003c8e:	f04f 0200 	mov.w	r2, #0
 8003c92:	f04f 0300 	mov.w	r3, #0
 8003c96:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003c9a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003c9e:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8003ca2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003ca6:	4413      	add	r3, r2
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	2200      	movs	r2, #0
 8003cae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003cb2:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003cb6:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8003cba:	4623      	mov	r3, r4
 8003cbc:	4303      	orrs	r3, r0
 8003cbe:	67bb      	str	r3, [r7, #120]	; 0x78
 8003cc0:	462b      	mov	r3, r5
 8003cc2:	430b      	orrs	r3, r1
 8003cc4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003cc6:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8003cca:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003cce:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003cd2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003cd6:	1c5a      	adds	r2, r3, #1
 8003cd8:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003cdc:	4413      	add	r3, r2
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	673b      	str	r3, [r7, #112]	; 0x70
 8003ce6:	677a      	str	r2, [r7, #116]	; 0x74
 8003ce8:	f04f 0200 	mov.w	r2, #0
 8003cec:	f04f 0300 	mov.w	r3, #0
 8003cf0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003cf4:	464c      	mov	r4, r9
 8003cf6:	0223      	lsls	r3, r4, #8
 8003cf8:	4644      	mov	r4, r8
 8003cfa:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003cfe:	4644      	mov	r4, r8
 8003d00:	0222      	lsls	r2, r4, #8
 8003d02:	ea40 0402 	orr.w	r4, r0, r2
 8003d06:	66bc      	str	r4, [r7, #104]	; 0x68
 8003d08:	430b      	orrs	r3, r1
 8003d0a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003d0c:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8003d10:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003d14:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003d18:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003d1c:	1c9a      	adds	r2, r3, #2
 8003d1e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003d22:	4413      	add	r3, r2
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	2200      	movs	r2, #0
 8003d2a:	663b      	str	r3, [r7, #96]	; 0x60
 8003d2c:	667a      	str	r2, [r7, #100]	; 0x64
 8003d2e:	f04f 0200 	mov.w	r2, #0
 8003d32:	f04f 0300 	mov.w	r3, #0
 8003d36:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003d3a:	464c      	mov	r4, r9
 8003d3c:	0423      	lsls	r3, r4, #16
 8003d3e:	4644      	mov	r4, r8
 8003d40:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8003d44:	4644      	mov	r4, r8
 8003d46:	0422      	lsls	r2, r4, #16
 8003d48:	ea40 0402 	orr.w	r4, r0, r2
 8003d4c:	65bc      	str	r4, [r7, #88]	; 0x58
 8003d4e:	430b      	orrs	r3, r1
 8003d50:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d52:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8003d56:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003d5a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003d5e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003d62:	1cda      	adds	r2, r3, #3
 8003d64:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003d68:	4413      	add	r3, r2
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2200      	movs	r2, #0
 8003d70:	653b      	str	r3, [r7, #80]	; 0x50
 8003d72:	657a      	str	r2, [r7, #84]	; 0x54
 8003d74:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8003d78:	4623      	mov	r3, r4
 8003d7a:	0a1b      	lsrs	r3, r3, #8
 8003d7c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d7e:	4623      	mov	r3, r4
 8003d80:	061b      	lsls	r3, r3, #24
 8003d82:	64bb      	str	r3, [r7, #72]	; 0x48
 8003d84:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8003d88:	4623      	mov	r3, r4
 8003d8a:	4303      	orrs	r3, r0
 8003d8c:	643b      	str	r3, [r7, #64]	; 0x40
 8003d8e:	462b      	mov	r3, r5
 8003d90:	430b      	orrs	r3, r1
 8003d92:	647b      	str	r3, [r7, #68]	; 0x44
 8003d94:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8003d98:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8003d9c:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003da0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003da4:	1d1a      	adds	r2, r3, #4
 8003da6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003daa:	4413      	add	r3, r2
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	2200      	movs	r2, #0
 8003db2:	63bb      	str	r3, [r7, #56]	; 0x38
 8003db4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003db6:	f04f 0200 	mov.w	r2, #0
 8003dba:	f04f 0300 	mov.w	r3, #0
 8003dbe:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8003dc0:	0023      	movs	r3, r4
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	ea40 0402 	orr.w	r4, r0, r2
 8003dc8:	633c      	str	r4, [r7, #48]	; 0x30
 8003dca:	430b      	orrs	r3, r1
 8003dcc:	637b      	str	r3, [r7, #52]	; 0x34
 8003dce:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8003dd2:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8003dd6:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003dda:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003dde:	1d5a      	adds	r2, r3, #5
 8003de0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003de4:	4413      	add	r3, r2
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	2200      	movs	r2, #0
 8003dec:	62bb      	str	r3, [r7, #40]	; 0x28
 8003dee:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003df0:	f04f 0200 	mov.w	r2, #0
 8003df4:	f04f 0300 	mov.w	r3, #0
 8003df8:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8003dfa:	0223      	lsls	r3, r4, #8
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	ea40 0402 	orr.w	r4, r0, r2
 8003e02:	623c      	str	r4, [r7, #32]
 8003e04:	430b      	orrs	r3, r1
 8003e06:	627b      	str	r3, [r7, #36]	; 0x24
 8003e08:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8003e0c:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8003e10:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003e14:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003e18:	3306      	adds	r3, #6
 8003e1a:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8003e1e:	4413      	add	r3, r2
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	2200      	movs	r2, #0
 8003e26:	61bb      	str	r3, [r7, #24]
 8003e28:	61fa      	str	r2, [r7, #28]
 8003e2a:	f04f 0200 	mov.w	r2, #0
 8003e2e:	f04f 0300 	mov.w	r3, #0
 8003e32:	69bc      	ldr	r4, [r7, #24]
 8003e34:	0423      	lsls	r3, r4, #16
 8003e36:	2200      	movs	r2, #0
 8003e38:	ea40 0402 	orr.w	r4, r0, r2
 8003e3c:	613c      	str	r4, [r7, #16]
 8003e3e:	430b      	orrs	r3, r1
 8003e40:	617b      	str	r3, [r7, #20]
 8003e42:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003e46:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8003e4a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003e4e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003e52:	3307      	adds	r3, #7
 8003e54:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8003e58:	4413      	add	r3, r2
 8003e5a:	781b      	ldrb	r3, [r3, #0]
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	2200      	movs	r2, #0
 8003e60:	60bb      	str	r3, [r7, #8]
 8003e62:	60fa      	str	r2, [r7, #12]
 8003e64:	f04f 0200 	mov.w	r2, #0
 8003e68:	f04f 0300 	mov.w	r3, #0
 8003e6c:	68bc      	ldr	r4, [r7, #8]
 8003e6e:	0623      	lsls	r3, r4, #24
 8003e70:	2200      	movs	r2, #0
 8003e72:	ea40 0402 	orr.w	r4, r0, r2
 8003e76:	603c      	str	r4, [r7, #0]
 8003e78:	430b      	orrs	r3, r1
 8003e7a:	607b      	str	r3, [r7, #4]
 8003e7c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003e80:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      this->z = u_z.real;
 8003e84:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8003e88:	f8d7 1184 	ldr.w	r1, [r7, #388]	; 0x184
 8003e8c:	e9c1 2306 	strd	r2, r3, [r1, #24]
      offset += sizeof(this->z);
 8003e90:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003e94:	3308      	adds	r3, #8
 8003e96:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
     return offset;
 8003e9a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
    }
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f507 77d6 	add.w	r7, r7, #428	; 0x1ac
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8003eaa:	4770      	bx	lr

08003eac <_ZN13geometry_msgs7Vector37getTypeEv>:

    const char * getType(){ return "geometry_msgs/Vector3"; };
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
 8003eb4:	4b03      	ldr	r3, [pc, #12]	; (8003ec4 <_ZN13geometry_msgs7Vector37getTypeEv+0x18>)
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	370c      	adds	r7, #12
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	0800f330 	.word	0x0800f330

08003ec8 <_ZN13geometry_msgs7Vector36getMD5Ev>:
    const char * getMD5(){ return "4a842b65f413084dc2b10fb484ea7f17"; };
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	4b03      	ldr	r3, [pc, #12]	; (8003ee0 <_ZN13geometry_msgs7Vector36getMD5Ev+0x18>)
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	370c      	adds	r7, #12
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	0800f348 	.word	0x0800f348

08003ee4 <_ZN13geometry_msgs5TwistC1Ev>:
      typedef geometry_msgs::Vector3 _linear_type;
      _linear_type linear;
      typedef geometry_msgs::Vector3 _angular_type;
      _angular_type angular;

    Twist():
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
      linear(),
      angular()
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f7fe f8e2 	bl	80020b8 <_ZN3ros3MsgC1Ev>
 8003ef4:	4a08      	ldr	r2, [pc, #32]	; (8003f18 <_ZN13geometry_msgs5TwistC1Ev+0x34>)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	601a      	str	r2, [r3, #0]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	3308      	adds	r3, #8
 8003efe:	4618      	mov	r0, r3
 8003f00:	f7ff fada 	bl	80034b8 <_ZN13geometry_msgs7Vector3C1Ev>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	3328      	adds	r3, #40	; 0x28
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7ff fad5 	bl	80034b8 <_ZN13geometry_msgs7Vector3C1Ev>
    {
    }
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4618      	mov	r0, r3
 8003f12:	3708      	adds	r7, #8
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	0800f46c 	.word	0x0800f46c

08003f1c <_ZNK13geometry_msgs5Twist9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003f26:	2300      	movs	r3, #0
 8003f28:	60fb      	str	r3, [r7, #12]
      offset += this->linear.serialize(outbuffer + offset);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f103 0008 	add.w	r0, r3, #8
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	683a      	ldr	r2, [r7, #0]
 8003f34:	4413      	add	r3, r2
 8003f36:	4619      	mov	r1, r3
 8003f38:	f7ff fae6 	bl	8003508 <_ZNK13geometry_msgs7Vector39serializeEPh>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	4413      	add	r3, r2
 8003f42:	60fb      	str	r3, [r7, #12]
      offset += this->angular.serialize(outbuffer + offset);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f103 0028 	add.w	r0, r3, #40	; 0x28
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	683a      	ldr	r2, [r7, #0]
 8003f4e:	4413      	add	r3, r2
 8003f50:	4619      	mov	r1, r3
 8003f52:	f7ff fad9 	bl	8003508 <_ZNK13geometry_msgs7Vector39serializeEPh>
 8003f56:	4602      	mov	r2, r0
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	4413      	add	r3, r2
 8003f5c:	60fb      	str	r3, [r7, #12]
      return offset;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
    }
 8003f60:	4618      	mov	r0, r3
 8003f62:	3710      	adds	r7, #16
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}

08003f68 <_ZN13geometry_msgs5Twist11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003f72:	2300      	movs	r3, #0
 8003f74:	60fb      	str	r3, [r7, #12]
      offset += this->linear.deserialize(inbuffer + offset);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f103 0008 	add.w	r0, r3, #8
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	683a      	ldr	r2, [r7, #0]
 8003f80:	4413      	add	r3, r2
 8003f82:	4619      	mov	r1, r3
 8003f84:	f7ff fc33 	bl	80037ee <_ZN13geometry_msgs7Vector311deserializeEPh>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	4413      	add	r3, r2
 8003f8e:	60fb      	str	r3, [r7, #12]
      offset += this->angular.deserialize(inbuffer + offset);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f103 0028 	add.w	r0, r3, #40	; 0x28
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	683a      	ldr	r2, [r7, #0]
 8003f9a:	4413      	add	r3, r2
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	f7ff fc26 	bl	80037ee <_ZN13geometry_msgs7Vector311deserializeEPh>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	4413      	add	r3, r2
 8003fa8:	60fb      	str	r3, [r7, #12]
     return offset;
 8003faa:	68fb      	ldr	r3, [r7, #12]
    }
 8003fac:	4618      	mov	r0, r3
 8003fae:	3710      	adds	r7, #16
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <_ZN13geometry_msgs5Twist7getTypeEv>:

    const char * getType(){ return "geometry_msgs/Twist"; };
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	4b03      	ldr	r3, [pc, #12]	; (8003fcc <_ZN13geometry_msgs5Twist7getTypeEv+0x18>)
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	370c      	adds	r7, #12
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	0800f36c 	.word	0x0800f36c

08003fd0 <_ZN13geometry_msgs5Twist6getMD5Ev>:
    const char * getMD5(){ return "9f195f881246fdfa2798d1d3eebca84a"; };
 8003fd0:	b480      	push	{r7}
 8003fd2:	b083      	sub	sp, #12
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	4b03      	ldr	r3, [pc, #12]	; (8003fe8 <_ZN13geometry_msgs5Twist6getMD5Ev+0x18>)
 8003fda:	4618      	mov	r0, r3
 8003fdc:	370c      	adds	r7, #12
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	0800f380 	.word	0x0800f380

08003fec <_Z10sub_vel_cbRKN13geometry_msgs5TwistE>:
#include "geometry_msgs/Point.h"
#include "STM32Hardware.h"

geometry_msgs::Twist pub_out_msg;
void sub_vel_cb(const geometry_msgs::Twist &msg)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
   get_vel_x = msg.linear.x;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003ffa:	490a      	ldr	r1, [pc, #40]	; (8004024 <_Z10sub_vel_cbRKN13geometry_msgs5TwistE+0x38>)
 8003ffc:	e9c1 2300 	strd	r2, r3, [r1]
   get_vel_y = msg.linear.y;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004006:	4908      	ldr	r1, [pc, #32]	; (8004028 <_Z10sub_vel_cbRKN13geometry_msgs5TwistE+0x3c>)
 8004008:	e9c1 2300 	strd	r2, r3, [r1]
   get_vel_z = msg.angular.z;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8004012:	4906      	ldr	r1, [pc, #24]	; (800402c <_Z10sub_vel_cbRKN13geometry_msgs5TwistE+0x40>)
 8004014:	e9c1 2300 	strd	r2, r3, [r1]
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr
 8004024:	24000688 	.word	0x24000688
 8004028:	24000690 	.word	0x24000690
 800402c:	24000698 	.word	0x24000698

08004030 <_Z8callbackRKN8std_msgs5Int64E>:

void callback(const std_msgs::Int64 &msg)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
   count = msg.data;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800403e:	4b04      	ldr	r3, [pc, #16]	; (8004050 <_Z8callbackRKN8std_msgs5Int64E+0x20>)
 8004040:	601a      	str	r2, [r3, #0]
}
 8004042:	bf00      	nop
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	24000668 	.word	0x24000668

08004054 <HAL_UART_TxCpltCallback>:
ros::Subscriber<geometry_msgs::Twist> sub_vel("/cmd_vel", sub_vel_cb);
ros::Publisher pub_vel("/base_speed", &pub_out_msg);
ros::Subscriber<std_msgs::Int64> sub("counting", callback);

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
    nh.getHardware()->flush();
 800405c:	4805      	ldr	r0, [pc, #20]	; (8004074 <HAL_UART_TxCpltCallback+0x20>)
 800405e:	f000 f9ad 	bl	80043bc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 8004062:	4603      	mov	r3, r0
 8004064:	4618      	mov	r0, r3
 8004066:	f7fe ffad 	bl	8002fc4 <_ZN13STM32Hardware5flushEv>
}
 800406a:	bf00      	nop
 800406c:	3708      	adds	r7, #8
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	24000708 	.word	0x24000708

08004078 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
    nh.getHardware()->reset_rbuf();
 8004080:	4805      	ldr	r0, [pc, #20]	; (8004098 <HAL_UART_RxCpltCallback+0x20>)
 8004082:	f000 f99b 	bl	80043bc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 8004086:	4603      	mov	r3, r0
 8004088:	4618      	mov	r0, r3
 800408a:	f7fe ff5c 	bl	8002f46 <_ZN13STM32Hardware10reset_rbufEv>
}
 800408e:	bf00      	nop
 8004090:	3708      	adds	r7, #8
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	24000708 	.word	0x24000708

0800409c <setup>:

void setup(void)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	af00      	add	r7, sp, #0
    nh.initNode();
 80040a0:	4808      	ldr	r0, [pc, #32]	; (80040c4 <setup+0x28>)
 80040a2:	f000 f997 	bl	80043d4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>
//    sub_vel = nh.subscribe("/cmd_vel", 1, sub_vel_cb);
//    pub_vel = nh.advertise<geometry_msgs::Twist>("/base_speed", 1);
    nh.subscribe(sub_vel);
 80040a6:	4908      	ldr	r1, [pc, #32]	; (80040c8 <setup+0x2c>)
 80040a8:	4806      	ldr	r0, [pc, #24]	; (80040c4 <setup+0x28>)
 80040aa:	f000 f9bc 	bl	8004426 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_>
    nh.subscribe(sub);
 80040ae:	4907      	ldr	r1, [pc, #28]	; (80040cc <setup+0x30>)
 80040b0:	4804      	ldr	r0, [pc, #16]	; (80040c4 <setup+0x28>)
 80040b2:	f000 f9e3 	bl	800447c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs5Int64EvEEEEbRT_>
    nh.advertise(pub_vel);
 80040b6:	4906      	ldr	r1, [pc, #24]	; (80040d0 <setup+0x34>)
 80040b8:	4802      	ldr	r0, [pc, #8]	; (80040c4 <setup+0x28>)
 80040ba:	f000 fa0a 	bl	80044d2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
}
 80040be:	bf00      	nop
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	24000708 	.word	0x24000708
 80040c8:	24001c48 	.word	0x24001c48
 80040cc:	24001cc0 	.word	0x24001cc0
 80040d0:	24001ca8 	.word	0x24001ca8

080040d4 <loop>:
void loop(void)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	af00      	add	r7, sp, #0
    nh.spinOnce();
 80040d8:	4802      	ldr	r0, [pc, #8]	; (80040e4 <loop+0x10>)
 80040da:	f000 fa2a 	bl	8004532 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>
}
 80040de:	bf00      	nop
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	24000708 	.word	0x24000708

080040e8 <publish_vel>:

void publish_vel(double x, double y, double z)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b086      	sub	sp, #24
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	ed87 0b04 	vstr	d0, [r7, #16]
 80040f2:	ed87 1b02 	vstr	d1, [r7, #8]
 80040f6:	ed87 2b00 	vstr	d2, [r7]

	pub_out_msg.linear.x = x;
 80040fa:	490b      	ldr	r1, [pc, #44]	; (8004128 <publish_vel+0x40>)
 80040fc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004100:	e9c1 2304 	strd	r2, r3, [r1, #16]
	pub_out_msg.linear.y = y;
 8004104:	4908      	ldr	r1, [pc, #32]	; (8004128 <publish_vel+0x40>)
 8004106:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800410a:	e9c1 2306 	strd	r2, r3, [r1, #24]
	pub_out_msg.angular.z = z;
 800410e:	4906      	ldr	r1, [pc, #24]	; (8004128 <publish_vel+0x40>)
 8004110:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004114:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	pub_vel.publish(&pub_out_msg);
 8004118:	4903      	ldr	r1, [pc, #12]	; (8004128 <publish_vel+0x40>)
 800411a:	4804      	ldr	r0, [pc, #16]	; (800412c <publish_vel+0x44>)
 800411c:	f7fe fe19 	bl	8002d52 <_ZN3ros9Publisher7publishEPKNS_3MsgE>
}
 8004120:	bf00      	nop
 8004122:	3718      	adds	r7, #24
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}
 8004128:	240006c0 	.word	0x240006c0
 800412c:	24001ca8 	.word	0x24001ca8

08004130 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 800413a:	2300      	movs	r3, #0
 800413c:	60fb      	str	r3, [r7, #12]
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2b03      	cmp	r3, #3
 8004142:	d80d      	bhi.n	8004160 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	00db      	lsls	r3, r3, #3
 8004148:	683a      	ldr	r2, [r7, #0]
 800414a:	fa22 f103 	lsr.w	r1, r2, r3
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	4413      	add	r3, r2
 8004154:	b2ca      	uxtb	r2, r1
 8004156:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	3301      	adds	r3, #1
 800415c:	60fb      	str	r3, [r7, #12]
 800415e:	e7ee      	b.n	800413e <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 8004160:	bf00      	nop
 8004162:	3714      	adds	r7, #20
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr

0800416c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 800416c:	b480      	push	{r7}
 800416e:	b085      	sub	sp, #20
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800417c:	2300      	movs	r3, #0
 800417e:	60fb      	str	r3, [r7, #12]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2b03      	cmp	r3, #3
 8004184:	d811      	bhi.n	80041aa <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	6839      	ldr	r1, [r7, #0]
 800418c:	68fa      	ldr	r2, [r7, #12]
 800418e:	440a      	add	r2, r1
 8004190:	7812      	ldrb	r2, [r2, #0]
 8004192:	4611      	mov	r1, r2
 8004194:	68fa      	ldr	r2, [r7, #12]
 8004196:	00d2      	lsls	r2, r2, #3
 8004198:	fa01 f202 	lsl.w	r2, r1, r2
 800419c:	431a      	orrs	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	3301      	adds	r3, #1
 80041a6:	60fb      	str	r3, [r7, #12]
 80041a8:	e7ea      	b.n	8004180 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 80041aa:	bf00      	nop
 80041ac:	3714      	adds	r7, #20
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
	...

080041b8 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 80041b8:	b480      	push	{r7}
 80041ba:	b083      	sub	sp, #12
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	4a04      	ldr	r2, [pc, #16]	; (80041d4 <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	601a      	str	r2, [r3, #0]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4618      	mov	r0, r3
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr
 80041d4:	0800f4cc 	.word	0x0800f4cc

080041d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:

  /*
   * Setup Functions
   */
public:
  NodeHandle_() : configured_(false)
 80041d8:	b580      	push	{r7, lr}
 80041da:	b086      	sub	sp, #24
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	4618      	mov	r0, r3
 80041e4:	f7ff ffe8 	bl	80041b8 <_ZN3ros15NodeHandleBase_C1Ev>
 80041e8:	4a47      	ldr	r2, [pc, #284]	; (8004308 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x130>)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	601a      	str	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	3304      	adds	r3, #4
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7fe fe7c 	bl	8002ef0 <_ZN13STM32HardwareC1Ev>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041fe:	2200      	movs	r2, #0
 8004200:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	f241 5314 	movw	r3, #5396	; 0x1514
 800420a:	4413      	add	r3, r2
 800420c:	4618      	mov	r0, r3
 800420e:	f7fe fac7 	bl	80027a0 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
  {

    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8004212:	2300      	movs	r3, #0
 8004214:	617b      	str	r3, [r7, #20]
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	2b18      	cmp	r3, #24
 800421a:	d80b      	bhi.n	8004234 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x5c>
      publishers[i] = 0;
 800421c:	687a      	ldr	r2, [r7, #4]
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	4413      	add	r3, r2
 8004228:	2200      	movs	r2, #0
 800422a:	605a      	str	r2, [r3, #4]
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	3301      	adds	r3, #1
 8004230:	617b      	str	r3, [r7, #20]
 8004232:	e7f0      	b.n	8004216 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x3e>

    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8004234:	2300      	movs	r3, #0
 8004236:	613b      	str	r3, [r7, #16]
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	2b18      	cmp	r3, #24
 800423c:	d80a      	bhi.n	8004254 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x7c>
      subscribers[i] = 0;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	693a      	ldr	r2, [r7, #16]
 8004242:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004246:	2100      	movs	r1, #0
 8004248:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	3301      	adds	r3, #1
 8004250:	613b      	str	r3, [r7, #16]
 8004252:	e7f1      	b.n	8004238 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x60>

    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 8004254:	2300      	movs	r3, #0
 8004256:	60fb      	str	r3, [r7, #12]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800425e:	d20b      	bcs.n	8004278 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xa0>
      message_in[i] = 0;
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	441a      	add	r2, r3
 8004266:	f241 0324 	movw	r3, #4132	; 0x1024
 800426a:	4413      	add	r3, r2
 800426c:	2200      	movs	r2, #0
 800426e:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	3301      	adds	r3, #1
 8004274:	60fb      	str	r3, [r7, #12]
 8004276:	e7ef      	b.n	8004258 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x80>

    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8004278:	2300      	movs	r3, #0
 800427a:	60bb      	str	r3, [r7, #8]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004282:	d20b      	bcs.n	800429c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xc4>
      message_out[i] = 0;
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	441a      	add	r2, r3
 800428a:	f241 2324 	movw	r3, #4644	; 0x1224
 800428e:	4413      	add	r3, r2
 8004290:	2200      	movs	r2, #0
 8004292:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	3301      	adds	r3, #1
 8004298:	60bb      	str	r3, [r7, #8]
 800429a:	e7ef      	b.n	800427c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xa4>

    req_param_resp.ints_length = 0;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042a2:	461a      	mov	r2, r3
 80042a4:	2300      	movs	r3, #0
 80042a6:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    req_param_resp.ints = NULL;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042b0:	461a      	mov	r2, r3
 80042b2:	2300      	movs	r3, #0
 80042b4:	f8c2 3520 	str.w	r3, [r2, #1312]	; 0x520
    req_param_resp.floats_length = 0;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042be:	461a      	mov	r2, r3
 80042c0:	2300      	movs	r3, #0
 80042c2:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
    req_param_resp.floats = NULL;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042cc:	461a      	mov	r2, r3
 80042ce:	2300      	movs	r3, #0
 80042d0:	f8c2 352c 	str.w	r3, [r2, #1324]	; 0x52c
    req_param_resp.ints_length = 0;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042da:	461a      	mov	r2, r3
 80042dc:	2300      	movs	r3, #0
 80042de:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    req_param_resp.ints = NULL;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042e8:	461a      	mov	r2, r3
 80042ea:	2300      	movs	r3, #0
 80042ec:	f8c2 3520 	str.w	r3, [r2, #1312]	; 0x520

    spin_timeout_ = 0;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042f6:	461a      	mov	r2, r3
 80042f8:	2300      	movs	r3, #0
 80042fa:	6213      	str	r3, [r2, #32]
  }
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	4618      	mov	r0, r3
 8004300:	3718      	adds	r7, #24
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	0800f458 	.word	0x0800f458

0800430c <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	4a04      	ldr	r2, [pc, #16]	; (8004328 <_ZN3ros11Subscriber_C1Ev+0x1c>)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	601a      	str	r2, [r3, #0]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4618      	mov	r0, r3
 800431e:	370c      	adds	r7, #12
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr
 8004328:	0800f4b4 	.word	0x0800f4b4

0800432c <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	607a      	str	r2, [r7, #4]
 8004338:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	4618      	mov	r0, r3
 800433e:	f7ff ffe5 	bl	800430c <_ZN3ros11Subscriber_C1Ev>
 8004342:	4a0b      	ldr	r2, [pc, #44]	; (8004370 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei+0x44>)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	601a      	str	r2, [r3, #0]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	3310      	adds	r3, #16
 800434c:	4618      	mov	r0, r3
 800434e:	f7ff fdc9 	bl	8003ee4 <_ZN13geometry_msgs5TwistC1Ev>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	659a      	str	r2, [r3, #88]	; 0x58
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	683a      	ldr	r2, [r7, #0]
 800435c:	65da      	str	r2, [r3, #92]	; 0x5c
  {
    topic_ = topic_name;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	68ba      	ldr	r2, [r7, #8]
 8004362:	609a      	str	r2, [r3, #8]
  };
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	4618      	mov	r0, r3
 8004368:	3710      	adds	r7, #16
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	0800f440 	.word	0x0800f440

08004374 <_ZN3ros10SubscriberIN8std_msgs5Int64EvEC1EPKcPFvRKS2_Ei>:
  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]
 8004380:	603b      	str	r3, [r7, #0]
    endpoint_(endpoint)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	4618      	mov	r0, r3
 8004386:	f7ff ffc1 	bl	800430c <_ZN3ros11Subscriber_C1Ev>
 800438a:	4a0b      	ldr	r2, [pc, #44]	; (80043b8 <_ZN3ros10SubscriberIN8std_msgs5Int64EvEC1EPKcPFvRKS2_Ei+0x44>)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	601a      	str	r2, [r3, #0]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	3310      	adds	r3, #16
 8004394:	4618      	mov	r0, r3
 8004396:	f7fe fed1 	bl	800313c <_ZN8std_msgs5Int64C1Ev>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	621a      	str	r2, [r3, #32]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	683a      	ldr	r2, [r7, #0]
 80043a4:	625a      	str	r2, [r3, #36]	; 0x24
    topic_ = topic_name;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	68ba      	ldr	r2, [r7, #8]
 80043aa:	609a      	str	r2, [r3, #8]
  };
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	4618      	mov	r0, r3
 80043b0:	3710      	adds	r7, #16
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop
 80043b8:	0800f428 	.word	0x0800f428

080043bc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>:

  Hardware* getHardware()
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  {
    return &hardware_;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	3304      	adds	r3, #4
  }
 80043c8:	4618      	mov	r0, r3
 80043ca:	370c      	adds	r7, #12
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr

080043d4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:

  /* Start serial, initialize buffers */
  void initNode()
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	3304      	adds	r3, #4
 80043e0:	4618      	mov	r0, r3
 80043e2:	f7fe fda5 	bl	8002f30 <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043ec:	461a      	mov	r2, r3
 80043ee:	2300      	movs	r3, #0
 80043f0:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
    bytes_ = 0;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043fa:	461a      	mov	r2, r3
 80043fc:	2300      	movs	r3, #0
 80043fe:	f8c2 34f0 	str.w	r3, [r2, #1264]	; 0x4f0
    index_ = 0;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004408:	461a      	mov	r2, r3
 800440a:	2300      	movs	r3, #0
 800440c:	f8c2 34f8 	str.w	r3, [r2, #1272]	; 0x4f8
    topic_ = 0;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004416:	461a      	mov	r2, r3
 8004418:	2300      	movs	r3, #0
 800441a:	f8c2 34f4 	str.w	r3, [r2, #1268]	; 0x4f4
  };
 800441e:	bf00      	nop
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_>:
    return false;
  }

  /* Register a new subscriber */
  template<typename SubscriberT>
  bool subscribe(SubscriberT& s)
 8004426:	b480      	push	{r7}
 8004428:	b085      	sub	sp, #20
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]
 800442e:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8004430:	2300      	movs	r3, #0
 8004432:	60fb      	str	r3, [r7, #12]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2b18      	cmp	r3, #24
 8004438:	dc19      	bgt.n	800446e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0x48>
    {
      if (subscribers[i] == 0) // empty slot
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	68fa      	ldr	r2, [r7, #12]
 800443e:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004442:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d10d      	bne.n	8004466 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0x40>
      {
        subscribers[i] = static_cast<Subscriber_*>(&s);
 800444a:	6839      	ldr	r1, [r7, #0]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	68fa      	ldr	r2, [r7, #12]
 8004450:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004454:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        s.id_ = i + 100;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f103 0264 	add.w	r2, r3, #100	; 0x64
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	605a      	str	r2, [r3, #4]
        return true;
 8004462:	2301      	movs	r3, #1
 8004464:	e004      	b.n	8004470 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0x4a>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	3301      	adds	r3, #1
 800446a:	60fb      	str	r3, [r7, #12]
 800446c:	e7e2      	b.n	8004434 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0xe>
      }
    }
    return false;
 800446e:	2300      	movs	r3, #0
  }
 8004470:	4618      	mov	r0, r3
 8004472:	3714      	adds	r7, #20
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr

0800447c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs5Int64EvEEEEbRT_>:
  bool subscribe(SubscriberT& s)
 800447c:	b480      	push	{r7}
 800447e:	b085      	sub	sp, #20
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8004486:	2300      	movs	r3, #0
 8004488:	60fb      	str	r3, [r7, #12]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2b18      	cmp	r3, #24
 800448e:	dc19      	bgt.n	80044c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs5Int64EvEEEEbRT_+0x48>
      if (subscribers[i] == 0) // empty slot
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d10d      	bne.n	80044bc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs5Int64EvEEEEbRT_+0x40>
        subscribers[i] = static_cast<Subscriber_*>(&s);
 80044a0:	6839      	ldr	r1, [r7, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	68fa      	ldr	r2, [r7, #12]
 80044a6:	f202 5222 	addw	r2, r2, #1314	; 0x522
 80044aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        s.id_ = i + 100;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f103 0264 	add.w	r2, r3, #100	; 0x64
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	605a      	str	r2, [r3, #4]
        return true;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e004      	b.n	80044c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs5Int64EvEEEEbRT_+0x4a>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	3301      	adds	r3, #1
 80044c0:	60fb      	str	r3, [r7, #12]
 80044c2:	e7e2      	b.n	800448a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs5Int64EvEEEEbRT_+0xe>
    return false;
 80044c4:	2300      	movs	r3, #0
  }
 80044c6:	4618      	mov	r0, r3
 80044c8:	3714      	adds	r7, #20
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr

080044d2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  bool advertise(Publisher & p)
 80044d2:	b480      	push	{r7}
 80044d4:	b085      	sub	sp, #20
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	6078      	str	r0, [r7, #4]
 80044da:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 80044dc:	2300      	movs	r3, #0
 80044de:	60fb      	str	r3, [r7, #12]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2b18      	cmp	r3, #24
 80044e4:	dc1e      	bgt.n	8004524 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x52>
      if (publishers[i] == 0) // empty slot
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	4413      	add	r3, r2
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d111      	bne.n	800451c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x4a>
        publishers[i] = &p;
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	4413      	add	r3, r2
 8004504:	683a      	ldr	r2, [r7, #0]
 8004506:	605a      	str	r2, [r3, #4]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	60da      	str	r2, [r3, #12]
        return true;
 8004518:	2301      	movs	r3, #1
 800451a:	e004      	b.n	8004526 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x54>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	3301      	adds	r3, #1
 8004520:	60fb      	str	r3, [r7, #12]
 8004522:	e7dd      	b.n	80044e0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0xe>
    return false;
 8004524:	2300      	movs	r3, #0
  }
 8004526:	4618      	mov	r0, r3
 8004528:	3714      	adds	r7, #20
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr

08004532 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce()
 8004532:	b580      	push	{r7, lr}
 8004534:	b084      	sub	sp, #16
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	3304      	adds	r3, #4
 800453e:	4618      	mov	r0, r3
 8004540:	f7fe fdf0 	bl	8003124 <_ZN13STM32Hardware4timeEv>
 8004544:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800454c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8004550:	68fa      	ldr	r2, [r7, #12]
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8004558:	4293      	cmp	r3, r2
 800455a:	d905      	bls.n	8004568 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x36>
      configured_ = false;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004562:	2200      	movs	r2, #0
 8004564:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
    if (mode_ != MODE_FIRST_FF)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800456e:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00e      	beq.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      if (c_time > last_msg_timeout_time)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800457c:	f8d3 350c 	ldr.w	r3, [r3, #1292]	; 0x50c
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	429a      	cmp	r2, r3
 8004584:	d906      	bls.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
        mode_ = MODE_FIRST_FF;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800458c:	461a      	mov	r2, r3
 800458e:	2300      	movs	r3, #0
 8004590:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
      if (spin_timeout_ > 0)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d015      	beq.n	80045cc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x9a>
        if ((hardware_.time() - c_time) > spin_timeout_)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	3304      	adds	r3, #4
 80045a4:	4618      	mov	r0, r3
 80045a6:	f7fe fdbd 	bl	8003124 <_ZN13STM32Hardware4timeEv>
 80045aa:	4602      	mov	r2, r0
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	1ad2      	subs	r2, r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80045b6:	6a1b      	ldr	r3, [r3, #32]
 80045b8:	429a      	cmp	r2, r3
 80045ba:	bf8c      	ite	hi
 80045bc:	2301      	movhi	r3, #1
 80045be:	2300      	movls	r3, #0
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d002      	beq.n	80045cc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x9a>
          return SPIN_TIMEOUT;
 80045c6:	f06f 0301 	mvn.w	r3, #1
 80045ca:	e226      	b.n	8004a1a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4e8>
      int data = hardware_.read();
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	3304      	adds	r3, #4
 80045d0:	4618      	mov	r0, r3
 80045d2:	f7fe fcc9 	bl	8002f68 <_ZN13STM32Hardware4readEv>
 80045d6:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	f2c0 81ff 	blt.w	80049de <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4ac>
      checksum_ += data;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80045e6:	f8d3 24fc 	ldr.w	r2, [r3, #1276]	; 0x4fc
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	4413      	add	r3, r2
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80045f4:	f8c2 34fc 	str.w	r3, [r2, #1276]	; 0x4fc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80045fe:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8004602:	2b07      	cmp	r3, #7
 8004604:	d12d      	bne.n	8004662 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x130>
        message_in[index_++] = data;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800460c:	f8d3 34f8 	ldr.w	r3, [r3, #1272]	; 0x4f8
 8004610:	1c5a      	adds	r2, r3, #1
 8004612:	6879      	ldr	r1, [r7, #4]
 8004614:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 8004618:	f8c1 24f8 	str.w	r2, [r1, #1272]	; 0x4f8
 800461c:	68ba      	ldr	r2, [r7, #8]
 800461e:	b2d1      	uxtb	r1, r2
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	441a      	add	r2, r3
 8004624:	f241 0324 	movw	r3, #4132	; 0x1024
 8004628:	4413      	add	r3, r2
 800462a:	460a      	mov	r2, r1
 800462c:	701a      	strb	r2, [r3, #0]
        bytes_--;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004634:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8004638:	3b01      	subs	r3, #1
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004640:	f8c2 34f0 	str.w	r3, [r2, #1264]	; 0x4f0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800464a:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d1a0      	bne.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          mode_ = MODE_MSG_CHECKSUM;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004658:	461a      	mov	r2, r3
 800465a:	2308      	movs	r3, #8
 800465c:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 8004660:	e798      	b.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_FIRST_FF)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004668:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 800466c:	2b00      	cmp	r3, #0
 800466e:	d130      	bne.n	80046d2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1a0>
        if (data == 0xff)
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	2bff      	cmp	r3, #255	; 0xff
 8004674:	d112      	bne.n	800469c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x16a>
          mode_++;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800467c:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8004680:	3301      	adds	r3, #1
 8004682:	687a      	ldr	r2, [r7, #4]
 8004684:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004688:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	3314      	adds	r3, #20
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004696:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
 800469a:	e77b      	b.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	3304      	adds	r3, #4
 80046a0:	4618      	mov	r0, r3
 80046a2:	f7fe fd3f 	bl	8003124 <_ZN13STM32Hardware4timeEv>
 80046a6:	4602      	mov	r2, r0
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	1ad3      	subs	r3, r2, r3
 80046ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80046b0:	4293      	cmp	r3, r2
 80046b2:	bf8c      	ite	hi
 80046b4:	2301      	movhi	r3, #1
 80046b6:	2300      	movls	r3, #0
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	f43f af6a 	beq.w	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          configured_ = false;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
          return SPIN_TIMEOUT;
 80046cc:	f06f 0301 	mvn.w	r3, #1
 80046d0:	e1a3      	b.n	8004a1a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4e8>
      else if (mode_ == MODE_PROTOCOL_VER)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046d8:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d121      	bne.n	8004724 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1f2>
        if (data == PROTOCOL_VER)
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	2bfe      	cmp	r3, #254	; 0xfe
 80046e4:	d10b      	bne.n	80046fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1cc>
          mode_++;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046ec:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80046f0:	3301      	adds	r3, #1
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80046f8:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 80046fc:	e74a      	b.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          mode_ = MODE_FIRST_FF;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004704:	461a      	mov	r2, r3
 8004706:	2300      	movs	r3, #0
 8004708:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
          if (configured_ == false)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004712:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8004716:	2b00      	cmp	r3, #0
 8004718:	f47f af3c 	bne.w	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
            requestSyncTime();  /* send a msg back showing our protocol version */
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f000 f980 	bl	8004a22 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 8004722:	e737      	b.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800472a:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 800472e:	2b02      	cmp	r3, #2
 8004730:	d120      	bne.n	8004774 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x242>
        bytes_ = data;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004738:	461a      	mov	r2, r3
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	f8c2 34f0 	str.w	r3, [r2, #1264]	; 0x4f0
        index_ = 0;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004746:	461a      	mov	r2, r3
 8004748:	2300      	movs	r3, #0
 800474a:	f8c2 34f8 	str.w	r3, [r2, #1272]	; 0x4f8
        mode_++;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004754:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8004758:	3301      	adds	r3, #1
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004760:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
        checksum_ = data;               /* first byte for calculating size checksum */
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800476a:	461a      	mov	r2, r3
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	f8c2 34fc 	str.w	r3, [r2, #1276]	; 0x4fc
 8004772:	e70f      	b.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800477a:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 800477e:	2b03      	cmp	r3, #3
 8004780:	d118      	bne.n	80047b4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x282>
        bytes_ += data << 8;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004788:	f8d3 24f0 	ldr.w	r2, [r3, #1264]	; 0x4f0
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	021b      	lsls	r3, r3, #8
 8004790:	4413      	add	r3, r2
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004798:	f8c2 34f0 	str.w	r3, [r2, #1264]	; 0x4f0
        mode_++;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047a2:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80047a6:	3301      	adds	r3, #1
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80047ae:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 80047b2:	e6ef      	b.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047ba:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80047be:	2b04      	cmp	r3, #4
 80047c0:	d11f      	bne.n	8004802 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2d0>
        if ((checksum_ % 256) == 255)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047c8:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80047cc:	425a      	negs	r2, r3
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	b2d2      	uxtb	r2, r2
 80047d2:	bf58      	it	pl
 80047d4:	4253      	negpl	r3, r2
 80047d6:	2bff      	cmp	r3, #255	; 0xff
 80047d8:	d10b      	bne.n	80047f2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2c0>
          mode_++;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047e0:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80047e4:	3301      	adds	r3, #1
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80047ec:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 80047f0:	e6d0      	b.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047f8:	461a      	mov	r2, r3
 80047fa:	2300      	movs	r3, #0
 80047fc:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 8004800:	e6c8      	b.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004808:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 800480c:	2b05      	cmp	r3, #5
 800480e:	d119      	bne.n	8004844 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x312>
        topic_ = data;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004816:	461a      	mov	r2, r3
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	f8c2 34f4 	str.w	r3, [r2, #1268]	; 0x4f4
        mode_++;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004824:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8004828:	3301      	adds	r3, #1
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004830:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
        checksum_ = data;               /* first byte included in checksum */
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800483a:	461a      	mov	r2, r3
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	f8c2 34fc 	str.w	r3, [r2, #1276]	; 0x4fc
 8004842:	e6a7      	b.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800484a:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 800484e:	2b06      	cmp	r3, #6
 8004850:	d123      	bne.n	800489a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x368>
        topic_ += data << 8;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004858:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	021b      	lsls	r3, r3, #8
 8004860:	4413      	add	r3, r2
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004868:	f8c2 34f4 	str.w	r3, [r2, #1268]	; 0x4f4
        mode_ = MODE_MESSAGE;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004872:	461a      	mov	r2, r3
 8004874:	2307      	movs	r3, #7
 8004876:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
        if (bytes_ == 0)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004880:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8004884:	2b00      	cmp	r3, #0
 8004886:	f47f ae85 	bne.w	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          mode_ = MODE_MSG_CHECKSUM;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004890:	461a      	mov	r2, r3
 8004892:	2308      	movs	r3, #8
 8004894:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 8004898:	e67c      	b.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048a0:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80048a4:	2b08      	cmp	r3, #8
 80048a6:	f47f ae75 	bne.w	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
        mode_ = MODE_FIRST_FF;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048b0:	461a      	mov	r2, r3
 80048b2:	2300      	movs	r3, #0
 80048b4:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
        if ((checksum_ % 256) == 255)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048be:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80048c2:	425a      	negs	r2, r3
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	b2d2      	uxtb	r2, r2
 80048c8:	bf58      	it	pl
 80048ca:	4253      	negpl	r3, r2
 80048cc:	2bff      	cmp	r3, #255	; 0xff
 80048ce:	f47f ae61 	bne.w	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048d8:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d116      	bne.n	800490e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3dc>
            requestSyncTime();
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f000 f89e 	bl	8004a22 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 f8ba 	bl	8004a60 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048f2:	461a      	mov	r2, r3
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
            last_sync_receive_time = c_time;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004900:	461a      	mov	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
            return SPIN_ERR;
 8004908:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800490c:	e085      	b.n	8004a1a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4e8>
          else if (topic_ == TopicInfo::ID_TIME)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004914:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8004918:	2b0a      	cmp	r3, #10
 800491a:	d108      	bne.n	800492e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3fc>
            syncTime(message_in);
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	f241 0324 	movw	r3, #4132	; 0x1024
 8004922:	4413      	add	r3, r2
 8004924:	4619      	mov	r1, r3
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f000 f97c 	bl	8004c24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 800492c:	e632      	b.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004934:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8004938:	2b06      	cmp	r3, #6
 800493a:	d112      	bne.n	8004962 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x430>
            req_param_resp.deserialize(message_in);
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	f241 5314 	movw	r3, #5396	; 0x1514
 8004942:	4413      	add	r3, r2
 8004944:	6879      	ldr	r1, [r7, #4]
 8004946:	f241 0224 	movw	r2, #4132	; 0x1024
 800494a:	440a      	add	r2, r1
 800494c:	4611      	mov	r1, r2
 800494e:	4618      	mov	r0, r3
 8004950:	f7fe f85b 	bl	8002a0a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_recieved = true;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800495a:	2201      	movs	r2, #1
 800495c:	f883 2510 	strb.w	r2, [r3, #1296]	; 0x510
 8004960:	e618      	b.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004968:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 800496c:	2b0b      	cmp	r3, #11
 800496e:	d106      	bne.n	800497e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x44c>
            configured_ = false;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004976:	2200      	movs	r2, #0
 8004978:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
 800497c:	e60a      	b.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
            if (subscribers[topic_ - 100])
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004984:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8004988:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004992:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004996:	2b00      	cmp	r3, #0
 8004998:	f43f adfc 	beq.w	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
              subscribers[topic_ - 100]->callback(message_in);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049a2:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80049a6:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f202 5222 	addw	r2, r2, #1314	; 0x522
 80049b0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049ba:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80049be:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f202 5222 	addw	r2, r2, #1314	; 0x522
 80049c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	6879      	ldr	r1, [r7, #4]
 80049d2:	f241 0324 	movw	r3, #4132	; 0x1024
 80049d6:	440b      	add	r3, r1
 80049d8:	4619      	mov	r1, r3
 80049da:	4790      	blx	r2
    while (true)
 80049dc:	e5da      	b.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
        break;
 80049de:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049e6:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d014      	beq.n	8004a18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4e6>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049f4:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 80049f8:	68fa      	ldr	r2, [r7, #12]
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d909      	bls.n	8004a18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4e6>
      requestSyncTime();
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f000 f80c 	bl	8004a22 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a10:	461a      	mov	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    return SPIN_OK;
 8004a18:	2300      	movs	r3, #0
  }
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3710      	adds	r7, #16
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}

08004a22 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 8004a22:	b580      	push	{r7, lr}
 8004a24:	b086      	sub	sp, #24
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 8004a2a:	f107 030c 	add.w	r3, r7, #12
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f7fd fb52 	bl	80020d8 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f107 020c 	add.w	r2, r7, #12
 8004a3e:	210a      	movs	r1, #10
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	4798      	blx	r3
    rt_time = hardware_.time();
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	3304      	adds	r3, #4
 8004a48:	4618      	mov	r0, r3
 8004a4a:	f7fe fb6b 	bl	8003124 <_ZN13STM32Hardware4timeEv>
 8004a4e:	4602      	mov	r2, r0
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a56:	615a      	str	r2, [r3, #20]
  }
 8004a58:	bf00      	nop
 8004a5a:	3718      	adds	r7, #24
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}

08004a60 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
      }
    }
    return false;
  }

  void negotiateTopics()
 8004a60:	b590      	push	{r4, r7, lr}
 8004a62:	b08b      	sub	sp, #44	; 0x2c
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8004a68:	f107 030c 	add.w	r3, r7, #12
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f7fd fc23 	bl	80022b8 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8004a72:	2300      	movs	r3, #0
 8004a74:	627b      	str	r3, [r7, #36]	; 0x24
 8004a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a78:	2b18      	cmp	r3, #24
 8004a7a:	dc63      	bgt.n	8004b44 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe4>
    {
      if (publishers[i] != 0) // non-empty slot
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a80:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	4413      	add	r3, r2
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d056      	beq.n	8004b3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xdc>
      {
        ti.topic_id = publishers[i]->id_;
 8004a8e:	687a      	ldr	r2, [r7, #4]
 8004a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a92:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	4413      	add	r3, r2
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa6:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	4413      	add	r3, r2
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 8004ab4:	687a      	ldr	r2, [r7, #4]
 8004ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab8:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	4413      	add	r3, r2
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	6859      	ldr	r1, [r3, #4]
 8004ac4:	687a      	ldr	r2, [r7, #4]
 8004ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac8:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	4413      	add	r3, r2
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	3308      	adds	r3, #8
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4608      	mov	r0, r1
 8004adc:	4798      	blx	r3
 8004ade:	4603      	mov	r3, r0
 8004ae0:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae6:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	4413      	add	r3, r2
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	6859      	ldr	r1, [r3, #4]
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af6:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	4413      	add	r3, r2
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	330c      	adds	r3, #12
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4608      	mov	r0, r1
 8004b0a:	4798      	blx	r3
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 8004b10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b14:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681c      	ldr	r4, [r3, #0]
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b20:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8004b24:	009b      	lsls	r3, r3, #2
 8004b26:	4413      	add	r3, r2
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7fe f925 	bl	8002d7a <_ZN3ros9Publisher15getEndpointTypeEv>
 8004b30:	4601      	mov	r1, r0
 8004b32:	f107 030c 	add.w	r3, r7, #12
 8004b36:	461a      	mov	r2, r3
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8004b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b3e:	3301      	adds	r3, #1
 8004b40:	627b      	str	r3, [r7, #36]	; 0x24
 8004b42:	e798      	b.n	8004a76 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x16>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8004b44:	2300      	movs	r3, #0
 8004b46:	627b      	str	r3, [r7, #36]	; 0x24
 8004b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4a:	2b18      	cmp	r3, #24
 8004b4c:	dc5f      	bgt.n	8004c0e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1ae>
    {
      if (subscribers[i] != 0) // non-empty slot
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b52:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004b56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d053      	beq.n	8004c06 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a6>
      {
        ti.topic_id = subscribers[i]->id_;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b62:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004b66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	b29b      	uxth	r3, r3
 8004b6e:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b74:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004b78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b84:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004b88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b90:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004b94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	3308      	adds	r3, #8
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4608      	mov	r0, r1
 8004ba0:	4798      	blx	r3
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004baa:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004bae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bb6:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004bba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	330c      	adds	r3, #12
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4608      	mov	r0, r1
 8004bc6:	4798      	blx	r3
 8004bc8:	4603      	mov	r3, r0
 8004bca:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8004bcc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004bd0:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681c      	ldr	r4, [r3, #0]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bdc:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004be0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004be8:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004bec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	3304      	adds	r3, #4
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4608      	mov	r0, r1
 8004bf8:	4798      	blx	r3
 8004bfa:	4601      	mov	r1, r0
 8004bfc:	f107 030c 	add.w	r3, r7, #12
 8004c00:	461a      	mov	r2, r3
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8004c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c08:	3301      	adds	r3, #1
 8004c0a:	627b      	str	r3, [r7, #36]	; 0x24
 8004c0c:	e79c      	b.n	8004b48 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe8>
      }
    }
    configured_ = true;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c14:	2201      	movs	r2, #1
 8004c16:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
  }
 8004c1a:	bf00      	nop
 8004c1c:	372c      	adds	r7, #44	; 0x2c
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd90      	pop	{r4, r7, pc}
	...

08004c24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b086      	sub	sp, #24
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 8004c2e:	f107 0308 	add.w	r3, r7, #8
 8004c32:	4618      	mov	r0, r3
 8004c34:	f7fd fa50 	bl	80020d8 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	3304      	adds	r3, #4
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f7fe fa71 	bl	8003124 <_ZN13STM32Hardware4timeEv>
 8004c42:	4602      	mov	r2, r0
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c4a:	695b      	ldr	r3, [r3, #20]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 8004c50:	f107 0308 	add.w	r3, r7, #8
 8004c54:	6839      	ldr	r1, [r7, #0]
 8004c56:	4618      	mov	r0, r3
 8004c58:	f7fd faae 	bl	80021b8 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	4915      	ldr	r1, [pc, #84]	; (8004cb8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 8004c62:	fba1 1303 	umull	r1, r3, r1, r3
 8004c66:	099b      	lsrs	r3, r3, #6
 8004c68:	4413      	add	r3, r2
 8004c6a:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8004c6c:	6939      	ldr	r1, [r7, #16]
 8004c6e:	697a      	ldr	r2, [r7, #20]
 8004c70:	4b11      	ldr	r3, [pc, #68]	; (8004cb8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 8004c72:	fba3 0302 	umull	r0, r3, r3, r2
 8004c76:	099b      	lsrs	r3, r3, #6
 8004c78:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004c7c:	fb00 f303 	mul.w	r3, r0, r3
 8004c80:	1ad3      	subs	r3, r2, r3
 8004c82:	4a0e      	ldr	r2, [pc, #56]	; (8004cbc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x98>)
 8004c84:	fb02 f303 	mul.w	r3, r2, r3
 8004c88:	440b      	add	r3, r1
 8004c8a:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8004c8c:	f107 0308 	add.w	r3, r7, #8
 8004c90:	3304      	adds	r3, #4
 8004c92:	4619      	mov	r1, r3
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f000 f8bf 	bl	8004e18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	3304      	adds	r3, #4
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f7fe fa40 	bl	8003124 <_ZN13STM32Hardware4timeEv>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004cac:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
  }
 8004cb0:	bf00      	nop
 8004cb2:	3718      	adds	r7, #24
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	10624dd3 	.word	0x10624dd3
 8004cbc:	000f4240 	.word	0x000f4240

08004cc0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg)
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b088      	sub	sp, #32
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	2b63      	cmp	r3, #99	; 0x63
 8004cd0:	dd0b      	ble.n	8004cea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x2a>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004cd8:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8004cdc:	f083 0301 	eor.w	r3, r3, #1
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d001      	beq.n	8004cea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x2a>
      return 0;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	e090      	b.n	8004e0c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x14c>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	68f9      	ldr	r1, [r7, #12]
 8004cf2:	f241 2324 	movw	r3, #4644	; 0x1224
 8004cf6:	440b      	add	r3, r1
 8004cf8:	3307      	adds	r3, #7
 8004cfa:	4619      	mov	r1, r3
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	4790      	blx	r2
 8004d00:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004d08:	22ff      	movs	r2, #255	; 0xff
 8004d0a:	f883 2224 	strb.w	r2, [r3, #548]	; 0x224
    message_out[1] = PROTOCOL_VER;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004d14:	22fe      	movs	r2, #254	; 0xfe
 8004d16:	f883 2225 	strb.w	r2, [r3, #549]	; 0x225
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	b2da      	uxtb	r2, r3
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004d24:	f883 2226 	strb.w	r2, [r3, #550]	; 0x226
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	0a1b      	lsrs	r3, r3, #8
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	b2da      	uxtb	r2, r3
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004d38:	f883 2227 	strb.w	r2, [r3, #551]	; 0x227
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004d42:	f893 2226 	ldrb.w	r2, [r3, #550]	; 0x226
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004d4c:	f893 3227 	ldrb.w	r3, [r3, #551]	; 0x227
 8004d50:	4413      	add	r3, r2
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	43db      	mvns	r3, r3
 8004d56:	b2da      	uxtb	r2, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004d5e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	b2da      	uxtb	r2, r3
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004d6c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	b21b      	sxth	r3, r3
 8004d74:	121b      	asrs	r3, r3, #8
 8004d76:	b21b      	sxth	r3, r3
 8004d78:	b2da      	uxtb	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004d80:	f883 222a 	strb.w	r2, [r3, #554]	; 0x22a

    /* calculate checksum */
    int chk = 0;
 8004d84:	2300      	movs	r3, #0
 8004d86:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8004d88:	2305      	movs	r3, #5
 8004d8a:	61bb      	str	r3, [r7, #24]
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	3306      	adds	r3, #6
 8004d90:	69ba      	ldr	r2, [r7, #24]
 8004d92:	429a      	cmp	r2, r3
 8004d94:	dc0e      	bgt.n	8004db4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xf4>
      chk += message_out[i];
 8004d96:	68fa      	ldr	r2, [r7, #12]
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	441a      	add	r2, r3
 8004d9c:	f241 2324 	movw	r3, #4644	; 0x1224
 8004da0:	4413      	add	r3, r2
 8004da2:	781b      	ldrb	r3, [r3, #0]
 8004da4:	461a      	mov	r2, r3
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	4413      	add	r3, r2
 8004daa:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8004dac:	69bb      	ldr	r3, [r7, #24]
 8004dae:	3301      	adds	r3, #1
 8004db0:	61bb      	str	r3, [r7, #24]
 8004db2:	e7eb      	b.n	8004d8c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xcc>
    l += 7;
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	3307      	adds	r3, #7
 8004db8:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	425a      	negs	r2, r3
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	b2d2      	uxtb	r2, r2
 8004dc2:	bf58      	it	pl
 8004dc4:	4253      	negpl	r3, r2
 8004dc6:	b2da      	uxtb	r2, r3
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	1c59      	adds	r1, r3, #1
 8004dcc:	6179      	str	r1, [r7, #20]
 8004dce:	43d2      	mvns	r2, r2
 8004dd0:	b2d1      	uxtb	r1, r2
 8004dd2:	68fa      	ldr	r2, [r7, #12]
 8004dd4:	441a      	add	r2, r3
 8004dd6:	f241 2324 	movw	r3, #4644	; 0x1224
 8004dda:	4413      	add	r3, r2
 8004ddc:	460a      	mov	r2, r1
 8004dde:	701a      	strb	r2, [r3, #0]

    if (l <= OUTPUT_SIZE)
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004de6:	dc0b      	bgt.n	8004e00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x140>
    {
      hardware_.write(message_out, l);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	1d18      	adds	r0, r3, #4
 8004dec:	68fa      	ldr	r2, [r7, #12]
 8004dee:	f241 2324 	movw	r3, #4644	; 0x1224
 8004df2:	4413      	add	r3, r2
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	4619      	mov	r1, r3
 8004df8:	f7fe f94a 	bl	8003090 <_ZN13STM32Hardware5writeEPhi>
      return l;
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	e005      	b.n	8004e0c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x14c>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 8004e00:	4904      	ldr	r1, [pc, #16]	; (8004e14 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x154>)
 8004e02:	68f8      	ldr	r0, [r7, #12]
 8004e04:	f000 f84c 	bl	8004ea0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 8004e08:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    }
  }
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	3720      	adds	r7, #32
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}
 8004e14:	0800f3a4 	.word	0x0800f3a4

08004e18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>:
  void setNow(Time & new_now)
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	3304      	adds	r3, #4
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7fe f97c 	bl	8003124 <_ZN13STM32Hardware4timeEv>
 8004e2c:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	4917      	ldr	r1, [pc, #92]	; (8004e94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x7c>)
 8004e36:	fba1 1303 	umull	r1, r3, r1, r3
 8004e3a:	099b      	lsrs	r3, r3, #6
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	3b01      	subs	r3, #1
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004e46:	6193      	str	r3, [r2, #24]
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	6859      	ldr	r1, [r3, #4]
 8004e4c:	68fa      	ldr	r2, [r7, #12]
 8004e4e:	4b11      	ldr	r3, [pc, #68]	; (8004e94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x7c>)
 8004e50:	fba3 0302 	umull	r0, r3, r3, r2
 8004e54:	099b      	lsrs	r3, r3, #6
 8004e56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004e5a:	fb00 f303 	mul.w	r3, r0, r3
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	4a0d      	ldr	r2, [pc, #52]	; (8004e98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x80>)
 8004e62:	fb02 f303 	mul.w	r3, r2, r3
 8004e66:	1aca      	subs	r2, r1, r3
 8004e68:	4b0c      	ldr	r3, [pc, #48]	; (8004e9c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x84>)
 8004e6a:	4413      	add	r3, r2
 8004e6c:	687a      	ldr	r2, [r7, #4]
 8004e6e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004e72:	61d3      	str	r3, [r2, #28]
    normalizeSecNSec(sec_offset, nsec_offset);
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	f241 0318 	movw	r3, #4120	; 0x1018
 8004e7a:	4413      	add	r3, r2
 8004e7c:	6879      	ldr	r1, [r7, #4]
 8004e7e:	f241 021c 	movw	r2, #4124	; 0x101c
 8004e82:	440a      	add	r2, r1
 8004e84:	4611      	mov	r1, r2
 8004e86:	4618      	mov	r0, r3
 8004e88:	f7fb fbcc 	bl	8000624 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8004e8c:	bf00      	nop
 8004e8e:	3710      	adds	r7, #16
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}
 8004e94:	10624dd3 	.word	0x10624dd3
 8004e98:	000f4240 	.word	0x000f4240
 8004e9c:	3b9aca00 	.word	0x3b9aca00

08004ea0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b082      	sub	sp, #8
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8004eaa:	683a      	ldr	r2, [r7, #0]
 8004eac:	2103      	movs	r1, #3
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f000 f804 	bl	8004ebc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 8004eb4:	bf00      	nop
 8004eb6:	3708      	adds	r7, #8
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b088      	sub	sp, #32
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	607a      	str	r2, [r7, #4]
 8004ec8:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8004eca:	f107 0314 	add.w	r3, r7, #20
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f7fd fbb6 	bl	8002640 <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 8004ed4:	7afb      	ldrb	r3, [r7, #11]
 8004ed6:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f107 0214 	add.w	r2, r7, #20
 8004ee6:	2107      	movs	r1, #7
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	4798      	blx	r3
  }
 8004eec:	bf00      	nop
 8004eee:	3720      	adds	r7, #32
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <_Z41__static_initialization_and_destruction_0ii>:
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d11c      	bne.n	8004f3e <_Z41__static_initialization_and_destruction_0ii+0x4a>
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d117      	bne.n	8004f3e <_Z41__static_initialization_and_destruction_0ii+0x4a>
geometry_msgs::Twist pub_out_msg;
 8004f0e:	480e      	ldr	r0, [pc, #56]	; (8004f48 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8004f10:	f7fe ffe8 	bl	8003ee4 <_ZN13geometry_msgs5TwistC1Ev>
ros::NodeHandle nh;
 8004f14:	480d      	ldr	r0, [pc, #52]	; (8004f4c <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8004f16:	f7ff f95f 	bl	80041d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
ros::Subscriber<geometry_msgs::Twist> sub_vel("/cmd_vel", sub_vel_cb);
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	4a0c      	ldr	r2, [pc, #48]	; (8004f50 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8004f1e:	490d      	ldr	r1, [pc, #52]	; (8004f54 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8004f20:	480d      	ldr	r0, [pc, #52]	; (8004f58 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8004f22:	f7ff fa03 	bl	800432c <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei>
ros::Publisher pub_vel("/base_speed", &pub_out_msg);
 8004f26:	2300      	movs	r3, #0
 8004f28:	4a07      	ldr	r2, [pc, #28]	; (8004f48 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8004f2a:	490c      	ldr	r1, [pc, #48]	; (8004f5c <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8004f2c:	480c      	ldr	r0, [pc, #48]	; (8004f60 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8004f2e:	f7fd fef9 	bl	8002d24 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Subscriber<std_msgs::Int64> sub("counting", callback);
 8004f32:	2301      	movs	r3, #1
 8004f34:	4a0b      	ldr	r2, [pc, #44]	; (8004f64 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8004f36:	490c      	ldr	r1, [pc, #48]	; (8004f68 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8004f38:	480c      	ldr	r0, [pc, #48]	; (8004f6c <_Z41__static_initialization_and_destruction_0ii+0x78>)
 8004f3a:	f7ff fa1b 	bl	8004374 <_ZN3ros10SubscriberIN8std_msgs5Int64EvEC1EPKcPFvRKS2_Ei>
}
 8004f3e:	bf00      	nop
 8004f40:	3708      	adds	r7, #8
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	240006c0 	.word	0x240006c0
 8004f4c:	24000708 	.word	0x24000708
 8004f50:	08003fed 	.word	0x08003fed
 8004f54:	0800f3e0 	.word	0x0800f3e0
 8004f58:	24001c48 	.word	0x24001c48
 8004f5c:	0800f3ec 	.word	0x0800f3ec
 8004f60:	24001ca8 	.word	0x24001ca8
 8004f64:	08004031 	.word	0x08004031
 8004f68:	0800f3f8 	.word	0x0800f3f8
 8004f6c:	24001cc0 	.word	0x24001cc0

08004f70 <_ZN3ros10SubscriberIN8std_msgs5Int64EvE8callbackEPh>:

  virtual void callback(unsigned char* data)
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	3310      	adds	r3, #16
 8004f7e:	6839      	ldr	r1, [r7, #0]
 8004f80:	4618      	mov	r0, r3
 8004f82:	f7fe f97a 	bl	800327a <_ZN8std_msgs5Int6411deserializeEPh>
    this->cb_(msg);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6a1b      	ldr	r3, [r3, #32]
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	3210      	adds	r2, #16
 8004f8e:	4610      	mov	r0, r2
 8004f90:	4798      	blx	r3
  }
 8004f92:	bf00      	nop
 8004f94:	3708      	adds	r7, #8
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}

08004f9a <_ZN3ros10SubscriberIN8std_msgs5Int64EvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5()
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType()
 8004f9a:	b480      	push	{r7}
 8004f9c:	b083      	sub	sp, #12
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  }
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	370c      	adds	r7, #12
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr

08004fb2 <_ZN3ros10SubscriberIN8std_msgs5Int64EvE10getMsgTypeEv>:
  virtual const char * getMsgType()
 8004fb2:	b580      	push	{r7, lr}
 8004fb4:	b082      	sub	sp, #8
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	3310      	adds	r3, #16
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f7fe fa5e 	bl	8003480 <_ZN8std_msgs5Int647getTypeEv>
 8004fc4:	4603      	mov	r3, r0
  }
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3708      	adds	r7, #8
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}

08004fce <_ZN3ros10SubscriberIN8std_msgs5Int64EvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5()
 8004fce:	b580      	push	{r7, lr}
 8004fd0:	b082      	sub	sp, #8
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	3310      	adds	r3, #16
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7fe fa5e 	bl	800349c <_ZN8std_msgs5Int646getMD5Ev>
 8004fe0:	4603      	mov	r3, r0
  }
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3708      	adds	r7, #8
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}

08004fea <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE8callbackEPh>:
  virtual void callback(unsigned char* data)
 8004fea:	b580      	push	{r7, lr}
 8004fec:	b082      	sub	sp, #8
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
 8004ff2:	6039      	str	r1, [r7, #0]
    msg.deserialize(data);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	3310      	adds	r3, #16
 8004ff8:	6839      	ldr	r1, [r7, #0]
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f7fe ffb4 	bl	8003f68 <_ZN13geometry_msgs5Twist11deserializeEPh>
    this->cb_(msg);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	3210      	adds	r2, #16
 8005008:	4610      	mov	r0, r2
 800500a:	4798      	blx	r3
  }
 800500c:	bf00      	nop
 800500e:	3708      	adds	r7, #8
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE15getEndpointTypeEv>:
  virtual int getEndpointType()
 8005014:	b480      	push	{r7}
 8005016:	b083      	sub	sp, #12
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
    return endpoint_;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
  }
 8005020:	4618      	mov	r0, r3
 8005022:	370c      	adds	r7, #12
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE10getMsgTypeEv>:
  virtual const char * getMsgType()
 800502c:	b580      	push	{r7, lr}
 800502e:	b082      	sub	sp, #8
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	3310      	adds	r3, #16
 8005038:	4618      	mov	r0, r3
 800503a:	f7fe ffbb 	bl	8003fb4 <_ZN13geometry_msgs5Twist7getTypeEv>
 800503e:	4603      	mov	r3, r0
  }
 8005040:	4618      	mov	r0, r3
 8005042:	3708      	adds	r7, #8
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}

08005048 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5()
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	3310      	adds	r3, #16
 8005054:	4618      	mov	r0, r3
 8005056:	f7fe ffbb 	bl	8003fd0 <_ZN13geometry_msgs5Twist6getMD5Ev>
 800505a:	4603      	mov	r3, r0
  }
 800505c:	4618      	mov	r0, r3
 800505e:	3708      	adds	r7, #8
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}

08005064 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected()
 8005064:	b480      	push	{r7}
 8005066:	b083      	sub	sp, #12
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
    return configured_;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005072:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
  };
 8005076:	4618      	mov	r0, r3
 8005078:	370c      	adds	r7, #12
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr

08005082 <_GLOBAL__sub_I_pub_out_msg>:
 8005082:	b580      	push	{r7, lr}
 8005084:	af00      	add	r7, sp, #0
 8005086:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800508a:	2001      	movs	r0, #1
 800508c:	f7ff ff32 	bl	8004ef4 <_Z41__static_initialization_and_destruction_0ii>
 8005090:	bd80      	pop	{r7, pc}
	...

08005094 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b082      	sub	sp, #8
 8005098:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800509a:	4b0d      	ldr	r3, [pc, #52]	; (80050d0 <HAL_MspInit+0x3c>)
 800509c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80050a0:	4a0b      	ldr	r2, [pc, #44]	; (80050d0 <HAL_MspInit+0x3c>)
 80050a2:	f043 0302 	orr.w	r3, r3, #2
 80050a6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80050aa:	4b09      	ldr	r3, [pc, #36]	; (80050d0 <HAL_MspInit+0x3c>)
 80050ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80050b0:	f003 0302 	and.w	r3, r3, #2
 80050b4:	607b      	str	r3, [r7, #4]
 80050b6:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80050b8:	2200      	movs	r2, #0
 80050ba:	2100      	movs	r1, #0
 80050bc:	2005      	movs	r0, #5
 80050be:	f000 fe20 	bl	8005d02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80050c2:	2005      	movs	r0, #5
 80050c4:	f000 fe37 	bl	8005d36 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80050c8:	bf00      	nop
 80050ca:	3708      	adds	r7, #8
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	58024400 	.word	0x58024400

080050d4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b087      	sub	sp, #28
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a2b      	ldr	r2, [pc, #172]	; (8005190 <HAL_TIM_PWM_MspInit+0xbc>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d10f      	bne.n	8005106 <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80050e6:	4b2b      	ldr	r3, [pc, #172]	; (8005194 <HAL_TIM_PWM_MspInit+0xc0>)
 80050e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80050ec:	4a29      	ldr	r2, [pc, #164]	; (8005194 <HAL_TIM_PWM_MspInit+0xc0>)
 80050ee:	f043 0301 	orr.w	r3, r3, #1
 80050f2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80050f6:	4b27      	ldr	r3, [pc, #156]	; (8005194 <HAL_TIM_PWM_MspInit+0xc0>)
 80050f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80050fc:	f003 0301 	and.w	r3, r3, #1
 8005100:	617b      	str	r3, [r7, #20]
 8005102:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8005104:	e03d      	b.n	8005182 <HAL_TIM_PWM_MspInit+0xae>
  else if(htim_pwm->Instance==TIM4)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a23      	ldr	r2, [pc, #140]	; (8005198 <HAL_TIM_PWM_MspInit+0xc4>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d10f      	bne.n	8005130 <HAL_TIM_PWM_MspInit+0x5c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005110:	4b20      	ldr	r3, [pc, #128]	; (8005194 <HAL_TIM_PWM_MspInit+0xc0>)
 8005112:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005116:	4a1f      	ldr	r2, [pc, #124]	; (8005194 <HAL_TIM_PWM_MspInit+0xc0>)
 8005118:	f043 0304 	orr.w	r3, r3, #4
 800511c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005120:	4b1c      	ldr	r3, [pc, #112]	; (8005194 <HAL_TIM_PWM_MspInit+0xc0>)
 8005122:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005126:	f003 0304 	and.w	r3, r3, #4
 800512a:	613b      	str	r3, [r7, #16]
 800512c:	693b      	ldr	r3, [r7, #16]
}
 800512e:	e028      	b.n	8005182 <HAL_TIM_PWM_MspInit+0xae>
  else if(htim_pwm->Instance==TIM5)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a19      	ldr	r2, [pc, #100]	; (800519c <HAL_TIM_PWM_MspInit+0xc8>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d10f      	bne.n	800515a <HAL_TIM_PWM_MspInit+0x86>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800513a:	4b16      	ldr	r3, [pc, #88]	; (8005194 <HAL_TIM_PWM_MspInit+0xc0>)
 800513c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005140:	4a14      	ldr	r2, [pc, #80]	; (8005194 <HAL_TIM_PWM_MspInit+0xc0>)
 8005142:	f043 0308 	orr.w	r3, r3, #8
 8005146:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800514a:	4b12      	ldr	r3, [pc, #72]	; (8005194 <HAL_TIM_PWM_MspInit+0xc0>)
 800514c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005150:	f003 0308 	and.w	r3, r3, #8
 8005154:	60fb      	str	r3, [r7, #12]
 8005156:	68fb      	ldr	r3, [r7, #12]
}
 8005158:	e013      	b.n	8005182 <HAL_TIM_PWM_MspInit+0xae>
  else if(htim_pwm->Instance==TIM15)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a10      	ldr	r2, [pc, #64]	; (80051a0 <HAL_TIM_PWM_MspInit+0xcc>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d10e      	bne.n	8005182 <HAL_TIM_PWM_MspInit+0xae>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8005164:	4b0b      	ldr	r3, [pc, #44]	; (8005194 <HAL_TIM_PWM_MspInit+0xc0>)
 8005166:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800516a:	4a0a      	ldr	r2, [pc, #40]	; (8005194 <HAL_TIM_PWM_MspInit+0xc0>)
 800516c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005170:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8005174:	4b07      	ldr	r3, [pc, #28]	; (8005194 <HAL_TIM_PWM_MspInit+0xc0>)
 8005176:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800517a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800517e:	60bb      	str	r3, [r7, #8]
 8005180:	68bb      	ldr	r3, [r7, #8]
}
 8005182:	bf00      	nop
 8005184:	371c      	adds	r7, #28
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	40010000 	.word	0x40010000
 8005194:	58024400 	.word	0x58024400
 8005198:	40000800 	.word	0x40000800
 800519c:	40000c00 	.word	0x40000c00
 80051a0:	40014000 	.word	0x40014000

080051a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b086      	sub	sp, #24
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051b4:	d117      	bne.n	80051e6 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80051b6:	4b22      	ldr	r3, [pc, #136]	; (8005240 <HAL_TIM_Base_MspInit+0x9c>)
 80051b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80051bc:	4a20      	ldr	r2, [pc, #128]	; (8005240 <HAL_TIM_Base_MspInit+0x9c>)
 80051be:	f043 0301 	orr.w	r3, r3, #1
 80051c2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80051c6:	4b1e      	ldr	r3, [pc, #120]	; (8005240 <HAL_TIM_Base_MspInit+0x9c>)
 80051c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80051cc:	f003 0301 	and.w	r3, r3, #1
 80051d0:	617b      	str	r3, [r7, #20]
 80051d2:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80051d4:	2200      	movs	r2, #0
 80051d6:	2100      	movs	r1, #0
 80051d8:	201c      	movs	r0, #28
 80051da:	f000 fd92 	bl	8005d02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80051de:	201c      	movs	r0, #28
 80051e0:	f000 fda9 	bl	8005d36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80051e4:	e028      	b.n	8005238 <HAL_TIM_Base_MspInit+0x94>
  else if(htim_base->Instance==TIM6)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a16      	ldr	r2, [pc, #88]	; (8005244 <HAL_TIM_Base_MspInit+0xa0>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d10f      	bne.n	8005210 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80051f0:	4b13      	ldr	r3, [pc, #76]	; (8005240 <HAL_TIM_Base_MspInit+0x9c>)
 80051f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80051f6:	4a12      	ldr	r2, [pc, #72]	; (8005240 <HAL_TIM_Base_MspInit+0x9c>)
 80051f8:	f043 0310 	orr.w	r3, r3, #16
 80051fc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005200:	4b0f      	ldr	r3, [pc, #60]	; (8005240 <HAL_TIM_Base_MspInit+0x9c>)
 8005202:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005206:	f003 0310 	and.w	r3, r3, #16
 800520a:	613b      	str	r3, [r7, #16]
 800520c:	693b      	ldr	r3, [r7, #16]
}
 800520e:	e013      	b.n	8005238 <HAL_TIM_Base_MspInit+0x94>
  else if(htim_base->Instance==TIM7)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a0c      	ldr	r2, [pc, #48]	; (8005248 <HAL_TIM_Base_MspInit+0xa4>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d10e      	bne.n	8005238 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800521a:	4b09      	ldr	r3, [pc, #36]	; (8005240 <HAL_TIM_Base_MspInit+0x9c>)
 800521c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005220:	4a07      	ldr	r2, [pc, #28]	; (8005240 <HAL_TIM_Base_MspInit+0x9c>)
 8005222:	f043 0320 	orr.w	r3, r3, #32
 8005226:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800522a:	4b05      	ldr	r3, [pc, #20]	; (8005240 <HAL_TIM_Base_MspInit+0x9c>)
 800522c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005230:	f003 0320 	and.w	r3, r3, #32
 8005234:	60fb      	str	r3, [r7, #12]
 8005236:	68fb      	ldr	r3, [r7, #12]
}
 8005238:	bf00      	nop
 800523a:	3718      	adds	r7, #24
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}
 8005240:	58024400 	.word	0x58024400
 8005244:	40001000 	.word	0x40001000
 8005248:	40001400 	.word	0x40001400

0800524c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b090      	sub	sp, #64	; 0x40
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005254:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005258:	2200      	movs	r2, #0
 800525a:	601a      	str	r2, [r3, #0]
 800525c:	605a      	str	r2, [r3, #4]
 800525e:	609a      	str	r2, [r3, #8]
 8005260:	60da      	str	r2, [r3, #12]
 8005262:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a78      	ldr	r2, [pc, #480]	; (800544c <HAL_TIM_Encoder_MspInit+0x200>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d14d      	bne.n	800530a <HAL_TIM_Encoder_MspInit+0xbe>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800526e:	4b78      	ldr	r3, [pc, #480]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 8005270:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005274:	4a76      	ldr	r2, [pc, #472]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 8005276:	f043 0302 	orr.w	r3, r3, #2
 800527a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800527e:	4b74      	ldr	r3, [pc, #464]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 8005280:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005284:	f003 0302 	and.w	r3, r3, #2
 8005288:	62bb      	str	r3, [r7, #40]	; 0x28
 800528a:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800528c:	4b70      	ldr	r3, [pc, #448]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 800528e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005292:	4a6f      	ldr	r2, [pc, #444]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 8005294:	f043 0301 	orr.w	r3, r3, #1
 8005298:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800529c:	4b6c      	ldr	r3, [pc, #432]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 800529e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80052a2:	f003 0301 	and.w	r3, r3, #1
 80052a6:	627b      	str	r3, [r7, #36]	; 0x24
 80052a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80052aa:	4b69      	ldr	r3, [pc, #420]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 80052ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80052b0:	4a67      	ldr	r2, [pc, #412]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 80052b2:	f043 0302 	orr.w	r3, r3, #2
 80052b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80052ba:	4b65      	ldr	r3, [pc, #404]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 80052bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80052c0:	f003 0302 	and.w	r3, r3, #2
 80052c4:	623b      	str	r3, [r7, #32]
 80052c6:	6a3b      	ldr	r3, [r7, #32]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80052c8:	2340      	movs	r3, #64	; 0x40
 80052ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052cc:	2302      	movs	r3, #2
 80052ce:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052d0:	2300      	movs	r3, #0
 80052d2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052d4:	2300      	movs	r3, #0
 80052d6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80052d8:	2302      	movs	r3, #2
 80052da:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80052e0:	4619      	mov	r1, r3
 80052e2:	485c      	ldr	r0, [pc, #368]	; (8005454 <HAL_TIM_Encoder_MspInit+0x208>)
 80052e4:	f003 fb7c 	bl	80089e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80052e8:	2320      	movs	r3, #32
 80052ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052ec:	2302      	movs	r3, #2
 80052ee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052f0:	2300      	movs	r3, #0
 80052f2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052f4:	2300      	movs	r3, #0
 80052f6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80052f8:	2302      	movs	r3, #2
 80052fa:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005300:	4619      	mov	r1, r3
 8005302:	4855      	ldr	r0, [pc, #340]	; (8005458 <HAL_TIM_Encoder_MspInit+0x20c>)
 8005304:	f003 fb6c 	bl	80089e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM24_MspInit 1 */

  /* USER CODE END TIM24_MspInit 1 */
  }

}
 8005308:	e09b      	b.n	8005442 <HAL_TIM_Encoder_MspInit+0x1f6>
  else if(htim_encoder->Instance==TIM8)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a53      	ldr	r2, [pc, #332]	; (800545c <HAL_TIM_Encoder_MspInit+0x210>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d12e      	bne.n	8005372 <HAL_TIM_Encoder_MspInit+0x126>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005314:	4b4e      	ldr	r3, [pc, #312]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 8005316:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800531a:	4a4d      	ldr	r2, [pc, #308]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 800531c:	f043 0302 	orr.w	r3, r3, #2
 8005320:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8005324:	4b4a      	ldr	r3, [pc, #296]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 8005326:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800532a:	f003 0302 	and.w	r3, r3, #2
 800532e:	61fb      	str	r3, [r7, #28]
 8005330:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005332:	4b47      	ldr	r3, [pc, #284]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 8005334:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005338:	4a45      	ldr	r2, [pc, #276]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 800533a:	f043 0304 	orr.w	r3, r3, #4
 800533e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005342:	4b43      	ldr	r3, [pc, #268]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 8005344:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005348:	f003 0304 	and.w	r3, r3, #4
 800534c:	61bb      	str	r3, [r7, #24]
 800534e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005350:	23c0      	movs	r3, #192	; 0xc0
 8005352:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005354:	2302      	movs	r3, #2
 8005356:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005358:	2300      	movs	r3, #0
 800535a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800535c:	2300      	movs	r3, #0
 800535e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005360:	2303      	movs	r3, #3
 8005362:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005364:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005368:	4619      	mov	r1, r3
 800536a:	483d      	ldr	r0, [pc, #244]	; (8005460 <HAL_TIM_Encoder_MspInit+0x214>)
 800536c:	f003 fb38 	bl	80089e0 <HAL_GPIO_Init>
}
 8005370:	e067      	b.n	8005442 <HAL_TIM_Encoder_MspInit+0x1f6>
  else if(htim_encoder->Instance==TIM23)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a3b      	ldr	r2, [pc, #236]	; (8005464 <HAL_TIM_Encoder_MspInit+0x218>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d12e      	bne.n	80053da <HAL_TIM_Encoder_MspInit+0x18e>
    __HAL_RCC_TIM23_CLK_ENABLE();
 800537c:	4b34      	ldr	r3, [pc, #208]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 800537e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8005382:	4a33      	ldr	r2, [pc, #204]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 8005384:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005388:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 800538c:	4b30      	ldr	r3, [pc, #192]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 800538e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8005392:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005396:	617b      	str	r3, [r7, #20]
 8005398:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800539a:	4b2d      	ldr	r3, [pc, #180]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 800539c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80053a0:	4a2b      	ldr	r2, [pc, #172]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 80053a2:	f043 0320 	orr.w	r3, r3, #32
 80053a6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80053aa:	4b29      	ldr	r3, [pc, #164]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 80053ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80053b0:	f003 0320 	and.w	r3, r3, #32
 80053b4:	613b      	str	r3, [r7, #16]
 80053b6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80053b8:	2303      	movs	r3, #3
 80053ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053bc:	2302      	movs	r3, #2
 80053be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053c0:	2300      	movs	r3, #0
 80053c2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053c4:	2300      	movs	r3, #0
 80053c6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF13_TIM23;
 80053c8:	230d      	movs	r3, #13
 80053ca:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80053cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80053d0:	4619      	mov	r1, r3
 80053d2:	4825      	ldr	r0, [pc, #148]	; (8005468 <HAL_TIM_Encoder_MspInit+0x21c>)
 80053d4:	f003 fb04 	bl	80089e0 <HAL_GPIO_Init>
}
 80053d8:	e033      	b.n	8005442 <HAL_TIM_Encoder_MspInit+0x1f6>
  else if(htim_encoder->Instance==TIM24)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a23      	ldr	r2, [pc, #140]	; (800546c <HAL_TIM_Encoder_MspInit+0x220>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d12e      	bne.n	8005442 <HAL_TIM_Encoder_MspInit+0x1f6>
    __HAL_RCC_TIM24_CLK_ENABLE();
 80053e4:	4b1a      	ldr	r3, [pc, #104]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 80053e6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80053ea:	4a19      	ldr	r2, [pc, #100]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 80053ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80053f0:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80053f4:	4b16      	ldr	r3, [pc, #88]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 80053f6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80053fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053fe:	60fb      	str	r3, [r7, #12]
 8005400:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005402:	4b13      	ldr	r3, [pc, #76]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 8005404:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005408:	4a11      	ldr	r2, [pc, #68]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 800540a:	f043 0320 	orr.w	r3, r3, #32
 800540e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005412:	4b0f      	ldr	r3, [pc, #60]	; (8005450 <HAL_TIM_Encoder_MspInit+0x204>)
 8005414:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005418:	f003 0320 	and.w	r3, r3, #32
 800541c:	60bb      	str	r3, [r7, #8]
 800541e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005420:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8005424:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005426:	2302      	movs	r3, #2
 8005428:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800542a:	2300      	movs	r3, #0
 800542c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800542e:	2300      	movs	r3, #0
 8005430:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM24;
 8005432:	230e      	movs	r3, #14
 8005434:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005436:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800543a:	4619      	mov	r1, r3
 800543c:	480a      	ldr	r0, [pc, #40]	; (8005468 <HAL_TIM_Encoder_MspInit+0x21c>)
 800543e:	f003 facf 	bl	80089e0 <HAL_GPIO_Init>
}
 8005442:	bf00      	nop
 8005444:	3740      	adds	r7, #64	; 0x40
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	40000400 	.word	0x40000400
 8005450:	58024400 	.word	0x58024400
 8005454:	58020000 	.word	0x58020000
 8005458:	58020400 	.word	0x58020400
 800545c:	40010400 	.word	0x40010400
 8005460:	58020800 	.word	0x58020800
 8005464:	4000e000 	.word	0x4000e000
 8005468:	58021400 	.word	0x58021400
 800546c:	4000e400 	.word	0x4000e400

08005470 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b08c      	sub	sp, #48	; 0x30
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005478:	f107 031c 	add.w	r3, r7, #28
 800547c:	2200      	movs	r2, #0
 800547e:	601a      	str	r2, [r3, #0]
 8005480:	605a      	str	r2, [r3, #4]
 8005482:	609a      	str	r2, [r3, #8]
 8005484:	60da      	str	r2, [r3, #12]
 8005486:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a4b      	ldr	r2, [pc, #300]	; (80055bc <HAL_TIM_MspPostInit+0x14c>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d120      	bne.n	80054d4 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005492:	4b4b      	ldr	r3, [pc, #300]	; (80055c0 <HAL_TIM_MspPostInit+0x150>)
 8005494:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005498:	4a49      	ldr	r2, [pc, #292]	; (80055c0 <HAL_TIM_MspPostInit+0x150>)
 800549a:	f043 0310 	orr.w	r3, r3, #16
 800549e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80054a2:	4b47      	ldr	r3, [pc, #284]	; (80055c0 <HAL_TIM_MspPostInit+0x150>)
 80054a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80054a8:	f003 0310 	and.w	r3, r3, #16
 80054ac:	61bb      	str	r3, [r7, #24]
 80054ae:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80054b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80054b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054b6:	2302      	movs	r3, #2
 80054b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054ba:	2300      	movs	r3, #0
 80054bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054be:	2300      	movs	r3, #0
 80054c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80054c2:	2301      	movs	r3, #1
 80054c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80054c6:	f107 031c 	add.w	r3, r7, #28
 80054ca:	4619      	mov	r1, r3
 80054cc:	483d      	ldr	r0, [pc, #244]	; (80055c4 <HAL_TIM_MspPostInit+0x154>)
 80054ce:	f003 fa87 	bl	80089e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80054d2:	e06e      	b.n	80055b2 <HAL_TIM_MspPostInit+0x142>
  else if(htim->Instance==TIM4)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a3b      	ldr	r2, [pc, #236]	; (80055c8 <HAL_TIM_MspPostInit+0x158>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d120      	bne.n	8005520 <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80054de:	4b38      	ldr	r3, [pc, #224]	; (80055c0 <HAL_TIM_MspPostInit+0x150>)
 80054e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80054e4:	4a36      	ldr	r2, [pc, #216]	; (80055c0 <HAL_TIM_MspPostInit+0x150>)
 80054e6:	f043 0308 	orr.w	r3, r3, #8
 80054ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80054ee:	4b34      	ldr	r3, [pc, #208]	; (80055c0 <HAL_TIM_MspPostInit+0x150>)
 80054f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80054f4:	f003 0308 	and.w	r3, r3, #8
 80054f8:	617b      	str	r3, [r7, #20]
 80054fa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80054fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005500:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005502:	2302      	movs	r3, #2
 8005504:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005506:	2300      	movs	r3, #0
 8005508:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800550a:	2300      	movs	r3, #0
 800550c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800550e:	2302      	movs	r3, #2
 8005510:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005512:	f107 031c 	add.w	r3, r7, #28
 8005516:	4619      	mov	r1, r3
 8005518:	482c      	ldr	r0, [pc, #176]	; (80055cc <HAL_TIM_MspPostInit+0x15c>)
 800551a:	f003 fa61 	bl	80089e0 <HAL_GPIO_Init>
}
 800551e:	e048      	b.n	80055b2 <HAL_TIM_MspPostInit+0x142>
  else if(htim->Instance==TIM5)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a2a      	ldr	r2, [pc, #168]	; (80055d0 <HAL_TIM_MspPostInit+0x160>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d11f      	bne.n	800556a <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800552a:	4b25      	ldr	r3, [pc, #148]	; (80055c0 <HAL_TIM_MspPostInit+0x150>)
 800552c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005530:	4a23      	ldr	r2, [pc, #140]	; (80055c0 <HAL_TIM_MspPostInit+0x150>)
 8005532:	f043 0301 	orr.w	r3, r3, #1
 8005536:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800553a:	4b21      	ldr	r3, [pc, #132]	; (80055c0 <HAL_TIM_MspPostInit+0x150>)
 800553c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005540:	f003 0301 	and.w	r3, r3, #1
 8005544:	613b      	str	r3, [r7, #16]
 8005546:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005548:	2301      	movs	r3, #1
 800554a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800554c:	2302      	movs	r3, #2
 800554e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005550:	2300      	movs	r3, #0
 8005552:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005554:	2300      	movs	r3, #0
 8005556:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8005558:	2302      	movs	r3, #2
 800555a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800555c:	f107 031c 	add.w	r3, r7, #28
 8005560:	4619      	mov	r1, r3
 8005562:	481c      	ldr	r0, [pc, #112]	; (80055d4 <HAL_TIM_MspPostInit+0x164>)
 8005564:	f003 fa3c 	bl	80089e0 <HAL_GPIO_Init>
}
 8005568:	e023      	b.n	80055b2 <HAL_TIM_MspPostInit+0x142>
  else if(htim->Instance==TIM15)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a1a      	ldr	r2, [pc, #104]	; (80055d8 <HAL_TIM_MspPostInit+0x168>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d11e      	bne.n	80055b2 <HAL_TIM_MspPostInit+0x142>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005574:	4b12      	ldr	r3, [pc, #72]	; (80055c0 <HAL_TIM_MspPostInit+0x150>)
 8005576:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800557a:	4a11      	ldr	r2, [pc, #68]	; (80055c0 <HAL_TIM_MspPostInit+0x150>)
 800557c:	f043 0310 	orr.w	r3, r3, #16
 8005580:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005584:	4b0e      	ldr	r3, [pc, #56]	; (80055c0 <HAL_TIM_MspPostInit+0x150>)
 8005586:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800558a:	f003 0310 	and.w	r3, r3, #16
 800558e:	60fb      	str	r3, [r7, #12]
 8005590:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005592:	2320      	movs	r3, #32
 8005594:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005596:	2302      	movs	r3, #2
 8005598:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800559a:	2300      	movs	r3, #0
 800559c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800559e:	2300      	movs	r3, #0
 80055a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 80055a2:	2304      	movs	r3, #4
 80055a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80055a6:	f107 031c 	add.w	r3, r7, #28
 80055aa:	4619      	mov	r1, r3
 80055ac:	4805      	ldr	r0, [pc, #20]	; (80055c4 <HAL_TIM_MspPostInit+0x154>)
 80055ae:	f003 fa17 	bl	80089e0 <HAL_GPIO_Init>
}
 80055b2:	bf00      	nop
 80055b4:	3730      	adds	r7, #48	; 0x30
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	bf00      	nop
 80055bc:	40010000 	.word	0x40010000
 80055c0:	58024400 	.word	0x58024400
 80055c4:	58021000 	.word	0x58021000
 80055c8:	40000800 	.word	0x40000800
 80055cc:	58020c00 	.word	0x58020c00
 80055d0:	40000c00 	.word	0x40000c00
 80055d4:	58020000 	.word	0x58020000
 80055d8:	40014000 	.word	0x40014000

080055dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b0b6      	sub	sp, #216	; 0xd8
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055e4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80055e8:	2200      	movs	r2, #0
 80055ea:	601a      	str	r2, [r3, #0]
 80055ec:	605a      	str	r2, [r3, #4]
 80055ee:	609a      	str	r2, [r3, #8]
 80055f0:	60da      	str	r2, [r3, #12]
 80055f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80055f4:	f107 0310 	add.w	r3, r7, #16
 80055f8:	22b4      	movs	r2, #180	; 0xb4
 80055fa:	2100      	movs	r1, #0
 80055fc:	4618      	mov	r0, r3
 80055fe:	f009 fc7d 	bl	800eefc <memset>
  if(huart->Instance==USART3)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a57      	ldr	r2, [pc, #348]	; (8005764 <HAL_UART_MspInit+0x188>)
 8005608:	4293      	cmp	r3, r2
 800560a:	f040 80a7 	bne.w	800575c <HAL_UART_MspInit+0x180>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800560e:	2302      	movs	r3, #2
 8005610:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005612:	2300      	movs	r3, #0
 8005614:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005618:	f107 0310 	add.w	r3, r7, #16
 800561c:	4618      	mov	r0, r3
 800561e:	f004 fb15 	bl	8009c4c <HAL_RCCEx_PeriphCLKConfig>
 8005622:	4603      	mov	r3, r0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d001      	beq.n	800562c <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8005628:	f7fc fd30 	bl	800208c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800562c:	4b4e      	ldr	r3, [pc, #312]	; (8005768 <HAL_UART_MspInit+0x18c>)
 800562e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005632:	4a4d      	ldr	r2, [pc, #308]	; (8005768 <HAL_UART_MspInit+0x18c>)
 8005634:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005638:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800563c:	4b4a      	ldr	r3, [pc, #296]	; (8005768 <HAL_UART_MspInit+0x18c>)
 800563e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005642:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005646:	60fb      	str	r3, [r7, #12]
 8005648:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800564a:	4b47      	ldr	r3, [pc, #284]	; (8005768 <HAL_UART_MspInit+0x18c>)
 800564c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005650:	4a45      	ldr	r2, [pc, #276]	; (8005768 <HAL_UART_MspInit+0x18c>)
 8005652:	f043 0302 	orr.w	r3, r3, #2
 8005656:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800565a:	4b43      	ldr	r3, [pc, #268]	; (8005768 <HAL_UART_MspInit+0x18c>)
 800565c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005660:	f003 0302 	and.w	r3, r3, #2
 8005664:	60bb      	str	r3, [r7, #8]
 8005666:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005668:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800566c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005670:	2302      	movs	r3, #2
 8005672:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005676:	2300      	movs	r3, #0
 8005678:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800567c:	2300      	movs	r3, #0
 800567e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005682:	2307      	movs	r3, #7
 8005684:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005688:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800568c:	4619      	mov	r1, r3
 800568e:	4837      	ldr	r0, [pc, #220]	; (800576c <HAL_UART_MspInit+0x190>)
 8005690:	f003 f9a6 	bl	80089e0 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream0;
 8005694:	4b36      	ldr	r3, [pc, #216]	; (8005770 <HAL_UART_MspInit+0x194>)
 8005696:	4a37      	ldr	r2, [pc, #220]	; (8005774 <HAL_UART_MspInit+0x198>)
 8005698:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 800569a:	4b35      	ldr	r3, [pc, #212]	; (8005770 <HAL_UART_MspInit+0x194>)
 800569c:	222d      	movs	r2, #45	; 0x2d
 800569e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80056a0:	4b33      	ldr	r3, [pc, #204]	; (8005770 <HAL_UART_MspInit+0x194>)
 80056a2:	2200      	movs	r2, #0
 80056a4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80056a6:	4b32      	ldr	r3, [pc, #200]	; (8005770 <HAL_UART_MspInit+0x194>)
 80056a8:	2200      	movs	r2, #0
 80056aa:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80056ac:	4b30      	ldr	r3, [pc, #192]	; (8005770 <HAL_UART_MspInit+0x194>)
 80056ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80056b2:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80056b4:	4b2e      	ldr	r3, [pc, #184]	; (8005770 <HAL_UART_MspInit+0x194>)
 80056b6:	2200      	movs	r2, #0
 80056b8:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80056ba:	4b2d      	ldr	r3, [pc, #180]	; (8005770 <HAL_UART_MspInit+0x194>)
 80056bc:	2200      	movs	r2, #0
 80056be:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80056c0:	4b2b      	ldr	r3, [pc, #172]	; (8005770 <HAL_UART_MspInit+0x194>)
 80056c2:	2200      	movs	r2, #0
 80056c4:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80056c6:	4b2a      	ldr	r3, [pc, #168]	; (8005770 <HAL_UART_MspInit+0x194>)
 80056c8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80056cc:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80056ce:	4b28      	ldr	r3, [pc, #160]	; (8005770 <HAL_UART_MspInit+0x194>)
 80056d0:	2200      	movs	r2, #0
 80056d2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80056d4:	4826      	ldr	r0, [pc, #152]	; (8005770 <HAL_UART_MspInit+0x194>)
 80056d6:	f000 fb49 	bl	8005d6c <HAL_DMA_Init>
 80056da:	4603      	mov	r3, r0
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d001      	beq.n	80056e4 <HAL_UART_MspInit+0x108>
    {
      Error_Handler();
 80056e0:	f7fc fcd4 	bl	800208c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a22      	ldr	r2, [pc, #136]	; (8005770 <HAL_UART_MspInit+0x194>)
 80056e8:	67da      	str	r2, [r3, #124]	; 0x7c
 80056ea:	4a21      	ldr	r2, [pc, #132]	; (8005770 <HAL_UART_MspInit+0x194>)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream1;
 80056f0:	4b21      	ldr	r3, [pc, #132]	; (8005778 <HAL_UART_MspInit+0x19c>)
 80056f2:	4a22      	ldr	r2, [pc, #136]	; (800577c <HAL_UART_MspInit+0x1a0>)
 80056f4:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80056f6:	4b20      	ldr	r3, [pc, #128]	; (8005778 <HAL_UART_MspInit+0x19c>)
 80056f8:	222e      	movs	r2, #46	; 0x2e
 80056fa:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80056fc:	4b1e      	ldr	r3, [pc, #120]	; (8005778 <HAL_UART_MspInit+0x19c>)
 80056fe:	2240      	movs	r2, #64	; 0x40
 8005700:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005702:	4b1d      	ldr	r3, [pc, #116]	; (8005778 <HAL_UART_MspInit+0x19c>)
 8005704:	2200      	movs	r2, #0
 8005706:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005708:	4b1b      	ldr	r3, [pc, #108]	; (8005778 <HAL_UART_MspInit+0x19c>)
 800570a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800570e:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005710:	4b19      	ldr	r3, [pc, #100]	; (8005778 <HAL_UART_MspInit+0x19c>)
 8005712:	2200      	movs	r2, #0
 8005714:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005716:	4b18      	ldr	r3, [pc, #96]	; (8005778 <HAL_UART_MspInit+0x19c>)
 8005718:	2200      	movs	r2, #0
 800571a:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800571c:	4b16      	ldr	r3, [pc, #88]	; (8005778 <HAL_UART_MspInit+0x19c>)
 800571e:	2200      	movs	r2, #0
 8005720:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005722:	4b15      	ldr	r3, [pc, #84]	; (8005778 <HAL_UART_MspInit+0x19c>)
 8005724:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005728:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800572a:	4b13      	ldr	r3, [pc, #76]	; (8005778 <HAL_UART_MspInit+0x19c>)
 800572c:	2200      	movs	r2, #0
 800572e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005730:	4811      	ldr	r0, [pc, #68]	; (8005778 <HAL_UART_MspInit+0x19c>)
 8005732:	f000 fb1b 	bl	8005d6c <HAL_DMA_Init>
 8005736:	4603      	mov	r3, r0
 8005738:	2b00      	cmp	r3, #0
 800573a:	d001      	beq.n	8005740 <HAL_UART_MspInit+0x164>
    {
      Error_Handler();
 800573c:	f7fc fca6 	bl	800208c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a0d      	ldr	r2, [pc, #52]	; (8005778 <HAL_UART_MspInit+0x19c>)
 8005744:	679a      	str	r2, [r3, #120]	; 0x78
 8005746:	4a0c      	ldr	r2, [pc, #48]	; (8005778 <HAL_UART_MspInit+0x19c>)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800574c:	2200      	movs	r2, #0
 800574e:	2100      	movs	r1, #0
 8005750:	2027      	movs	r0, #39	; 0x27
 8005752:	f000 fad6 	bl	8005d02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005756:	2027      	movs	r0, #39	; 0x27
 8005758:	f000 faed 	bl	8005d36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800575c:	bf00      	nop
 800575e:	37d8      	adds	r7, #216	; 0xd8
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}
 8005764:	40004800 	.word	0x40004800
 8005768:	58024400 	.word	0x58024400
 800576c:	58020400 	.word	0x58020400
 8005770:	24000468 	.word	0x24000468
 8005774:	40020010 	.word	0x40020010
 8005778:	240004e0 	.word	0x240004e0
 800577c:	40020028 	.word	0x40020028

08005780 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005780:	b480      	push	{r7}
 8005782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005784:	e7fe      	b.n	8005784 <NMI_Handler+0x4>

08005786 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005786:	b480      	push	{r7}
 8005788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800578a:	e7fe      	b.n	800578a <HardFault_Handler+0x4>

0800578c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800578c:	b480      	push	{r7}
 800578e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005790:	e7fe      	b.n	8005790 <MemManage_Handler+0x4>

08005792 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005792:	b480      	push	{r7}
 8005794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005796:	e7fe      	b.n	8005796 <BusFault_Handler+0x4>

08005798 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005798:	b480      	push	{r7}
 800579a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800579c:	e7fe      	b.n	800579c <UsageFault_Handler+0x4>

0800579e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800579e:	b480      	push	{r7}
 80057a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80057a2:	bf00      	nop
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr

080057ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80057ac:	b480      	push	{r7}
 80057ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80057b0:	bf00      	nop
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr

080057ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80057ba:	b480      	push	{r7}
 80057bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80057be:	bf00      	nop
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80057cc:	f000 f99e 	bl	8005b0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80057d0:	bf00      	nop
 80057d2:	bd80      	pop	{r7, pc}

080057d4 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80057d4:	b480      	push	{r7}
 80057d6:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80057d8:	bf00      	nop
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
	...

080057e4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80057e8:	4802      	ldr	r0, [pc, #8]	; (80057f4 <DMA1_Stream0_IRQHandler+0x10>)
 80057ea:	f001 fde7 	bl	80073bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80057ee:	bf00      	nop
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	24000468 	.word	0x24000468

080057f8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80057fc:	4802      	ldr	r0, [pc, #8]	; (8005808 <DMA1_Stream1_IRQHandler+0x10>)
 80057fe:	f001 fddd 	bl	80073bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8005802:	bf00      	nop
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	240004e0 	.word	0x240004e0

0800580c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005810:	4802      	ldr	r0, [pc, #8]	; (800581c <TIM2_IRQHandler+0x10>)
 8005812:	f006 f917 	bl	800ba44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005816:	bf00      	nop
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	240000e0 	.word	0x240000e0

08005820 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005824:	4802      	ldr	r0, [pc, #8]	; (8005830 <USART3_IRQHandler+0x10>)
 8005826:	f007 fb33 	bl	800ce90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800582a:	bf00      	nop
 800582c:	bd80      	pop	{r7, pc}
 800582e:	bf00      	nop
 8005830:	240003d8 	.word	0x240003d8

08005834 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005834:	b480      	push	{r7}
 8005836:	af00      	add	r7, sp, #0
	return 1;
 8005838:	2301      	movs	r3, #1
}
 800583a:	4618      	mov	r0, r3
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <_kill>:

int _kill(int pid, int sig)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b082      	sub	sp, #8
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800584e:	f009 fb1d 	bl	800ee8c <__errno>
 8005852:	4603      	mov	r3, r0
 8005854:	2216      	movs	r2, #22
 8005856:	601a      	str	r2, [r3, #0]
	return -1;
 8005858:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800585c:	4618      	mov	r0, r3
 800585e:	3708      	adds	r7, #8
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <_exit>:

void _exit (int status)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b082      	sub	sp, #8
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800586c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f7ff ffe7 	bl	8005844 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005876:	e7fe      	b.n	8005876 <_exit+0x12>

08005878 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b086      	sub	sp, #24
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005880:	4a14      	ldr	r2, [pc, #80]	; (80058d4 <_sbrk+0x5c>)
 8005882:	4b15      	ldr	r3, [pc, #84]	; (80058d8 <_sbrk+0x60>)
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800588c:	4b13      	ldr	r3, [pc, #76]	; (80058dc <_sbrk+0x64>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d102      	bne.n	800589a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005894:	4b11      	ldr	r3, [pc, #68]	; (80058dc <_sbrk+0x64>)
 8005896:	4a12      	ldr	r2, [pc, #72]	; (80058e0 <_sbrk+0x68>)
 8005898:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800589a:	4b10      	ldr	r3, [pc, #64]	; (80058dc <_sbrk+0x64>)
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4413      	add	r3, r2
 80058a2:	693a      	ldr	r2, [r7, #16]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d207      	bcs.n	80058b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80058a8:	f009 faf0 	bl	800ee8c <__errno>
 80058ac:	4603      	mov	r3, r0
 80058ae:	220c      	movs	r2, #12
 80058b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80058b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80058b6:	e009      	b.n	80058cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80058b8:	4b08      	ldr	r3, [pc, #32]	; (80058dc <_sbrk+0x64>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80058be:	4b07      	ldr	r3, [pc, #28]	; (80058dc <_sbrk+0x64>)
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4413      	add	r3, r2
 80058c6:	4a05      	ldr	r2, [pc, #20]	; (80058dc <_sbrk+0x64>)
 80058c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80058ca:	68fb      	ldr	r3, [r7, #12]
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3718      	adds	r7, #24
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	24050000 	.word	0x24050000
 80058d8:	00000400 	.word	0x00000400
 80058dc:	24001ce8 	.word	0x24001ce8
 80058e0:	24001d00 	.word	0x24001d00

080058e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80058e4:	b480      	push	{r7}
 80058e6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80058e8:	4b32      	ldr	r3, [pc, #200]	; (80059b4 <SystemInit+0xd0>)
 80058ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058ee:	4a31      	ldr	r2, [pc, #196]	; (80059b4 <SystemInit+0xd0>)
 80058f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80058f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80058f8:	4b2f      	ldr	r3, [pc, #188]	; (80059b8 <SystemInit+0xd4>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 030f 	and.w	r3, r3, #15
 8005900:	2b06      	cmp	r3, #6
 8005902:	d807      	bhi.n	8005914 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005904:	4b2c      	ldr	r3, [pc, #176]	; (80059b8 <SystemInit+0xd4>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f023 030f 	bic.w	r3, r3, #15
 800590c:	4a2a      	ldr	r2, [pc, #168]	; (80059b8 <SystemInit+0xd4>)
 800590e:	f043 0307 	orr.w	r3, r3, #7
 8005912:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8005914:	4b29      	ldr	r3, [pc, #164]	; (80059bc <SystemInit+0xd8>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a28      	ldr	r2, [pc, #160]	; (80059bc <SystemInit+0xd8>)
 800591a:	f043 0301 	orr.w	r3, r3, #1
 800591e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005920:	4b26      	ldr	r3, [pc, #152]	; (80059bc <SystemInit+0xd8>)
 8005922:	2200      	movs	r2, #0
 8005924:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8005926:	4b25      	ldr	r3, [pc, #148]	; (80059bc <SystemInit+0xd8>)
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	4924      	ldr	r1, [pc, #144]	; (80059bc <SystemInit+0xd8>)
 800592c:	4b24      	ldr	r3, [pc, #144]	; (80059c0 <SystemInit+0xdc>)
 800592e:	4013      	ands	r3, r2
 8005930:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005932:	4b21      	ldr	r3, [pc, #132]	; (80059b8 <SystemInit+0xd4>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 0308 	and.w	r3, r3, #8
 800593a:	2b00      	cmp	r3, #0
 800593c:	d007      	beq.n	800594e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800593e:	4b1e      	ldr	r3, [pc, #120]	; (80059b8 <SystemInit+0xd4>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f023 030f 	bic.w	r3, r3, #15
 8005946:	4a1c      	ldr	r2, [pc, #112]	; (80059b8 <SystemInit+0xd4>)
 8005948:	f043 0307 	orr.w	r3, r3, #7
 800594c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800594e:	4b1b      	ldr	r3, [pc, #108]	; (80059bc <SystemInit+0xd8>)
 8005950:	2200      	movs	r2, #0
 8005952:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8005954:	4b19      	ldr	r3, [pc, #100]	; (80059bc <SystemInit+0xd8>)
 8005956:	2200      	movs	r2, #0
 8005958:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800595a:	4b18      	ldr	r3, [pc, #96]	; (80059bc <SystemInit+0xd8>)
 800595c:	2200      	movs	r2, #0
 800595e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8005960:	4b16      	ldr	r3, [pc, #88]	; (80059bc <SystemInit+0xd8>)
 8005962:	4a18      	ldr	r2, [pc, #96]	; (80059c4 <SystemInit+0xe0>)
 8005964:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8005966:	4b15      	ldr	r3, [pc, #84]	; (80059bc <SystemInit+0xd8>)
 8005968:	4a17      	ldr	r2, [pc, #92]	; (80059c8 <SystemInit+0xe4>)
 800596a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800596c:	4b13      	ldr	r3, [pc, #76]	; (80059bc <SystemInit+0xd8>)
 800596e:	4a17      	ldr	r2, [pc, #92]	; (80059cc <SystemInit+0xe8>)
 8005970:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8005972:	4b12      	ldr	r3, [pc, #72]	; (80059bc <SystemInit+0xd8>)
 8005974:	2200      	movs	r2, #0
 8005976:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8005978:	4b10      	ldr	r3, [pc, #64]	; (80059bc <SystemInit+0xd8>)
 800597a:	4a14      	ldr	r2, [pc, #80]	; (80059cc <SystemInit+0xe8>)
 800597c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800597e:	4b0f      	ldr	r3, [pc, #60]	; (80059bc <SystemInit+0xd8>)
 8005980:	2200      	movs	r2, #0
 8005982:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8005984:	4b0d      	ldr	r3, [pc, #52]	; (80059bc <SystemInit+0xd8>)
 8005986:	4a11      	ldr	r2, [pc, #68]	; (80059cc <SystemInit+0xe8>)
 8005988:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800598a:	4b0c      	ldr	r3, [pc, #48]	; (80059bc <SystemInit+0xd8>)
 800598c:	2200      	movs	r2, #0
 800598e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005990:	4b0a      	ldr	r3, [pc, #40]	; (80059bc <SystemInit+0xd8>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a09      	ldr	r2, [pc, #36]	; (80059bc <SystemInit+0xd8>)
 8005996:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800599a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800599c:	4b07      	ldr	r3, [pc, #28]	; (80059bc <SystemInit+0xd8>)
 800599e:	2200      	movs	r2, #0
 80059a0:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80059a2:	4b0b      	ldr	r3, [pc, #44]	; (80059d0 <SystemInit+0xec>)
 80059a4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80059a8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80059aa:	bf00      	nop
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr
 80059b4:	e000ed00 	.word	0xe000ed00
 80059b8:	52002000 	.word	0x52002000
 80059bc:	58024400 	.word	0x58024400
 80059c0:	eaf6ed7f 	.word	0xeaf6ed7f
 80059c4:	02020200 	.word	0x02020200
 80059c8:	01ff0000 	.word	0x01ff0000
 80059cc:	01010280 	.word	0x01010280
 80059d0:	52004000 	.word	0x52004000

080059d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80059d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005a0c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80059d8:	f7ff ff84 	bl	80058e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80059dc:	480c      	ldr	r0, [pc, #48]	; (8005a10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80059de:	490d      	ldr	r1, [pc, #52]	; (8005a14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80059e0:	4a0d      	ldr	r2, [pc, #52]	; (8005a18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80059e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80059e4:	e002      	b.n	80059ec <LoopCopyDataInit>

080059e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80059e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80059e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80059ea:	3304      	adds	r3, #4

080059ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80059ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80059ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80059f0:	d3f9      	bcc.n	80059e6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80059f2:	4a0a      	ldr	r2, [pc, #40]	; (8005a1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80059f4:	4c0a      	ldr	r4, [pc, #40]	; (8005a20 <LoopFillZerobss+0x22>)
  movs r3, #0
 80059f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80059f8:	e001      	b.n	80059fe <LoopFillZerobss>

080059fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80059fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80059fc:	3204      	adds	r2, #4

080059fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80059fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005a00:	d3fb      	bcc.n	80059fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005a02:	f009 fa49 	bl	800ee98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005a06:	f7fa fe3b 	bl	8000680 <main>
  bx  lr
 8005a0a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005a0c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8005a10:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005a14:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 8005a18:	0800f5a4 	.word	0x0800f5a4
  ldr r2, =_sbss
 8005a1c:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 8005a20:	24001d00 	.word	0x24001d00

08005a24 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005a24:	e7fe      	b.n	8005a24 <ADC3_IRQHandler>
	...

08005a28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b082      	sub	sp, #8
 8005a2c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005a2e:	2003      	movs	r0, #3
 8005a30:	f000 f95c 	bl	8005cec <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005a34:	f003 ff34 	bl	80098a0 <HAL_RCC_GetSysClockFreq>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	4b15      	ldr	r3, [pc, #84]	; (8005a90 <HAL_Init+0x68>)
 8005a3c:	699b      	ldr	r3, [r3, #24]
 8005a3e:	0a1b      	lsrs	r3, r3, #8
 8005a40:	f003 030f 	and.w	r3, r3, #15
 8005a44:	4913      	ldr	r1, [pc, #76]	; (8005a94 <HAL_Init+0x6c>)
 8005a46:	5ccb      	ldrb	r3, [r1, r3]
 8005a48:	f003 031f 	and.w	r3, r3, #31
 8005a4c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a50:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005a52:	4b0f      	ldr	r3, [pc, #60]	; (8005a90 <HAL_Init+0x68>)
 8005a54:	699b      	ldr	r3, [r3, #24]
 8005a56:	f003 030f 	and.w	r3, r3, #15
 8005a5a:	4a0e      	ldr	r2, [pc, #56]	; (8005a94 <HAL_Init+0x6c>)
 8005a5c:	5cd3      	ldrb	r3, [r2, r3]
 8005a5e:	f003 031f 	and.w	r3, r3, #31
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	fa22 f303 	lsr.w	r3, r2, r3
 8005a68:	4a0b      	ldr	r2, [pc, #44]	; (8005a98 <HAL_Init+0x70>)
 8005a6a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005a6c:	4a0b      	ldr	r2, [pc, #44]	; (8005a9c <HAL_Init+0x74>)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005a72:	2000      	movs	r0, #0
 8005a74:	f000 f814 	bl	8005aa0 <HAL_InitTick>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d001      	beq.n	8005a82 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e002      	b.n	8005a88 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005a82:	f7ff fb07 	bl	8005094 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005a86:	2300      	movs	r3, #0
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3708      	adds	r7, #8
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}
 8005a90:	58024400 	.word	0x58024400
 8005a94:	0800f550 	.word	0x0800f550
 8005a98:	24000004 	.word	0x24000004
 8005a9c:	24000000 	.word	0x24000000

08005aa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b082      	sub	sp, #8
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005aa8:	4b15      	ldr	r3, [pc, #84]	; (8005b00 <HAL_InitTick+0x60>)
 8005aaa:	781b      	ldrb	r3, [r3, #0]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d101      	bne.n	8005ab4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e021      	b.n	8005af8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005ab4:	4b13      	ldr	r3, [pc, #76]	; (8005b04 <HAL_InitTick+0x64>)
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	4b11      	ldr	r3, [pc, #68]	; (8005b00 <HAL_InitTick+0x60>)
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	4619      	mov	r1, r3
 8005abe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005ac2:	fbb3 f3f1 	udiv	r3, r3, r1
 8005ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aca:	4618      	mov	r0, r3
 8005acc:	f000 f941 	bl	8005d52 <HAL_SYSTICK_Config>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d001      	beq.n	8005ada <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e00e      	b.n	8005af8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2b0f      	cmp	r3, #15
 8005ade:	d80a      	bhi.n	8005af6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	6879      	ldr	r1, [r7, #4]
 8005ae4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ae8:	f000 f90b 	bl	8005d02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005aec:	4a06      	ldr	r2, [pc, #24]	; (8005b08 <HAL_InitTick+0x68>)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005af2:	2300      	movs	r3, #0
 8005af4:	e000      	b.n	8005af8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3708      	adds	r7, #8
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}
 8005b00:	2400000c 	.word	0x2400000c
 8005b04:	24000000 	.word	0x24000000
 8005b08:	24000008 	.word	0x24000008

08005b0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005b10:	4b06      	ldr	r3, [pc, #24]	; (8005b2c <HAL_IncTick+0x20>)
 8005b12:	781b      	ldrb	r3, [r3, #0]
 8005b14:	461a      	mov	r2, r3
 8005b16:	4b06      	ldr	r3, [pc, #24]	; (8005b30 <HAL_IncTick+0x24>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4413      	add	r3, r2
 8005b1c:	4a04      	ldr	r2, [pc, #16]	; (8005b30 <HAL_IncTick+0x24>)
 8005b1e:	6013      	str	r3, [r2, #0]
}
 8005b20:	bf00      	nop
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr
 8005b2a:	bf00      	nop
 8005b2c:	2400000c 	.word	0x2400000c
 8005b30:	24001cec 	.word	0x24001cec

08005b34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005b34:	b480      	push	{r7}
 8005b36:	af00      	add	r7, sp, #0
  return uwTick;
 8005b38:	4b03      	ldr	r3, [pc, #12]	; (8005b48 <HAL_GetTick+0x14>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr
 8005b46:	bf00      	nop
 8005b48:	24001cec 	.word	0x24001cec

08005b4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b085      	sub	sp, #20
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f003 0307 	and.w	r3, r3, #7
 8005b5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005b5c:	4b0b      	ldr	r3, [pc, #44]	; (8005b8c <__NVIC_SetPriorityGrouping+0x40>)
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005b62:	68ba      	ldr	r2, [r7, #8]
 8005b64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005b68:	4013      	ands	r3, r2
 8005b6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005b74:	4b06      	ldr	r3, [pc, #24]	; (8005b90 <__NVIC_SetPriorityGrouping+0x44>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005b7a:	4a04      	ldr	r2, [pc, #16]	; (8005b8c <__NVIC_SetPriorityGrouping+0x40>)
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	60d3      	str	r3, [r2, #12]
}
 8005b80:	bf00      	nop
 8005b82:	3714      	adds	r7, #20
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr
 8005b8c:	e000ed00 	.word	0xe000ed00
 8005b90:	05fa0000 	.word	0x05fa0000

08005b94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005b94:	b480      	push	{r7}
 8005b96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005b98:	4b04      	ldr	r3, [pc, #16]	; (8005bac <__NVIC_GetPriorityGrouping+0x18>)
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	0a1b      	lsrs	r3, r3, #8
 8005b9e:	f003 0307 	and.w	r3, r3, #7
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005baa:	4770      	bx	lr
 8005bac:	e000ed00 	.word	0xe000ed00

08005bb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b083      	sub	sp, #12
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005bba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	db0b      	blt.n	8005bda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005bc2:	88fb      	ldrh	r3, [r7, #6]
 8005bc4:	f003 021f 	and.w	r2, r3, #31
 8005bc8:	4907      	ldr	r1, [pc, #28]	; (8005be8 <__NVIC_EnableIRQ+0x38>)
 8005bca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bce:	095b      	lsrs	r3, r3, #5
 8005bd0:	2001      	movs	r0, #1
 8005bd2:	fa00 f202 	lsl.w	r2, r0, r2
 8005bd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005bda:	bf00      	nop
 8005bdc:	370c      	adds	r7, #12
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr
 8005be6:	bf00      	nop
 8005be8:	e000e100 	.word	0xe000e100

08005bec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b083      	sub	sp, #12
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	6039      	str	r1, [r7, #0]
 8005bf6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005bf8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	db0a      	blt.n	8005c16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	b2da      	uxtb	r2, r3
 8005c04:	490c      	ldr	r1, [pc, #48]	; (8005c38 <__NVIC_SetPriority+0x4c>)
 8005c06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005c0a:	0112      	lsls	r2, r2, #4
 8005c0c:	b2d2      	uxtb	r2, r2
 8005c0e:	440b      	add	r3, r1
 8005c10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005c14:	e00a      	b.n	8005c2c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	b2da      	uxtb	r2, r3
 8005c1a:	4908      	ldr	r1, [pc, #32]	; (8005c3c <__NVIC_SetPriority+0x50>)
 8005c1c:	88fb      	ldrh	r3, [r7, #6]
 8005c1e:	f003 030f 	and.w	r3, r3, #15
 8005c22:	3b04      	subs	r3, #4
 8005c24:	0112      	lsls	r2, r2, #4
 8005c26:	b2d2      	uxtb	r2, r2
 8005c28:	440b      	add	r3, r1
 8005c2a:	761a      	strb	r2, [r3, #24]
}
 8005c2c:	bf00      	nop
 8005c2e:	370c      	adds	r7, #12
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr
 8005c38:	e000e100 	.word	0xe000e100
 8005c3c:	e000ed00 	.word	0xe000ed00

08005c40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b089      	sub	sp, #36	; 0x24
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	60b9      	str	r1, [r7, #8]
 8005c4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f003 0307 	and.w	r3, r3, #7
 8005c52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	f1c3 0307 	rsb	r3, r3, #7
 8005c5a:	2b04      	cmp	r3, #4
 8005c5c:	bf28      	it	cs
 8005c5e:	2304      	movcs	r3, #4
 8005c60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005c62:	69fb      	ldr	r3, [r7, #28]
 8005c64:	3304      	adds	r3, #4
 8005c66:	2b06      	cmp	r3, #6
 8005c68:	d902      	bls.n	8005c70 <NVIC_EncodePriority+0x30>
 8005c6a:	69fb      	ldr	r3, [r7, #28]
 8005c6c:	3b03      	subs	r3, #3
 8005c6e:	e000      	b.n	8005c72 <NVIC_EncodePriority+0x32>
 8005c70:	2300      	movs	r3, #0
 8005c72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c78:	69bb      	ldr	r3, [r7, #24]
 8005c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c7e:	43da      	mvns	r2, r3
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	401a      	ands	r2, r3
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005c88:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8005c92:	43d9      	mvns	r1, r3
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c98:	4313      	orrs	r3, r2
         );
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3724      	adds	r7, #36	; 0x24
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr
	...

08005ca8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b082      	sub	sp, #8
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	3b01      	subs	r3, #1
 8005cb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005cb8:	d301      	bcc.n	8005cbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e00f      	b.n	8005cde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005cbe:	4a0a      	ldr	r2, [pc, #40]	; (8005ce8 <SysTick_Config+0x40>)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005cc6:	210f      	movs	r1, #15
 8005cc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ccc:	f7ff ff8e 	bl	8005bec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005cd0:	4b05      	ldr	r3, [pc, #20]	; (8005ce8 <SysTick_Config+0x40>)
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005cd6:	4b04      	ldr	r3, [pc, #16]	; (8005ce8 <SysTick_Config+0x40>)
 8005cd8:	2207      	movs	r2, #7
 8005cda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005cdc:	2300      	movs	r3, #0
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3708      	adds	r7, #8
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop
 8005ce8:	e000e010 	.word	0xe000e010

08005cec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005cf4:	6878      	ldr	r0, [r7, #4]
 8005cf6:	f7ff ff29 	bl	8005b4c <__NVIC_SetPriorityGrouping>
}
 8005cfa:	bf00      	nop
 8005cfc:	3708      	adds	r7, #8
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}

08005d02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d02:	b580      	push	{r7, lr}
 8005d04:	b086      	sub	sp, #24
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	4603      	mov	r3, r0
 8005d0a:	60b9      	str	r1, [r7, #8]
 8005d0c:	607a      	str	r2, [r7, #4]
 8005d0e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005d10:	f7ff ff40 	bl	8005b94 <__NVIC_GetPriorityGrouping>
 8005d14:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	68b9      	ldr	r1, [r7, #8]
 8005d1a:	6978      	ldr	r0, [r7, #20]
 8005d1c:	f7ff ff90 	bl	8005c40 <NVIC_EncodePriority>
 8005d20:	4602      	mov	r2, r0
 8005d22:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005d26:	4611      	mov	r1, r2
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f7ff ff5f 	bl	8005bec <__NVIC_SetPriority>
}
 8005d2e:	bf00      	nop
 8005d30:	3718      	adds	r7, #24
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}

08005d36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d36:	b580      	push	{r7, lr}
 8005d38:	b082      	sub	sp, #8
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005d40:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d44:	4618      	mov	r0, r3
 8005d46:	f7ff ff33 	bl	8005bb0 <__NVIC_EnableIRQ>
}
 8005d4a:	bf00      	nop
 8005d4c:	3708      	adds	r7, #8
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}

08005d52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005d52:	b580      	push	{r7, lr}
 8005d54:	b082      	sub	sp, #8
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f7ff ffa4 	bl	8005ca8 <SysTick_Config>
 8005d60:	4603      	mov	r3, r0
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	3708      	adds	r7, #8
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}
	...

08005d6c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b086      	sub	sp, #24
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005d74:	f7ff fede 	bl	8005b34 <HAL_GetTick>
 8005d78:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d101      	bne.n	8005d84 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	e314      	b.n	80063ae <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a66      	ldr	r2, [pc, #408]	; (8005f24 <HAL_DMA_Init+0x1b8>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d04a      	beq.n	8005e24 <HAL_DMA_Init+0xb8>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a65      	ldr	r2, [pc, #404]	; (8005f28 <HAL_DMA_Init+0x1bc>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d045      	beq.n	8005e24 <HAL_DMA_Init+0xb8>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a63      	ldr	r2, [pc, #396]	; (8005f2c <HAL_DMA_Init+0x1c0>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d040      	beq.n	8005e24 <HAL_DMA_Init+0xb8>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a62      	ldr	r2, [pc, #392]	; (8005f30 <HAL_DMA_Init+0x1c4>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d03b      	beq.n	8005e24 <HAL_DMA_Init+0xb8>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a60      	ldr	r2, [pc, #384]	; (8005f34 <HAL_DMA_Init+0x1c8>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d036      	beq.n	8005e24 <HAL_DMA_Init+0xb8>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a5f      	ldr	r2, [pc, #380]	; (8005f38 <HAL_DMA_Init+0x1cc>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d031      	beq.n	8005e24 <HAL_DMA_Init+0xb8>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a5d      	ldr	r2, [pc, #372]	; (8005f3c <HAL_DMA_Init+0x1d0>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d02c      	beq.n	8005e24 <HAL_DMA_Init+0xb8>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a5c      	ldr	r2, [pc, #368]	; (8005f40 <HAL_DMA_Init+0x1d4>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d027      	beq.n	8005e24 <HAL_DMA_Init+0xb8>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a5a      	ldr	r2, [pc, #360]	; (8005f44 <HAL_DMA_Init+0x1d8>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d022      	beq.n	8005e24 <HAL_DMA_Init+0xb8>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a59      	ldr	r2, [pc, #356]	; (8005f48 <HAL_DMA_Init+0x1dc>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d01d      	beq.n	8005e24 <HAL_DMA_Init+0xb8>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a57      	ldr	r2, [pc, #348]	; (8005f4c <HAL_DMA_Init+0x1e0>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d018      	beq.n	8005e24 <HAL_DMA_Init+0xb8>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a56      	ldr	r2, [pc, #344]	; (8005f50 <HAL_DMA_Init+0x1e4>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d013      	beq.n	8005e24 <HAL_DMA_Init+0xb8>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a54      	ldr	r2, [pc, #336]	; (8005f54 <HAL_DMA_Init+0x1e8>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d00e      	beq.n	8005e24 <HAL_DMA_Init+0xb8>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a53      	ldr	r2, [pc, #332]	; (8005f58 <HAL_DMA_Init+0x1ec>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d009      	beq.n	8005e24 <HAL_DMA_Init+0xb8>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a51      	ldr	r2, [pc, #324]	; (8005f5c <HAL_DMA_Init+0x1f0>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d004      	beq.n	8005e24 <HAL_DMA_Init+0xb8>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a50      	ldr	r2, [pc, #320]	; (8005f60 <HAL_DMA_Init+0x1f4>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d101      	bne.n	8005e28 <HAL_DMA_Init+0xbc>
 8005e24:	2301      	movs	r3, #1
 8005e26:	e000      	b.n	8005e2a <HAL_DMA_Init+0xbe>
 8005e28:	2300      	movs	r3, #0
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	f000 813c 	beq.w	80060a8 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2202      	movs	r2, #2
 8005e34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a37      	ldr	r2, [pc, #220]	; (8005f24 <HAL_DMA_Init+0x1b8>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d04a      	beq.n	8005ee0 <HAL_DMA_Init+0x174>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a36      	ldr	r2, [pc, #216]	; (8005f28 <HAL_DMA_Init+0x1bc>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d045      	beq.n	8005ee0 <HAL_DMA_Init+0x174>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a34      	ldr	r2, [pc, #208]	; (8005f2c <HAL_DMA_Init+0x1c0>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d040      	beq.n	8005ee0 <HAL_DMA_Init+0x174>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a33      	ldr	r2, [pc, #204]	; (8005f30 <HAL_DMA_Init+0x1c4>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d03b      	beq.n	8005ee0 <HAL_DMA_Init+0x174>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a31      	ldr	r2, [pc, #196]	; (8005f34 <HAL_DMA_Init+0x1c8>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d036      	beq.n	8005ee0 <HAL_DMA_Init+0x174>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a30      	ldr	r2, [pc, #192]	; (8005f38 <HAL_DMA_Init+0x1cc>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d031      	beq.n	8005ee0 <HAL_DMA_Init+0x174>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a2e      	ldr	r2, [pc, #184]	; (8005f3c <HAL_DMA_Init+0x1d0>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d02c      	beq.n	8005ee0 <HAL_DMA_Init+0x174>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a2d      	ldr	r2, [pc, #180]	; (8005f40 <HAL_DMA_Init+0x1d4>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d027      	beq.n	8005ee0 <HAL_DMA_Init+0x174>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a2b      	ldr	r2, [pc, #172]	; (8005f44 <HAL_DMA_Init+0x1d8>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d022      	beq.n	8005ee0 <HAL_DMA_Init+0x174>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a2a      	ldr	r2, [pc, #168]	; (8005f48 <HAL_DMA_Init+0x1dc>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d01d      	beq.n	8005ee0 <HAL_DMA_Init+0x174>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a28      	ldr	r2, [pc, #160]	; (8005f4c <HAL_DMA_Init+0x1e0>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d018      	beq.n	8005ee0 <HAL_DMA_Init+0x174>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a27      	ldr	r2, [pc, #156]	; (8005f50 <HAL_DMA_Init+0x1e4>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d013      	beq.n	8005ee0 <HAL_DMA_Init+0x174>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a25      	ldr	r2, [pc, #148]	; (8005f54 <HAL_DMA_Init+0x1e8>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d00e      	beq.n	8005ee0 <HAL_DMA_Init+0x174>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a24      	ldr	r2, [pc, #144]	; (8005f58 <HAL_DMA_Init+0x1ec>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d009      	beq.n	8005ee0 <HAL_DMA_Init+0x174>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a22      	ldr	r2, [pc, #136]	; (8005f5c <HAL_DMA_Init+0x1f0>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d004      	beq.n	8005ee0 <HAL_DMA_Init+0x174>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a21      	ldr	r2, [pc, #132]	; (8005f60 <HAL_DMA_Init+0x1f4>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d108      	bne.n	8005ef2 <HAL_DMA_Init+0x186>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f022 0201 	bic.w	r2, r2, #1
 8005eee:	601a      	str	r2, [r3, #0]
 8005ef0:	e007      	b.n	8005f02 <HAL_DMA_Init+0x196>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f022 0201 	bic.w	r2, r2, #1
 8005f00:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005f02:	e02f      	b.n	8005f64 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005f04:	f7ff fe16 	bl	8005b34 <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	2b05      	cmp	r3, #5
 8005f10:	d928      	bls.n	8005f64 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2220      	movs	r2, #32
 8005f16:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2203      	movs	r2, #3
 8005f1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e244      	b.n	80063ae <HAL_DMA_Init+0x642>
 8005f24:	40020010 	.word	0x40020010
 8005f28:	40020028 	.word	0x40020028
 8005f2c:	40020040 	.word	0x40020040
 8005f30:	40020058 	.word	0x40020058
 8005f34:	40020070 	.word	0x40020070
 8005f38:	40020088 	.word	0x40020088
 8005f3c:	400200a0 	.word	0x400200a0
 8005f40:	400200b8 	.word	0x400200b8
 8005f44:	40020410 	.word	0x40020410
 8005f48:	40020428 	.word	0x40020428
 8005f4c:	40020440 	.word	0x40020440
 8005f50:	40020458 	.word	0x40020458
 8005f54:	40020470 	.word	0x40020470
 8005f58:	40020488 	.word	0x40020488
 8005f5c:	400204a0 	.word	0x400204a0
 8005f60:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 0301 	and.w	r3, r3, #1
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d1c8      	bne.n	8005f04 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005f7a:	697a      	ldr	r2, [r7, #20]
 8005f7c:	4b84      	ldr	r3, [pc, #528]	; (8006190 <HAL_DMA_Init+0x424>)
 8005f7e:	4013      	ands	r3, r2
 8005f80:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8005f8a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	691b      	ldr	r3, [r3, #16]
 8005f90:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f96:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	699b      	ldr	r3, [r3, #24]
 8005f9c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005fa2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6a1b      	ldr	r3, [r3, #32]
 8005fa8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005faa:	697a      	ldr	r2, [r7, #20]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fb4:	2b04      	cmp	r3, #4
 8005fb6:	d107      	bne.n	8005fc8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	697a      	ldr	r2, [r7, #20]
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	2b28      	cmp	r3, #40	; 0x28
 8005fce:	d903      	bls.n	8005fd8 <HAL_DMA_Init+0x26c>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	2b2e      	cmp	r3, #46	; 0x2e
 8005fd6:	d91f      	bls.n	8006018 <HAL_DMA_Init+0x2ac>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	2b3e      	cmp	r3, #62	; 0x3e
 8005fde:	d903      	bls.n	8005fe8 <HAL_DMA_Init+0x27c>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	2b42      	cmp	r3, #66	; 0x42
 8005fe6:	d917      	bls.n	8006018 <HAL_DMA_Init+0x2ac>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	2b46      	cmp	r3, #70	; 0x46
 8005fee:	d903      	bls.n	8005ff8 <HAL_DMA_Init+0x28c>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	2b48      	cmp	r3, #72	; 0x48
 8005ff6:	d90f      	bls.n	8006018 <HAL_DMA_Init+0x2ac>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	2b4e      	cmp	r3, #78	; 0x4e
 8005ffe:	d903      	bls.n	8006008 <HAL_DMA_Init+0x29c>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	2b52      	cmp	r3, #82	; 0x52
 8006006:	d907      	bls.n	8006018 <HAL_DMA_Init+0x2ac>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	2b73      	cmp	r3, #115	; 0x73
 800600e:	d905      	bls.n	800601c <HAL_DMA_Init+0x2b0>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	2b77      	cmp	r3, #119	; 0x77
 8006016:	d801      	bhi.n	800601c <HAL_DMA_Init+0x2b0>
 8006018:	2301      	movs	r3, #1
 800601a:	e000      	b.n	800601e <HAL_DMA_Init+0x2b2>
 800601c:	2300      	movs	r3, #0
 800601e:	2b00      	cmp	r3, #0
 8006020:	d003      	beq.n	800602a <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006028:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	697a      	ldr	r2, [r7, #20]
 8006030:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	695b      	ldr	r3, [r3, #20]
 8006038:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	f023 0307 	bic.w	r3, r3, #7
 8006040:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006046:	697a      	ldr	r2, [r7, #20]
 8006048:	4313      	orrs	r3, r2
 800604a:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006050:	2b04      	cmp	r3, #4
 8006052:	d117      	bne.n	8006084 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006058:	697a      	ldr	r2, [r7, #20]
 800605a:	4313      	orrs	r3, r2
 800605c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006062:	2b00      	cmp	r3, #0
 8006064:	d00e      	beq.n	8006084 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f002 fb30 	bl	80086cc <DMA_CheckFifoParam>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d008      	beq.n	8006084 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2240      	movs	r2, #64	; 0x40
 8006076:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2201      	movs	r2, #1
 800607c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e194      	b.n	80063ae <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	697a      	ldr	r2, [r7, #20]
 800608a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f002 fa6b 	bl	8008568 <DMA_CalcBaseAndBitshift>
 8006092:	4603      	mov	r3, r0
 8006094:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800609a:	f003 031f 	and.w	r3, r3, #31
 800609e:	223f      	movs	r2, #63	; 0x3f
 80060a0:	409a      	lsls	r2, r3
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	609a      	str	r2, [r3, #8]
 80060a6:	e0ca      	b.n	800623e <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a39      	ldr	r2, [pc, #228]	; (8006194 <HAL_DMA_Init+0x428>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d022      	beq.n	80060f8 <HAL_DMA_Init+0x38c>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a38      	ldr	r2, [pc, #224]	; (8006198 <HAL_DMA_Init+0x42c>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d01d      	beq.n	80060f8 <HAL_DMA_Init+0x38c>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a36      	ldr	r2, [pc, #216]	; (800619c <HAL_DMA_Init+0x430>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d018      	beq.n	80060f8 <HAL_DMA_Init+0x38c>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a35      	ldr	r2, [pc, #212]	; (80061a0 <HAL_DMA_Init+0x434>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d013      	beq.n	80060f8 <HAL_DMA_Init+0x38c>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a33      	ldr	r2, [pc, #204]	; (80061a4 <HAL_DMA_Init+0x438>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d00e      	beq.n	80060f8 <HAL_DMA_Init+0x38c>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a32      	ldr	r2, [pc, #200]	; (80061a8 <HAL_DMA_Init+0x43c>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d009      	beq.n	80060f8 <HAL_DMA_Init+0x38c>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a30      	ldr	r2, [pc, #192]	; (80061ac <HAL_DMA_Init+0x440>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d004      	beq.n	80060f8 <HAL_DMA_Init+0x38c>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a2f      	ldr	r2, [pc, #188]	; (80061b0 <HAL_DMA_Init+0x444>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d101      	bne.n	80060fc <HAL_DMA_Init+0x390>
 80060f8:	2301      	movs	r3, #1
 80060fa:	e000      	b.n	80060fe <HAL_DMA_Init+0x392>
 80060fc:	2300      	movs	r3, #0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	f000 8094 	beq.w	800622c <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a22      	ldr	r2, [pc, #136]	; (8006194 <HAL_DMA_Init+0x428>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d021      	beq.n	8006152 <HAL_DMA_Init+0x3e6>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a21      	ldr	r2, [pc, #132]	; (8006198 <HAL_DMA_Init+0x42c>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d01c      	beq.n	8006152 <HAL_DMA_Init+0x3e6>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a1f      	ldr	r2, [pc, #124]	; (800619c <HAL_DMA_Init+0x430>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d017      	beq.n	8006152 <HAL_DMA_Init+0x3e6>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a1e      	ldr	r2, [pc, #120]	; (80061a0 <HAL_DMA_Init+0x434>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d012      	beq.n	8006152 <HAL_DMA_Init+0x3e6>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a1c      	ldr	r2, [pc, #112]	; (80061a4 <HAL_DMA_Init+0x438>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d00d      	beq.n	8006152 <HAL_DMA_Init+0x3e6>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a1b      	ldr	r2, [pc, #108]	; (80061a8 <HAL_DMA_Init+0x43c>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d008      	beq.n	8006152 <HAL_DMA_Init+0x3e6>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a19      	ldr	r2, [pc, #100]	; (80061ac <HAL_DMA_Init+0x440>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d003      	beq.n	8006152 <HAL_DMA_Init+0x3e6>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a18      	ldr	r2, [pc, #96]	; (80061b0 <HAL_DMA_Init+0x444>)
 8006150:	4293      	cmp	r3, r2
 8006152:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2202      	movs	r2, #2
 8006158:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2200      	movs	r2, #0
 8006160:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800616c:	697a      	ldr	r2, [r7, #20]
 800616e:	4b11      	ldr	r3, [pc, #68]	; (80061b4 <HAL_DMA_Init+0x448>)
 8006170:	4013      	ands	r3, r2
 8006172:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	2b40      	cmp	r3, #64	; 0x40
 800617a:	d01d      	beq.n	80061b8 <HAL_DMA_Init+0x44c>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	2b80      	cmp	r3, #128	; 0x80
 8006182:	d102      	bne.n	800618a <HAL_DMA_Init+0x41e>
 8006184:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006188:	e017      	b.n	80061ba <HAL_DMA_Init+0x44e>
 800618a:	2300      	movs	r3, #0
 800618c:	e015      	b.n	80061ba <HAL_DMA_Init+0x44e>
 800618e:	bf00      	nop
 8006190:	fe10803f 	.word	0xfe10803f
 8006194:	58025408 	.word	0x58025408
 8006198:	5802541c 	.word	0x5802541c
 800619c:	58025430 	.word	0x58025430
 80061a0:	58025444 	.word	0x58025444
 80061a4:	58025458 	.word	0x58025458
 80061a8:	5802546c 	.word	0x5802546c
 80061ac:	58025480 	.word	0x58025480
 80061b0:	58025494 	.word	0x58025494
 80061b4:	fffe000f 	.word	0xfffe000f
 80061b8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	68d2      	ldr	r2, [r2, #12]
 80061be:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80061c0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80061c8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	695b      	ldr	r3, [r3, #20]
 80061ce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80061d0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	699b      	ldr	r3, [r3, #24]
 80061d6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80061d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	69db      	ldr	r3, [r3, #28]
 80061de:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80061e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6a1b      	ldr	r3, [r3, #32]
 80061e6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80061e8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80061ea:	697a      	ldr	r2, [r7, #20]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	697a      	ldr	r2, [r7, #20]
 80061f6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	461a      	mov	r2, r3
 80061fe:	4b6e      	ldr	r3, [pc, #440]	; (80063b8 <HAL_DMA_Init+0x64c>)
 8006200:	4413      	add	r3, r2
 8006202:	4a6e      	ldr	r2, [pc, #440]	; (80063bc <HAL_DMA_Init+0x650>)
 8006204:	fba2 2303 	umull	r2, r3, r2, r3
 8006208:	091b      	lsrs	r3, r3, #4
 800620a:	009a      	lsls	r2, r3, #2
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f002 f9a9 	bl	8008568 <DMA_CalcBaseAndBitshift>
 8006216:	4603      	mov	r3, r0
 8006218:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800621e:	f003 031f 	and.w	r3, r3, #31
 8006222:	2201      	movs	r2, #1
 8006224:	409a      	lsls	r2, r3
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	605a      	str	r2, [r3, #4]
 800622a:	e008      	b.n	800623e <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2240      	movs	r2, #64	; 0x40
 8006230:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2203      	movs	r2, #3
 8006236:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e0b7      	b.n	80063ae <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a5f      	ldr	r2, [pc, #380]	; (80063c0 <HAL_DMA_Init+0x654>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d072      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a5d      	ldr	r2, [pc, #372]	; (80063c4 <HAL_DMA_Init+0x658>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d06d      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a5c      	ldr	r2, [pc, #368]	; (80063c8 <HAL_DMA_Init+0x65c>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d068      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a5a      	ldr	r2, [pc, #360]	; (80063cc <HAL_DMA_Init+0x660>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d063      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a59      	ldr	r2, [pc, #356]	; (80063d0 <HAL_DMA_Init+0x664>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d05e      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a57      	ldr	r2, [pc, #348]	; (80063d4 <HAL_DMA_Init+0x668>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d059      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a56      	ldr	r2, [pc, #344]	; (80063d8 <HAL_DMA_Init+0x66c>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d054      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a54      	ldr	r2, [pc, #336]	; (80063dc <HAL_DMA_Init+0x670>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d04f      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a53      	ldr	r2, [pc, #332]	; (80063e0 <HAL_DMA_Init+0x674>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d04a      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a51      	ldr	r2, [pc, #324]	; (80063e4 <HAL_DMA_Init+0x678>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d045      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a50      	ldr	r2, [pc, #320]	; (80063e8 <HAL_DMA_Init+0x67c>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d040      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a4e      	ldr	r2, [pc, #312]	; (80063ec <HAL_DMA_Init+0x680>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d03b      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a4d      	ldr	r2, [pc, #308]	; (80063f0 <HAL_DMA_Init+0x684>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d036      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a4b      	ldr	r2, [pc, #300]	; (80063f4 <HAL_DMA_Init+0x688>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d031      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a4a      	ldr	r2, [pc, #296]	; (80063f8 <HAL_DMA_Init+0x68c>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d02c      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a48      	ldr	r2, [pc, #288]	; (80063fc <HAL_DMA_Init+0x690>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d027      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4a47      	ldr	r2, [pc, #284]	; (8006400 <HAL_DMA_Init+0x694>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d022      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a45      	ldr	r2, [pc, #276]	; (8006404 <HAL_DMA_Init+0x698>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d01d      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4a44      	ldr	r2, [pc, #272]	; (8006408 <HAL_DMA_Init+0x69c>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d018      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a42      	ldr	r2, [pc, #264]	; (800640c <HAL_DMA_Init+0x6a0>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d013      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4a41      	ldr	r2, [pc, #260]	; (8006410 <HAL_DMA_Init+0x6a4>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d00e      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a3f      	ldr	r2, [pc, #252]	; (8006414 <HAL_DMA_Init+0x6a8>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d009      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4a3e      	ldr	r2, [pc, #248]	; (8006418 <HAL_DMA_Init+0x6ac>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d004      	beq.n	800632e <HAL_DMA_Init+0x5c2>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a3c      	ldr	r2, [pc, #240]	; (800641c <HAL_DMA_Init+0x6b0>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d101      	bne.n	8006332 <HAL_DMA_Init+0x5c6>
 800632e:	2301      	movs	r3, #1
 8006330:	e000      	b.n	8006334 <HAL_DMA_Init+0x5c8>
 8006332:	2300      	movs	r3, #0
 8006334:	2b00      	cmp	r3, #0
 8006336:	d032      	beq.n	800639e <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f002 fa43 	bl	80087c4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	2b80      	cmp	r3, #128	; 0x80
 8006344:	d102      	bne.n	800634c <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2200      	movs	r2, #0
 800634a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	685a      	ldr	r2, [r3, #4]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006354:	b2d2      	uxtb	r2, r2
 8006356:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800635c:	687a      	ldr	r2, [r7, #4]
 800635e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006360:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d010      	beq.n	800638c <HAL_DMA_Init+0x620>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	2b08      	cmp	r3, #8
 8006370:	d80c      	bhi.n	800638c <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f002 fac0 	bl	80088f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800637c:	2200      	movs	r2, #0
 800637e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006388:	605a      	str	r2, [r3, #4]
 800638a:	e008      	b.n	800639e <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80063ac:	2300      	movs	r3, #0
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3718      	adds	r7, #24
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}
 80063b6:	bf00      	nop
 80063b8:	a7fdabf8 	.word	0xa7fdabf8
 80063bc:	cccccccd 	.word	0xcccccccd
 80063c0:	40020010 	.word	0x40020010
 80063c4:	40020028 	.word	0x40020028
 80063c8:	40020040 	.word	0x40020040
 80063cc:	40020058 	.word	0x40020058
 80063d0:	40020070 	.word	0x40020070
 80063d4:	40020088 	.word	0x40020088
 80063d8:	400200a0 	.word	0x400200a0
 80063dc:	400200b8 	.word	0x400200b8
 80063e0:	40020410 	.word	0x40020410
 80063e4:	40020428 	.word	0x40020428
 80063e8:	40020440 	.word	0x40020440
 80063ec:	40020458 	.word	0x40020458
 80063f0:	40020470 	.word	0x40020470
 80063f4:	40020488 	.word	0x40020488
 80063f8:	400204a0 	.word	0x400204a0
 80063fc:	400204b8 	.word	0x400204b8
 8006400:	58025408 	.word	0x58025408
 8006404:	5802541c 	.word	0x5802541c
 8006408:	58025430 	.word	0x58025430
 800640c:	58025444 	.word	0x58025444
 8006410:	58025458 	.word	0x58025458
 8006414:	5802546c 	.word	0x5802546c
 8006418:	58025480 	.word	0x58025480
 800641c:	58025494 	.word	0x58025494

08006420 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b086      	sub	sp, #24
 8006424:	af00      	add	r7, sp, #0
 8006426:	60f8      	str	r0, [r7, #12]
 8006428:	60b9      	str	r1, [r7, #8]
 800642a:	607a      	str	r2, [r7, #4]
 800642c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800642e:	2300      	movs	r3, #0
 8006430:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d101      	bne.n	800643c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e226      	b.n	800688a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006442:	2b01      	cmp	r3, #1
 8006444:	d101      	bne.n	800644a <HAL_DMA_Start_IT+0x2a>
 8006446:	2302      	movs	r3, #2
 8006448:	e21f      	b.n	800688a <HAL_DMA_Start_IT+0x46a>
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2201      	movs	r2, #1
 800644e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006458:	b2db      	uxtb	r3, r3
 800645a:	2b01      	cmp	r3, #1
 800645c:	f040 820a 	bne.w	8006874 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2202      	movs	r2, #2
 8006464:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2200      	movs	r2, #0
 800646c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a68      	ldr	r2, [pc, #416]	; (8006614 <HAL_DMA_Start_IT+0x1f4>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d04a      	beq.n	800650e <HAL_DMA_Start_IT+0xee>
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a66      	ldr	r2, [pc, #408]	; (8006618 <HAL_DMA_Start_IT+0x1f8>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d045      	beq.n	800650e <HAL_DMA_Start_IT+0xee>
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a65      	ldr	r2, [pc, #404]	; (800661c <HAL_DMA_Start_IT+0x1fc>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d040      	beq.n	800650e <HAL_DMA_Start_IT+0xee>
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a63      	ldr	r2, [pc, #396]	; (8006620 <HAL_DMA_Start_IT+0x200>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d03b      	beq.n	800650e <HAL_DMA_Start_IT+0xee>
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a62      	ldr	r2, [pc, #392]	; (8006624 <HAL_DMA_Start_IT+0x204>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d036      	beq.n	800650e <HAL_DMA_Start_IT+0xee>
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a60      	ldr	r2, [pc, #384]	; (8006628 <HAL_DMA_Start_IT+0x208>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d031      	beq.n	800650e <HAL_DMA_Start_IT+0xee>
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a5f      	ldr	r2, [pc, #380]	; (800662c <HAL_DMA_Start_IT+0x20c>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d02c      	beq.n	800650e <HAL_DMA_Start_IT+0xee>
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a5d      	ldr	r2, [pc, #372]	; (8006630 <HAL_DMA_Start_IT+0x210>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d027      	beq.n	800650e <HAL_DMA_Start_IT+0xee>
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a5c      	ldr	r2, [pc, #368]	; (8006634 <HAL_DMA_Start_IT+0x214>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d022      	beq.n	800650e <HAL_DMA_Start_IT+0xee>
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a5a      	ldr	r2, [pc, #360]	; (8006638 <HAL_DMA_Start_IT+0x218>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d01d      	beq.n	800650e <HAL_DMA_Start_IT+0xee>
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a59      	ldr	r2, [pc, #356]	; (800663c <HAL_DMA_Start_IT+0x21c>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d018      	beq.n	800650e <HAL_DMA_Start_IT+0xee>
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a57      	ldr	r2, [pc, #348]	; (8006640 <HAL_DMA_Start_IT+0x220>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d013      	beq.n	800650e <HAL_DMA_Start_IT+0xee>
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a56      	ldr	r2, [pc, #344]	; (8006644 <HAL_DMA_Start_IT+0x224>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d00e      	beq.n	800650e <HAL_DMA_Start_IT+0xee>
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a54      	ldr	r2, [pc, #336]	; (8006648 <HAL_DMA_Start_IT+0x228>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d009      	beq.n	800650e <HAL_DMA_Start_IT+0xee>
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a53      	ldr	r2, [pc, #332]	; (800664c <HAL_DMA_Start_IT+0x22c>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d004      	beq.n	800650e <HAL_DMA_Start_IT+0xee>
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a51      	ldr	r2, [pc, #324]	; (8006650 <HAL_DMA_Start_IT+0x230>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d108      	bne.n	8006520 <HAL_DMA_Start_IT+0x100>
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f022 0201 	bic.w	r2, r2, #1
 800651c:	601a      	str	r2, [r3, #0]
 800651e:	e007      	b.n	8006530 <HAL_DMA_Start_IT+0x110>
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f022 0201 	bic.w	r2, r2, #1
 800652e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	687a      	ldr	r2, [r7, #4]
 8006534:	68b9      	ldr	r1, [r7, #8]
 8006536:	68f8      	ldr	r0, [r7, #12]
 8006538:	f001 fe6a 	bl	8008210 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a34      	ldr	r2, [pc, #208]	; (8006614 <HAL_DMA_Start_IT+0x1f4>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d04a      	beq.n	80065dc <HAL_DMA_Start_IT+0x1bc>
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a33      	ldr	r2, [pc, #204]	; (8006618 <HAL_DMA_Start_IT+0x1f8>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d045      	beq.n	80065dc <HAL_DMA_Start_IT+0x1bc>
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a31      	ldr	r2, [pc, #196]	; (800661c <HAL_DMA_Start_IT+0x1fc>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d040      	beq.n	80065dc <HAL_DMA_Start_IT+0x1bc>
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a30      	ldr	r2, [pc, #192]	; (8006620 <HAL_DMA_Start_IT+0x200>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d03b      	beq.n	80065dc <HAL_DMA_Start_IT+0x1bc>
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a2e      	ldr	r2, [pc, #184]	; (8006624 <HAL_DMA_Start_IT+0x204>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d036      	beq.n	80065dc <HAL_DMA_Start_IT+0x1bc>
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a2d      	ldr	r2, [pc, #180]	; (8006628 <HAL_DMA_Start_IT+0x208>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d031      	beq.n	80065dc <HAL_DMA_Start_IT+0x1bc>
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a2b      	ldr	r2, [pc, #172]	; (800662c <HAL_DMA_Start_IT+0x20c>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d02c      	beq.n	80065dc <HAL_DMA_Start_IT+0x1bc>
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a2a      	ldr	r2, [pc, #168]	; (8006630 <HAL_DMA_Start_IT+0x210>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d027      	beq.n	80065dc <HAL_DMA_Start_IT+0x1bc>
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a28      	ldr	r2, [pc, #160]	; (8006634 <HAL_DMA_Start_IT+0x214>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d022      	beq.n	80065dc <HAL_DMA_Start_IT+0x1bc>
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a27      	ldr	r2, [pc, #156]	; (8006638 <HAL_DMA_Start_IT+0x218>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d01d      	beq.n	80065dc <HAL_DMA_Start_IT+0x1bc>
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a25      	ldr	r2, [pc, #148]	; (800663c <HAL_DMA_Start_IT+0x21c>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d018      	beq.n	80065dc <HAL_DMA_Start_IT+0x1bc>
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a24      	ldr	r2, [pc, #144]	; (8006640 <HAL_DMA_Start_IT+0x220>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d013      	beq.n	80065dc <HAL_DMA_Start_IT+0x1bc>
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a22      	ldr	r2, [pc, #136]	; (8006644 <HAL_DMA_Start_IT+0x224>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d00e      	beq.n	80065dc <HAL_DMA_Start_IT+0x1bc>
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a21      	ldr	r2, [pc, #132]	; (8006648 <HAL_DMA_Start_IT+0x228>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d009      	beq.n	80065dc <HAL_DMA_Start_IT+0x1bc>
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a1f      	ldr	r2, [pc, #124]	; (800664c <HAL_DMA_Start_IT+0x22c>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d004      	beq.n	80065dc <HAL_DMA_Start_IT+0x1bc>
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a1e      	ldr	r2, [pc, #120]	; (8006650 <HAL_DMA_Start_IT+0x230>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d101      	bne.n	80065e0 <HAL_DMA_Start_IT+0x1c0>
 80065dc:	2301      	movs	r3, #1
 80065de:	e000      	b.n	80065e2 <HAL_DMA_Start_IT+0x1c2>
 80065e0:	2300      	movs	r3, #0
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d036      	beq.n	8006654 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f023 021e 	bic.w	r2, r3, #30
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f042 0216 	orr.w	r2, r2, #22
 80065f8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d03e      	beq.n	8006680 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	681a      	ldr	r2, [r3, #0]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f042 0208 	orr.w	r2, r2, #8
 8006610:	601a      	str	r2, [r3, #0]
 8006612:	e035      	b.n	8006680 <HAL_DMA_Start_IT+0x260>
 8006614:	40020010 	.word	0x40020010
 8006618:	40020028 	.word	0x40020028
 800661c:	40020040 	.word	0x40020040
 8006620:	40020058 	.word	0x40020058
 8006624:	40020070 	.word	0x40020070
 8006628:	40020088 	.word	0x40020088
 800662c:	400200a0 	.word	0x400200a0
 8006630:	400200b8 	.word	0x400200b8
 8006634:	40020410 	.word	0x40020410
 8006638:	40020428 	.word	0x40020428
 800663c:	40020440 	.word	0x40020440
 8006640:	40020458 	.word	0x40020458
 8006644:	40020470 	.word	0x40020470
 8006648:	40020488 	.word	0x40020488
 800664c:	400204a0 	.word	0x400204a0
 8006650:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f023 020e 	bic.w	r2, r3, #14
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f042 020a 	orr.w	r2, r2, #10
 8006666:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800666c:	2b00      	cmp	r3, #0
 800666e:	d007      	beq.n	8006680 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f042 0204 	orr.w	r2, r2, #4
 800667e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a83      	ldr	r2, [pc, #524]	; (8006894 <HAL_DMA_Start_IT+0x474>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d072      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a82      	ldr	r2, [pc, #520]	; (8006898 <HAL_DMA_Start_IT+0x478>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d06d      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a80      	ldr	r2, [pc, #512]	; (800689c <HAL_DMA_Start_IT+0x47c>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d068      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a7f      	ldr	r2, [pc, #508]	; (80068a0 <HAL_DMA_Start_IT+0x480>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d063      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a7d      	ldr	r2, [pc, #500]	; (80068a4 <HAL_DMA_Start_IT+0x484>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d05e      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a7c      	ldr	r2, [pc, #496]	; (80068a8 <HAL_DMA_Start_IT+0x488>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d059      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a7a      	ldr	r2, [pc, #488]	; (80068ac <HAL_DMA_Start_IT+0x48c>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d054      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4a79      	ldr	r2, [pc, #484]	; (80068b0 <HAL_DMA_Start_IT+0x490>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d04f      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a77      	ldr	r2, [pc, #476]	; (80068b4 <HAL_DMA_Start_IT+0x494>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d04a      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a76      	ldr	r2, [pc, #472]	; (80068b8 <HAL_DMA_Start_IT+0x498>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d045      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a74      	ldr	r2, [pc, #464]	; (80068bc <HAL_DMA_Start_IT+0x49c>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d040      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4a73      	ldr	r2, [pc, #460]	; (80068c0 <HAL_DMA_Start_IT+0x4a0>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d03b      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a71      	ldr	r2, [pc, #452]	; (80068c4 <HAL_DMA_Start_IT+0x4a4>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d036      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a70      	ldr	r2, [pc, #448]	; (80068c8 <HAL_DMA_Start_IT+0x4a8>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d031      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a6e      	ldr	r2, [pc, #440]	; (80068cc <HAL_DMA_Start_IT+0x4ac>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d02c      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a6d      	ldr	r2, [pc, #436]	; (80068d0 <HAL_DMA_Start_IT+0x4b0>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d027      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a6b      	ldr	r2, [pc, #428]	; (80068d4 <HAL_DMA_Start_IT+0x4b4>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d022      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a6a      	ldr	r2, [pc, #424]	; (80068d8 <HAL_DMA_Start_IT+0x4b8>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d01d      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4a68      	ldr	r2, [pc, #416]	; (80068dc <HAL_DMA_Start_IT+0x4bc>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d018      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4a67      	ldr	r2, [pc, #412]	; (80068e0 <HAL_DMA_Start_IT+0x4c0>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d013      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a65      	ldr	r2, [pc, #404]	; (80068e4 <HAL_DMA_Start_IT+0x4c4>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d00e      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a64      	ldr	r2, [pc, #400]	; (80068e8 <HAL_DMA_Start_IT+0x4c8>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d009      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a62      	ldr	r2, [pc, #392]	; (80068ec <HAL_DMA_Start_IT+0x4cc>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d004      	beq.n	8006770 <HAL_DMA_Start_IT+0x350>
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a61      	ldr	r2, [pc, #388]	; (80068f0 <HAL_DMA_Start_IT+0x4d0>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d101      	bne.n	8006774 <HAL_DMA_Start_IT+0x354>
 8006770:	2301      	movs	r3, #1
 8006772:	e000      	b.n	8006776 <HAL_DMA_Start_IT+0x356>
 8006774:	2300      	movs	r3, #0
 8006776:	2b00      	cmp	r3, #0
 8006778:	d01a      	beq.n	80067b0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006784:	2b00      	cmp	r3, #0
 8006786:	d007      	beq.n	8006798 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006792:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006796:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800679c:	2b00      	cmp	r3, #0
 800679e:	d007      	beq.n	80067b0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067ae:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a37      	ldr	r2, [pc, #220]	; (8006894 <HAL_DMA_Start_IT+0x474>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d04a      	beq.n	8006850 <HAL_DMA_Start_IT+0x430>
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a36      	ldr	r2, [pc, #216]	; (8006898 <HAL_DMA_Start_IT+0x478>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d045      	beq.n	8006850 <HAL_DMA_Start_IT+0x430>
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a34      	ldr	r2, [pc, #208]	; (800689c <HAL_DMA_Start_IT+0x47c>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d040      	beq.n	8006850 <HAL_DMA_Start_IT+0x430>
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a33      	ldr	r2, [pc, #204]	; (80068a0 <HAL_DMA_Start_IT+0x480>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d03b      	beq.n	8006850 <HAL_DMA_Start_IT+0x430>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a31      	ldr	r2, [pc, #196]	; (80068a4 <HAL_DMA_Start_IT+0x484>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d036      	beq.n	8006850 <HAL_DMA_Start_IT+0x430>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a30      	ldr	r2, [pc, #192]	; (80068a8 <HAL_DMA_Start_IT+0x488>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d031      	beq.n	8006850 <HAL_DMA_Start_IT+0x430>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a2e      	ldr	r2, [pc, #184]	; (80068ac <HAL_DMA_Start_IT+0x48c>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d02c      	beq.n	8006850 <HAL_DMA_Start_IT+0x430>
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a2d      	ldr	r2, [pc, #180]	; (80068b0 <HAL_DMA_Start_IT+0x490>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d027      	beq.n	8006850 <HAL_DMA_Start_IT+0x430>
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a2b      	ldr	r2, [pc, #172]	; (80068b4 <HAL_DMA_Start_IT+0x494>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d022      	beq.n	8006850 <HAL_DMA_Start_IT+0x430>
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a2a      	ldr	r2, [pc, #168]	; (80068b8 <HAL_DMA_Start_IT+0x498>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d01d      	beq.n	8006850 <HAL_DMA_Start_IT+0x430>
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a28      	ldr	r2, [pc, #160]	; (80068bc <HAL_DMA_Start_IT+0x49c>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d018      	beq.n	8006850 <HAL_DMA_Start_IT+0x430>
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a27      	ldr	r2, [pc, #156]	; (80068c0 <HAL_DMA_Start_IT+0x4a0>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d013      	beq.n	8006850 <HAL_DMA_Start_IT+0x430>
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a25      	ldr	r2, [pc, #148]	; (80068c4 <HAL_DMA_Start_IT+0x4a4>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d00e      	beq.n	8006850 <HAL_DMA_Start_IT+0x430>
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a24      	ldr	r2, [pc, #144]	; (80068c8 <HAL_DMA_Start_IT+0x4a8>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d009      	beq.n	8006850 <HAL_DMA_Start_IT+0x430>
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a22      	ldr	r2, [pc, #136]	; (80068cc <HAL_DMA_Start_IT+0x4ac>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d004      	beq.n	8006850 <HAL_DMA_Start_IT+0x430>
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a21      	ldr	r2, [pc, #132]	; (80068d0 <HAL_DMA_Start_IT+0x4b0>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d108      	bne.n	8006862 <HAL_DMA_Start_IT+0x442>
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f042 0201 	orr.w	r2, r2, #1
 800685e:	601a      	str	r2, [r3, #0]
 8006860:	e012      	b.n	8006888 <HAL_DMA_Start_IT+0x468>
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f042 0201 	orr.w	r2, r2, #1
 8006870:	601a      	str	r2, [r3, #0]
 8006872:	e009      	b.n	8006888 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800687a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006884:	2301      	movs	r3, #1
 8006886:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006888:	7dfb      	ldrb	r3, [r7, #23]
}
 800688a:	4618      	mov	r0, r3
 800688c:	3718      	adds	r7, #24
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}
 8006892:	bf00      	nop
 8006894:	40020010 	.word	0x40020010
 8006898:	40020028 	.word	0x40020028
 800689c:	40020040 	.word	0x40020040
 80068a0:	40020058 	.word	0x40020058
 80068a4:	40020070 	.word	0x40020070
 80068a8:	40020088 	.word	0x40020088
 80068ac:	400200a0 	.word	0x400200a0
 80068b0:	400200b8 	.word	0x400200b8
 80068b4:	40020410 	.word	0x40020410
 80068b8:	40020428 	.word	0x40020428
 80068bc:	40020440 	.word	0x40020440
 80068c0:	40020458 	.word	0x40020458
 80068c4:	40020470 	.word	0x40020470
 80068c8:	40020488 	.word	0x40020488
 80068cc:	400204a0 	.word	0x400204a0
 80068d0:	400204b8 	.word	0x400204b8
 80068d4:	58025408 	.word	0x58025408
 80068d8:	5802541c 	.word	0x5802541c
 80068dc:	58025430 	.word	0x58025430
 80068e0:	58025444 	.word	0x58025444
 80068e4:	58025458 	.word	0x58025458
 80068e8:	5802546c 	.word	0x5802546c
 80068ec:	58025480 	.word	0x58025480
 80068f0:	58025494 	.word	0x58025494

080068f4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b086      	sub	sp, #24
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80068fc:	f7ff f91a 	bl	8005b34 <HAL_GetTick>
 8006900:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d101      	bne.n	800690c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006908:	2301      	movs	r3, #1
 800690a:	e2dc      	b.n	8006ec6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006912:	b2db      	uxtb	r3, r3
 8006914:	2b02      	cmp	r3, #2
 8006916:	d008      	beq.n	800692a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2280      	movs	r2, #128	; 0x80
 800691c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	e2cd      	b.n	8006ec6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a76      	ldr	r2, [pc, #472]	; (8006b08 <HAL_DMA_Abort+0x214>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d04a      	beq.n	80069ca <HAL_DMA_Abort+0xd6>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a74      	ldr	r2, [pc, #464]	; (8006b0c <HAL_DMA_Abort+0x218>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d045      	beq.n	80069ca <HAL_DMA_Abort+0xd6>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a73      	ldr	r2, [pc, #460]	; (8006b10 <HAL_DMA_Abort+0x21c>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d040      	beq.n	80069ca <HAL_DMA_Abort+0xd6>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a71      	ldr	r2, [pc, #452]	; (8006b14 <HAL_DMA_Abort+0x220>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d03b      	beq.n	80069ca <HAL_DMA_Abort+0xd6>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a70      	ldr	r2, [pc, #448]	; (8006b18 <HAL_DMA_Abort+0x224>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d036      	beq.n	80069ca <HAL_DMA_Abort+0xd6>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a6e      	ldr	r2, [pc, #440]	; (8006b1c <HAL_DMA_Abort+0x228>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d031      	beq.n	80069ca <HAL_DMA_Abort+0xd6>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a6d      	ldr	r2, [pc, #436]	; (8006b20 <HAL_DMA_Abort+0x22c>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d02c      	beq.n	80069ca <HAL_DMA_Abort+0xd6>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a6b      	ldr	r2, [pc, #428]	; (8006b24 <HAL_DMA_Abort+0x230>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d027      	beq.n	80069ca <HAL_DMA_Abort+0xd6>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a6a      	ldr	r2, [pc, #424]	; (8006b28 <HAL_DMA_Abort+0x234>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d022      	beq.n	80069ca <HAL_DMA_Abort+0xd6>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a68      	ldr	r2, [pc, #416]	; (8006b2c <HAL_DMA_Abort+0x238>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d01d      	beq.n	80069ca <HAL_DMA_Abort+0xd6>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a67      	ldr	r2, [pc, #412]	; (8006b30 <HAL_DMA_Abort+0x23c>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d018      	beq.n	80069ca <HAL_DMA_Abort+0xd6>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a65      	ldr	r2, [pc, #404]	; (8006b34 <HAL_DMA_Abort+0x240>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d013      	beq.n	80069ca <HAL_DMA_Abort+0xd6>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a64      	ldr	r2, [pc, #400]	; (8006b38 <HAL_DMA_Abort+0x244>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d00e      	beq.n	80069ca <HAL_DMA_Abort+0xd6>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a62      	ldr	r2, [pc, #392]	; (8006b3c <HAL_DMA_Abort+0x248>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d009      	beq.n	80069ca <HAL_DMA_Abort+0xd6>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a61      	ldr	r2, [pc, #388]	; (8006b40 <HAL_DMA_Abort+0x24c>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d004      	beq.n	80069ca <HAL_DMA_Abort+0xd6>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a5f      	ldr	r2, [pc, #380]	; (8006b44 <HAL_DMA_Abort+0x250>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d101      	bne.n	80069ce <HAL_DMA_Abort+0xda>
 80069ca:	2301      	movs	r3, #1
 80069cc:	e000      	b.n	80069d0 <HAL_DMA_Abort+0xdc>
 80069ce:	2300      	movs	r3, #0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d013      	beq.n	80069fc <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f022 021e 	bic.w	r2, r2, #30
 80069e2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	695a      	ldr	r2, [r3, #20]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80069f2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	617b      	str	r3, [r7, #20]
 80069fa:	e00a      	b.n	8006a12 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f022 020e 	bic.w	r2, r2, #14
 8006a0a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a3c      	ldr	r2, [pc, #240]	; (8006b08 <HAL_DMA_Abort+0x214>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d072      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a3a      	ldr	r2, [pc, #232]	; (8006b0c <HAL_DMA_Abort+0x218>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d06d      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a39      	ldr	r2, [pc, #228]	; (8006b10 <HAL_DMA_Abort+0x21c>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d068      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a37      	ldr	r2, [pc, #220]	; (8006b14 <HAL_DMA_Abort+0x220>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d063      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a36      	ldr	r2, [pc, #216]	; (8006b18 <HAL_DMA_Abort+0x224>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d05e      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a34      	ldr	r2, [pc, #208]	; (8006b1c <HAL_DMA_Abort+0x228>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d059      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a33      	ldr	r2, [pc, #204]	; (8006b20 <HAL_DMA_Abort+0x22c>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d054      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a31      	ldr	r2, [pc, #196]	; (8006b24 <HAL_DMA_Abort+0x230>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d04f      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a30      	ldr	r2, [pc, #192]	; (8006b28 <HAL_DMA_Abort+0x234>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d04a      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a2e      	ldr	r2, [pc, #184]	; (8006b2c <HAL_DMA_Abort+0x238>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d045      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a2d      	ldr	r2, [pc, #180]	; (8006b30 <HAL_DMA_Abort+0x23c>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d040      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a2b      	ldr	r2, [pc, #172]	; (8006b34 <HAL_DMA_Abort+0x240>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d03b      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a2a      	ldr	r2, [pc, #168]	; (8006b38 <HAL_DMA_Abort+0x244>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d036      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a28      	ldr	r2, [pc, #160]	; (8006b3c <HAL_DMA_Abort+0x248>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d031      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a27      	ldr	r2, [pc, #156]	; (8006b40 <HAL_DMA_Abort+0x24c>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d02c      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a25      	ldr	r2, [pc, #148]	; (8006b44 <HAL_DMA_Abort+0x250>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d027      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a24      	ldr	r2, [pc, #144]	; (8006b48 <HAL_DMA_Abort+0x254>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d022      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a22      	ldr	r2, [pc, #136]	; (8006b4c <HAL_DMA_Abort+0x258>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d01d      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a21      	ldr	r2, [pc, #132]	; (8006b50 <HAL_DMA_Abort+0x25c>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d018      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a1f      	ldr	r2, [pc, #124]	; (8006b54 <HAL_DMA_Abort+0x260>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d013      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a1e      	ldr	r2, [pc, #120]	; (8006b58 <HAL_DMA_Abort+0x264>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d00e      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a1c      	ldr	r2, [pc, #112]	; (8006b5c <HAL_DMA_Abort+0x268>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d009      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a1b      	ldr	r2, [pc, #108]	; (8006b60 <HAL_DMA_Abort+0x26c>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d004      	beq.n	8006b02 <HAL_DMA_Abort+0x20e>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a19      	ldr	r2, [pc, #100]	; (8006b64 <HAL_DMA_Abort+0x270>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d132      	bne.n	8006b68 <HAL_DMA_Abort+0x274>
 8006b02:	2301      	movs	r3, #1
 8006b04:	e031      	b.n	8006b6a <HAL_DMA_Abort+0x276>
 8006b06:	bf00      	nop
 8006b08:	40020010 	.word	0x40020010
 8006b0c:	40020028 	.word	0x40020028
 8006b10:	40020040 	.word	0x40020040
 8006b14:	40020058 	.word	0x40020058
 8006b18:	40020070 	.word	0x40020070
 8006b1c:	40020088 	.word	0x40020088
 8006b20:	400200a0 	.word	0x400200a0
 8006b24:	400200b8 	.word	0x400200b8
 8006b28:	40020410 	.word	0x40020410
 8006b2c:	40020428 	.word	0x40020428
 8006b30:	40020440 	.word	0x40020440
 8006b34:	40020458 	.word	0x40020458
 8006b38:	40020470 	.word	0x40020470
 8006b3c:	40020488 	.word	0x40020488
 8006b40:	400204a0 	.word	0x400204a0
 8006b44:	400204b8 	.word	0x400204b8
 8006b48:	58025408 	.word	0x58025408
 8006b4c:	5802541c 	.word	0x5802541c
 8006b50:	58025430 	.word	0x58025430
 8006b54:	58025444 	.word	0x58025444
 8006b58:	58025458 	.word	0x58025458
 8006b5c:	5802546c 	.word	0x5802546c
 8006b60:	58025480 	.word	0x58025480
 8006b64:	58025494 	.word	0x58025494
 8006b68:	2300      	movs	r3, #0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d007      	beq.n	8006b7e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b78:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b7c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a6d      	ldr	r2, [pc, #436]	; (8006d38 <HAL_DMA_Abort+0x444>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d04a      	beq.n	8006c1e <HAL_DMA_Abort+0x32a>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a6b      	ldr	r2, [pc, #428]	; (8006d3c <HAL_DMA_Abort+0x448>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d045      	beq.n	8006c1e <HAL_DMA_Abort+0x32a>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a6a      	ldr	r2, [pc, #424]	; (8006d40 <HAL_DMA_Abort+0x44c>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d040      	beq.n	8006c1e <HAL_DMA_Abort+0x32a>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a68      	ldr	r2, [pc, #416]	; (8006d44 <HAL_DMA_Abort+0x450>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d03b      	beq.n	8006c1e <HAL_DMA_Abort+0x32a>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a67      	ldr	r2, [pc, #412]	; (8006d48 <HAL_DMA_Abort+0x454>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d036      	beq.n	8006c1e <HAL_DMA_Abort+0x32a>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a65      	ldr	r2, [pc, #404]	; (8006d4c <HAL_DMA_Abort+0x458>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d031      	beq.n	8006c1e <HAL_DMA_Abort+0x32a>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a64      	ldr	r2, [pc, #400]	; (8006d50 <HAL_DMA_Abort+0x45c>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d02c      	beq.n	8006c1e <HAL_DMA_Abort+0x32a>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a62      	ldr	r2, [pc, #392]	; (8006d54 <HAL_DMA_Abort+0x460>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d027      	beq.n	8006c1e <HAL_DMA_Abort+0x32a>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a61      	ldr	r2, [pc, #388]	; (8006d58 <HAL_DMA_Abort+0x464>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d022      	beq.n	8006c1e <HAL_DMA_Abort+0x32a>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a5f      	ldr	r2, [pc, #380]	; (8006d5c <HAL_DMA_Abort+0x468>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d01d      	beq.n	8006c1e <HAL_DMA_Abort+0x32a>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a5e      	ldr	r2, [pc, #376]	; (8006d60 <HAL_DMA_Abort+0x46c>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d018      	beq.n	8006c1e <HAL_DMA_Abort+0x32a>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a5c      	ldr	r2, [pc, #368]	; (8006d64 <HAL_DMA_Abort+0x470>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d013      	beq.n	8006c1e <HAL_DMA_Abort+0x32a>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a5b      	ldr	r2, [pc, #364]	; (8006d68 <HAL_DMA_Abort+0x474>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d00e      	beq.n	8006c1e <HAL_DMA_Abort+0x32a>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4a59      	ldr	r2, [pc, #356]	; (8006d6c <HAL_DMA_Abort+0x478>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d009      	beq.n	8006c1e <HAL_DMA_Abort+0x32a>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a58      	ldr	r2, [pc, #352]	; (8006d70 <HAL_DMA_Abort+0x47c>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d004      	beq.n	8006c1e <HAL_DMA_Abort+0x32a>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	4a56      	ldr	r2, [pc, #344]	; (8006d74 <HAL_DMA_Abort+0x480>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d108      	bne.n	8006c30 <HAL_DMA_Abort+0x33c>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	681a      	ldr	r2, [r3, #0]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f022 0201 	bic.w	r2, r2, #1
 8006c2c:	601a      	str	r2, [r3, #0]
 8006c2e:	e007      	b.n	8006c40 <HAL_DMA_Abort+0x34c>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f022 0201 	bic.w	r2, r2, #1
 8006c3e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006c40:	e013      	b.n	8006c6a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006c42:	f7fe ff77 	bl	8005b34 <HAL_GetTick>
 8006c46:	4602      	mov	r2, r0
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	1ad3      	subs	r3, r2, r3
 8006c4c:	2b05      	cmp	r3, #5
 8006c4e:	d90c      	bls.n	8006c6a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2220      	movs	r2, #32
 8006c54:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2203      	movs	r2, #3
 8006c5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e12d      	b.n	8006ec6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f003 0301 	and.w	r3, r3, #1
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d1e5      	bne.n	8006c42 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a2f      	ldr	r2, [pc, #188]	; (8006d38 <HAL_DMA_Abort+0x444>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d04a      	beq.n	8006d16 <HAL_DMA_Abort+0x422>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a2d      	ldr	r2, [pc, #180]	; (8006d3c <HAL_DMA_Abort+0x448>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d045      	beq.n	8006d16 <HAL_DMA_Abort+0x422>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a2c      	ldr	r2, [pc, #176]	; (8006d40 <HAL_DMA_Abort+0x44c>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d040      	beq.n	8006d16 <HAL_DMA_Abort+0x422>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a2a      	ldr	r2, [pc, #168]	; (8006d44 <HAL_DMA_Abort+0x450>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d03b      	beq.n	8006d16 <HAL_DMA_Abort+0x422>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a29      	ldr	r2, [pc, #164]	; (8006d48 <HAL_DMA_Abort+0x454>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d036      	beq.n	8006d16 <HAL_DMA_Abort+0x422>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a27      	ldr	r2, [pc, #156]	; (8006d4c <HAL_DMA_Abort+0x458>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d031      	beq.n	8006d16 <HAL_DMA_Abort+0x422>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a26      	ldr	r2, [pc, #152]	; (8006d50 <HAL_DMA_Abort+0x45c>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d02c      	beq.n	8006d16 <HAL_DMA_Abort+0x422>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a24      	ldr	r2, [pc, #144]	; (8006d54 <HAL_DMA_Abort+0x460>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d027      	beq.n	8006d16 <HAL_DMA_Abort+0x422>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a23      	ldr	r2, [pc, #140]	; (8006d58 <HAL_DMA_Abort+0x464>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d022      	beq.n	8006d16 <HAL_DMA_Abort+0x422>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a21      	ldr	r2, [pc, #132]	; (8006d5c <HAL_DMA_Abort+0x468>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d01d      	beq.n	8006d16 <HAL_DMA_Abort+0x422>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a20      	ldr	r2, [pc, #128]	; (8006d60 <HAL_DMA_Abort+0x46c>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d018      	beq.n	8006d16 <HAL_DMA_Abort+0x422>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	4a1e      	ldr	r2, [pc, #120]	; (8006d64 <HAL_DMA_Abort+0x470>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d013      	beq.n	8006d16 <HAL_DMA_Abort+0x422>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a1d      	ldr	r2, [pc, #116]	; (8006d68 <HAL_DMA_Abort+0x474>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d00e      	beq.n	8006d16 <HAL_DMA_Abort+0x422>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a1b      	ldr	r2, [pc, #108]	; (8006d6c <HAL_DMA_Abort+0x478>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d009      	beq.n	8006d16 <HAL_DMA_Abort+0x422>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a1a      	ldr	r2, [pc, #104]	; (8006d70 <HAL_DMA_Abort+0x47c>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d004      	beq.n	8006d16 <HAL_DMA_Abort+0x422>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a18      	ldr	r2, [pc, #96]	; (8006d74 <HAL_DMA_Abort+0x480>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d101      	bne.n	8006d1a <HAL_DMA_Abort+0x426>
 8006d16:	2301      	movs	r3, #1
 8006d18:	e000      	b.n	8006d1c <HAL_DMA_Abort+0x428>
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d02b      	beq.n	8006d78 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d24:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d2a:	f003 031f 	and.w	r3, r3, #31
 8006d2e:	223f      	movs	r2, #63	; 0x3f
 8006d30:	409a      	lsls	r2, r3
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	609a      	str	r2, [r3, #8]
 8006d36:	e02a      	b.n	8006d8e <HAL_DMA_Abort+0x49a>
 8006d38:	40020010 	.word	0x40020010
 8006d3c:	40020028 	.word	0x40020028
 8006d40:	40020040 	.word	0x40020040
 8006d44:	40020058 	.word	0x40020058
 8006d48:	40020070 	.word	0x40020070
 8006d4c:	40020088 	.word	0x40020088
 8006d50:	400200a0 	.word	0x400200a0
 8006d54:	400200b8 	.word	0x400200b8
 8006d58:	40020410 	.word	0x40020410
 8006d5c:	40020428 	.word	0x40020428
 8006d60:	40020440 	.word	0x40020440
 8006d64:	40020458 	.word	0x40020458
 8006d68:	40020470 	.word	0x40020470
 8006d6c:	40020488 	.word	0x40020488
 8006d70:	400204a0 	.word	0x400204a0
 8006d74:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d7c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d82:	f003 031f 	and.w	r3, r3, #31
 8006d86:	2201      	movs	r2, #1
 8006d88:	409a      	lsls	r2, r3
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a4f      	ldr	r2, [pc, #316]	; (8006ed0 <HAL_DMA_Abort+0x5dc>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d072      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a4d      	ldr	r2, [pc, #308]	; (8006ed4 <HAL_DMA_Abort+0x5e0>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d06d      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a4c      	ldr	r2, [pc, #304]	; (8006ed8 <HAL_DMA_Abort+0x5e4>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d068      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a4a      	ldr	r2, [pc, #296]	; (8006edc <HAL_DMA_Abort+0x5e8>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d063      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a49      	ldr	r2, [pc, #292]	; (8006ee0 <HAL_DMA_Abort+0x5ec>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d05e      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a47      	ldr	r2, [pc, #284]	; (8006ee4 <HAL_DMA_Abort+0x5f0>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d059      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a46      	ldr	r2, [pc, #280]	; (8006ee8 <HAL_DMA_Abort+0x5f4>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d054      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a44      	ldr	r2, [pc, #272]	; (8006eec <HAL_DMA_Abort+0x5f8>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d04f      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a43      	ldr	r2, [pc, #268]	; (8006ef0 <HAL_DMA_Abort+0x5fc>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d04a      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4a41      	ldr	r2, [pc, #260]	; (8006ef4 <HAL_DMA_Abort+0x600>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d045      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a40      	ldr	r2, [pc, #256]	; (8006ef8 <HAL_DMA_Abort+0x604>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d040      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a3e      	ldr	r2, [pc, #248]	; (8006efc <HAL_DMA_Abort+0x608>)
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d03b      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a3d      	ldr	r2, [pc, #244]	; (8006f00 <HAL_DMA_Abort+0x60c>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d036      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a3b      	ldr	r2, [pc, #236]	; (8006f04 <HAL_DMA_Abort+0x610>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d031      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4a3a      	ldr	r2, [pc, #232]	; (8006f08 <HAL_DMA_Abort+0x614>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d02c      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a38      	ldr	r2, [pc, #224]	; (8006f0c <HAL_DMA_Abort+0x618>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d027      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a37      	ldr	r2, [pc, #220]	; (8006f10 <HAL_DMA_Abort+0x61c>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d022      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4a35      	ldr	r2, [pc, #212]	; (8006f14 <HAL_DMA_Abort+0x620>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d01d      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4a34      	ldr	r2, [pc, #208]	; (8006f18 <HAL_DMA_Abort+0x624>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d018      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a32      	ldr	r2, [pc, #200]	; (8006f1c <HAL_DMA_Abort+0x628>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d013      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a31      	ldr	r2, [pc, #196]	; (8006f20 <HAL_DMA_Abort+0x62c>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d00e      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a2f      	ldr	r2, [pc, #188]	; (8006f24 <HAL_DMA_Abort+0x630>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d009      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a2e      	ldr	r2, [pc, #184]	; (8006f28 <HAL_DMA_Abort+0x634>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d004      	beq.n	8006e7e <HAL_DMA_Abort+0x58a>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a2c      	ldr	r2, [pc, #176]	; (8006f2c <HAL_DMA_Abort+0x638>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d101      	bne.n	8006e82 <HAL_DMA_Abort+0x58e>
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e000      	b.n	8006e84 <HAL_DMA_Abort+0x590>
 8006e82:	2300      	movs	r3, #0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d015      	beq.n	8006eb4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e8c:	687a      	ldr	r2, [r7, #4]
 8006e8e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006e90:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d00c      	beq.n	8006eb4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ea4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ea8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eae:	687a      	ldr	r2, [r7, #4]
 8006eb0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006eb2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8006ec4:	2300      	movs	r3, #0
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3718      	adds	r7, #24
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}
 8006ece:	bf00      	nop
 8006ed0:	40020010 	.word	0x40020010
 8006ed4:	40020028 	.word	0x40020028
 8006ed8:	40020040 	.word	0x40020040
 8006edc:	40020058 	.word	0x40020058
 8006ee0:	40020070 	.word	0x40020070
 8006ee4:	40020088 	.word	0x40020088
 8006ee8:	400200a0 	.word	0x400200a0
 8006eec:	400200b8 	.word	0x400200b8
 8006ef0:	40020410 	.word	0x40020410
 8006ef4:	40020428 	.word	0x40020428
 8006ef8:	40020440 	.word	0x40020440
 8006efc:	40020458 	.word	0x40020458
 8006f00:	40020470 	.word	0x40020470
 8006f04:	40020488 	.word	0x40020488
 8006f08:	400204a0 	.word	0x400204a0
 8006f0c:	400204b8 	.word	0x400204b8
 8006f10:	58025408 	.word	0x58025408
 8006f14:	5802541c 	.word	0x5802541c
 8006f18:	58025430 	.word	0x58025430
 8006f1c:	58025444 	.word	0x58025444
 8006f20:	58025458 	.word	0x58025458
 8006f24:	5802546c 	.word	0x5802546c
 8006f28:	58025480 	.word	0x58025480
 8006f2c:	58025494 	.word	0x58025494

08006f30 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b084      	sub	sp, #16
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d101      	bne.n	8006f42 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	e237      	b.n	80073b2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006f48:	b2db      	uxtb	r3, r3
 8006f4a:	2b02      	cmp	r3, #2
 8006f4c:	d004      	beq.n	8006f58 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2280      	movs	r2, #128	; 0x80
 8006f52:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e22c      	b.n	80073b2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a5c      	ldr	r2, [pc, #368]	; (80070d0 <HAL_DMA_Abort_IT+0x1a0>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d04a      	beq.n	8006ff8 <HAL_DMA_Abort_IT+0xc8>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a5b      	ldr	r2, [pc, #364]	; (80070d4 <HAL_DMA_Abort_IT+0x1a4>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d045      	beq.n	8006ff8 <HAL_DMA_Abort_IT+0xc8>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a59      	ldr	r2, [pc, #356]	; (80070d8 <HAL_DMA_Abort_IT+0x1a8>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d040      	beq.n	8006ff8 <HAL_DMA_Abort_IT+0xc8>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a58      	ldr	r2, [pc, #352]	; (80070dc <HAL_DMA_Abort_IT+0x1ac>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d03b      	beq.n	8006ff8 <HAL_DMA_Abort_IT+0xc8>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a56      	ldr	r2, [pc, #344]	; (80070e0 <HAL_DMA_Abort_IT+0x1b0>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d036      	beq.n	8006ff8 <HAL_DMA_Abort_IT+0xc8>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a55      	ldr	r2, [pc, #340]	; (80070e4 <HAL_DMA_Abort_IT+0x1b4>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d031      	beq.n	8006ff8 <HAL_DMA_Abort_IT+0xc8>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a53      	ldr	r2, [pc, #332]	; (80070e8 <HAL_DMA_Abort_IT+0x1b8>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d02c      	beq.n	8006ff8 <HAL_DMA_Abort_IT+0xc8>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a52      	ldr	r2, [pc, #328]	; (80070ec <HAL_DMA_Abort_IT+0x1bc>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d027      	beq.n	8006ff8 <HAL_DMA_Abort_IT+0xc8>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a50      	ldr	r2, [pc, #320]	; (80070f0 <HAL_DMA_Abort_IT+0x1c0>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d022      	beq.n	8006ff8 <HAL_DMA_Abort_IT+0xc8>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a4f      	ldr	r2, [pc, #316]	; (80070f4 <HAL_DMA_Abort_IT+0x1c4>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d01d      	beq.n	8006ff8 <HAL_DMA_Abort_IT+0xc8>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a4d      	ldr	r2, [pc, #308]	; (80070f8 <HAL_DMA_Abort_IT+0x1c8>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d018      	beq.n	8006ff8 <HAL_DMA_Abort_IT+0xc8>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a4c      	ldr	r2, [pc, #304]	; (80070fc <HAL_DMA_Abort_IT+0x1cc>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d013      	beq.n	8006ff8 <HAL_DMA_Abort_IT+0xc8>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	4a4a      	ldr	r2, [pc, #296]	; (8007100 <HAL_DMA_Abort_IT+0x1d0>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d00e      	beq.n	8006ff8 <HAL_DMA_Abort_IT+0xc8>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a49      	ldr	r2, [pc, #292]	; (8007104 <HAL_DMA_Abort_IT+0x1d4>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d009      	beq.n	8006ff8 <HAL_DMA_Abort_IT+0xc8>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a47      	ldr	r2, [pc, #284]	; (8007108 <HAL_DMA_Abort_IT+0x1d8>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d004      	beq.n	8006ff8 <HAL_DMA_Abort_IT+0xc8>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a46      	ldr	r2, [pc, #280]	; (800710c <HAL_DMA_Abort_IT+0x1dc>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d101      	bne.n	8006ffc <HAL_DMA_Abort_IT+0xcc>
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e000      	b.n	8006ffe <HAL_DMA_Abort_IT+0xce>
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	f000 8086 	beq.w	8007110 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2204      	movs	r2, #4
 8007008:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a2f      	ldr	r2, [pc, #188]	; (80070d0 <HAL_DMA_Abort_IT+0x1a0>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d04a      	beq.n	80070ac <HAL_DMA_Abort_IT+0x17c>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a2e      	ldr	r2, [pc, #184]	; (80070d4 <HAL_DMA_Abort_IT+0x1a4>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d045      	beq.n	80070ac <HAL_DMA_Abort_IT+0x17c>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a2c      	ldr	r2, [pc, #176]	; (80070d8 <HAL_DMA_Abort_IT+0x1a8>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d040      	beq.n	80070ac <HAL_DMA_Abort_IT+0x17c>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	4a2b      	ldr	r2, [pc, #172]	; (80070dc <HAL_DMA_Abort_IT+0x1ac>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d03b      	beq.n	80070ac <HAL_DMA_Abort_IT+0x17c>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4a29      	ldr	r2, [pc, #164]	; (80070e0 <HAL_DMA_Abort_IT+0x1b0>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d036      	beq.n	80070ac <HAL_DMA_Abort_IT+0x17c>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4a28      	ldr	r2, [pc, #160]	; (80070e4 <HAL_DMA_Abort_IT+0x1b4>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d031      	beq.n	80070ac <HAL_DMA_Abort_IT+0x17c>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4a26      	ldr	r2, [pc, #152]	; (80070e8 <HAL_DMA_Abort_IT+0x1b8>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d02c      	beq.n	80070ac <HAL_DMA_Abort_IT+0x17c>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a25      	ldr	r2, [pc, #148]	; (80070ec <HAL_DMA_Abort_IT+0x1bc>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d027      	beq.n	80070ac <HAL_DMA_Abort_IT+0x17c>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4a23      	ldr	r2, [pc, #140]	; (80070f0 <HAL_DMA_Abort_IT+0x1c0>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d022      	beq.n	80070ac <HAL_DMA_Abort_IT+0x17c>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a22      	ldr	r2, [pc, #136]	; (80070f4 <HAL_DMA_Abort_IT+0x1c4>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d01d      	beq.n	80070ac <HAL_DMA_Abort_IT+0x17c>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a20      	ldr	r2, [pc, #128]	; (80070f8 <HAL_DMA_Abort_IT+0x1c8>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d018      	beq.n	80070ac <HAL_DMA_Abort_IT+0x17c>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a1f      	ldr	r2, [pc, #124]	; (80070fc <HAL_DMA_Abort_IT+0x1cc>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d013      	beq.n	80070ac <HAL_DMA_Abort_IT+0x17c>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a1d      	ldr	r2, [pc, #116]	; (8007100 <HAL_DMA_Abort_IT+0x1d0>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d00e      	beq.n	80070ac <HAL_DMA_Abort_IT+0x17c>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4a1c      	ldr	r2, [pc, #112]	; (8007104 <HAL_DMA_Abort_IT+0x1d4>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d009      	beq.n	80070ac <HAL_DMA_Abort_IT+0x17c>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a1a      	ldr	r2, [pc, #104]	; (8007108 <HAL_DMA_Abort_IT+0x1d8>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d004      	beq.n	80070ac <HAL_DMA_Abort_IT+0x17c>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a19      	ldr	r2, [pc, #100]	; (800710c <HAL_DMA_Abort_IT+0x1dc>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d108      	bne.n	80070be <HAL_DMA_Abort_IT+0x18e>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	681a      	ldr	r2, [r3, #0]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f022 0201 	bic.w	r2, r2, #1
 80070ba:	601a      	str	r2, [r3, #0]
 80070bc:	e178      	b.n	80073b0 <HAL_DMA_Abort_IT+0x480>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	681a      	ldr	r2, [r3, #0]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f022 0201 	bic.w	r2, r2, #1
 80070cc:	601a      	str	r2, [r3, #0]
 80070ce:	e16f      	b.n	80073b0 <HAL_DMA_Abort_IT+0x480>
 80070d0:	40020010 	.word	0x40020010
 80070d4:	40020028 	.word	0x40020028
 80070d8:	40020040 	.word	0x40020040
 80070dc:	40020058 	.word	0x40020058
 80070e0:	40020070 	.word	0x40020070
 80070e4:	40020088 	.word	0x40020088
 80070e8:	400200a0 	.word	0x400200a0
 80070ec:	400200b8 	.word	0x400200b8
 80070f0:	40020410 	.word	0x40020410
 80070f4:	40020428 	.word	0x40020428
 80070f8:	40020440 	.word	0x40020440
 80070fc:	40020458 	.word	0x40020458
 8007100:	40020470 	.word	0x40020470
 8007104:	40020488 	.word	0x40020488
 8007108:	400204a0 	.word	0x400204a0
 800710c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	681a      	ldr	r2, [r3, #0]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f022 020e 	bic.w	r2, r2, #14
 800711e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a6c      	ldr	r2, [pc, #432]	; (80072d8 <HAL_DMA_Abort_IT+0x3a8>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d04a      	beq.n	80071c0 <HAL_DMA_Abort_IT+0x290>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a6b      	ldr	r2, [pc, #428]	; (80072dc <HAL_DMA_Abort_IT+0x3ac>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d045      	beq.n	80071c0 <HAL_DMA_Abort_IT+0x290>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a69      	ldr	r2, [pc, #420]	; (80072e0 <HAL_DMA_Abort_IT+0x3b0>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d040      	beq.n	80071c0 <HAL_DMA_Abort_IT+0x290>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a68      	ldr	r2, [pc, #416]	; (80072e4 <HAL_DMA_Abort_IT+0x3b4>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d03b      	beq.n	80071c0 <HAL_DMA_Abort_IT+0x290>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a66      	ldr	r2, [pc, #408]	; (80072e8 <HAL_DMA_Abort_IT+0x3b8>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d036      	beq.n	80071c0 <HAL_DMA_Abort_IT+0x290>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a65      	ldr	r2, [pc, #404]	; (80072ec <HAL_DMA_Abort_IT+0x3bc>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d031      	beq.n	80071c0 <HAL_DMA_Abort_IT+0x290>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a63      	ldr	r2, [pc, #396]	; (80072f0 <HAL_DMA_Abort_IT+0x3c0>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d02c      	beq.n	80071c0 <HAL_DMA_Abort_IT+0x290>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a62      	ldr	r2, [pc, #392]	; (80072f4 <HAL_DMA_Abort_IT+0x3c4>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d027      	beq.n	80071c0 <HAL_DMA_Abort_IT+0x290>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a60      	ldr	r2, [pc, #384]	; (80072f8 <HAL_DMA_Abort_IT+0x3c8>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d022      	beq.n	80071c0 <HAL_DMA_Abort_IT+0x290>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a5f      	ldr	r2, [pc, #380]	; (80072fc <HAL_DMA_Abort_IT+0x3cc>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d01d      	beq.n	80071c0 <HAL_DMA_Abort_IT+0x290>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a5d      	ldr	r2, [pc, #372]	; (8007300 <HAL_DMA_Abort_IT+0x3d0>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d018      	beq.n	80071c0 <HAL_DMA_Abort_IT+0x290>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	4a5c      	ldr	r2, [pc, #368]	; (8007304 <HAL_DMA_Abort_IT+0x3d4>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d013      	beq.n	80071c0 <HAL_DMA_Abort_IT+0x290>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a5a      	ldr	r2, [pc, #360]	; (8007308 <HAL_DMA_Abort_IT+0x3d8>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d00e      	beq.n	80071c0 <HAL_DMA_Abort_IT+0x290>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4a59      	ldr	r2, [pc, #356]	; (800730c <HAL_DMA_Abort_IT+0x3dc>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d009      	beq.n	80071c0 <HAL_DMA_Abort_IT+0x290>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a57      	ldr	r2, [pc, #348]	; (8007310 <HAL_DMA_Abort_IT+0x3e0>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d004      	beq.n	80071c0 <HAL_DMA_Abort_IT+0x290>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a56      	ldr	r2, [pc, #344]	; (8007314 <HAL_DMA_Abort_IT+0x3e4>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d108      	bne.n	80071d2 <HAL_DMA_Abort_IT+0x2a2>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	681a      	ldr	r2, [r3, #0]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f022 0201 	bic.w	r2, r2, #1
 80071ce:	601a      	str	r2, [r3, #0]
 80071d0:	e007      	b.n	80071e2 <HAL_DMA_Abort_IT+0x2b2>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	681a      	ldr	r2, [r3, #0]
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f022 0201 	bic.w	r2, r2, #1
 80071e0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a3c      	ldr	r2, [pc, #240]	; (80072d8 <HAL_DMA_Abort_IT+0x3a8>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d072      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a3a      	ldr	r2, [pc, #232]	; (80072dc <HAL_DMA_Abort_IT+0x3ac>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d06d      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a39      	ldr	r2, [pc, #228]	; (80072e0 <HAL_DMA_Abort_IT+0x3b0>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d068      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4a37      	ldr	r2, [pc, #220]	; (80072e4 <HAL_DMA_Abort_IT+0x3b4>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d063      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4a36      	ldr	r2, [pc, #216]	; (80072e8 <HAL_DMA_Abort_IT+0x3b8>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d05e      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a34      	ldr	r2, [pc, #208]	; (80072ec <HAL_DMA_Abort_IT+0x3bc>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d059      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a33      	ldr	r2, [pc, #204]	; (80072f0 <HAL_DMA_Abort_IT+0x3c0>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d054      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a31      	ldr	r2, [pc, #196]	; (80072f4 <HAL_DMA_Abort_IT+0x3c4>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d04f      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4a30      	ldr	r2, [pc, #192]	; (80072f8 <HAL_DMA_Abort_IT+0x3c8>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d04a      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a2e      	ldr	r2, [pc, #184]	; (80072fc <HAL_DMA_Abort_IT+0x3cc>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d045      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a2d      	ldr	r2, [pc, #180]	; (8007300 <HAL_DMA_Abort_IT+0x3d0>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d040      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a2b      	ldr	r2, [pc, #172]	; (8007304 <HAL_DMA_Abort_IT+0x3d4>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d03b      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a2a      	ldr	r2, [pc, #168]	; (8007308 <HAL_DMA_Abort_IT+0x3d8>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d036      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a28      	ldr	r2, [pc, #160]	; (800730c <HAL_DMA_Abort_IT+0x3dc>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d031      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a27      	ldr	r2, [pc, #156]	; (8007310 <HAL_DMA_Abort_IT+0x3e0>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d02c      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a25      	ldr	r2, [pc, #148]	; (8007314 <HAL_DMA_Abort_IT+0x3e4>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d027      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a24      	ldr	r2, [pc, #144]	; (8007318 <HAL_DMA_Abort_IT+0x3e8>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d022      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a22      	ldr	r2, [pc, #136]	; (800731c <HAL_DMA_Abort_IT+0x3ec>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d01d      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a21      	ldr	r2, [pc, #132]	; (8007320 <HAL_DMA_Abort_IT+0x3f0>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d018      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a1f      	ldr	r2, [pc, #124]	; (8007324 <HAL_DMA_Abort_IT+0x3f4>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d013      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a1e      	ldr	r2, [pc, #120]	; (8007328 <HAL_DMA_Abort_IT+0x3f8>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d00e      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a1c      	ldr	r2, [pc, #112]	; (800732c <HAL_DMA_Abort_IT+0x3fc>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d009      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a1b      	ldr	r2, [pc, #108]	; (8007330 <HAL_DMA_Abort_IT+0x400>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d004      	beq.n	80072d2 <HAL_DMA_Abort_IT+0x3a2>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4a19      	ldr	r2, [pc, #100]	; (8007334 <HAL_DMA_Abort_IT+0x404>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d132      	bne.n	8007338 <HAL_DMA_Abort_IT+0x408>
 80072d2:	2301      	movs	r3, #1
 80072d4:	e031      	b.n	800733a <HAL_DMA_Abort_IT+0x40a>
 80072d6:	bf00      	nop
 80072d8:	40020010 	.word	0x40020010
 80072dc:	40020028 	.word	0x40020028
 80072e0:	40020040 	.word	0x40020040
 80072e4:	40020058 	.word	0x40020058
 80072e8:	40020070 	.word	0x40020070
 80072ec:	40020088 	.word	0x40020088
 80072f0:	400200a0 	.word	0x400200a0
 80072f4:	400200b8 	.word	0x400200b8
 80072f8:	40020410 	.word	0x40020410
 80072fc:	40020428 	.word	0x40020428
 8007300:	40020440 	.word	0x40020440
 8007304:	40020458 	.word	0x40020458
 8007308:	40020470 	.word	0x40020470
 800730c:	40020488 	.word	0x40020488
 8007310:	400204a0 	.word	0x400204a0
 8007314:	400204b8 	.word	0x400204b8
 8007318:	58025408 	.word	0x58025408
 800731c:	5802541c 	.word	0x5802541c
 8007320:	58025430 	.word	0x58025430
 8007324:	58025444 	.word	0x58025444
 8007328:	58025458 	.word	0x58025458
 800732c:	5802546c 	.word	0x5802546c
 8007330:	58025480 	.word	0x58025480
 8007334:	58025494 	.word	0x58025494
 8007338:	2300      	movs	r3, #0
 800733a:	2b00      	cmp	r3, #0
 800733c:	d028      	beq.n	8007390 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007342:	681a      	ldr	r2, [r3, #0]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007348:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800734c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007352:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007358:	f003 031f 	and.w	r3, r3, #31
 800735c:	2201      	movs	r2, #1
 800735e:	409a      	lsls	r2, r3
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007368:	687a      	ldr	r2, [r7, #4]
 800736a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800736c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007372:	2b00      	cmp	r3, #0
 8007374:	d00c      	beq.n	8007390 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800737a:	681a      	ldr	r2, [r3, #0]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007380:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007384:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800738e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2201      	movs	r2, #1
 8007394:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2200      	movs	r2, #0
 800739c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d003      	beq.n	80073b0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80073b0:	2300      	movs	r3, #0
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3710      	adds	r7, #16
 80073b6:	46bd      	mov	sp, r7
 80073b8:	bd80      	pop	{r7, pc}
 80073ba:	bf00      	nop

080073bc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b08a      	sub	sp, #40	; 0x28
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80073c4:	2300      	movs	r3, #0
 80073c6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80073c8:	4b67      	ldr	r3, [pc, #412]	; (8007568 <HAL_DMA_IRQHandler+0x1ac>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a67      	ldr	r2, [pc, #412]	; (800756c <HAL_DMA_IRQHandler+0x1b0>)
 80073ce:	fba2 2303 	umull	r2, r3, r2, r3
 80073d2:	0a9b      	lsrs	r3, r3, #10
 80073d4:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073da:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073e0:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80073e2:	6a3b      	ldr	r3, [r7, #32]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80073e8:	69fb      	ldr	r3, [r7, #28]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4a5f      	ldr	r2, [pc, #380]	; (8007570 <HAL_DMA_IRQHandler+0x1b4>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d04a      	beq.n	800748e <HAL_DMA_IRQHandler+0xd2>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a5d      	ldr	r2, [pc, #372]	; (8007574 <HAL_DMA_IRQHandler+0x1b8>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d045      	beq.n	800748e <HAL_DMA_IRQHandler+0xd2>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4a5c      	ldr	r2, [pc, #368]	; (8007578 <HAL_DMA_IRQHandler+0x1bc>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d040      	beq.n	800748e <HAL_DMA_IRQHandler+0xd2>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	4a5a      	ldr	r2, [pc, #360]	; (800757c <HAL_DMA_IRQHandler+0x1c0>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d03b      	beq.n	800748e <HAL_DMA_IRQHandler+0xd2>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a59      	ldr	r2, [pc, #356]	; (8007580 <HAL_DMA_IRQHandler+0x1c4>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d036      	beq.n	800748e <HAL_DMA_IRQHandler+0xd2>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a57      	ldr	r2, [pc, #348]	; (8007584 <HAL_DMA_IRQHandler+0x1c8>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d031      	beq.n	800748e <HAL_DMA_IRQHandler+0xd2>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a56      	ldr	r2, [pc, #344]	; (8007588 <HAL_DMA_IRQHandler+0x1cc>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d02c      	beq.n	800748e <HAL_DMA_IRQHandler+0xd2>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a54      	ldr	r2, [pc, #336]	; (800758c <HAL_DMA_IRQHandler+0x1d0>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d027      	beq.n	800748e <HAL_DMA_IRQHandler+0xd2>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4a53      	ldr	r2, [pc, #332]	; (8007590 <HAL_DMA_IRQHandler+0x1d4>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d022      	beq.n	800748e <HAL_DMA_IRQHandler+0xd2>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a51      	ldr	r2, [pc, #324]	; (8007594 <HAL_DMA_IRQHandler+0x1d8>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d01d      	beq.n	800748e <HAL_DMA_IRQHandler+0xd2>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a50      	ldr	r2, [pc, #320]	; (8007598 <HAL_DMA_IRQHandler+0x1dc>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d018      	beq.n	800748e <HAL_DMA_IRQHandler+0xd2>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a4e      	ldr	r2, [pc, #312]	; (800759c <HAL_DMA_IRQHandler+0x1e0>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d013      	beq.n	800748e <HAL_DMA_IRQHandler+0xd2>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a4d      	ldr	r2, [pc, #308]	; (80075a0 <HAL_DMA_IRQHandler+0x1e4>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d00e      	beq.n	800748e <HAL_DMA_IRQHandler+0xd2>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a4b      	ldr	r2, [pc, #300]	; (80075a4 <HAL_DMA_IRQHandler+0x1e8>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d009      	beq.n	800748e <HAL_DMA_IRQHandler+0xd2>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a4a      	ldr	r2, [pc, #296]	; (80075a8 <HAL_DMA_IRQHandler+0x1ec>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d004      	beq.n	800748e <HAL_DMA_IRQHandler+0xd2>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a48      	ldr	r2, [pc, #288]	; (80075ac <HAL_DMA_IRQHandler+0x1f0>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d101      	bne.n	8007492 <HAL_DMA_IRQHandler+0xd6>
 800748e:	2301      	movs	r3, #1
 8007490:	e000      	b.n	8007494 <HAL_DMA_IRQHandler+0xd8>
 8007492:	2300      	movs	r3, #0
 8007494:	2b00      	cmp	r3, #0
 8007496:	f000 842b 	beq.w	8007cf0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800749e:	f003 031f 	and.w	r3, r3, #31
 80074a2:	2208      	movs	r2, #8
 80074a4:	409a      	lsls	r2, r3
 80074a6:	69bb      	ldr	r3, [r7, #24]
 80074a8:	4013      	ands	r3, r2
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	f000 80a2 	beq.w	80075f4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a2e      	ldr	r2, [pc, #184]	; (8007570 <HAL_DMA_IRQHandler+0x1b4>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d04a      	beq.n	8007550 <HAL_DMA_IRQHandler+0x194>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a2d      	ldr	r2, [pc, #180]	; (8007574 <HAL_DMA_IRQHandler+0x1b8>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d045      	beq.n	8007550 <HAL_DMA_IRQHandler+0x194>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	4a2b      	ldr	r2, [pc, #172]	; (8007578 <HAL_DMA_IRQHandler+0x1bc>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d040      	beq.n	8007550 <HAL_DMA_IRQHandler+0x194>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a2a      	ldr	r2, [pc, #168]	; (800757c <HAL_DMA_IRQHandler+0x1c0>)
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d03b      	beq.n	8007550 <HAL_DMA_IRQHandler+0x194>
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a28      	ldr	r2, [pc, #160]	; (8007580 <HAL_DMA_IRQHandler+0x1c4>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d036      	beq.n	8007550 <HAL_DMA_IRQHandler+0x194>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4a27      	ldr	r2, [pc, #156]	; (8007584 <HAL_DMA_IRQHandler+0x1c8>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d031      	beq.n	8007550 <HAL_DMA_IRQHandler+0x194>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a25      	ldr	r2, [pc, #148]	; (8007588 <HAL_DMA_IRQHandler+0x1cc>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d02c      	beq.n	8007550 <HAL_DMA_IRQHandler+0x194>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4a24      	ldr	r2, [pc, #144]	; (800758c <HAL_DMA_IRQHandler+0x1d0>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d027      	beq.n	8007550 <HAL_DMA_IRQHandler+0x194>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4a22      	ldr	r2, [pc, #136]	; (8007590 <HAL_DMA_IRQHandler+0x1d4>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d022      	beq.n	8007550 <HAL_DMA_IRQHandler+0x194>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a21      	ldr	r2, [pc, #132]	; (8007594 <HAL_DMA_IRQHandler+0x1d8>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d01d      	beq.n	8007550 <HAL_DMA_IRQHandler+0x194>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4a1f      	ldr	r2, [pc, #124]	; (8007598 <HAL_DMA_IRQHandler+0x1dc>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d018      	beq.n	8007550 <HAL_DMA_IRQHandler+0x194>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a1e      	ldr	r2, [pc, #120]	; (800759c <HAL_DMA_IRQHandler+0x1e0>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d013      	beq.n	8007550 <HAL_DMA_IRQHandler+0x194>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a1c      	ldr	r2, [pc, #112]	; (80075a0 <HAL_DMA_IRQHandler+0x1e4>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d00e      	beq.n	8007550 <HAL_DMA_IRQHandler+0x194>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a1b      	ldr	r2, [pc, #108]	; (80075a4 <HAL_DMA_IRQHandler+0x1e8>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d009      	beq.n	8007550 <HAL_DMA_IRQHandler+0x194>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a19      	ldr	r2, [pc, #100]	; (80075a8 <HAL_DMA_IRQHandler+0x1ec>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d004      	beq.n	8007550 <HAL_DMA_IRQHandler+0x194>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4a18      	ldr	r2, [pc, #96]	; (80075ac <HAL_DMA_IRQHandler+0x1f0>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d12f      	bne.n	80075b0 <HAL_DMA_IRQHandler+0x1f4>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f003 0304 	and.w	r3, r3, #4
 800755a:	2b00      	cmp	r3, #0
 800755c:	bf14      	ite	ne
 800755e:	2301      	movne	r3, #1
 8007560:	2300      	moveq	r3, #0
 8007562:	b2db      	uxtb	r3, r3
 8007564:	e02e      	b.n	80075c4 <HAL_DMA_IRQHandler+0x208>
 8007566:	bf00      	nop
 8007568:	24000000 	.word	0x24000000
 800756c:	1b4e81b5 	.word	0x1b4e81b5
 8007570:	40020010 	.word	0x40020010
 8007574:	40020028 	.word	0x40020028
 8007578:	40020040 	.word	0x40020040
 800757c:	40020058 	.word	0x40020058
 8007580:	40020070 	.word	0x40020070
 8007584:	40020088 	.word	0x40020088
 8007588:	400200a0 	.word	0x400200a0
 800758c:	400200b8 	.word	0x400200b8
 8007590:	40020410 	.word	0x40020410
 8007594:	40020428 	.word	0x40020428
 8007598:	40020440 	.word	0x40020440
 800759c:	40020458 	.word	0x40020458
 80075a0:	40020470 	.word	0x40020470
 80075a4:	40020488 	.word	0x40020488
 80075a8:	400204a0 	.word	0x400204a0
 80075ac:	400204b8 	.word	0x400204b8
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f003 0308 	and.w	r3, r3, #8
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	bf14      	ite	ne
 80075be:	2301      	movne	r3, #1
 80075c0:	2300      	moveq	r3, #0
 80075c2:	b2db      	uxtb	r3, r3
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d015      	beq.n	80075f4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681a      	ldr	r2, [r3, #0]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f022 0204 	bic.w	r2, r2, #4
 80075d6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075dc:	f003 031f 	and.w	r3, r3, #31
 80075e0:	2208      	movs	r2, #8
 80075e2:	409a      	lsls	r2, r3
 80075e4:	6a3b      	ldr	r3, [r7, #32]
 80075e6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075ec:	f043 0201 	orr.w	r2, r3, #1
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075f8:	f003 031f 	and.w	r3, r3, #31
 80075fc:	69ba      	ldr	r2, [r7, #24]
 80075fe:	fa22 f303 	lsr.w	r3, r2, r3
 8007602:	f003 0301 	and.w	r3, r3, #1
 8007606:	2b00      	cmp	r3, #0
 8007608:	d06e      	beq.n	80076e8 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4a69      	ldr	r2, [pc, #420]	; (80077b4 <HAL_DMA_IRQHandler+0x3f8>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d04a      	beq.n	80076aa <HAL_DMA_IRQHandler+0x2ee>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4a67      	ldr	r2, [pc, #412]	; (80077b8 <HAL_DMA_IRQHandler+0x3fc>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d045      	beq.n	80076aa <HAL_DMA_IRQHandler+0x2ee>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4a66      	ldr	r2, [pc, #408]	; (80077bc <HAL_DMA_IRQHandler+0x400>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d040      	beq.n	80076aa <HAL_DMA_IRQHandler+0x2ee>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a64      	ldr	r2, [pc, #400]	; (80077c0 <HAL_DMA_IRQHandler+0x404>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d03b      	beq.n	80076aa <HAL_DMA_IRQHandler+0x2ee>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a63      	ldr	r2, [pc, #396]	; (80077c4 <HAL_DMA_IRQHandler+0x408>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d036      	beq.n	80076aa <HAL_DMA_IRQHandler+0x2ee>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4a61      	ldr	r2, [pc, #388]	; (80077c8 <HAL_DMA_IRQHandler+0x40c>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d031      	beq.n	80076aa <HAL_DMA_IRQHandler+0x2ee>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a60      	ldr	r2, [pc, #384]	; (80077cc <HAL_DMA_IRQHandler+0x410>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d02c      	beq.n	80076aa <HAL_DMA_IRQHandler+0x2ee>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4a5e      	ldr	r2, [pc, #376]	; (80077d0 <HAL_DMA_IRQHandler+0x414>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d027      	beq.n	80076aa <HAL_DMA_IRQHandler+0x2ee>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4a5d      	ldr	r2, [pc, #372]	; (80077d4 <HAL_DMA_IRQHandler+0x418>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d022      	beq.n	80076aa <HAL_DMA_IRQHandler+0x2ee>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a5b      	ldr	r2, [pc, #364]	; (80077d8 <HAL_DMA_IRQHandler+0x41c>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d01d      	beq.n	80076aa <HAL_DMA_IRQHandler+0x2ee>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a5a      	ldr	r2, [pc, #360]	; (80077dc <HAL_DMA_IRQHandler+0x420>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d018      	beq.n	80076aa <HAL_DMA_IRQHandler+0x2ee>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a58      	ldr	r2, [pc, #352]	; (80077e0 <HAL_DMA_IRQHandler+0x424>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d013      	beq.n	80076aa <HAL_DMA_IRQHandler+0x2ee>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a57      	ldr	r2, [pc, #348]	; (80077e4 <HAL_DMA_IRQHandler+0x428>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d00e      	beq.n	80076aa <HAL_DMA_IRQHandler+0x2ee>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a55      	ldr	r2, [pc, #340]	; (80077e8 <HAL_DMA_IRQHandler+0x42c>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d009      	beq.n	80076aa <HAL_DMA_IRQHandler+0x2ee>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4a54      	ldr	r2, [pc, #336]	; (80077ec <HAL_DMA_IRQHandler+0x430>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d004      	beq.n	80076aa <HAL_DMA_IRQHandler+0x2ee>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a52      	ldr	r2, [pc, #328]	; (80077f0 <HAL_DMA_IRQHandler+0x434>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d10a      	bne.n	80076c0 <HAL_DMA_IRQHandler+0x304>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	695b      	ldr	r3, [r3, #20]
 80076b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	bf14      	ite	ne
 80076b8:	2301      	movne	r3, #1
 80076ba:	2300      	moveq	r3, #0
 80076bc:	b2db      	uxtb	r3, r3
 80076be:	e003      	b.n	80076c8 <HAL_DMA_IRQHandler+0x30c>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	2300      	movs	r3, #0
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d00d      	beq.n	80076e8 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076d0:	f003 031f 	and.w	r3, r3, #31
 80076d4:	2201      	movs	r2, #1
 80076d6:	409a      	lsls	r2, r3
 80076d8:	6a3b      	ldr	r3, [r7, #32]
 80076da:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076e0:	f043 0202 	orr.w	r2, r3, #2
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076ec:	f003 031f 	and.w	r3, r3, #31
 80076f0:	2204      	movs	r2, #4
 80076f2:	409a      	lsls	r2, r3
 80076f4:	69bb      	ldr	r3, [r7, #24]
 80076f6:	4013      	ands	r3, r2
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	f000 808f 	beq.w	800781c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a2c      	ldr	r2, [pc, #176]	; (80077b4 <HAL_DMA_IRQHandler+0x3f8>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d04a      	beq.n	800779e <HAL_DMA_IRQHandler+0x3e2>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a2a      	ldr	r2, [pc, #168]	; (80077b8 <HAL_DMA_IRQHandler+0x3fc>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d045      	beq.n	800779e <HAL_DMA_IRQHandler+0x3e2>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a29      	ldr	r2, [pc, #164]	; (80077bc <HAL_DMA_IRQHandler+0x400>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d040      	beq.n	800779e <HAL_DMA_IRQHandler+0x3e2>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a27      	ldr	r2, [pc, #156]	; (80077c0 <HAL_DMA_IRQHandler+0x404>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d03b      	beq.n	800779e <HAL_DMA_IRQHandler+0x3e2>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a26      	ldr	r2, [pc, #152]	; (80077c4 <HAL_DMA_IRQHandler+0x408>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d036      	beq.n	800779e <HAL_DMA_IRQHandler+0x3e2>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a24      	ldr	r2, [pc, #144]	; (80077c8 <HAL_DMA_IRQHandler+0x40c>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d031      	beq.n	800779e <HAL_DMA_IRQHandler+0x3e2>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a23      	ldr	r2, [pc, #140]	; (80077cc <HAL_DMA_IRQHandler+0x410>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d02c      	beq.n	800779e <HAL_DMA_IRQHandler+0x3e2>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4a21      	ldr	r2, [pc, #132]	; (80077d0 <HAL_DMA_IRQHandler+0x414>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d027      	beq.n	800779e <HAL_DMA_IRQHandler+0x3e2>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4a20      	ldr	r2, [pc, #128]	; (80077d4 <HAL_DMA_IRQHandler+0x418>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d022      	beq.n	800779e <HAL_DMA_IRQHandler+0x3e2>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a1e      	ldr	r2, [pc, #120]	; (80077d8 <HAL_DMA_IRQHandler+0x41c>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d01d      	beq.n	800779e <HAL_DMA_IRQHandler+0x3e2>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a1d      	ldr	r2, [pc, #116]	; (80077dc <HAL_DMA_IRQHandler+0x420>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d018      	beq.n	800779e <HAL_DMA_IRQHandler+0x3e2>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a1b      	ldr	r2, [pc, #108]	; (80077e0 <HAL_DMA_IRQHandler+0x424>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d013      	beq.n	800779e <HAL_DMA_IRQHandler+0x3e2>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a1a      	ldr	r2, [pc, #104]	; (80077e4 <HAL_DMA_IRQHandler+0x428>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d00e      	beq.n	800779e <HAL_DMA_IRQHandler+0x3e2>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a18      	ldr	r2, [pc, #96]	; (80077e8 <HAL_DMA_IRQHandler+0x42c>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d009      	beq.n	800779e <HAL_DMA_IRQHandler+0x3e2>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a17      	ldr	r2, [pc, #92]	; (80077ec <HAL_DMA_IRQHandler+0x430>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d004      	beq.n	800779e <HAL_DMA_IRQHandler+0x3e2>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a15      	ldr	r2, [pc, #84]	; (80077f0 <HAL_DMA_IRQHandler+0x434>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d12a      	bne.n	80077f4 <HAL_DMA_IRQHandler+0x438>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f003 0302 	and.w	r3, r3, #2
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	bf14      	ite	ne
 80077ac:	2301      	movne	r3, #1
 80077ae:	2300      	moveq	r3, #0
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	e023      	b.n	80077fc <HAL_DMA_IRQHandler+0x440>
 80077b4:	40020010 	.word	0x40020010
 80077b8:	40020028 	.word	0x40020028
 80077bc:	40020040 	.word	0x40020040
 80077c0:	40020058 	.word	0x40020058
 80077c4:	40020070 	.word	0x40020070
 80077c8:	40020088 	.word	0x40020088
 80077cc:	400200a0 	.word	0x400200a0
 80077d0:	400200b8 	.word	0x400200b8
 80077d4:	40020410 	.word	0x40020410
 80077d8:	40020428 	.word	0x40020428
 80077dc:	40020440 	.word	0x40020440
 80077e0:	40020458 	.word	0x40020458
 80077e4:	40020470 	.word	0x40020470
 80077e8:	40020488 	.word	0x40020488
 80077ec:	400204a0 	.word	0x400204a0
 80077f0:	400204b8 	.word	0x400204b8
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	2300      	movs	r3, #0
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d00d      	beq.n	800781c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007804:	f003 031f 	and.w	r3, r3, #31
 8007808:	2204      	movs	r2, #4
 800780a:	409a      	lsls	r2, r3
 800780c:	6a3b      	ldr	r3, [r7, #32]
 800780e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007814:	f043 0204 	orr.w	r2, r3, #4
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007820:	f003 031f 	and.w	r3, r3, #31
 8007824:	2210      	movs	r2, #16
 8007826:	409a      	lsls	r2, r3
 8007828:	69bb      	ldr	r3, [r7, #24]
 800782a:	4013      	ands	r3, r2
 800782c:	2b00      	cmp	r3, #0
 800782e:	f000 80a6 	beq.w	800797e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a85      	ldr	r2, [pc, #532]	; (8007a4c <HAL_DMA_IRQHandler+0x690>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d04a      	beq.n	80078d2 <HAL_DMA_IRQHandler+0x516>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a83      	ldr	r2, [pc, #524]	; (8007a50 <HAL_DMA_IRQHandler+0x694>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d045      	beq.n	80078d2 <HAL_DMA_IRQHandler+0x516>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a82      	ldr	r2, [pc, #520]	; (8007a54 <HAL_DMA_IRQHandler+0x698>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d040      	beq.n	80078d2 <HAL_DMA_IRQHandler+0x516>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a80      	ldr	r2, [pc, #512]	; (8007a58 <HAL_DMA_IRQHandler+0x69c>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d03b      	beq.n	80078d2 <HAL_DMA_IRQHandler+0x516>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a7f      	ldr	r2, [pc, #508]	; (8007a5c <HAL_DMA_IRQHandler+0x6a0>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d036      	beq.n	80078d2 <HAL_DMA_IRQHandler+0x516>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4a7d      	ldr	r2, [pc, #500]	; (8007a60 <HAL_DMA_IRQHandler+0x6a4>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d031      	beq.n	80078d2 <HAL_DMA_IRQHandler+0x516>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a7c      	ldr	r2, [pc, #496]	; (8007a64 <HAL_DMA_IRQHandler+0x6a8>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d02c      	beq.n	80078d2 <HAL_DMA_IRQHandler+0x516>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a7a      	ldr	r2, [pc, #488]	; (8007a68 <HAL_DMA_IRQHandler+0x6ac>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d027      	beq.n	80078d2 <HAL_DMA_IRQHandler+0x516>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a79      	ldr	r2, [pc, #484]	; (8007a6c <HAL_DMA_IRQHandler+0x6b0>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d022      	beq.n	80078d2 <HAL_DMA_IRQHandler+0x516>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a77      	ldr	r2, [pc, #476]	; (8007a70 <HAL_DMA_IRQHandler+0x6b4>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d01d      	beq.n	80078d2 <HAL_DMA_IRQHandler+0x516>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a76      	ldr	r2, [pc, #472]	; (8007a74 <HAL_DMA_IRQHandler+0x6b8>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d018      	beq.n	80078d2 <HAL_DMA_IRQHandler+0x516>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a74      	ldr	r2, [pc, #464]	; (8007a78 <HAL_DMA_IRQHandler+0x6bc>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d013      	beq.n	80078d2 <HAL_DMA_IRQHandler+0x516>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a73      	ldr	r2, [pc, #460]	; (8007a7c <HAL_DMA_IRQHandler+0x6c0>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d00e      	beq.n	80078d2 <HAL_DMA_IRQHandler+0x516>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a71      	ldr	r2, [pc, #452]	; (8007a80 <HAL_DMA_IRQHandler+0x6c4>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d009      	beq.n	80078d2 <HAL_DMA_IRQHandler+0x516>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a70      	ldr	r2, [pc, #448]	; (8007a84 <HAL_DMA_IRQHandler+0x6c8>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d004      	beq.n	80078d2 <HAL_DMA_IRQHandler+0x516>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a6e      	ldr	r2, [pc, #440]	; (8007a88 <HAL_DMA_IRQHandler+0x6cc>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d10a      	bne.n	80078e8 <HAL_DMA_IRQHandler+0x52c>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f003 0308 	and.w	r3, r3, #8
 80078dc:	2b00      	cmp	r3, #0
 80078de:	bf14      	ite	ne
 80078e0:	2301      	movne	r3, #1
 80078e2:	2300      	moveq	r3, #0
 80078e4:	b2db      	uxtb	r3, r3
 80078e6:	e009      	b.n	80078fc <HAL_DMA_IRQHandler+0x540>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f003 0304 	and.w	r3, r3, #4
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	bf14      	ite	ne
 80078f6:	2301      	movne	r3, #1
 80078f8:	2300      	moveq	r3, #0
 80078fa:	b2db      	uxtb	r3, r3
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d03e      	beq.n	800797e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007904:	f003 031f 	and.w	r3, r3, #31
 8007908:	2210      	movs	r2, #16
 800790a:	409a      	lsls	r2, r3
 800790c:	6a3b      	ldr	r3, [r7, #32]
 800790e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800791a:	2b00      	cmp	r3, #0
 800791c:	d018      	beq.n	8007950 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007928:	2b00      	cmp	r3, #0
 800792a:	d108      	bne.n	800793e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007930:	2b00      	cmp	r3, #0
 8007932:	d024      	beq.n	800797e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	4798      	blx	r3
 800793c:	e01f      	b.n	800797e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007942:	2b00      	cmp	r3, #0
 8007944:	d01b      	beq.n	800797e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	4798      	blx	r3
 800794e:	e016      	b.n	800797e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800795a:	2b00      	cmp	r3, #0
 800795c:	d107      	bne.n	800796e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	681a      	ldr	r2, [r3, #0]
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f022 0208 	bic.w	r2, r2, #8
 800796c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007972:	2b00      	cmp	r3, #0
 8007974:	d003      	beq.n	800797e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007982:	f003 031f 	and.w	r3, r3, #31
 8007986:	2220      	movs	r2, #32
 8007988:	409a      	lsls	r2, r3
 800798a:	69bb      	ldr	r3, [r7, #24]
 800798c:	4013      	ands	r3, r2
 800798e:	2b00      	cmp	r3, #0
 8007990:	f000 8110 	beq.w	8007bb4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a2c      	ldr	r2, [pc, #176]	; (8007a4c <HAL_DMA_IRQHandler+0x690>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d04a      	beq.n	8007a34 <HAL_DMA_IRQHandler+0x678>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a2b      	ldr	r2, [pc, #172]	; (8007a50 <HAL_DMA_IRQHandler+0x694>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d045      	beq.n	8007a34 <HAL_DMA_IRQHandler+0x678>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a29      	ldr	r2, [pc, #164]	; (8007a54 <HAL_DMA_IRQHandler+0x698>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d040      	beq.n	8007a34 <HAL_DMA_IRQHandler+0x678>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4a28      	ldr	r2, [pc, #160]	; (8007a58 <HAL_DMA_IRQHandler+0x69c>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d03b      	beq.n	8007a34 <HAL_DMA_IRQHandler+0x678>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a26      	ldr	r2, [pc, #152]	; (8007a5c <HAL_DMA_IRQHandler+0x6a0>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d036      	beq.n	8007a34 <HAL_DMA_IRQHandler+0x678>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a25      	ldr	r2, [pc, #148]	; (8007a60 <HAL_DMA_IRQHandler+0x6a4>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d031      	beq.n	8007a34 <HAL_DMA_IRQHandler+0x678>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4a23      	ldr	r2, [pc, #140]	; (8007a64 <HAL_DMA_IRQHandler+0x6a8>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d02c      	beq.n	8007a34 <HAL_DMA_IRQHandler+0x678>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a22      	ldr	r2, [pc, #136]	; (8007a68 <HAL_DMA_IRQHandler+0x6ac>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d027      	beq.n	8007a34 <HAL_DMA_IRQHandler+0x678>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a20      	ldr	r2, [pc, #128]	; (8007a6c <HAL_DMA_IRQHandler+0x6b0>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d022      	beq.n	8007a34 <HAL_DMA_IRQHandler+0x678>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4a1f      	ldr	r2, [pc, #124]	; (8007a70 <HAL_DMA_IRQHandler+0x6b4>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d01d      	beq.n	8007a34 <HAL_DMA_IRQHandler+0x678>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4a1d      	ldr	r2, [pc, #116]	; (8007a74 <HAL_DMA_IRQHandler+0x6b8>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d018      	beq.n	8007a34 <HAL_DMA_IRQHandler+0x678>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a1c      	ldr	r2, [pc, #112]	; (8007a78 <HAL_DMA_IRQHandler+0x6bc>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d013      	beq.n	8007a34 <HAL_DMA_IRQHandler+0x678>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4a1a      	ldr	r2, [pc, #104]	; (8007a7c <HAL_DMA_IRQHandler+0x6c0>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d00e      	beq.n	8007a34 <HAL_DMA_IRQHandler+0x678>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4a19      	ldr	r2, [pc, #100]	; (8007a80 <HAL_DMA_IRQHandler+0x6c4>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d009      	beq.n	8007a34 <HAL_DMA_IRQHandler+0x678>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4a17      	ldr	r2, [pc, #92]	; (8007a84 <HAL_DMA_IRQHandler+0x6c8>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d004      	beq.n	8007a34 <HAL_DMA_IRQHandler+0x678>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4a16      	ldr	r2, [pc, #88]	; (8007a88 <HAL_DMA_IRQHandler+0x6cc>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d12b      	bne.n	8007a8c <HAL_DMA_IRQHandler+0x6d0>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f003 0310 	and.w	r3, r3, #16
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	bf14      	ite	ne
 8007a42:	2301      	movne	r3, #1
 8007a44:	2300      	moveq	r3, #0
 8007a46:	b2db      	uxtb	r3, r3
 8007a48:	e02a      	b.n	8007aa0 <HAL_DMA_IRQHandler+0x6e4>
 8007a4a:	bf00      	nop
 8007a4c:	40020010 	.word	0x40020010
 8007a50:	40020028 	.word	0x40020028
 8007a54:	40020040 	.word	0x40020040
 8007a58:	40020058 	.word	0x40020058
 8007a5c:	40020070 	.word	0x40020070
 8007a60:	40020088 	.word	0x40020088
 8007a64:	400200a0 	.word	0x400200a0
 8007a68:	400200b8 	.word	0x400200b8
 8007a6c:	40020410 	.word	0x40020410
 8007a70:	40020428 	.word	0x40020428
 8007a74:	40020440 	.word	0x40020440
 8007a78:	40020458 	.word	0x40020458
 8007a7c:	40020470 	.word	0x40020470
 8007a80:	40020488 	.word	0x40020488
 8007a84:	400204a0 	.word	0x400204a0
 8007a88:	400204b8 	.word	0x400204b8
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f003 0302 	and.w	r3, r3, #2
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	bf14      	ite	ne
 8007a9a:	2301      	movne	r3, #1
 8007a9c:	2300      	moveq	r3, #0
 8007a9e:	b2db      	uxtb	r3, r3
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	f000 8087 	beq.w	8007bb4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007aaa:	f003 031f 	and.w	r3, r3, #31
 8007aae:	2220      	movs	r2, #32
 8007ab0:	409a      	lsls	r2, r3
 8007ab2:	6a3b      	ldr	r3, [r7, #32]
 8007ab4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	2b04      	cmp	r3, #4
 8007ac0:	d139      	bne.n	8007b36 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	681a      	ldr	r2, [r3, #0]
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f022 0216 	bic.w	r2, r2, #22
 8007ad0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	695a      	ldr	r2, [r3, #20]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007ae0:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d103      	bne.n	8007af2 <HAL_DMA_IRQHandler+0x736>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d007      	beq.n	8007b02 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f022 0208 	bic.w	r2, r2, #8
 8007b00:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b06:	f003 031f 	and.w	r3, r3, #31
 8007b0a:	223f      	movs	r2, #63	; 0x3f
 8007b0c:	409a      	lsls	r2, r3
 8007b0e:	6a3b      	ldr	r3, [r7, #32]
 8007b10:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2201      	movs	r2, #1
 8007b16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	f000 834a 	beq.w	80081c0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b30:	6878      	ldr	r0, [r7, #4]
 8007b32:	4798      	blx	r3
          }
          return;
 8007b34:	e344      	b.n	80081c0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d018      	beq.n	8007b76 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d108      	bne.n	8007b64 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d02c      	beq.n	8007bb4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	4798      	blx	r3
 8007b62:	e027      	b.n	8007bb4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d023      	beq.n	8007bb4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	4798      	blx	r3
 8007b74:	e01e      	b.n	8007bb4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d10f      	bne.n	8007ba4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	681a      	ldr	r2, [r3, #0]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f022 0210 	bic.w	r2, r2, #16
 8007b92:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2201      	movs	r2, #1
 8007b98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d003      	beq.n	8007bb4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	f000 8306 	beq.w	80081ca <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bc2:	f003 0301 	and.w	r3, r3, #1
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	f000 8088 	beq.w	8007cdc <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2204      	movs	r2, #4
 8007bd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a7a      	ldr	r2, [pc, #488]	; (8007dc4 <HAL_DMA_IRQHandler+0xa08>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d04a      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x8b8>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a79      	ldr	r2, [pc, #484]	; (8007dc8 <HAL_DMA_IRQHandler+0xa0c>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d045      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x8b8>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4a77      	ldr	r2, [pc, #476]	; (8007dcc <HAL_DMA_IRQHandler+0xa10>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d040      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x8b8>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a76      	ldr	r2, [pc, #472]	; (8007dd0 <HAL_DMA_IRQHandler+0xa14>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d03b      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x8b8>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a74      	ldr	r2, [pc, #464]	; (8007dd4 <HAL_DMA_IRQHandler+0xa18>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d036      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x8b8>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a73      	ldr	r2, [pc, #460]	; (8007dd8 <HAL_DMA_IRQHandler+0xa1c>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d031      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x8b8>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a71      	ldr	r2, [pc, #452]	; (8007ddc <HAL_DMA_IRQHandler+0xa20>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d02c      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x8b8>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a70      	ldr	r2, [pc, #448]	; (8007de0 <HAL_DMA_IRQHandler+0xa24>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d027      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x8b8>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a6e      	ldr	r2, [pc, #440]	; (8007de4 <HAL_DMA_IRQHandler+0xa28>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d022      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x8b8>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4a6d      	ldr	r2, [pc, #436]	; (8007de8 <HAL_DMA_IRQHandler+0xa2c>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d01d      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x8b8>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a6b      	ldr	r2, [pc, #428]	; (8007dec <HAL_DMA_IRQHandler+0xa30>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d018      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x8b8>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	4a6a      	ldr	r2, [pc, #424]	; (8007df0 <HAL_DMA_IRQHandler+0xa34>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d013      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x8b8>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4a68      	ldr	r2, [pc, #416]	; (8007df4 <HAL_DMA_IRQHandler+0xa38>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d00e      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x8b8>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4a67      	ldr	r2, [pc, #412]	; (8007df8 <HAL_DMA_IRQHandler+0xa3c>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d009      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x8b8>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4a65      	ldr	r2, [pc, #404]	; (8007dfc <HAL_DMA_IRQHandler+0xa40>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d004      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x8b8>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4a64      	ldr	r2, [pc, #400]	; (8007e00 <HAL_DMA_IRQHandler+0xa44>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d108      	bne.n	8007c86 <HAL_DMA_IRQHandler+0x8ca>
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	681a      	ldr	r2, [r3, #0]
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f022 0201 	bic.w	r2, r2, #1
 8007c82:	601a      	str	r2, [r3, #0]
 8007c84:	e007      	b.n	8007c96 <HAL_DMA_IRQHandler+0x8da>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	681a      	ldr	r2, [r3, #0]
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f022 0201 	bic.w	r2, r2, #1
 8007c94:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	3301      	adds	r3, #1
 8007c9a:	60fb      	str	r3, [r7, #12]
 8007c9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c9e:	429a      	cmp	r2, r3
 8007ca0:	d307      	bcc.n	8007cb2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f003 0301 	and.w	r3, r3, #1
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d1f2      	bne.n	8007c96 <HAL_DMA_IRQHandler+0x8da>
 8007cb0:	e000      	b.n	8007cb4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007cb2:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f003 0301 	and.w	r3, r3, #1
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d004      	beq.n	8007ccc <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2203      	movs	r2, #3
 8007cc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007cca:	e003      	b.n	8007cd4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2201      	movs	r2, #1
 8007cd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	f000 8272 	beq.w	80081ca <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	4798      	blx	r3
 8007cee:	e26c      	b.n	80081ca <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a43      	ldr	r2, [pc, #268]	; (8007e04 <HAL_DMA_IRQHandler+0xa48>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d022      	beq.n	8007d40 <HAL_DMA_IRQHandler+0x984>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	4a42      	ldr	r2, [pc, #264]	; (8007e08 <HAL_DMA_IRQHandler+0xa4c>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d01d      	beq.n	8007d40 <HAL_DMA_IRQHandler+0x984>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4a40      	ldr	r2, [pc, #256]	; (8007e0c <HAL_DMA_IRQHandler+0xa50>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d018      	beq.n	8007d40 <HAL_DMA_IRQHandler+0x984>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4a3f      	ldr	r2, [pc, #252]	; (8007e10 <HAL_DMA_IRQHandler+0xa54>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d013      	beq.n	8007d40 <HAL_DMA_IRQHandler+0x984>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a3d      	ldr	r2, [pc, #244]	; (8007e14 <HAL_DMA_IRQHandler+0xa58>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d00e      	beq.n	8007d40 <HAL_DMA_IRQHandler+0x984>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a3c      	ldr	r2, [pc, #240]	; (8007e18 <HAL_DMA_IRQHandler+0xa5c>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d009      	beq.n	8007d40 <HAL_DMA_IRQHandler+0x984>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a3a      	ldr	r2, [pc, #232]	; (8007e1c <HAL_DMA_IRQHandler+0xa60>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d004      	beq.n	8007d40 <HAL_DMA_IRQHandler+0x984>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a39      	ldr	r2, [pc, #228]	; (8007e20 <HAL_DMA_IRQHandler+0xa64>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d101      	bne.n	8007d44 <HAL_DMA_IRQHandler+0x988>
 8007d40:	2301      	movs	r3, #1
 8007d42:	e000      	b.n	8007d46 <HAL_DMA_IRQHandler+0x98a>
 8007d44:	2300      	movs	r3, #0
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	f000 823f 	beq.w	80081ca <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d58:	f003 031f 	and.w	r3, r3, #31
 8007d5c:	2204      	movs	r2, #4
 8007d5e:	409a      	lsls	r2, r3
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	4013      	ands	r3, r2
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	f000 80cd 	beq.w	8007f04 <HAL_DMA_IRQHandler+0xb48>
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	f003 0304 	and.w	r3, r3, #4
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	f000 80c7 	beq.w	8007f04 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d7a:	f003 031f 	and.w	r3, r3, #31
 8007d7e:	2204      	movs	r2, #4
 8007d80:	409a      	lsls	r2, r3
 8007d82:	69fb      	ldr	r3, [r7, #28]
 8007d84:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d049      	beq.n	8007e24 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d109      	bne.n	8007dae <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	f000 8210 	beq.w	80081c4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007da8:	6878      	ldr	r0, [r7, #4]
 8007daa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007dac:	e20a      	b.n	80081c4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	f000 8206 	beq.w	80081c4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dbc:	6878      	ldr	r0, [r7, #4]
 8007dbe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007dc0:	e200      	b.n	80081c4 <HAL_DMA_IRQHandler+0xe08>
 8007dc2:	bf00      	nop
 8007dc4:	40020010 	.word	0x40020010
 8007dc8:	40020028 	.word	0x40020028
 8007dcc:	40020040 	.word	0x40020040
 8007dd0:	40020058 	.word	0x40020058
 8007dd4:	40020070 	.word	0x40020070
 8007dd8:	40020088 	.word	0x40020088
 8007ddc:	400200a0 	.word	0x400200a0
 8007de0:	400200b8 	.word	0x400200b8
 8007de4:	40020410 	.word	0x40020410
 8007de8:	40020428 	.word	0x40020428
 8007dec:	40020440 	.word	0x40020440
 8007df0:	40020458 	.word	0x40020458
 8007df4:	40020470 	.word	0x40020470
 8007df8:	40020488 	.word	0x40020488
 8007dfc:	400204a0 	.word	0x400204a0
 8007e00:	400204b8 	.word	0x400204b8
 8007e04:	58025408 	.word	0x58025408
 8007e08:	5802541c 	.word	0x5802541c
 8007e0c:	58025430 	.word	0x58025430
 8007e10:	58025444 	.word	0x58025444
 8007e14:	58025458 	.word	0x58025458
 8007e18:	5802546c 	.word	0x5802546c
 8007e1c:	58025480 	.word	0x58025480
 8007e20:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	f003 0320 	and.w	r3, r3, #32
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d160      	bne.n	8007ef0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4a7f      	ldr	r2, [pc, #508]	; (8008030 <HAL_DMA_IRQHandler+0xc74>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d04a      	beq.n	8007ece <HAL_DMA_IRQHandler+0xb12>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4a7d      	ldr	r2, [pc, #500]	; (8008034 <HAL_DMA_IRQHandler+0xc78>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d045      	beq.n	8007ece <HAL_DMA_IRQHandler+0xb12>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4a7c      	ldr	r2, [pc, #496]	; (8008038 <HAL_DMA_IRQHandler+0xc7c>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d040      	beq.n	8007ece <HAL_DMA_IRQHandler+0xb12>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4a7a      	ldr	r2, [pc, #488]	; (800803c <HAL_DMA_IRQHandler+0xc80>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d03b      	beq.n	8007ece <HAL_DMA_IRQHandler+0xb12>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a79      	ldr	r2, [pc, #484]	; (8008040 <HAL_DMA_IRQHandler+0xc84>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d036      	beq.n	8007ece <HAL_DMA_IRQHandler+0xb12>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4a77      	ldr	r2, [pc, #476]	; (8008044 <HAL_DMA_IRQHandler+0xc88>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d031      	beq.n	8007ece <HAL_DMA_IRQHandler+0xb12>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4a76      	ldr	r2, [pc, #472]	; (8008048 <HAL_DMA_IRQHandler+0xc8c>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d02c      	beq.n	8007ece <HAL_DMA_IRQHandler+0xb12>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	4a74      	ldr	r2, [pc, #464]	; (800804c <HAL_DMA_IRQHandler+0xc90>)
 8007e7a:	4293      	cmp	r3, r2
 8007e7c:	d027      	beq.n	8007ece <HAL_DMA_IRQHandler+0xb12>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a73      	ldr	r2, [pc, #460]	; (8008050 <HAL_DMA_IRQHandler+0xc94>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d022      	beq.n	8007ece <HAL_DMA_IRQHandler+0xb12>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a71      	ldr	r2, [pc, #452]	; (8008054 <HAL_DMA_IRQHandler+0xc98>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d01d      	beq.n	8007ece <HAL_DMA_IRQHandler+0xb12>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4a70      	ldr	r2, [pc, #448]	; (8008058 <HAL_DMA_IRQHandler+0xc9c>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d018      	beq.n	8007ece <HAL_DMA_IRQHandler+0xb12>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a6e      	ldr	r2, [pc, #440]	; (800805c <HAL_DMA_IRQHandler+0xca0>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d013      	beq.n	8007ece <HAL_DMA_IRQHandler+0xb12>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a6d      	ldr	r2, [pc, #436]	; (8008060 <HAL_DMA_IRQHandler+0xca4>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d00e      	beq.n	8007ece <HAL_DMA_IRQHandler+0xb12>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4a6b      	ldr	r2, [pc, #428]	; (8008064 <HAL_DMA_IRQHandler+0xca8>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d009      	beq.n	8007ece <HAL_DMA_IRQHandler+0xb12>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	4a6a      	ldr	r2, [pc, #424]	; (8008068 <HAL_DMA_IRQHandler+0xcac>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d004      	beq.n	8007ece <HAL_DMA_IRQHandler+0xb12>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4a68      	ldr	r2, [pc, #416]	; (800806c <HAL_DMA_IRQHandler+0xcb0>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d108      	bne.n	8007ee0 <HAL_DMA_IRQHandler+0xb24>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	681a      	ldr	r2, [r3, #0]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f022 0208 	bic.w	r2, r2, #8
 8007edc:	601a      	str	r2, [r3, #0]
 8007ede:	e007      	b.n	8007ef0 <HAL_DMA_IRQHandler+0xb34>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	681a      	ldr	r2, [r3, #0]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f022 0204 	bic.w	r2, r2, #4
 8007eee:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	f000 8165 	beq.w	80081c4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f02:	e15f      	b.n	80081c4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f08:	f003 031f 	and.w	r3, r3, #31
 8007f0c:	2202      	movs	r2, #2
 8007f0e:	409a      	lsls	r2, r3
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	4013      	ands	r3, r2
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	f000 80c5 	beq.w	80080a4 <HAL_DMA_IRQHandler+0xce8>
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	f003 0302 	and.w	r3, r3, #2
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	f000 80bf 	beq.w	80080a4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f2a:	f003 031f 	and.w	r3, r3, #31
 8007f2e:	2202      	movs	r2, #2
 8007f30:	409a      	lsls	r2, r3
 8007f32:	69fb      	ldr	r3, [r7, #28]
 8007f34:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d018      	beq.n	8007f72 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d109      	bne.n	8007f5e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	f000 813a 	beq.w	80081c8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f5c:	e134      	b.n	80081c8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	f000 8130 	beq.w	80081c8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f70:	e12a      	b.n	80081c8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	f003 0320 	and.w	r3, r3, #32
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	f040 8089 	bne.w	8008090 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4a2b      	ldr	r2, [pc, #172]	; (8008030 <HAL_DMA_IRQHandler+0xc74>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d04a      	beq.n	800801e <HAL_DMA_IRQHandler+0xc62>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	4a29      	ldr	r2, [pc, #164]	; (8008034 <HAL_DMA_IRQHandler+0xc78>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d045      	beq.n	800801e <HAL_DMA_IRQHandler+0xc62>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a28      	ldr	r2, [pc, #160]	; (8008038 <HAL_DMA_IRQHandler+0xc7c>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d040      	beq.n	800801e <HAL_DMA_IRQHandler+0xc62>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a26      	ldr	r2, [pc, #152]	; (800803c <HAL_DMA_IRQHandler+0xc80>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d03b      	beq.n	800801e <HAL_DMA_IRQHandler+0xc62>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a25      	ldr	r2, [pc, #148]	; (8008040 <HAL_DMA_IRQHandler+0xc84>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d036      	beq.n	800801e <HAL_DMA_IRQHandler+0xc62>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4a23      	ldr	r2, [pc, #140]	; (8008044 <HAL_DMA_IRQHandler+0xc88>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d031      	beq.n	800801e <HAL_DMA_IRQHandler+0xc62>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4a22      	ldr	r2, [pc, #136]	; (8008048 <HAL_DMA_IRQHandler+0xc8c>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d02c      	beq.n	800801e <HAL_DMA_IRQHandler+0xc62>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a20      	ldr	r2, [pc, #128]	; (800804c <HAL_DMA_IRQHandler+0xc90>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d027      	beq.n	800801e <HAL_DMA_IRQHandler+0xc62>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a1f      	ldr	r2, [pc, #124]	; (8008050 <HAL_DMA_IRQHandler+0xc94>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d022      	beq.n	800801e <HAL_DMA_IRQHandler+0xc62>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a1d      	ldr	r2, [pc, #116]	; (8008054 <HAL_DMA_IRQHandler+0xc98>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d01d      	beq.n	800801e <HAL_DMA_IRQHandler+0xc62>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a1c      	ldr	r2, [pc, #112]	; (8008058 <HAL_DMA_IRQHandler+0xc9c>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d018      	beq.n	800801e <HAL_DMA_IRQHandler+0xc62>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a1a      	ldr	r2, [pc, #104]	; (800805c <HAL_DMA_IRQHandler+0xca0>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d013      	beq.n	800801e <HAL_DMA_IRQHandler+0xc62>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4a19      	ldr	r2, [pc, #100]	; (8008060 <HAL_DMA_IRQHandler+0xca4>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d00e      	beq.n	800801e <HAL_DMA_IRQHandler+0xc62>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a17      	ldr	r2, [pc, #92]	; (8008064 <HAL_DMA_IRQHandler+0xca8>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d009      	beq.n	800801e <HAL_DMA_IRQHandler+0xc62>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4a16      	ldr	r2, [pc, #88]	; (8008068 <HAL_DMA_IRQHandler+0xcac>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d004      	beq.n	800801e <HAL_DMA_IRQHandler+0xc62>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4a14      	ldr	r2, [pc, #80]	; (800806c <HAL_DMA_IRQHandler+0xcb0>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d128      	bne.n	8008070 <HAL_DMA_IRQHandler+0xcb4>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	681a      	ldr	r2, [r3, #0]
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f022 0214 	bic.w	r2, r2, #20
 800802c:	601a      	str	r2, [r3, #0]
 800802e:	e027      	b.n	8008080 <HAL_DMA_IRQHandler+0xcc4>
 8008030:	40020010 	.word	0x40020010
 8008034:	40020028 	.word	0x40020028
 8008038:	40020040 	.word	0x40020040
 800803c:	40020058 	.word	0x40020058
 8008040:	40020070 	.word	0x40020070
 8008044:	40020088 	.word	0x40020088
 8008048:	400200a0 	.word	0x400200a0
 800804c:	400200b8 	.word	0x400200b8
 8008050:	40020410 	.word	0x40020410
 8008054:	40020428 	.word	0x40020428
 8008058:	40020440 	.word	0x40020440
 800805c:	40020458 	.word	0x40020458
 8008060:	40020470 	.word	0x40020470
 8008064:	40020488 	.word	0x40020488
 8008068:	400204a0 	.word	0x400204a0
 800806c:	400204b8 	.word	0x400204b8
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	681a      	ldr	r2, [r3, #0]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f022 020a 	bic.w	r2, r2, #10
 800807e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2201      	movs	r2, #1
 8008084:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2200      	movs	r2, #0
 800808c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008094:	2b00      	cmp	r3, #0
 8008096:	f000 8097 	beq.w	80081c8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80080a2:	e091      	b.n	80081c8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80080a8:	f003 031f 	and.w	r3, r3, #31
 80080ac:	2208      	movs	r2, #8
 80080ae:	409a      	lsls	r2, r3
 80080b0:	697b      	ldr	r3, [r7, #20]
 80080b2:	4013      	ands	r3, r2
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	f000 8088 	beq.w	80081ca <HAL_DMA_IRQHandler+0xe0e>
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	f003 0308 	and.w	r3, r3, #8
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	f000 8082 	beq.w	80081ca <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a41      	ldr	r2, [pc, #260]	; (80081d0 <HAL_DMA_IRQHandler+0xe14>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d04a      	beq.n	8008166 <HAL_DMA_IRQHandler+0xdaa>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a3f      	ldr	r2, [pc, #252]	; (80081d4 <HAL_DMA_IRQHandler+0xe18>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d045      	beq.n	8008166 <HAL_DMA_IRQHandler+0xdaa>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a3e      	ldr	r2, [pc, #248]	; (80081d8 <HAL_DMA_IRQHandler+0xe1c>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d040      	beq.n	8008166 <HAL_DMA_IRQHandler+0xdaa>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a3c      	ldr	r2, [pc, #240]	; (80081dc <HAL_DMA_IRQHandler+0xe20>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d03b      	beq.n	8008166 <HAL_DMA_IRQHandler+0xdaa>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a3b      	ldr	r2, [pc, #236]	; (80081e0 <HAL_DMA_IRQHandler+0xe24>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d036      	beq.n	8008166 <HAL_DMA_IRQHandler+0xdaa>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a39      	ldr	r2, [pc, #228]	; (80081e4 <HAL_DMA_IRQHandler+0xe28>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d031      	beq.n	8008166 <HAL_DMA_IRQHandler+0xdaa>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a38      	ldr	r2, [pc, #224]	; (80081e8 <HAL_DMA_IRQHandler+0xe2c>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d02c      	beq.n	8008166 <HAL_DMA_IRQHandler+0xdaa>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a36      	ldr	r2, [pc, #216]	; (80081ec <HAL_DMA_IRQHandler+0xe30>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d027      	beq.n	8008166 <HAL_DMA_IRQHandler+0xdaa>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a35      	ldr	r2, [pc, #212]	; (80081f0 <HAL_DMA_IRQHandler+0xe34>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d022      	beq.n	8008166 <HAL_DMA_IRQHandler+0xdaa>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a33      	ldr	r2, [pc, #204]	; (80081f4 <HAL_DMA_IRQHandler+0xe38>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d01d      	beq.n	8008166 <HAL_DMA_IRQHandler+0xdaa>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a32      	ldr	r2, [pc, #200]	; (80081f8 <HAL_DMA_IRQHandler+0xe3c>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d018      	beq.n	8008166 <HAL_DMA_IRQHandler+0xdaa>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a30      	ldr	r2, [pc, #192]	; (80081fc <HAL_DMA_IRQHandler+0xe40>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d013      	beq.n	8008166 <HAL_DMA_IRQHandler+0xdaa>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a2f      	ldr	r2, [pc, #188]	; (8008200 <HAL_DMA_IRQHandler+0xe44>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d00e      	beq.n	8008166 <HAL_DMA_IRQHandler+0xdaa>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a2d      	ldr	r2, [pc, #180]	; (8008204 <HAL_DMA_IRQHandler+0xe48>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d009      	beq.n	8008166 <HAL_DMA_IRQHandler+0xdaa>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a2c      	ldr	r2, [pc, #176]	; (8008208 <HAL_DMA_IRQHandler+0xe4c>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d004      	beq.n	8008166 <HAL_DMA_IRQHandler+0xdaa>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a2a      	ldr	r2, [pc, #168]	; (800820c <HAL_DMA_IRQHandler+0xe50>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d108      	bne.n	8008178 <HAL_DMA_IRQHandler+0xdbc>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f022 021c 	bic.w	r2, r2, #28
 8008174:	601a      	str	r2, [r3, #0]
 8008176:	e007      	b.n	8008188 <HAL_DMA_IRQHandler+0xdcc>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	681a      	ldr	r2, [r3, #0]
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f022 020e 	bic.w	r2, r2, #14
 8008186:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800818c:	f003 031f 	and.w	r3, r3, #31
 8008190:	2201      	movs	r2, #1
 8008192:	409a      	lsls	r2, r3
 8008194:	69fb      	ldr	r3, [r7, #28]
 8008196:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2201      	movs	r2, #1
 800819c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2201      	movs	r2, #1
 80081a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d009      	beq.n	80081ca <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	4798      	blx	r3
 80081be:	e004      	b.n	80081ca <HAL_DMA_IRQHandler+0xe0e>
          return;
 80081c0:	bf00      	nop
 80081c2:	e002      	b.n	80081ca <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80081c4:	bf00      	nop
 80081c6:	e000      	b.n	80081ca <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80081c8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80081ca:	3728      	adds	r7, #40	; 0x28
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}
 80081d0:	40020010 	.word	0x40020010
 80081d4:	40020028 	.word	0x40020028
 80081d8:	40020040 	.word	0x40020040
 80081dc:	40020058 	.word	0x40020058
 80081e0:	40020070 	.word	0x40020070
 80081e4:	40020088 	.word	0x40020088
 80081e8:	400200a0 	.word	0x400200a0
 80081ec:	400200b8 	.word	0x400200b8
 80081f0:	40020410 	.word	0x40020410
 80081f4:	40020428 	.word	0x40020428
 80081f8:	40020440 	.word	0x40020440
 80081fc:	40020458 	.word	0x40020458
 8008200:	40020470 	.word	0x40020470
 8008204:	40020488 	.word	0x40020488
 8008208:	400204a0 	.word	0x400204a0
 800820c:	400204b8 	.word	0x400204b8

08008210 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008210:	b480      	push	{r7}
 8008212:	b087      	sub	sp, #28
 8008214:	af00      	add	r7, sp, #0
 8008216:	60f8      	str	r0, [r7, #12]
 8008218:	60b9      	str	r1, [r7, #8]
 800821a:	607a      	str	r2, [r7, #4]
 800821c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008222:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008228:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4a7f      	ldr	r2, [pc, #508]	; (800842c <DMA_SetConfig+0x21c>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d072      	beq.n	800831a <DMA_SetConfig+0x10a>
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a7d      	ldr	r2, [pc, #500]	; (8008430 <DMA_SetConfig+0x220>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d06d      	beq.n	800831a <DMA_SetConfig+0x10a>
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a7c      	ldr	r2, [pc, #496]	; (8008434 <DMA_SetConfig+0x224>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d068      	beq.n	800831a <DMA_SetConfig+0x10a>
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a7a      	ldr	r2, [pc, #488]	; (8008438 <DMA_SetConfig+0x228>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d063      	beq.n	800831a <DMA_SetConfig+0x10a>
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4a79      	ldr	r2, [pc, #484]	; (800843c <DMA_SetConfig+0x22c>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d05e      	beq.n	800831a <DMA_SetConfig+0x10a>
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a77      	ldr	r2, [pc, #476]	; (8008440 <DMA_SetConfig+0x230>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d059      	beq.n	800831a <DMA_SetConfig+0x10a>
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4a76      	ldr	r2, [pc, #472]	; (8008444 <DMA_SetConfig+0x234>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d054      	beq.n	800831a <DMA_SetConfig+0x10a>
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a74      	ldr	r2, [pc, #464]	; (8008448 <DMA_SetConfig+0x238>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d04f      	beq.n	800831a <DMA_SetConfig+0x10a>
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4a73      	ldr	r2, [pc, #460]	; (800844c <DMA_SetConfig+0x23c>)
 8008280:	4293      	cmp	r3, r2
 8008282:	d04a      	beq.n	800831a <DMA_SetConfig+0x10a>
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a71      	ldr	r2, [pc, #452]	; (8008450 <DMA_SetConfig+0x240>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d045      	beq.n	800831a <DMA_SetConfig+0x10a>
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4a70      	ldr	r2, [pc, #448]	; (8008454 <DMA_SetConfig+0x244>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d040      	beq.n	800831a <DMA_SetConfig+0x10a>
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a6e      	ldr	r2, [pc, #440]	; (8008458 <DMA_SetConfig+0x248>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d03b      	beq.n	800831a <DMA_SetConfig+0x10a>
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4a6d      	ldr	r2, [pc, #436]	; (800845c <DMA_SetConfig+0x24c>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d036      	beq.n	800831a <DMA_SetConfig+0x10a>
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a6b      	ldr	r2, [pc, #428]	; (8008460 <DMA_SetConfig+0x250>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d031      	beq.n	800831a <DMA_SetConfig+0x10a>
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a6a      	ldr	r2, [pc, #424]	; (8008464 <DMA_SetConfig+0x254>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d02c      	beq.n	800831a <DMA_SetConfig+0x10a>
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	4a68      	ldr	r2, [pc, #416]	; (8008468 <DMA_SetConfig+0x258>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d027      	beq.n	800831a <DMA_SetConfig+0x10a>
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4a67      	ldr	r2, [pc, #412]	; (800846c <DMA_SetConfig+0x25c>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d022      	beq.n	800831a <DMA_SetConfig+0x10a>
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4a65      	ldr	r2, [pc, #404]	; (8008470 <DMA_SetConfig+0x260>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d01d      	beq.n	800831a <DMA_SetConfig+0x10a>
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4a64      	ldr	r2, [pc, #400]	; (8008474 <DMA_SetConfig+0x264>)
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d018      	beq.n	800831a <DMA_SetConfig+0x10a>
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	4a62      	ldr	r2, [pc, #392]	; (8008478 <DMA_SetConfig+0x268>)
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d013      	beq.n	800831a <DMA_SetConfig+0x10a>
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4a61      	ldr	r2, [pc, #388]	; (800847c <DMA_SetConfig+0x26c>)
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d00e      	beq.n	800831a <DMA_SetConfig+0x10a>
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	4a5f      	ldr	r2, [pc, #380]	; (8008480 <DMA_SetConfig+0x270>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d009      	beq.n	800831a <DMA_SetConfig+0x10a>
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	4a5e      	ldr	r2, [pc, #376]	; (8008484 <DMA_SetConfig+0x274>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d004      	beq.n	800831a <DMA_SetConfig+0x10a>
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a5c      	ldr	r2, [pc, #368]	; (8008488 <DMA_SetConfig+0x278>)
 8008316:	4293      	cmp	r3, r2
 8008318:	d101      	bne.n	800831e <DMA_SetConfig+0x10e>
 800831a:	2301      	movs	r3, #1
 800831c:	e000      	b.n	8008320 <DMA_SetConfig+0x110>
 800831e:	2300      	movs	r3, #0
 8008320:	2b00      	cmp	r3, #0
 8008322:	d00d      	beq.n	8008340 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008328:	68fa      	ldr	r2, [r7, #12]
 800832a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800832c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008332:	2b00      	cmp	r3, #0
 8008334:	d004      	beq.n	8008340 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800833a:	68fa      	ldr	r2, [r7, #12]
 800833c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800833e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a39      	ldr	r2, [pc, #228]	; (800842c <DMA_SetConfig+0x21c>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d04a      	beq.n	80083e0 <DMA_SetConfig+0x1d0>
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4a38      	ldr	r2, [pc, #224]	; (8008430 <DMA_SetConfig+0x220>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d045      	beq.n	80083e0 <DMA_SetConfig+0x1d0>
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	4a36      	ldr	r2, [pc, #216]	; (8008434 <DMA_SetConfig+0x224>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d040      	beq.n	80083e0 <DMA_SetConfig+0x1d0>
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	4a35      	ldr	r2, [pc, #212]	; (8008438 <DMA_SetConfig+0x228>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d03b      	beq.n	80083e0 <DMA_SetConfig+0x1d0>
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4a33      	ldr	r2, [pc, #204]	; (800843c <DMA_SetConfig+0x22c>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d036      	beq.n	80083e0 <DMA_SetConfig+0x1d0>
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	4a32      	ldr	r2, [pc, #200]	; (8008440 <DMA_SetConfig+0x230>)
 8008378:	4293      	cmp	r3, r2
 800837a:	d031      	beq.n	80083e0 <DMA_SetConfig+0x1d0>
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4a30      	ldr	r2, [pc, #192]	; (8008444 <DMA_SetConfig+0x234>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d02c      	beq.n	80083e0 <DMA_SetConfig+0x1d0>
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a2f      	ldr	r2, [pc, #188]	; (8008448 <DMA_SetConfig+0x238>)
 800838c:	4293      	cmp	r3, r2
 800838e:	d027      	beq.n	80083e0 <DMA_SetConfig+0x1d0>
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a2d      	ldr	r2, [pc, #180]	; (800844c <DMA_SetConfig+0x23c>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d022      	beq.n	80083e0 <DMA_SetConfig+0x1d0>
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4a2c      	ldr	r2, [pc, #176]	; (8008450 <DMA_SetConfig+0x240>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d01d      	beq.n	80083e0 <DMA_SetConfig+0x1d0>
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a2a      	ldr	r2, [pc, #168]	; (8008454 <DMA_SetConfig+0x244>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d018      	beq.n	80083e0 <DMA_SetConfig+0x1d0>
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4a29      	ldr	r2, [pc, #164]	; (8008458 <DMA_SetConfig+0x248>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d013      	beq.n	80083e0 <DMA_SetConfig+0x1d0>
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a27      	ldr	r2, [pc, #156]	; (800845c <DMA_SetConfig+0x24c>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d00e      	beq.n	80083e0 <DMA_SetConfig+0x1d0>
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a26      	ldr	r2, [pc, #152]	; (8008460 <DMA_SetConfig+0x250>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d009      	beq.n	80083e0 <DMA_SetConfig+0x1d0>
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a24      	ldr	r2, [pc, #144]	; (8008464 <DMA_SetConfig+0x254>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d004      	beq.n	80083e0 <DMA_SetConfig+0x1d0>
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4a23      	ldr	r2, [pc, #140]	; (8008468 <DMA_SetConfig+0x258>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d101      	bne.n	80083e4 <DMA_SetConfig+0x1d4>
 80083e0:	2301      	movs	r3, #1
 80083e2:	e000      	b.n	80083e6 <DMA_SetConfig+0x1d6>
 80083e4:	2300      	movs	r3, #0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d059      	beq.n	800849e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083ee:	f003 031f 	and.w	r3, r3, #31
 80083f2:	223f      	movs	r2, #63	; 0x3f
 80083f4:	409a      	lsls	r2, r3
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	681a      	ldr	r2, [r3, #0]
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008408:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	683a      	ldr	r2, [r7, #0]
 8008410:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	2b40      	cmp	r3, #64	; 0x40
 8008418:	d138      	bne.n	800848c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	687a      	ldr	r2, [r7, #4]
 8008420:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	68ba      	ldr	r2, [r7, #8]
 8008428:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800842a:	e086      	b.n	800853a <DMA_SetConfig+0x32a>
 800842c:	40020010 	.word	0x40020010
 8008430:	40020028 	.word	0x40020028
 8008434:	40020040 	.word	0x40020040
 8008438:	40020058 	.word	0x40020058
 800843c:	40020070 	.word	0x40020070
 8008440:	40020088 	.word	0x40020088
 8008444:	400200a0 	.word	0x400200a0
 8008448:	400200b8 	.word	0x400200b8
 800844c:	40020410 	.word	0x40020410
 8008450:	40020428 	.word	0x40020428
 8008454:	40020440 	.word	0x40020440
 8008458:	40020458 	.word	0x40020458
 800845c:	40020470 	.word	0x40020470
 8008460:	40020488 	.word	0x40020488
 8008464:	400204a0 	.word	0x400204a0
 8008468:	400204b8 	.word	0x400204b8
 800846c:	58025408 	.word	0x58025408
 8008470:	5802541c 	.word	0x5802541c
 8008474:	58025430 	.word	0x58025430
 8008478:	58025444 	.word	0x58025444
 800847c:	58025458 	.word	0x58025458
 8008480:	5802546c 	.word	0x5802546c
 8008484:	58025480 	.word	0x58025480
 8008488:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	68ba      	ldr	r2, [r7, #8]
 8008492:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	687a      	ldr	r2, [r7, #4]
 800849a:	60da      	str	r2, [r3, #12]
}
 800849c:	e04d      	b.n	800853a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4a29      	ldr	r2, [pc, #164]	; (8008548 <DMA_SetConfig+0x338>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d022      	beq.n	80084ee <DMA_SetConfig+0x2de>
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a27      	ldr	r2, [pc, #156]	; (800854c <DMA_SetConfig+0x33c>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d01d      	beq.n	80084ee <DMA_SetConfig+0x2de>
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a26      	ldr	r2, [pc, #152]	; (8008550 <DMA_SetConfig+0x340>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d018      	beq.n	80084ee <DMA_SetConfig+0x2de>
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a24      	ldr	r2, [pc, #144]	; (8008554 <DMA_SetConfig+0x344>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d013      	beq.n	80084ee <DMA_SetConfig+0x2de>
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a23      	ldr	r2, [pc, #140]	; (8008558 <DMA_SetConfig+0x348>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d00e      	beq.n	80084ee <DMA_SetConfig+0x2de>
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a21      	ldr	r2, [pc, #132]	; (800855c <DMA_SetConfig+0x34c>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d009      	beq.n	80084ee <DMA_SetConfig+0x2de>
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a20      	ldr	r2, [pc, #128]	; (8008560 <DMA_SetConfig+0x350>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d004      	beq.n	80084ee <DMA_SetConfig+0x2de>
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a1e      	ldr	r2, [pc, #120]	; (8008564 <DMA_SetConfig+0x354>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d101      	bne.n	80084f2 <DMA_SetConfig+0x2e2>
 80084ee:	2301      	movs	r3, #1
 80084f0:	e000      	b.n	80084f4 <DMA_SetConfig+0x2e4>
 80084f2:	2300      	movs	r3, #0
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d020      	beq.n	800853a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084fc:	f003 031f 	and.w	r3, r3, #31
 8008500:	2201      	movs	r2, #1
 8008502:	409a      	lsls	r2, r3
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	683a      	ldr	r2, [r7, #0]
 800850e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	689b      	ldr	r3, [r3, #8]
 8008514:	2b40      	cmp	r3, #64	; 0x40
 8008516:	d108      	bne.n	800852a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	687a      	ldr	r2, [r7, #4]
 800851e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	68ba      	ldr	r2, [r7, #8]
 8008526:	60da      	str	r2, [r3, #12]
}
 8008528:	e007      	b.n	800853a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	68ba      	ldr	r2, [r7, #8]
 8008530:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	687a      	ldr	r2, [r7, #4]
 8008538:	60da      	str	r2, [r3, #12]
}
 800853a:	bf00      	nop
 800853c:	371c      	adds	r7, #28
 800853e:	46bd      	mov	sp, r7
 8008540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008544:	4770      	bx	lr
 8008546:	bf00      	nop
 8008548:	58025408 	.word	0x58025408
 800854c:	5802541c 	.word	0x5802541c
 8008550:	58025430 	.word	0x58025430
 8008554:	58025444 	.word	0x58025444
 8008558:	58025458 	.word	0x58025458
 800855c:	5802546c 	.word	0x5802546c
 8008560:	58025480 	.word	0x58025480
 8008564:	58025494 	.word	0x58025494

08008568 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008568:	b480      	push	{r7}
 800856a:	b085      	sub	sp, #20
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4a42      	ldr	r2, [pc, #264]	; (8008680 <DMA_CalcBaseAndBitshift+0x118>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d04a      	beq.n	8008610 <DMA_CalcBaseAndBitshift+0xa8>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4a41      	ldr	r2, [pc, #260]	; (8008684 <DMA_CalcBaseAndBitshift+0x11c>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d045      	beq.n	8008610 <DMA_CalcBaseAndBitshift+0xa8>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4a3f      	ldr	r2, [pc, #252]	; (8008688 <DMA_CalcBaseAndBitshift+0x120>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d040      	beq.n	8008610 <DMA_CalcBaseAndBitshift+0xa8>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4a3e      	ldr	r2, [pc, #248]	; (800868c <DMA_CalcBaseAndBitshift+0x124>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d03b      	beq.n	8008610 <DMA_CalcBaseAndBitshift+0xa8>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a3c      	ldr	r2, [pc, #240]	; (8008690 <DMA_CalcBaseAndBitshift+0x128>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d036      	beq.n	8008610 <DMA_CalcBaseAndBitshift+0xa8>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4a3b      	ldr	r2, [pc, #236]	; (8008694 <DMA_CalcBaseAndBitshift+0x12c>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d031      	beq.n	8008610 <DMA_CalcBaseAndBitshift+0xa8>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a39      	ldr	r2, [pc, #228]	; (8008698 <DMA_CalcBaseAndBitshift+0x130>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d02c      	beq.n	8008610 <DMA_CalcBaseAndBitshift+0xa8>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4a38      	ldr	r2, [pc, #224]	; (800869c <DMA_CalcBaseAndBitshift+0x134>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d027      	beq.n	8008610 <DMA_CalcBaseAndBitshift+0xa8>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a36      	ldr	r2, [pc, #216]	; (80086a0 <DMA_CalcBaseAndBitshift+0x138>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d022      	beq.n	8008610 <DMA_CalcBaseAndBitshift+0xa8>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a35      	ldr	r2, [pc, #212]	; (80086a4 <DMA_CalcBaseAndBitshift+0x13c>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d01d      	beq.n	8008610 <DMA_CalcBaseAndBitshift+0xa8>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4a33      	ldr	r2, [pc, #204]	; (80086a8 <DMA_CalcBaseAndBitshift+0x140>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d018      	beq.n	8008610 <DMA_CalcBaseAndBitshift+0xa8>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4a32      	ldr	r2, [pc, #200]	; (80086ac <DMA_CalcBaseAndBitshift+0x144>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d013      	beq.n	8008610 <DMA_CalcBaseAndBitshift+0xa8>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a30      	ldr	r2, [pc, #192]	; (80086b0 <DMA_CalcBaseAndBitshift+0x148>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d00e      	beq.n	8008610 <DMA_CalcBaseAndBitshift+0xa8>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4a2f      	ldr	r2, [pc, #188]	; (80086b4 <DMA_CalcBaseAndBitshift+0x14c>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d009      	beq.n	8008610 <DMA_CalcBaseAndBitshift+0xa8>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a2d      	ldr	r2, [pc, #180]	; (80086b8 <DMA_CalcBaseAndBitshift+0x150>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d004      	beq.n	8008610 <DMA_CalcBaseAndBitshift+0xa8>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a2c      	ldr	r2, [pc, #176]	; (80086bc <DMA_CalcBaseAndBitshift+0x154>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d101      	bne.n	8008614 <DMA_CalcBaseAndBitshift+0xac>
 8008610:	2301      	movs	r3, #1
 8008612:	e000      	b.n	8008616 <DMA_CalcBaseAndBitshift+0xae>
 8008614:	2300      	movs	r3, #0
 8008616:	2b00      	cmp	r3, #0
 8008618:	d024      	beq.n	8008664 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	b2db      	uxtb	r3, r3
 8008620:	3b10      	subs	r3, #16
 8008622:	4a27      	ldr	r2, [pc, #156]	; (80086c0 <DMA_CalcBaseAndBitshift+0x158>)
 8008624:	fba2 2303 	umull	r2, r3, r2, r3
 8008628:	091b      	lsrs	r3, r3, #4
 800862a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	f003 0307 	and.w	r3, r3, #7
 8008632:	4a24      	ldr	r2, [pc, #144]	; (80086c4 <DMA_CalcBaseAndBitshift+0x15c>)
 8008634:	5cd3      	ldrb	r3, [r2, r3]
 8008636:	461a      	mov	r2, r3
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	2b03      	cmp	r3, #3
 8008640:	d908      	bls.n	8008654 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	461a      	mov	r2, r3
 8008648:	4b1f      	ldr	r3, [pc, #124]	; (80086c8 <DMA_CalcBaseAndBitshift+0x160>)
 800864a:	4013      	ands	r3, r2
 800864c:	1d1a      	adds	r2, r3, #4
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	659a      	str	r2, [r3, #88]	; 0x58
 8008652:	e00d      	b.n	8008670 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	461a      	mov	r2, r3
 800865a:	4b1b      	ldr	r3, [pc, #108]	; (80086c8 <DMA_CalcBaseAndBitshift+0x160>)
 800865c:	4013      	ands	r3, r2
 800865e:	687a      	ldr	r2, [r7, #4]
 8008660:	6593      	str	r3, [r2, #88]	; 0x58
 8008662:	e005      	b.n	8008670 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8008674:	4618      	mov	r0, r3
 8008676:	3714      	adds	r7, #20
 8008678:	46bd      	mov	sp, r7
 800867a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867e:	4770      	bx	lr
 8008680:	40020010 	.word	0x40020010
 8008684:	40020028 	.word	0x40020028
 8008688:	40020040 	.word	0x40020040
 800868c:	40020058 	.word	0x40020058
 8008690:	40020070 	.word	0x40020070
 8008694:	40020088 	.word	0x40020088
 8008698:	400200a0 	.word	0x400200a0
 800869c:	400200b8 	.word	0x400200b8
 80086a0:	40020410 	.word	0x40020410
 80086a4:	40020428 	.word	0x40020428
 80086a8:	40020440 	.word	0x40020440
 80086ac:	40020458 	.word	0x40020458
 80086b0:	40020470 	.word	0x40020470
 80086b4:	40020488 	.word	0x40020488
 80086b8:	400204a0 	.word	0x400204a0
 80086bc:	400204b8 	.word	0x400204b8
 80086c0:	aaaaaaab 	.word	0xaaaaaaab
 80086c4:	0800f560 	.word	0x0800f560
 80086c8:	fffffc00 	.word	0xfffffc00

080086cc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80086cc:	b480      	push	{r7}
 80086ce:	b085      	sub	sp, #20
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80086d4:	2300      	movs	r3, #0
 80086d6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	699b      	ldr	r3, [r3, #24]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d120      	bne.n	8008722 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086e4:	2b03      	cmp	r3, #3
 80086e6:	d858      	bhi.n	800879a <DMA_CheckFifoParam+0xce>
 80086e8:	a201      	add	r2, pc, #4	; (adr r2, 80086f0 <DMA_CheckFifoParam+0x24>)
 80086ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086ee:	bf00      	nop
 80086f0:	08008701 	.word	0x08008701
 80086f4:	08008713 	.word	0x08008713
 80086f8:	08008701 	.word	0x08008701
 80086fc:	0800879b 	.word	0x0800879b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008704:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008708:	2b00      	cmp	r3, #0
 800870a:	d048      	beq.n	800879e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800870c:	2301      	movs	r3, #1
 800870e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008710:	e045      	b.n	800879e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008716:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800871a:	d142      	bne.n	80087a2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800871c:	2301      	movs	r3, #1
 800871e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008720:	e03f      	b.n	80087a2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	699b      	ldr	r3, [r3, #24]
 8008726:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800872a:	d123      	bne.n	8008774 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008730:	2b03      	cmp	r3, #3
 8008732:	d838      	bhi.n	80087a6 <DMA_CheckFifoParam+0xda>
 8008734:	a201      	add	r2, pc, #4	; (adr r2, 800873c <DMA_CheckFifoParam+0x70>)
 8008736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800873a:	bf00      	nop
 800873c:	0800874d 	.word	0x0800874d
 8008740:	08008753 	.word	0x08008753
 8008744:	0800874d 	.word	0x0800874d
 8008748:	08008765 	.word	0x08008765
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800874c:	2301      	movs	r3, #1
 800874e:	73fb      	strb	r3, [r7, #15]
        break;
 8008750:	e030      	b.n	80087b4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008756:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800875a:	2b00      	cmp	r3, #0
 800875c:	d025      	beq.n	80087aa <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800875e:	2301      	movs	r3, #1
 8008760:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008762:	e022      	b.n	80087aa <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008768:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800876c:	d11f      	bne.n	80087ae <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800876e:	2301      	movs	r3, #1
 8008770:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008772:	e01c      	b.n	80087ae <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008778:	2b02      	cmp	r3, #2
 800877a:	d902      	bls.n	8008782 <DMA_CheckFifoParam+0xb6>
 800877c:	2b03      	cmp	r3, #3
 800877e:	d003      	beq.n	8008788 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8008780:	e018      	b.n	80087b4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8008782:	2301      	movs	r3, #1
 8008784:	73fb      	strb	r3, [r7, #15]
        break;
 8008786:	e015      	b.n	80087b4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800878c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008790:	2b00      	cmp	r3, #0
 8008792:	d00e      	beq.n	80087b2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008794:	2301      	movs	r3, #1
 8008796:	73fb      	strb	r3, [r7, #15]
    break;
 8008798:	e00b      	b.n	80087b2 <DMA_CheckFifoParam+0xe6>
        break;
 800879a:	bf00      	nop
 800879c:	e00a      	b.n	80087b4 <DMA_CheckFifoParam+0xe8>
        break;
 800879e:	bf00      	nop
 80087a0:	e008      	b.n	80087b4 <DMA_CheckFifoParam+0xe8>
        break;
 80087a2:	bf00      	nop
 80087a4:	e006      	b.n	80087b4 <DMA_CheckFifoParam+0xe8>
        break;
 80087a6:	bf00      	nop
 80087a8:	e004      	b.n	80087b4 <DMA_CheckFifoParam+0xe8>
        break;
 80087aa:	bf00      	nop
 80087ac:	e002      	b.n	80087b4 <DMA_CheckFifoParam+0xe8>
        break;
 80087ae:	bf00      	nop
 80087b0:	e000      	b.n	80087b4 <DMA_CheckFifoParam+0xe8>
    break;
 80087b2:	bf00      	nop
    }
  }

  return status;
 80087b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3714      	adds	r7, #20
 80087ba:	46bd      	mov	sp, r7
 80087bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c0:	4770      	bx	lr
 80087c2:	bf00      	nop

080087c4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b085      	sub	sp, #20
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	4a38      	ldr	r2, [pc, #224]	; (80088b8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80087d8:	4293      	cmp	r3, r2
 80087da:	d022      	beq.n	8008822 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a36      	ldr	r2, [pc, #216]	; (80088bc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d01d      	beq.n	8008822 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4a35      	ldr	r2, [pc, #212]	; (80088c0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d018      	beq.n	8008822 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a33      	ldr	r2, [pc, #204]	; (80088c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d013      	beq.n	8008822 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a32      	ldr	r2, [pc, #200]	; (80088c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008800:	4293      	cmp	r3, r2
 8008802:	d00e      	beq.n	8008822 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4a30      	ldr	r2, [pc, #192]	; (80088cc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d009      	beq.n	8008822 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	4a2f      	ldr	r2, [pc, #188]	; (80088d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8008814:	4293      	cmp	r3, r2
 8008816:	d004      	beq.n	8008822 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4a2d      	ldr	r2, [pc, #180]	; (80088d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d101      	bne.n	8008826 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8008822:	2301      	movs	r3, #1
 8008824:	e000      	b.n	8008828 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8008826:	2300      	movs	r3, #0
 8008828:	2b00      	cmp	r3, #0
 800882a:	d01a      	beq.n	8008862 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	b2db      	uxtb	r3, r3
 8008832:	3b08      	subs	r3, #8
 8008834:	4a28      	ldr	r2, [pc, #160]	; (80088d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8008836:	fba2 2303 	umull	r2, r3, r2, r3
 800883a:	091b      	lsrs	r3, r3, #4
 800883c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800883e:	68fa      	ldr	r2, [r7, #12]
 8008840:	4b26      	ldr	r3, [pc, #152]	; (80088dc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8008842:	4413      	add	r3, r2
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	461a      	mov	r2, r3
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	4a24      	ldr	r2, [pc, #144]	; (80088e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8008850:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	f003 031f 	and.w	r3, r3, #31
 8008858:	2201      	movs	r2, #1
 800885a:	409a      	lsls	r2, r3
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008860:	e024      	b.n	80088ac <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	b2db      	uxtb	r3, r3
 8008868:	3b10      	subs	r3, #16
 800886a:	4a1e      	ldr	r2, [pc, #120]	; (80088e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800886c:	fba2 2303 	umull	r2, r3, r2, r3
 8008870:	091b      	lsrs	r3, r3, #4
 8008872:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	4a1c      	ldr	r2, [pc, #112]	; (80088e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d806      	bhi.n	800888a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800887c:	68bb      	ldr	r3, [r7, #8]
 800887e:	4a1b      	ldr	r2, [pc, #108]	; (80088ec <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d902      	bls.n	800888a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	3308      	adds	r3, #8
 8008888:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800888a:	68fa      	ldr	r2, [r7, #12]
 800888c:	4b18      	ldr	r3, [pc, #96]	; (80088f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800888e:	4413      	add	r3, r2
 8008890:	009b      	lsls	r3, r3, #2
 8008892:	461a      	mov	r2, r3
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	4a16      	ldr	r2, [pc, #88]	; (80088f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800889c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	f003 031f 	and.w	r3, r3, #31
 80088a4:	2201      	movs	r2, #1
 80088a6:	409a      	lsls	r2, r3
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	669a      	str	r2, [r3, #104]	; 0x68
}
 80088ac:	bf00      	nop
 80088ae:	3714      	adds	r7, #20
 80088b0:	46bd      	mov	sp, r7
 80088b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b6:	4770      	bx	lr
 80088b8:	58025408 	.word	0x58025408
 80088bc:	5802541c 	.word	0x5802541c
 80088c0:	58025430 	.word	0x58025430
 80088c4:	58025444 	.word	0x58025444
 80088c8:	58025458 	.word	0x58025458
 80088cc:	5802546c 	.word	0x5802546c
 80088d0:	58025480 	.word	0x58025480
 80088d4:	58025494 	.word	0x58025494
 80088d8:	cccccccd 	.word	0xcccccccd
 80088dc:	16009600 	.word	0x16009600
 80088e0:	58025880 	.word	0x58025880
 80088e4:	aaaaaaab 	.word	0xaaaaaaab
 80088e8:	400204b8 	.word	0x400204b8
 80088ec:	4002040f 	.word	0x4002040f
 80088f0:	10008200 	.word	0x10008200
 80088f4:	40020880 	.word	0x40020880

080088f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b085      	sub	sp, #20
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	b2db      	uxtb	r3, r3
 8008906:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d04a      	beq.n	80089a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	2b08      	cmp	r3, #8
 8008912:	d847      	bhi.n	80089a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a25      	ldr	r2, [pc, #148]	; (80089b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d022      	beq.n	8008964 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a24      	ldr	r2, [pc, #144]	; (80089b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d01d      	beq.n	8008964 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a22      	ldr	r2, [pc, #136]	; (80089b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d018      	beq.n	8008964 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a21      	ldr	r2, [pc, #132]	; (80089bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d013      	beq.n	8008964 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a1f      	ldr	r2, [pc, #124]	; (80089c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d00e      	beq.n	8008964 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4a1e      	ldr	r2, [pc, #120]	; (80089c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d009      	beq.n	8008964 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a1c      	ldr	r2, [pc, #112]	; (80089c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d004      	beq.n	8008964 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4a1b      	ldr	r2, [pc, #108]	; (80089cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d101      	bne.n	8008968 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8008964:	2301      	movs	r3, #1
 8008966:	e000      	b.n	800896a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8008968:	2300      	movs	r3, #0
 800896a:	2b00      	cmp	r3, #0
 800896c:	d00a      	beq.n	8008984 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800896e:	68fa      	ldr	r2, [r7, #12]
 8008970:	4b17      	ldr	r3, [pc, #92]	; (80089d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8008972:	4413      	add	r3, r2
 8008974:	009b      	lsls	r3, r3, #2
 8008976:	461a      	mov	r2, r3
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4a15      	ldr	r2, [pc, #84]	; (80089d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8008980:	671a      	str	r2, [r3, #112]	; 0x70
 8008982:	e009      	b.n	8008998 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008984:	68fa      	ldr	r2, [r7, #12]
 8008986:	4b14      	ldr	r3, [pc, #80]	; (80089d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8008988:	4413      	add	r3, r2
 800898a:	009b      	lsls	r3, r3, #2
 800898c:	461a      	mov	r2, r3
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	4a11      	ldr	r2, [pc, #68]	; (80089dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8008996:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	3b01      	subs	r3, #1
 800899c:	2201      	movs	r2, #1
 800899e:	409a      	lsls	r2, r3
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80089a4:	bf00      	nop
 80089a6:	3714      	adds	r7, #20
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr
 80089b0:	58025408 	.word	0x58025408
 80089b4:	5802541c 	.word	0x5802541c
 80089b8:	58025430 	.word	0x58025430
 80089bc:	58025444 	.word	0x58025444
 80089c0:	58025458 	.word	0x58025458
 80089c4:	5802546c 	.word	0x5802546c
 80089c8:	58025480 	.word	0x58025480
 80089cc:	58025494 	.word	0x58025494
 80089d0:	1600963f 	.word	0x1600963f
 80089d4:	58025940 	.word	0x58025940
 80089d8:	1000823f 	.word	0x1000823f
 80089dc:	40020940 	.word	0x40020940

080089e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b089      	sub	sp, #36	; 0x24
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
 80089e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80089ea:	2300      	movs	r3, #0
 80089ec:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80089ee:	4b86      	ldr	r3, [pc, #536]	; (8008c08 <HAL_GPIO_Init+0x228>)
 80089f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80089f2:	e18c      	b.n	8008d0e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	681a      	ldr	r2, [r3, #0]
 80089f8:	2101      	movs	r1, #1
 80089fa:	69fb      	ldr	r3, [r7, #28]
 80089fc:	fa01 f303 	lsl.w	r3, r1, r3
 8008a00:	4013      	ands	r3, r2
 8008a02:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008a04:	693b      	ldr	r3, [r7, #16]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	f000 817e 	beq.w	8008d08 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	f003 0303 	and.w	r3, r3, #3
 8008a14:	2b01      	cmp	r3, #1
 8008a16:	d005      	beq.n	8008a24 <HAL_GPIO_Init+0x44>
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	685b      	ldr	r3, [r3, #4]
 8008a1c:	f003 0303 	and.w	r3, r3, #3
 8008a20:	2b02      	cmp	r3, #2
 8008a22:	d130      	bne.n	8008a86 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008a2a:	69fb      	ldr	r3, [r7, #28]
 8008a2c:	005b      	lsls	r3, r3, #1
 8008a2e:	2203      	movs	r2, #3
 8008a30:	fa02 f303 	lsl.w	r3, r2, r3
 8008a34:	43db      	mvns	r3, r3
 8008a36:	69ba      	ldr	r2, [r7, #24]
 8008a38:	4013      	ands	r3, r2
 8008a3a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	68da      	ldr	r2, [r3, #12]
 8008a40:	69fb      	ldr	r3, [r7, #28]
 8008a42:	005b      	lsls	r3, r3, #1
 8008a44:	fa02 f303 	lsl.w	r3, r2, r3
 8008a48:	69ba      	ldr	r2, [r7, #24]
 8008a4a:	4313      	orrs	r3, r2
 8008a4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	69ba      	ldr	r2, [r7, #24]
 8008a52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	685b      	ldr	r3, [r3, #4]
 8008a58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	69fb      	ldr	r3, [r7, #28]
 8008a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8008a62:	43db      	mvns	r3, r3
 8008a64:	69ba      	ldr	r2, [r7, #24]
 8008a66:	4013      	ands	r3, r2
 8008a68:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	091b      	lsrs	r3, r3, #4
 8008a70:	f003 0201 	and.w	r2, r3, #1
 8008a74:	69fb      	ldr	r3, [r7, #28]
 8008a76:	fa02 f303 	lsl.w	r3, r2, r3
 8008a7a:	69ba      	ldr	r2, [r7, #24]
 8008a7c:	4313      	orrs	r3, r2
 8008a7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	69ba      	ldr	r2, [r7, #24]
 8008a84:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	685b      	ldr	r3, [r3, #4]
 8008a8a:	f003 0303 	and.w	r3, r3, #3
 8008a8e:	2b03      	cmp	r3, #3
 8008a90:	d017      	beq.n	8008ac2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	68db      	ldr	r3, [r3, #12]
 8008a96:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008a98:	69fb      	ldr	r3, [r7, #28]
 8008a9a:	005b      	lsls	r3, r3, #1
 8008a9c:	2203      	movs	r2, #3
 8008a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008aa2:	43db      	mvns	r3, r3
 8008aa4:	69ba      	ldr	r2, [r7, #24]
 8008aa6:	4013      	ands	r3, r2
 8008aa8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	689a      	ldr	r2, [r3, #8]
 8008aae:	69fb      	ldr	r3, [r7, #28]
 8008ab0:	005b      	lsls	r3, r3, #1
 8008ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ab6:	69ba      	ldr	r2, [r7, #24]
 8008ab8:	4313      	orrs	r3, r2
 8008aba:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	69ba      	ldr	r2, [r7, #24]
 8008ac0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	685b      	ldr	r3, [r3, #4]
 8008ac6:	f003 0303 	and.w	r3, r3, #3
 8008aca:	2b02      	cmp	r3, #2
 8008acc:	d123      	bne.n	8008b16 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008ace:	69fb      	ldr	r3, [r7, #28]
 8008ad0:	08da      	lsrs	r2, r3, #3
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	3208      	adds	r2, #8
 8008ad6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008adc:	69fb      	ldr	r3, [r7, #28]
 8008ade:	f003 0307 	and.w	r3, r3, #7
 8008ae2:	009b      	lsls	r3, r3, #2
 8008ae4:	220f      	movs	r2, #15
 8008ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8008aea:	43db      	mvns	r3, r3
 8008aec:	69ba      	ldr	r2, [r7, #24]
 8008aee:	4013      	ands	r3, r2
 8008af0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	691a      	ldr	r2, [r3, #16]
 8008af6:	69fb      	ldr	r3, [r7, #28]
 8008af8:	f003 0307 	and.w	r3, r3, #7
 8008afc:	009b      	lsls	r3, r3, #2
 8008afe:	fa02 f303 	lsl.w	r3, r2, r3
 8008b02:	69ba      	ldr	r2, [r7, #24]
 8008b04:	4313      	orrs	r3, r2
 8008b06:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008b08:	69fb      	ldr	r3, [r7, #28]
 8008b0a:	08da      	lsrs	r2, r3, #3
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	3208      	adds	r2, #8
 8008b10:	69b9      	ldr	r1, [r7, #24]
 8008b12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008b1c:	69fb      	ldr	r3, [r7, #28]
 8008b1e:	005b      	lsls	r3, r3, #1
 8008b20:	2203      	movs	r2, #3
 8008b22:	fa02 f303 	lsl.w	r3, r2, r3
 8008b26:	43db      	mvns	r3, r3
 8008b28:	69ba      	ldr	r2, [r7, #24]
 8008b2a:	4013      	ands	r3, r2
 8008b2c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	f003 0203 	and.w	r2, r3, #3
 8008b36:	69fb      	ldr	r3, [r7, #28]
 8008b38:	005b      	lsls	r3, r3, #1
 8008b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b3e:	69ba      	ldr	r2, [r7, #24]
 8008b40:	4313      	orrs	r3, r2
 8008b42:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	69ba      	ldr	r2, [r7, #24]
 8008b48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	685b      	ldr	r3, [r3, #4]
 8008b4e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	f000 80d8 	beq.w	8008d08 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008b58:	4b2c      	ldr	r3, [pc, #176]	; (8008c0c <HAL_GPIO_Init+0x22c>)
 8008b5a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008b5e:	4a2b      	ldr	r2, [pc, #172]	; (8008c0c <HAL_GPIO_Init+0x22c>)
 8008b60:	f043 0302 	orr.w	r3, r3, #2
 8008b64:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008b68:	4b28      	ldr	r3, [pc, #160]	; (8008c0c <HAL_GPIO_Init+0x22c>)
 8008b6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008b6e:	f003 0302 	and.w	r3, r3, #2
 8008b72:	60fb      	str	r3, [r7, #12]
 8008b74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008b76:	4a26      	ldr	r2, [pc, #152]	; (8008c10 <HAL_GPIO_Init+0x230>)
 8008b78:	69fb      	ldr	r3, [r7, #28]
 8008b7a:	089b      	lsrs	r3, r3, #2
 8008b7c:	3302      	adds	r3, #2
 8008b7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008b84:	69fb      	ldr	r3, [r7, #28]
 8008b86:	f003 0303 	and.w	r3, r3, #3
 8008b8a:	009b      	lsls	r3, r3, #2
 8008b8c:	220f      	movs	r2, #15
 8008b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b92:	43db      	mvns	r3, r3
 8008b94:	69ba      	ldr	r2, [r7, #24]
 8008b96:	4013      	ands	r3, r2
 8008b98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	4a1d      	ldr	r2, [pc, #116]	; (8008c14 <HAL_GPIO_Init+0x234>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d04a      	beq.n	8008c38 <HAL_GPIO_Init+0x258>
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	4a1c      	ldr	r2, [pc, #112]	; (8008c18 <HAL_GPIO_Init+0x238>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d02b      	beq.n	8008c02 <HAL_GPIO_Init+0x222>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	4a1b      	ldr	r2, [pc, #108]	; (8008c1c <HAL_GPIO_Init+0x23c>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d025      	beq.n	8008bfe <HAL_GPIO_Init+0x21e>
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	4a1a      	ldr	r2, [pc, #104]	; (8008c20 <HAL_GPIO_Init+0x240>)
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	d01f      	beq.n	8008bfa <HAL_GPIO_Init+0x21a>
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	4a19      	ldr	r2, [pc, #100]	; (8008c24 <HAL_GPIO_Init+0x244>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d019      	beq.n	8008bf6 <HAL_GPIO_Init+0x216>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	4a18      	ldr	r2, [pc, #96]	; (8008c28 <HAL_GPIO_Init+0x248>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d013      	beq.n	8008bf2 <HAL_GPIO_Init+0x212>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	4a17      	ldr	r2, [pc, #92]	; (8008c2c <HAL_GPIO_Init+0x24c>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d00d      	beq.n	8008bee <HAL_GPIO_Init+0x20e>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	4a16      	ldr	r2, [pc, #88]	; (8008c30 <HAL_GPIO_Init+0x250>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d007      	beq.n	8008bea <HAL_GPIO_Init+0x20a>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	4a15      	ldr	r2, [pc, #84]	; (8008c34 <HAL_GPIO_Init+0x254>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d101      	bne.n	8008be6 <HAL_GPIO_Init+0x206>
 8008be2:	2309      	movs	r3, #9
 8008be4:	e029      	b.n	8008c3a <HAL_GPIO_Init+0x25a>
 8008be6:	230a      	movs	r3, #10
 8008be8:	e027      	b.n	8008c3a <HAL_GPIO_Init+0x25a>
 8008bea:	2307      	movs	r3, #7
 8008bec:	e025      	b.n	8008c3a <HAL_GPIO_Init+0x25a>
 8008bee:	2306      	movs	r3, #6
 8008bf0:	e023      	b.n	8008c3a <HAL_GPIO_Init+0x25a>
 8008bf2:	2305      	movs	r3, #5
 8008bf4:	e021      	b.n	8008c3a <HAL_GPIO_Init+0x25a>
 8008bf6:	2304      	movs	r3, #4
 8008bf8:	e01f      	b.n	8008c3a <HAL_GPIO_Init+0x25a>
 8008bfa:	2303      	movs	r3, #3
 8008bfc:	e01d      	b.n	8008c3a <HAL_GPIO_Init+0x25a>
 8008bfe:	2302      	movs	r3, #2
 8008c00:	e01b      	b.n	8008c3a <HAL_GPIO_Init+0x25a>
 8008c02:	2301      	movs	r3, #1
 8008c04:	e019      	b.n	8008c3a <HAL_GPIO_Init+0x25a>
 8008c06:	bf00      	nop
 8008c08:	58000080 	.word	0x58000080
 8008c0c:	58024400 	.word	0x58024400
 8008c10:	58000400 	.word	0x58000400
 8008c14:	58020000 	.word	0x58020000
 8008c18:	58020400 	.word	0x58020400
 8008c1c:	58020800 	.word	0x58020800
 8008c20:	58020c00 	.word	0x58020c00
 8008c24:	58021000 	.word	0x58021000
 8008c28:	58021400 	.word	0x58021400
 8008c2c:	58021800 	.word	0x58021800
 8008c30:	58021c00 	.word	0x58021c00
 8008c34:	58022400 	.word	0x58022400
 8008c38:	2300      	movs	r3, #0
 8008c3a:	69fa      	ldr	r2, [r7, #28]
 8008c3c:	f002 0203 	and.w	r2, r2, #3
 8008c40:	0092      	lsls	r2, r2, #2
 8008c42:	4093      	lsls	r3, r2
 8008c44:	69ba      	ldr	r2, [r7, #24]
 8008c46:	4313      	orrs	r3, r2
 8008c48:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008c4a:	4938      	ldr	r1, [pc, #224]	; (8008d2c <HAL_GPIO_Init+0x34c>)
 8008c4c:	69fb      	ldr	r3, [r7, #28]
 8008c4e:	089b      	lsrs	r3, r3, #2
 8008c50:	3302      	adds	r3, #2
 8008c52:	69ba      	ldr	r2, [r7, #24]
 8008c54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008c58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	43db      	mvns	r3, r3
 8008c64:	69ba      	ldr	r2, [r7, #24]
 8008c66:	4013      	ands	r3, r2
 8008c68:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	685b      	ldr	r3, [r3, #4]
 8008c6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d003      	beq.n	8008c7e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8008c76:	69ba      	ldr	r2, [r7, #24]
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008c7e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008c82:	69bb      	ldr	r3, [r7, #24]
 8008c84:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008c86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008c8a:	685b      	ldr	r3, [r3, #4]
 8008c8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	43db      	mvns	r3, r3
 8008c92:	69ba      	ldr	r2, [r7, #24]
 8008c94:	4013      	ands	r3, r2
 8008c96:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d003      	beq.n	8008cac <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8008ca4:	69ba      	ldr	r2, [r7, #24]
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	4313      	orrs	r3, r2
 8008caa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008cac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008cb0:	69bb      	ldr	r3, [r7, #24]
 8008cb2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008cba:	693b      	ldr	r3, [r7, #16]
 8008cbc:	43db      	mvns	r3, r3
 8008cbe:	69ba      	ldr	r2, [r7, #24]
 8008cc0:	4013      	ands	r3, r2
 8008cc2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d003      	beq.n	8008cd8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8008cd0:	69ba      	ldr	r2, [r7, #24]
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	4313      	orrs	r3, r2
 8008cd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	69ba      	ldr	r2, [r7, #24]
 8008cdc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	43db      	mvns	r3, r3
 8008ce8:	69ba      	ldr	r2, [r7, #24]
 8008cea:	4013      	ands	r3, r2
 8008cec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	685b      	ldr	r3, [r3, #4]
 8008cf2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d003      	beq.n	8008d02 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8008cfa:	69ba      	ldr	r2, [r7, #24]
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	69ba      	ldr	r2, [r7, #24]
 8008d06:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008d08:	69fb      	ldr	r3, [r7, #28]
 8008d0a:	3301      	adds	r3, #1
 8008d0c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	681a      	ldr	r2, [r3, #0]
 8008d12:	69fb      	ldr	r3, [r7, #28]
 8008d14:	fa22 f303 	lsr.w	r3, r2, r3
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	f47f ae6b 	bne.w	80089f4 <HAL_GPIO_Init+0x14>
  }
}
 8008d1e:	bf00      	nop
 8008d20:	bf00      	nop
 8008d22:	3724      	adds	r7, #36	; 0x24
 8008d24:	46bd      	mov	sp, r7
 8008d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2a:	4770      	bx	lr
 8008d2c:	58000400 	.word	0x58000400

08008d30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008d30:	b480      	push	{r7}
 8008d32:	b083      	sub	sp, #12
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
 8008d38:	460b      	mov	r3, r1
 8008d3a:	807b      	strh	r3, [r7, #2]
 8008d3c:	4613      	mov	r3, r2
 8008d3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008d40:	787b      	ldrb	r3, [r7, #1]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d003      	beq.n	8008d4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008d46:	887a      	ldrh	r2, [r7, #2]
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008d4c:	e003      	b.n	8008d56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008d4e:	887b      	ldrh	r3, [r7, #2]
 8008d50:	041a      	lsls	r2, r3, #16
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	619a      	str	r2, [r3, #24]
}
 8008d56:	bf00      	nop
 8008d58:	370c      	adds	r7, #12
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d60:	4770      	bx	lr
	...

08008d64 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b084      	sub	sp, #16
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008d6c:	4b19      	ldr	r3, [pc, #100]	; (8008dd4 <HAL_PWREx_ConfigSupply+0x70>)
 8008d6e:	68db      	ldr	r3, [r3, #12]
 8008d70:	f003 0304 	and.w	r3, r3, #4
 8008d74:	2b04      	cmp	r3, #4
 8008d76:	d00a      	beq.n	8008d8e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008d78:	4b16      	ldr	r3, [pc, #88]	; (8008dd4 <HAL_PWREx_ConfigSupply+0x70>)
 8008d7a:	68db      	ldr	r3, [r3, #12]
 8008d7c:	f003 0307 	and.w	r3, r3, #7
 8008d80:	687a      	ldr	r2, [r7, #4]
 8008d82:	429a      	cmp	r2, r3
 8008d84:	d001      	beq.n	8008d8a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8008d86:	2301      	movs	r3, #1
 8008d88:	e01f      	b.n	8008dca <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	e01d      	b.n	8008dca <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8008d8e:	4b11      	ldr	r3, [pc, #68]	; (8008dd4 <HAL_PWREx_ConfigSupply+0x70>)
 8008d90:	68db      	ldr	r3, [r3, #12]
 8008d92:	f023 0207 	bic.w	r2, r3, #7
 8008d96:	490f      	ldr	r1, [pc, #60]	; (8008dd4 <HAL_PWREx_ConfigSupply+0x70>)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8008d9e:	f7fc fec9 	bl	8005b34 <HAL_GetTick>
 8008da2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008da4:	e009      	b.n	8008dba <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008da6:	f7fc fec5 	bl	8005b34 <HAL_GetTick>
 8008daa:	4602      	mov	r2, r0
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	1ad3      	subs	r3, r2, r3
 8008db0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008db4:	d901      	bls.n	8008dba <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8008db6:	2301      	movs	r3, #1
 8008db8:	e007      	b.n	8008dca <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008dba:	4b06      	ldr	r3, [pc, #24]	; (8008dd4 <HAL_PWREx_ConfigSupply+0x70>)
 8008dbc:	685b      	ldr	r3, [r3, #4]
 8008dbe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008dc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008dc6:	d1ee      	bne.n	8008da6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8008dc8:	2300      	movs	r3, #0
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3710      	adds	r7, #16
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}
 8008dd2:	bf00      	nop
 8008dd4:	58024800 	.word	0x58024800

08008dd8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b08c      	sub	sp, #48	; 0x30
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d101      	bne.n	8008dea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008de6:	2301      	movs	r3, #1
 8008de8:	e39d      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f003 0301 	and.w	r3, r3, #1
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	f000 8087 	beq.w	8008f06 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008df8:	4b88      	ldr	r3, [pc, #544]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008dfa:	691b      	ldr	r3, [r3, #16]
 8008dfc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008e00:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008e02:	4b86      	ldr	r3, [pc, #536]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e06:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e0a:	2b10      	cmp	r3, #16
 8008e0c:	d007      	beq.n	8008e1e <HAL_RCC_OscConfig+0x46>
 8008e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e10:	2b18      	cmp	r3, #24
 8008e12:	d110      	bne.n	8008e36 <HAL_RCC_OscConfig+0x5e>
 8008e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e16:	f003 0303 	and.w	r3, r3, #3
 8008e1a:	2b02      	cmp	r3, #2
 8008e1c:	d10b      	bne.n	8008e36 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e1e:	4b7f      	ldr	r3, [pc, #508]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d06c      	beq.n	8008f04 <HAL_RCC_OscConfig+0x12c>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	685b      	ldr	r3, [r3, #4]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d168      	bne.n	8008f04 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8008e32:	2301      	movs	r3, #1
 8008e34:	e377      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	685b      	ldr	r3, [r3, #4]
 8008e3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e3e:	d106      	bne.n	8008e4e <HAL_RCC_OscConfig+0x76>
 8008e40:	4b76      	ldr	r3, [pc, #472]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	4a75      	ldr	r2, [pc, #468]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008e46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e4a:	6013      	str	r3, [r2, #0]
 8008e4c:	e02e      	b.n	8008eac <HAL_RCC_OscConfig+0xd4>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	685b      	ldr	r3, [r3, #4]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d10c      	bne.n	8008e70 <HAL_RCC_OscConfig+0x98>
 8008e56:	4b71      	ldr	r3, [pc, #452]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4a70      	ldr	r2, [pc, #448]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008e5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e60:	6013      	str	r3, [r2, #0]
 8008e62:	4b6e      	ldr	r3, [pc, #440]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4a6d      	ldr	r2, [pc, #436]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008e68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008e6c:	6013      	str	r3, [r2, #0]
 8008e6e:	e01d      	b.n	8008eac <HAL_RCC_OscConfig+0xd4>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008e78:	d10c      	bne.n	8008e94 <HAL_RCC_OscConfig+0xbc>
 8008e7a:	4b68      	ldr	r3, [pc, #416]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4a67      	ldr	r2, [pc, #412]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008e80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e84:	6013      	str	r3, [r2, #0]
 8008e86:	4b65      	ldr	r3, [pc, #404]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	4a64      	ldr	r2, [pc, #400]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008e8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e90:	6013      	str	r3, [r2, #0]
 8008e92:	e00b      	b.n	8008eac <HAL_RCC_OscConfig+0xd4>
 8008e94:	4b61      	ldr	r3, [pc, #388]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	4a60      	ldr	r2, [pc, #384]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008e9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e9e:	6013      	str	r3, [r2, #0]
 8008ea0:	4b5e      	ldr	r3, [pc, #376]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a5d      	ldr	r2, [pc, #372]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008ea6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008eaa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d013      	beq.n	8008edc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008eb4:	f7fc fe3e 	bl	8005b34 <HAL_GetTick>
 8008eb8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008eba:	e008      	b.n	8008ece <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008ebc:	f7fc fe3a 	bl	8005b34 <HAL_GetTick>
 8008ec0:	4602      	mov	r2, r0
 8008ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec4:	1ad3      	subs	r3, r2, r3
 8008ec6:	2b64      	cmp	r3, #100	; 0x64
 8008ec8:	d901      	bls.n	8008ece <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008eca:	2303      	movs	r3, #3
 8008ecc:	e32b      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008ece:	4b53      	ldr	r3, [pc, #332]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d0f0      	beq.n	8008ebc <HAL_RCC_OscConfig+0xe4>
 8008eda:	e014      	b.n	8008f06 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008edc:	f7fc fe2a 	bl	8005b34 <HAL_GetTick>
 8008ee0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008ee2:	e008      	b.n	8008ef6 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008ee4:	f7fc fe26 	bl	8005b34 <HAL_GetTick>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eec:	1ad3      	subs	r3, r2, r3
 8008eee:	2b64      	cmp	r3, #100	; 0x64
 8008ef0:	d901      	bls.n	8008ef6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8008ef2:	2303      	movs	r3, #3
 8008ef4:	e317      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008ef6:	4b49      	ldr	r3, [pc, #292]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d1f0      	bne.n	8008ee4 <HAL_RCC_OscConfig+0x10c>
 8008f02:	e000      	b.n	8008f06 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f003 0302 	and.w	r3, r3, #2
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	f000 808c 	beq.w	800902c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008f14:	4b41      	ldr	r3, [pc, #260]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008f16:	691b      	ldr	r3, [r3, #16]
 8008f18:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008f1c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008f1e:	4b3f      	ldr	r3, [pc, #252]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f22:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008f24:	6a3b      	ldr	r3, [r7, #32]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d007      	beq.n	8008f3a <HAL_RCC_OscConfig+0x162>
 8008f2a:	6a3b      	ldr	r3, [r7, #32]
 8008f2c:	2b18      	cmp	r3, #24
 8008f2e:	d137      	bne.n	8008fa0 <HAL_RCC_OscConfig+0x1c8>
 8008f30:	69fb      	ldr	r3, [r7, #28]
 8008f32:	f003 0303 	and.w	r3, r3, #3
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d132      	bne.n	8008fa0 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008f3a:	4b38      	ldr	r3, [pc, #224]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f003 0304 	and.w	r3, r3, #4
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d005      	beq.n	8008f52 <HAL_RCC_OscConfig+0x17a>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	68db      	ldr	r3, [r3, #12]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d101      	bne.n	8008f52 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	e2e9      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008f52:	4b32      	ldr	r3, [pc, #200]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f023 0219 	bic.w	r2, r3, #25
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	68db      	ldr	r3, [r3, #12]
 8008f5e:	492f      	ldr	r1, [pc, #188]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008f60:	4313      	orrs	r3, r2
 8008f62:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008f64:	f7fc fde6 	bl	8005b34 <HAL_GetTick>
 8008f68:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008f6a:	e008      	b.n	8008f7e <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008f6c:	f7fc fde2 	bl	8005b34 <HAL_GetTick>
 8008f70:	4602      	mov	r2, r0
 8008f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f74:	1ad3      	subs	r3, r2, r3
 8008f76:	2b02      	cmp	r3, #2
 8008f78:	d901      	bls.n	8008f7e <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 8008f7a:	2303      	movs	r3, #3
 8008f7c:	e2d3      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008f7e:	4b27      	ldr	r3, [pc, #156]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f003 0304 	and.w	r3, r3, #4
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d0f0      	beq.n	8008f6c <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f8a:	4b24      	ldr	r3, [pc, #144]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008f8c:	685b      	ldr	r3, [r3, #4]
 8008f8e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	691b      	ldr	r3, [r3, #16]
 8008f96:	061b      	lsls	r3, r3, #24
 8008f98:	4920      	ldr	r1, [pc, #128]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008f9e:	e045      	b.n	800902c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	68db      	ldr	r3, [r3, #12]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d026      	beq.n	8008ff6 <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008fa8:	4b1c      	ldr	r3, [pc, #112]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f023 0219 	bic.w	r2, r3, #25
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	68db      	ldr	r3, [r3, #12]
 8008fb4:	4919      	ldr	r1, [pc, #100]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fba:	f7fc fdbb 	bl	8005b34 <HAL_GetTick>
 8008fbe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008fc0:	e008      	b.n	8008fd4 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008fc2:	f7fc fdb7 	bl	8005b34 <HAL_GetTick>
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fca:	1ad3      	subs	r3, r2, r3
 8008fcc:	2b02      	cmp	r3, #2
 8008fce:	d901      	bls.n	8008fd4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8008fd0:	2303      	movs	r3, #3
 8008fd2:	e2a8      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008fd4:	4b11      	ldr	r3, [pc, #68]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f003 0304 	and.w	r3, r3, #4
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d0f0      	beq.n	8008fc2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008fe0:	4b0e      	ldr	r3, [pc, #56]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	691b      	ldr	r3, [r3, #16]
 8008fec:	061b      	lsls	r3, r3, #24
 8008fee:	490b      	ldr	r1, [pc, #44]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008ff0:	4313      	orrs	r3, r2
 8008ff2:	604b      	str	r3, [r1, #4]
 8008ff4:	e01a      	b.n	800902c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008ff6:	4b09      	ldr	r3, [pc, #36]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	4a08      	ldr	r2, [pc, #32]	; (800901c <HAL_RCC_OscConfig+0x244>)
 8008ffc:	f023 0301 	bic.w	r3, r3, #1
 8009000:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009002:	f7fc fd97 	bl	8005b34 <HAL_GetTick>
 8009006:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009008:	e00a      	b.n	8009020 <HAL_RCC_OscConfig+0x248>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800900a:	f7fc fd93 	bl	8005b34 <HAL_GetTick>
 800900e:	4602      	mov	r2, r0
 8009010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009012:	1ad3      	subs	r3, r2, r3
 8009014:	2b02      	cmp	r3, #2
 8009016:	d903      	bls.n	8009020 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8009018:	2303      	movs	r3, #3
 800901a:	e284      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
 800901c:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009020:	4b96      	ldr	r3, [pc, #600]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f003 0304 	and.w	r3, r3, #4
 8009028:	2b00      	cmp	r3, #0
 800902a:	d1ee      	bne.n	800900a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f003 0310 	and.w	r3, r3, #16
 8009034:	2b00      	cmp	r3, #0
 8009036:	d06a      	beq.n	800910e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009038:	4b90      	ldr	r3, [pc, #576]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 800903a:	691b      	ldr	r3, [r3, #16]
 800903c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009040:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009042:	4b8e      	ldr	r3, [pc, #568]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 8009044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009046:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009048:	69bb      	ldr	r3, [r7, #24]
 800904a:	2b08      	cmp	r3, #8
 800904c:	d007      	beq.n	800905e <HAL_RCC_OscConfig+0x286>
 800904e:	69bb      	ldr	r3, [r7, #24]
 8009050:	2b18      	cmp	r3, #24
 8009052:	d11b      	bne.n	800908c <HAL_RCC_OscConfig+0x2b4>
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	f003 0303 	and.w	r3, r3, #3
 800905a:	2b01      	cmp	r3, #1
 800905c:	d116      	bne.n	800908c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800905e:	4b87      	ldr	r3, [pc, #540]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009066:	2b00      	cmp	r3, #0
 8009068:	d005      	beq.n	8009076 <HAL_RCC_OscConfig+0x29e>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	69db      	ldr	r3, [r3, #28]
 800906e:	2b80      	cmp	r3, #128	; 0x80
 8009070:	d001      	beq.n	8009076 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8009072:	2301      	movs	r3, #1
 8009074:	e257      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009076:	4b81      	ldr	r3, [pc, #516]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 8009078:	68db      	ldr	r3, [r3, #12]
 800907a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6a1b      	ldr	r3, [r3, #32]
 8009082:	061b      	lsls	r3, r3, #24
 8009084:	497d      	ldr	r1, [pc, #500]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 8009086:	4313      	orrs	r3, r2
 8009088:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800908a:	e040      	b.n	800910e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	69db      	ldr	r3, [r3, #28]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d023      	beq.n	80090dc <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009094:	4b79      	ldr	r3, [pc, #484]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	4a78      	ldr	r2, [pc, #480]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 800909a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800909e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090a0:	f7fc fd48 	bl	8005b34 <HAL_GetTick>
 80090a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80090a6:	e008      	b.n	80090ba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80090a8:	f7fc fd44 	bl	8005b34 <HAL_GetTick>
 80090ac:	4602      	mov	r2, r0
 80090ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090b0:	1ad3      	subs	r3, r2, r3
 80090b2:	2b02      	cmp	r3, #2
 80090b4:	d901      	bls.n	80090ba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80090b6:	2303      	movs	r3, #3
 80090b8:	e235      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80090ba:	4b70      	ldr	r3, [pc, #448]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d0f0      	beq.n	80090a8 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80090c6:	4b6d      	ldr	r3, [pc, #436]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 80090c8:	68db      	ldr	r3, [r3, #12]
 80090ca:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6a1b      	ldr	r3, [r3, #32]
 80090d2:	061b      	lsls	r3, r3, #24
 80090d4:	4969      	ldr	r1, [pc, #420]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 80090d6:	4313      	orrs	r3, r2
 80090d8:	60cb      	str	r3, [r1, #12]
 80090da:	e018      	b.n	800910e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80090dc:	4b67      	ldr	r3, [pc, #412]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	4a66      	ldr	r2, [pc, #408]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 80090e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80090e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090e8:	f7fc fd24 	bl	8005b34 <HAL_GetTick>
 80090ec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80090ee:	e008      	b.n	8009102 <HAL_RCC_OscConfig+0x32a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80090f0:	f7fc fd20 	bl	8005b34 <HAL_GetTick>
 80090f4:	4602      	mov	r2, r0
 80090f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090f8:	1ad3      	subs	r3, r2, r3
 80090fa:	2b02      	cmp	r3, #2
 80090fc:	d901      	bls.n	8009102 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80090fe:	2303      	movs	r3, #3
 8009100:	e211      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009102:	4b5e      	ldr	r3, [pc, #376]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800910a:	2b00      	cmp	r3, #0
 800910c:	d1f0      	bne.n	80090f0 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	f003 0308 	and.w	r3, r3, #8
 8009116:	2b00      	cmp	r3, #0
 8009118:	d036      	beq.n	8009188 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	695b      	ldr	r3, [r3, #20]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d019      	beq.n	8009156 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009122:	4b56      	ldr	r3, [pc, #344]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 8009124:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009126:	4a55      	ldr	r2, [pc, #340]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 8009128:	f043 0301 	orr.w	r3, r3, #1
 800912c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800912e:	f7fc fd01 	bl	8005b34 <HAL_GetTick>
 8009132:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009134:	e008      	b.n	8009148 <HAL_RCC_OscConfig+0x370>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009136:	f7fc fcfd 	bl	8005b34 <HAL_GetTick>
 800913a:	4602      	mov	r2, r0
 800913c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800913e:	1ad3      	subs	r3, r2, r3
 8009140:	2b02      	cmp	r3, #2
 8009142:	d901      	bls.n	8009148 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8009144:	2303      	movs	r3, #3
 8009146:	e1ee      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009148:	4b4c      	ldr	r3, [pc, #304]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 800914a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800914c:	f003 0302 	and.w	r3, r3, #2
 8009150:	2b00      	cmp	r3, #0
 8009152:	d0f0      	beq.n	8009136 <HAL_RCC_OscConfig+0x35e>
 8009154:	e018      	b.n	8009188 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009156:	4b49      	ldr	r3, [pc, #292]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 8009158:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800915a:	4a48      	ldr	r2, [pc, #288]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 800915c:	f023 0301 	bic.w	r3, r3, #1
 8009160:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009162:	f7fc fce7 	bl	8005b34 <HAL_GetTick>
 8009166:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009168:	e008      	b.n	800917c <HAL_RCC_OscConfig+0x3a4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800916a:	f7fc fce3 	bl	8005b34 <HAL_GetTick>
 800916e:	4602      	mov	r2, r0
 8009170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009172:	1ad3      	subs	r3, r2, r3
 8009174:	2b02      	cmp	r3, #2
 8009176:	d901      	bls.n	800917c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8009178:	2303      	movs	r3, #3
 800917a:	e1d4      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800917c:	4b3f      	ldr	r3, [pc, #252]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 800917e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009180:	f003 0302 	and.w	r3, r3, #2
 8009184:	2b00      	cmp	r3, #0
 8009186:	d1f0      	bne.n	800916a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f003 0320 	and.w	r3, r3, #32
 8009190:	2b00      	cmp	r3, #0
 8009192:	d036      	beq.n	8009202 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	699b      	ldr	r3, [r3, #24]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d019      	beq.n	80091d0 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800919c:	4b37      	ldr	r3, [pc, #220]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	4a36      	ldr	r2, [pc, #216]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 80091a2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80091a6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80091a8:	f7fc fcc4 	bl	8005b34 <HAL_GetTick>
 80091ac:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80091ae:	e008      	b.n	80091c2 <HAL_RCC_OscConfig+0x3ea>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80091b0:	f7fc fcc0 	bl	8005b34 <HAL_GetTick>
 80091b4:	4602      	mov	r2, r0
 80091b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091b8:	1ad3      	subs	r3, r2, r3
 80091ba:	2b02      	cmp	r3, #2
 80091bc:	d901      	bls.n	80091c2 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80091be:	2303      	movs	r3, #3
 80091c0:	e1b1      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80091c2:	4b2e      	ldr	r3, [pc, #184]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d0f0      	beq.n	80091b0 <HAL_RCC_OscConfig+0x3d8>
 80091ce:	e018      	b.n	8009202 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80091d0:	4b2a      	ldr	r3, [pc, #168]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	4a29      	ldr	r2, [pc, #164]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 80091d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80091da:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80091dc:	f7fc fcaa 	bl	8005b34 <HAL_GetTick>
 80091e0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80091e2:	e008      	b.n	80091f6 <HAL_RCC_OscConfig+0x41e>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80091e4:	f7fc fca6 	bl	8005b34 <HAL_GetTick>
 80091e8:	4602      	mov	r2, r0
 80091ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ec:	1ad3      	subs	r3, r2, r3
 80091ee:	2b02      	cmp	r3, #2
 80091f0:	d901      	bls.n	80091f6 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80091f2:	2303      	movs	r3, #3
 80091f4:	e197      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80091f6:	4b21      	ldr	r3, [pc, #132]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d1f0      	bne.n	80091e4 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f003 0304 	and.w	r3, r3, #4
 800920a:	2b00      	cmp	r3, #0
 800920c:	f000 8086 	beq.w	800931c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009210:	4b1b      	ldr	r3, [pc, #108]	; (8009280 <HAL_RCC_OscConfig+0x4a8>)
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4a1a      	ldr	r2, [pc, #104]	; (8009280 <HAL_RCC_OscConfig+0x4a8>)
 8009216:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800921a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800921c:	f7fc fc8a 	bl	8005b34 <HAL_GetTick>
 8009220:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009222:	e008      	b.n	8009236 <HAL_RCC_OscConfig+0x45e>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009224:	f7fc fc86 	bl	8005b34 <HAL_GetTick>
 8009228:	4602      	mov	r2, r0
 800922a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800922c:	1ad3      	subs	r3, r2, r3
 800922e:	2b64      	cmp	r3, #100	; 0x64
 8009230:	d901      	bls.n	8009236 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8009232:	2303      	movs	r3, #3
 8009234:	e177      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009236:	4b12      	ldr	r3, [pc, #72]	; (8009280 <HAL_RCC_OscConfig+0x4a8>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800923e:	2b00      	cmp	r3, #0
 8009240:	d0f0      	beq.n	8009224 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	2b01      	cmp	r3, #1
 8009248:	d106      	bne.n	8009258 <HAL_RCC_OscConfig+0x480>
 800924a:	4b0c      	ldr	r3, [pc, #48]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 800924c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800924e:	4a0b      	ldr	r2, [pc, #44]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 8009250:	f043 0301 	orr.w	r3, r3, #1
 8009254:	6713      	str	r3, [r2, #112]	; 0x70
 8009256:	e032      	b.n	80092be <HAL_RCC_OscConfig+0x4e6>
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	689b      	ldr	r3, [r3, #8]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d111      	bne.n	8009284 <HAL_RCC_OscConfig+0x4ac>
 8009260:	4b06      	ldr	r3, [pc, #24]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 8009262:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009264:	4a05      	ldr	r2, [pc, #20]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 8009266:	f023 0301 	bic.w	r3, r3, #1
 800926a:	6713      	str	r3, [r2, #112]	; 0x70
 800926c:	4b03      	ldr	r3, [pc, #12]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 800926e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009270:	4a02      	ldr	r2, [pc, #8]	; (800927c <HAL_RCC_OscConfig+0x4a4>)
 8009272:	f023 0304 	bic.w	r3, r3, #4
 8009276:	6713      	str	r3, [r2, #112]	; 0x70
 8009278:	e021      	b.n	80092be <HAL_RCC_OscConfig+0x4e6>
 800927a:	bf00      	nop
 800927c:	58024400 	.word	0x58024400
 8009280:	58024800 	.word	0x58024800
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	2b05      	cmp	r3, #5
 800928a:	d10c      	bne.n	80092a6 <HAL_RCC_OscConfig+0x4ce>
 800928c:	4b83      	ldr	r3, [pc, #524]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 800928e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009290:	4a82      	ldr	r2, [pc, #520]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 8009292:	f043 0304 	orr.w	r3, r3, #4
 8009296:	6713      	str	r3, [r2, #112]	; 0x70
 8009298:	4b80      	ldr	r3, [pc, #512]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 800929a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800929c:	4a7f      	ldr	r2, [pc, #508]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 800929e:	f043 0301 	orr.w	r3, r3, #1
 80092a2:	6713      	str	r3, [r2, #112]	; 0x70
 80092a4:	e00b      	b.n	80092be <HAL_RCC_OscConfig+0x4e6>
 80092a6:	4b7d      	ldr	r3, [pc, #500]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 80092a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092aa:	4a7c      	ldr	r2, [pc, #496]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 80092ac:	f023 0301 	bic.w	r3, r3, #1
 80092b0:	6713      	str	r3, [r2, #112]	; 0x70
 80092b2:	4b7a      	ldr	r3, [pc, #488]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 80092b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092b6:	4a79      	ldr	r2, [pc, #484]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 80092b8:	f023 0304 	bic.w	r3, r3, #4
 80092bc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	689b      	ldr	r3, [r3, #8]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d015      	beq.n	80092f2 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092c6:	f7fc fc35 	bl	8005b34 <HAL_GetTick>
 80092ca:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80092cc:	e00a      	b.n	80092e4 <HAL_RCC_OscConfig+0x50c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80092ce:	f7fc fc31 	bl	8005b34 <HAL_GetTick>
 80092d2:	4602      	mov	r2, r0
 80092d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092d6:	1ad3      	subs	r3, r2, r3
 80092d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80092dc:	4293      	cmp	r3, r2
 80092de:	d901      	bls.n	80092e4 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80092e0:	2303      	movs	r3, #3
 80092e2:	e120      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80092e4:	4b6d      	ldr	r3, [pc, #436]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 80092e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092e8:	f003 0302 	and.w	r3, r3, #2
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d0ee      	beq.n	80092ce <HAL_RCC_OscConfig+0x4f6>
 80092f0:	e014      	b.n	800931c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092f2:	f7fc fc1f 	bl	8005b34 <HAL_GetTick>
 80092f6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80092f8:	e00a      	b.n	8009310 <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80092fa:	f7fc fc1b 	bl	8005b34 <HAL_GetTick>
 80092fe:	4602      	mov	r2, r0
 8009300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009302:	1ad3      	subs	r3, r2, r3
 8009304:	f241 3288 	movw	r2, #5000	; 0x1388
 8009308:	4293      	cmp	r3, r2
 800930a:	d901      	bls.n	8009310 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800930c:	2303      	movs	r3, #3
 800930e:	e10a      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009310:	4b62      	ldr	r3, [pc, #392]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 8009312:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009314:	f003 0302 	and.w	r3, r3, #2
 8009318:	2b00      	cmp	r3, #0
 800931a:	d1ee      	bne.n	80092fa <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009320:	2b00      	cmp	r3, #0
 8009322:	f000 80ff 	beq.w	8009524 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8009326:	4b5d      	ldr	r3, [pc, #372]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 8009328:	691b      	ldr	r3, [r3, #16]
 800932a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800932e:	2b18      	cmp	r3, #24
 8009330:	f000 80ba 	beq.w	80094a8 <HAL_RCC_OscConfig+0x6d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009338:	2b02      	cmp	r3, #2
 800933a:	f040 8095 	bne.w	8009468 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800933e:	4b57      	ldr	r3, [pc, #348]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	4a56      	ldr	r2, [pc, #344]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 8009344:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009348:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800934a:	f7fc fbf3 	bl	8005b34 <HAL_GetTick>
 800934e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009350:	e008      	b.n	8009364 <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009352:	f7fc fbef 	bl	8005b34 <HAL_GetTick>
 8009356:	4602      	mov	r2, r0
 8009358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800935a:	1ad3      	subs	r3, r2, r3
 800935c:	2b02      	cmp	r3, #2
 800935e:	d901      	bls.n	8009364 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8009360:	2303      	movs	r3, #3
 8009362:	e0e0      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009364:	4b4d      	ldr	r3, [pc, #308]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800936c:	2b00      	cmp	r3, #0
 800936e:	d1f0      	bne.n	8009352 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009370:	4b4a      	ldr	r3, [pc, #296]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 8009372:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009374:	4b4a      	ldr	r3, [pc, #296]	; (80094a0 <HAL_RCC_OscConfig+0x6c8>)
 8009376:	4013      	ands	r3, r2
 8009378:	687a      	ldr	r2, [r7, #4]
 800937a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800937c:	687a      	ldr	r2, [r7, #4]
 800937e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009380:	0112      	lsls	r2, r2, #4
 8009382:	430a      	orrs	r2, r1
 8009384:	4945      	ldr	r1, [pc, #276]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 8009386:	4313      	orrs	r3, r2
 8009388:	628b      	str	r3, [r1, #40]	; 0x28
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800938e:	3b01      	subs	r3, #1
 8009390:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009398:	3b01      	subs	r3, #1
 800939a:	025b      	lsls	r3, r3, #9
 800939c:	b29b      	uxth	r3, r3
 800939e:	431a      	orrs	r2, r3
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093a4:	3b01      	subs	r3, #1
 80093a6:	041b      	lsls	r3, r3, #16
 80093a8:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80093ac:	431a      	orrs	r2, r3
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093b2:	3b01      	subs	r3, #1
 80093b4:	061b      	lsls	r3, r3, #24
 80093b6:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80093ba:	4938      	ldr	r1, [pc, #224]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 80093bc:	4313      	orrs	r3, r2
 80093be:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80093c0:	4b36      	ldr	r3, [pc, #216]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 80093c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093c4:	4a35      	ldr	r2, [pc, #212]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 80093c6:	f023 0301 	bic.w	r3, r3, #1
 80093ca:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80093cc:	4b33      	ldr	r3, [pc, #204]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 80093ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80093d0:	4b34      	ldr	r3, [pc, #208]	; (80094a4 <HAL_RCC_OscConfig+0x6cc>)
 80093d2:	4013      	ands	r3, r2
 80093d4:	687a      	ldr	r2, [r7, #4]
 80093d6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80093d8:	00d2      	lsls	r2, r2, #3
 80093da:	4930      	ldr	r1, [pc, #192]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 80093dc:	4313      	orrs	r3, r2
 80093de:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80093e0:	4b2e      	ldr	r3, [pc, #184]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 80093e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093e4:	f023 020c 	bic.w	r2, r3, #12
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ec:	492b      	ldr	r1, [pc, #172]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 80093ee:	4313      	orrs	r3, r2
 80093f0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80093f2:	4b2a      	ldr	r3, [pc, #168]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 80093f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093f6:	f023 0202 	bic.w	r2, r3, #2
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093fe:	4927      	ldr	r1, [pc, #156]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 8009400:	4313      	orrs	r3, r2
 8009402:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009404:	4b25      	ldr	r3, [pc, #148]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 8009406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009408:	4a24      	ldr	r2, [pc, #144]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 800940a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800940e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009410:	4b22      	ldr	r3, [pc, #136]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 8009412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009414:	4a21      	ldr	r2, [pc, #132]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 8009416:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800941a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800941c:	4b1f      	ldr	r3, [pc, #124]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 800941e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009420:	4a1e      	ldr	r2, [pc, #120]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 8009422:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009426:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8009428:	4b1c      	ldr	r3, [pc, #112]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 800942a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800942c:	4a1b      	ldr	r2, [pc, #108]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 800942e:	f043 0301 	orr.w	r3, r3, #1
 8009432:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009434:	4b19      	ldr	r3, [pc, #100]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	4a18      	ldr	r2, [pc, #96]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 800943a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800943e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009440:	f7fc fb78 	bl	8005b34 <HAL_GetTick>
 8009444:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009446:	e008      	b.n	800945a <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009448:	f7fc fb74 	bl	8005b34 <HAL_GetTick>
 800944c:	4602      	mov	r2, r0
 800944e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009450:	1ad3      	subs	r3, r2, r3
 8009452:	2b02      	cmp	r3, #2
 8009454:	d901      	bls.n	800945a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8009456:	2303      	movs	r3, #3
 8009458:	e065      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800945a:	4b10      	ldr	r3, [pc, #64]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009462:	2b00      	cmp	r3, #0
 8009464:	d0f0      	beq.n	8009448 <HAL_RCC_OscConfig+0x670>
 8009466:	e05d      	b.n	8009524 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009468:	4b0c      	ldr	r3, [pc, #48]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	4a0b      	ldr	r2, [pc, #44]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 800946e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009472:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009474:	f7fc fb5e 	bl	8005b34 <HAL_GetTick>
 8009478:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800947a:	e008      	b.n	800948e <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800947c:	f7fc fb5a 	bl	8005b34 <HAL_GetTick>
 8009480:	4602      	mov	r2, r0
 8009482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009484:	1ad3      	subs	r3, r2, r3
 8009486:	2b02      	cmp	r3, #2
 8009488:	d901      	bls.n	800948e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800948a:	2303      	movs	r3, #3
 800948c:	e04b      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800948e:	4b03      	ldr	r3, [pc, #12]	; (800949c <HAL_RCC_OscConfig+0x6c4>)
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009496:	2b00      	cmp	r3, #0
 8009498:	d1f0      	bne.n	800947c <HAL_RCC_OscConfig+0x6a4>
 800949a:	e043      	b.n	8009524 <HAL_RCC_OscConfig+0x74c>
 800949c:	58024400 	.word	0x58024400
 80094a0:	fffffc0c 	.word	0xfffffc0c
 80094a4:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80094a8:	4b21      	ldr	r3, [pc, #132]	; (8009530 <HAL_RCC_OscConfig+0x758>)
 80094aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094ac:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80094ae:	4b20      	ldr	r3, [pc, #128]	; (8009530 <HAL_RCC_OscConfig+0x758>)
 80094b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094b2:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094b8:	2b01      	cmp	r3, #1
 80094ba:	d031      	beq.n	8009520 <HAL_RCC_OscConfig+0x748>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	f003 0203 	and.w	r2, r3, #3
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80094c6:	429a      	cmp	r2, r3
 80094c8:	d12a      	bne.n	8009520 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	091b      	lsrs	r3, r3, #4
 80094ce:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80094d6:	429a      	cmp	r2, r3
 80094d8:	d122      	bne.n	8009520 <HAL_RCC_OscConfig+0x748>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094e4:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80094e6:	429a      	cmp	r2, r3
 80094e8:	d11a      	bne.n	8009520 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	0a5b      	lsrs	r3, r3, #9
 80094ee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094f6:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80094f8:	429a      	cmp	r2, r3
 80094fa:	d111      	bne.n	8009520 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	0c1b      	lsrs	r3, r3, #16
 8009500:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009508:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800950a:	429a      	cmp	r2, r3
 800950c:	d108      	bne.n	8009520 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	0e1b      	lsrs	r3, r3, #24
 8009512:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800951a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800951c:	429a      	cmp	r2, r3
 800951e:	d001      	beq.n	8009524 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8009520:	2301      	movs	r3, #1
 8009522:	e000      	b.n	8009526 <HAL_RCC_OscConfig+0x74e>
      }
    }
  }
  return HAL_OK;
 8009524:	2300      	movs	r3, #0
}
 8009526:	4618      	mov	r0, r3
 8009528:	3730      	adds	r7, #48	; 0x30
 800952a:	46bd      	mov	sp, r7
 800952c:	bd80      	pop	{r7, pc}
 800952e:	bf00      	nop
 8009530:	58024400 	.word	0x58024400

08009534 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b086      	sub	sp, #24
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d101      	bne.n	8009548 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009544:	2301      	movs	r3, #1
 8009546:	e19c      	b.n	8009882 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009548:	4b8a      	ldr	r3, [pc, #552]	; (8009774 <HAL_RCC_ClockConfig+0x240>)
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f003 030f 	and.w	r3, r3, #15
 8009550:	683a      	ldr	r2, [r7, #0]
 8009552:	429a      	cmp	r2, r3
 8009554:	d910      	bls.n	8009578 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009556:	4b87      	ldr	r3, [pc, #540]	; (8009774 <HAL_RCC_ClockConfig+0x240>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	f023 020f 	bic.w	r2, r3, #15
 800955e:	4985      	ldr	r1, [pc, #532]	; (8009774 <HAL_RCC_ClockConfig+0x240>)
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	4313      	orrs	r3, r2
 8009564:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009566:	4b83      	ldr	r3, [pc, #524]	; (8009774 <HAL_RCC_ClockConfig+0x240>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f003 030f 	and.w	r3, r3, #15
 800956e:	683a      	ldr	r2, [r7, #0]
 8009570:	429a      	cmp	r2, r3
 8009572:	d001      	beq.n	8009578 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009574:	2301      	movs	r3, #1
 8009576:	e184      	b.n	8009882 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	f003 0304 	and.w	r3, r3, #4
 8009580:	2b00      	cmp	r3, #0
 8009582:	d010      	beq.n	80095a6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	691a      	ldr	r2, [r3, #16]
 8009588:	4b7b      	ldr	r3, [pc, #492]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 800958a:	699b      	ldr	r3, [r3, #24]
 800958c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009590:	429a      	cmp	r2, r3
 8009592:	d908      	bls.n	80095a6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009594:	4b78      	ldr	r3, [pc, #480]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 8009596:	699b      	ldr	r3, [r3, #24]
 8009598:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	691b      	ldr	r3, [r3, #16]
 80095a0:	4975      	ldr	r1, [pc, #468]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 80095a2:	4313      	orrs	r3, r2
 80095a4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	f003 0308 	and.w	r3, r3, #8
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d010      	beq.n	80095d4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	695a      	ldr	r2, [r3, #20]
 80095b6:	4b70      	ldr	r3, [pc, #448]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 80095b8:	69db      	ldr	r3, [r3, #28]
 80095ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80095be:	429a      	cmp	r2, r3
 80095c0:	d908      	bls.n	80095d4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80095c2:	4b6d      	ldr	r3, [pc, #436]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 80095c4:	69db      	ldr	r3, [r3, #28]
 80095c6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	695b      	ldr	r3, [r3, #20]
 80095ce:	496a      	ldr	r1, [pc, #424]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 80095d0:	4313      	orrs	r3, r2
 80095d2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f003 0310 	and.w	r3, r3, #16
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d010      	beq.n	8009602 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	699a      	ldr	r2, [r3, #24]
 80095e4:	4b64      	ldr	r3, [pc, #400]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 80095e6:	69db      	ldr	r3, [r3, #28]
 80095e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d908      	bls.n	8009602 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80095f0:	4b61      	ldr	r3, [pc, #388]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 80095f2:	69db      	ldr	r3, [r3, #28]
 80095f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	699b      	ldr	r3, [r3, #24]
 80095fc:	495e      	ldr	r1, [pc, #376]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 80095fe:	4313      	orrs	r3, r2
 8009600:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f003 0320 	and.w	r3, r3, #32
 800960a:	2b00      	cmp	r3, #0
 800960c:	d010      	beq.n	8009630 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	69da      	ldr	r2, [r3, #28]
 8009612:	4b59      	ldr	r3, [pc, #356]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 8009614:	6a1b      	ldr	r3, [r3, #32]
 8009616:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800961a:	429a      	cmp	r2, r3
 800961c:	d908      	bls.n	8009630 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800961e:	4b56      	ldr	r3, [pc, #344]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 8009620:	6a1b      	ldr	r3, [r3, #32]
 8009622:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	69db      	ldr	r3, [r3, #28]
 800962a:	4953      	ldr	r1, [pc, #332]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 800962c:	4313      	orrs	r3, r2
 800962e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f003 0302 	and.w	r3, r3, #2
 8009638:	2b00      	cmp	r3, #0
 800963a:	d010      	beq.n	800965e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	68da      	ldr	r2, [r3, #12]
 8009640:	4b4d      	ldr	r3, [pc, #308]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 8009642:	699b      	ldr	r3, [r3, #24]
 8009644:	f003 030f 	and.w	r3, r3, #15
 8009648:	429a      	cmp	r2, r3
 800964a:	d908      	bls.n	800965e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800964c:	4b4a      	ldr	r3, [pc, #296]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 800964e:	699b      	ldr	r3, [r3, #24]
 8009650:	f023 020f 	bic.w	r2, r3, #15
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	68db      	ldr	r3, [r3, #12]
 8009658:	4947      	ldr	r1, [pc, #284]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 800965a:	4313      	orrs	r3, r2
 800965c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f003 0301 	and.w	r3, r3, #1
 8009666:	2b00      	cmp	r3, #0
 8009668:	d055      	beq.n	8009716 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800966a:	4b43      	ldr	r3, [pc, #268]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 800966c:	699b      	ldr	r3, [r3, #24]
 800966e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	689b      	ldr	r3, [r3, #8]
 8009676:	4940      	ldr	r1, [pc, #256]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 8009678:	4313      	orrs	r3, r2
 800967a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	685b      	ldr	r3, [r3, #4]
 8009680:	2b02      	cmp	r3, #2
 8009682:	d107      	bne.n	8009694 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009684:	4b3c      	ldr	r3, [pc, #240]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800968c:	2b00      	cmp	r3, #0
 800968e:	d121      	bne.n	80096d4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8009690:	2301      	movs	r3, #1
 8009692:	e0f6      	b.n	8009882 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	685b      	ldr	r3, [r3, #4]
 8009698:	2b03      	cmp	r3, #3
 800969a:	d107      	bne.n	80096ac <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800969c:	4b36      	ldr	r3, [pc, #216]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d115      	bne.n	80096d4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80096a8:	2301      	movs	r3, #1
 80096aa:	e0ea      	b.n	8009882 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	685b      	ldr	r3, [r3, #4]
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	d107      	bne.n	80096c4 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80096b4:	4b30      	ldr	r3, [pc, #192]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d109      	bne.n	80096d4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80096c0:	2301      	movs	r3, #1
 80096c2:	e0de      	b.n	8009882 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80096c4:	4b2c      	ldr	r3, [pc, #176]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	f003 0304 	and.w	r3, r3, #4
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d101      	bne.n	80096d4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80096d0:	2301      	movs	r3, #1
 80096d2:	e0d6      	b.n	8009882 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80096d4:	4b28      	ldr	r3, [pc, #160]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 80096d6:	691b      	ldr	r3, [r3, #16]
 80096d8:	f023 0207 	bic.w	r2, r3, #7
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	685b      	ldr	r3, [r3, #4]
 80096e0:	4925      	ldr	r1, [pc, #148]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 80096e2:	4313      	orrs	r3, r2
 80096e4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096e6:	f7fc fa25 	bl	8005b34 <HAL_GetTick>
 80096ea:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80096ec:	e00a      	b.n	8009704 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80096ee:	f7fc fa21 	bl	8005b34 <HAL_GetTick>
 80096f2:	4602      	mov	r2, r0
 80096f4:	697b      	ldr	r3, [r7, #20]
 80096f6:	1ad3      	subs	r3, r2, r3
 80096f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80096fc:	4293      	cmp	r3, r2
 80096fe:	d901      	bls.n	8009704 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8009700:	2303      	movs	r3, #3
 8009702:	e0be      	b.n	8009882 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009704:	4b1c      	ldr	r3, [pc, #112]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 8009706:	691b      	ldr	r3, [r3, #16]
 8009708:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	00db      	lsls	r3, r3, #3
 8009712:	429a      	cmp	r2, r3
 8009714:	d1eb      	bne.n	80096ee <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f003 0302 	and.w	r3, r3, #2
 800971e:	2b00      	cmp	r3, #0
 8009720:	d010      	beq.n	8009744 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	68da      	ldr	r2, [r3, #12]
 8009726:	4b14      	ldr	r3, [pc, #80]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 8009728:	699b      	ldr	r3, [r3, #24]
 800972a:	f003 030f 	and.w	r3, r3, #15
 800972e:	429a      	cmp	r2, r3
 8009730:	d208      	bcs.n	8009744 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009732:	4b11      	ldr	r3, [pc, #68]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 8009734:	699b      	ldr	r3, [r3, #24]
 8009736:	f023 020f 	bic.w	r2, r3, #15
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	68db      	ldr	r3, [r3, #12]
 800973e:	490e      	ldr	r1, [pc, #56]	; (8009778 <HAL_RCC_ClockConfig+0x244>)
 8009740:	4313      	orrs	r3, r2
 8009742:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009744:	4b0b      	ldr	r3, [pc, #44]	; (8009774 <HAL_RCC_ClockConfig+0x240>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f003 030f 	and.w	r3, r3, #15
 800974c:	683a      	ldr	r2, [r7, #0]
 800974e:	429a      	cmp	r2, r3
 8009750:	d214      	bcs.n	800977c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009752:	4b08      	ldr	r3, [pc, #32]	; (8009774 <HAL_RCC_ClockConfig+0x240>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	f023 020f 	bic.w	r2, r3, #15
 800975a:	4906      	ldr	r1, [pc, #24]	; (8009774 <HAL_RCC_ClockConfig+0x240>)
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	4313      	orrs	r3, r2
 8009760:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009762:	4b04      	ldr	r3, [pc, #16]	; (8009774 <HAL_RCC_ClockConfig+0x240>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f003 030f 	and.w	r3, r3, #15
 800976a:	683a      	ldr	r2, [r7, #0]
 800976c:	429a      	cmp	r2, r3
 800976e:	d005      	beq.n	800977c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8009770:	2301      	movs	r3, #1
 8009772:	e086      	b.n	8009882 <HAL_RCC_ClockConfig+0x34e>
 8009774:	52002000 	.word	0x52002000
 8009778:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f003 0304 	and.w	r3, r3, #4
 8009784:	2b00      	cmp	r3, #0
 8009786:	d010      	beq.n	80097aa <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	691a      	ldr	r2, [r3, #16]
 800978c:	4b3f      	ldr	r3, [pc, #252]	; (800988c <HAL_RCC_ClockConfig+0x358>)
 800978e:	699b      	ldr	r3, [r3, #24]
 8009790:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009794:	429a      	cmp	r2, r3
 8009796:	d208      	bcs.n	80097aa <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009798:	4b3c      	ldr	r3, [pc, #240]	; (800988c <HAL_RCC_ClockConfig+0x358>)
 800979a:	699b      	ldr	r3, [r3, #24]
 800979c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	691b      	ldr	r3, [r3, #16]
 80097a4:	4939      	ldr	r1, [pc, #228]	; (800988c <HAL_RCC_ClockConfig+0x358>)
 80097a6:	4313      	orrs	r3, r2
 80097a8:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f003 0308 	and.w	r3, r3, #8
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d010      	beq.n	80097d8 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	695a      	ldr	r2, [r3, #20]
 80097ba:	4b34      	ldr	r3, [pc, #208]	; (800988c <HAL_RCC_ClockConfig+0x358>)
 80097bc:	69db      	ldr	r3, [r3, #28]
 80097be:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80097c2:	429a      	cmp	r2, r3
 80097c4:	d208      	bcs.n	80097d8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80097c6:	4b31      	ldr	r3, [pc, #196]	; (800988c <HAL_RCC_ClockConfig+0x358>)
 80097c8:	69db      	ldr	r3, [r3, #28]
 80097ca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	695b      	ldr	r3, [r3, #20]
 80097d2:	492e      	ldr	r1, [pc, #184]	; (800988c <HAL_RCC_ClockConfig+0x358>)
 80097d4:	4313      	orrs	r3, r2
 80097d6:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f003 0310 	and.w	r3, r3, #16
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d010      	beq.n	8009806 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	699a      	ldr	r2, [r3, #24]
 80097e8:	4b28      	ldr	r3, [pc, #160]	; (800988c <HAL_RCC_ClockConfig+0x358>)
 80097ea:	69db      	ldr	r3, [r3, #28]
 80097ec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80097f0:	429a      	cmp	r2, r3
 80097f2:	d208      	bcs.n	8009806 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80097f4:	4b25      	ldr	r3, [pc, #148]	; (800988c <HAL_RCC_ClockConfig+0x358>)
 80097f6:	69db      	ldr	r3, [r3, #28]
 80097f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	699b      	ldr	r3, [r3, #24]
 8009800:	4922      	ldr	r1, [pc, #136]	; (800988c <HAL_RCC_ClockConfig+0x358>)
 8009802:	4313      	orrs	r3, r2
 8009804:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f003 0320 	and.w	r3, r3, #32
 800980e:	2b00      	cmp	r3, #0
 8009810:	d010      	beq.n	8009834 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	69da      	ldr	r2, [r3, #28]
 8009816:	4b1d      	ldr	r3, [pc, #116]	; (800988c <HAL_RCC_ClockConfig+0x358>)
 8009818:	6a1b      	ldr	r3, [r3, #32]
 800981a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800981e:	429a      	cmp	r2, r3
 8009820:	d208      	bcs.n	8009834 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8009822:	4b1a      	ldr	r3, [pc, #104]	; (800988c <HAL_RCC_ClockConfig+0x358>)
 8009824:	6a1b      	ldr	r3, [r3, #32]
 8009826:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	69db      	ldr	r3, [r3, #28]
 800982e:	4917      	ldr	r1, [pc, #92]	; (800988c <HAL_RCC_ClockConfig+0x358>)
 8009830:	4313      	orrs	r3, r2
 8009832:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009834:	f000 f834 	bl	80098a0 <HAL_RCC_GetSysClockFreq>
 8009838:	4602      	mov	r2, r0
 800983a:	4b14      	ldr	r3, [pc, #80]	; (800988c <HAL_RCC_ClockConfig+0x358>)
 800983c:	699b      	ldr	r3, [r3, #24]
 800983e:	0a1b      	lsrs	r3, r3, #8
 8009840:	f003 030f 	and.w	r3, r3, #15
 8009844:	4912      	ldr	r1, [pc, #72]	; (8009890 <HAL_RCC_ClockConfig+0x35c>)
 8009846:	5ccb      	ldrb	r3, [r1, r3]
 8009848:	f003 031f 	and.w	r3, r3, #31
 800984c:	fa22 f303 	lsr.w	r3, r2, r3
 8009850:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009852:	4b0e      	ldr	r3, [pc, #56]	; (800988c <HAL_RCC_ClockConfig+0x358>)
 8009854:	699b      	ldr	r3, [r3, #24]
 8009856:	f003 030f 	and.w	r3, r3, #15
 800985a:	4a0d      	ldr	r2, [pc, #52]	; (8009890 <HAL_RCC_ClockConfig+0x35c>)
 800985c:	5cd3      	ldrb	r3, [r2, r3]
 800985e:	f003 031f 	and.w	r3, r3, #31
 8009862:	693a      	ldr	r2, [r7, #16]
 8009864:	fa22 f303 	lsr.w	r3, r2, r3
 8009868:	4a0a      	ldr	r2, [pc, #40]	; (8009894 <HAL_RCC_ClockConfig+0x360>)
 800986a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800986c:	4a0a      	ldr	r2, [pc, #40]	; (8009898 <HAL_RCC_ClockConfig+0x364>)
 800986e:	693b      	ldr	r3, [r7, #16]
 8009870:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8009872:	4b0a      	ldr	r3, [pc, #40]	; (800989c <HAL_RCC_ClockConfig+0x368>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4618      	mov	r0, r3
 8009878:	f7fc f912 	bl	8005aa0 <HAL_InitTick>
 800987c:	4603      	mov	r3, r0
 800987e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8009880:	7bfb      	ldrb	r3, [r7, #15]
}
 8009882:	4618      	mov	r0, r3
 8009884:	3718      	adds	r7, #24
 8009886:	46bd      	mov	sp, r7
 8009888:	bd80      	pop	{r7, pc}
 800988a:	bf00      	nop
 800988c:	58024400 	.word	0x58024400
 8009890:	0800f550 	.word	0x0800f550
 8009894:	24000004 	.word	0x24000004
 8009898:	24000000 	.word	0x24000000
 800989c:	24000008 	.word	0x24000008

080098a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80098a0:	b480      	push	{r7}
 80098a2:	b089      	sub	sp, #36	; 0x24
 80098a4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80098a6:	4bb3      	ldr	r3, [pc, #716]	; (8009b74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80098a8:	691b      	ldr	r3, [r3, #16]
 80098aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80098ae:	2b18      	cmp	r3, #24
 80098b0:	f200 8155 	bhi.w	8009b5e <HAL_RCC_GetSysClockFreq+0x2be>
 80098b4:	a201      	add	r2, pc, #4	; (adr r2, 80098bc <HAL_RCC_GetSysClockFreq+0x1c>)
 80098b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098ba:	bf00      	nop
 80098bc:	08009921 	.word	0x08009921
 80098c0:	08009b5f 	.word	0x08009b5f
 80098c4:	08009b5f 	.word	0x08009b5f
 80098c8:	08009b5f 	.word	0x08009b5f
 80098cc:	08009b5f 	.word	0x08009b5f
 80098d0:	08009b5f 	.word	0x08009b5f
 80098d4:	08009b5f 	.word	0x08009b5f
 80098d8:	08009b5f 	.word	0x08009b5f
 80098dc:	08009947 	.word	0x08009947
 80098e0:	08009b5f 	.word	0x08009b5f
 80098e4:	08009b5f 	.word	0x08009b5f
 80098e8:	08009b5f 	.word	0x08009b5f
 80098ec:	08009b5f 	.word	0x08009b5f
 80098f0:	08009b5f 	.word	0x08009b5f
 80098f4:	08009b5f 	.word	0x08009b5f
 80098f8:	08009b5f 	.word	0x08009b5f
 80098fc:	0800994d 	.word	0x0800994d
 8009900:	08009b5f 	.word	0x08009b5f
 8009904:	08009b5f 	.word	0x08009b5f
 8009908:	08009b5f 	.word	0x08009b5f
 800990c:	08009b5f 	.word	0x08009b5f
 8009910:	08009b5f 	.word	0x08009b5f
 8009914:	08009b5f 	.word	0x08009b5f
 8009918:	08009b5f 	.word	0x08009b5f
 800991c:	08009953 	.word	0x08009953
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009920:	4b94      	ldr	r3, [pc, #592]	; (8009b74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	f003 0320 	and.w	r3, r3, #32
 8009928:	2b00      	cmp	r3, #0
 800992a:	d009      	beq.n	8009940 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800992c:	4b91      	ldr	r3, [pc, #580]	; (8009b74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	08db      	lsrs	r3, r3, #3
 8009932:	f003 0303 	and.w	r3, r3, #3
 8009936:	4a90      	ldr	r2, [pc, #576]	; (8009b78 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009938:	fa22 f303 	lsr.w	r3, r2, r3
 800993c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800993e:	e111      	b.n	8009b64 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009940:	4b8d      	ldr	r3, [pc, #564]	; (8009b78 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009942:	61bb      	str	r3, [r7, #24]
    break;
 8009944:	e10e      	b.n	8009b64 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8009946:	4b8d      	ldr	r3, [pc, #564]	; (8009b7c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009948:	61bb      	str	r3, [r7, #24]
    break;
 800994a:	e10b      	b.n	8009b64 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800994c:	4b8c      	ldr	r3, [pc, #560]	; (8009b80 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800994e:	61bb      	str	r3, [r7, #24]
    break;
 8009950:	e108      	b.n	8009b64 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009952:	4b88      	ldr	r3, [pc, #544]	; (8009b74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009956:	f003 0303 	and.w	r3, r3, #3
 800995a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800995c:	4b85      	ldr	r3, [pc, #532]	; (8009b74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800995e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009960:	091b      	lsrs	r3, r3, #4
 8009962:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009966:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009968:	4b82      	ldr	r3, [pc, #520]	; (8009b74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800996a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800996c:	f003 0301 	and.w	r3, r3, #1
 8009970:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009972:	4b80      	ldr	r3, [pc, #512]	; (8009b74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009974:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009976:	08db      	lsrs	r3, r3, #3
 8009978:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800997c:	68fa      	ldr	r2, [r7, #12]
 800997e:	fb02 f303 	mul.w	r3, r2, r3
 8009982:	ee07 3a90 	vmov	s15, r3
 8009986:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800998a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	2b00      	cmp	r3, #0
 8009992:	f000 80e1 	beq.w	8009b58 <HAL_RCC_GetSysClockFreq+0x2b8>
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	2b02      	cmp	r3, #2
 800999a:	f000 8083 	beq.w	8009aa4 <HAL_RCC_GetSysClockFreq+0x204>
 800999e:	697b      	ldr	r3, [r7, #20]
 80099a0:	2b02      	cmp	r3, #2
 80099a2:	f200 80a1 	bhi.w	8009ae8 <HAL_RCC_GetSysClockFreq+0x248>
 80099a6:	697b      	ldr	r3, [r7, #20]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d003      	beq.n	80099b4 <HAL_RCC_GetSysClockFreq+0x114>
 80099ac:	697b      	ldr	r3, [r7, #20]
 80099ae:	2b01      	cmp	r3, #1
 80099b0:	d056      	beq.n	8009a60 <HAL_RCC_GetSysClockFreq+0x1c0>
 80099b2:	e099      	b.n	8009ae8 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80099b4:	4b6f      	ldr	r3, [pc, #444]	; (8009b74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f003 0320 	and.w	r3, r3, #32
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d02d      	beq.n	8009a1c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80099c0:	4b6c      	ldr	r3, [pc, #432]	; (8009b74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	08db      	lsrs	r3, r3, #3
 80099c6:	f003 0303 	and.w	r3, r3, #3
 80099ca:	4a6b      	ldr	r2, [pc, #428]	; (8009b78 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80099cc:	fa22 f303 	lsr.w	r3, r2, r3
 80099d0:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	ee07 3a90 	vmov	s15, r3
 80099d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80099dc:	693b      	ldr	r3, [r7, #16]
 80099de:	ee07 3a90 	vmov	s15, r3
 80099e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80099ea:	4b62      	ldr	r3, [pc, #392]	; (8009b74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80099ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099f2:	ee07 3a90 	vmov	s15, r3
 80099f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80099fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80099fe:	eddf 5a61 	vldr	s11, [pc, #388]	; 8009b84 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009a02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009a06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009a0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009a0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a16:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8009a1a:	e087      	b.n	8009b2c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009a1c:	693b      	ldr	r3, [r7, #16]
 8009a1e:	ee07 3a90 	vmov	s15, r3
 8009a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a26:	eddf 6a58 	vldr	s13, [pc, #352]	; 8009b88 <HAL_RCC_GetSysClockFreq+0x2e8>
 8009a2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a2e:	4b51      	ldr	r3, [pc, #324]	; (8009b74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a36:	ee07 3a90 	vmov	s15, r3
 8009a3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009a42:	eddf 5a50 	vldr	s11, [pc, #320]	; 8009b84 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009a46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009a4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009a4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009a52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009a5e:	e065      	b.n	8009b2c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	ee07 3a90 	vmov	s15, r3
 8009a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a6a:	eddf 6a48 	vldr	s13, [pc, #288]	; 8009b8c <HAL_RCC_GetSysClockFreq+0x2ec>
 8009a6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a72:	4b40      	ldr	r3, [pc, #256]	; (8009b74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a7a:	ee07 3a90 	vmov	s15, r3
 8009a7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a82:	ed97 6a02 	vldr	s12, [r7, #8]
 8009a86:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8009b84 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009a8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009a8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009a92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009a96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009aa2:	e043      	b.n	8009b2c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	ee07 3a90 	vmov	s15, r3
 8009aaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009aae:	eddf 6a38 	vldr	s13, [pc, #224]	; 8009b90 <HAL_RCC_GetSysClockFreq+0x2f0>
 8009ab2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ab6:	4b2f      	ldr	r3, [pc, #188]	; (8009b74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009aba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009abe:	ee07 3a90 	vmov	s15, r3
 8009ac2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ac6:	ed97 6a02 	vldr	s12, [r7, #8]
 8009aca:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8009b84 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009ace:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ad2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ad6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009ada:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ade:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ae2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009ae6:	e021      	b.n	8009b2c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	ee07 3a90 	vmov	s15, r3
 8009aee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009af2:	eddf 6a26 	vldr	s13, [pc, #152]	; 8009b8c <HAL_RCC_GetSysClockFreq+0x2ec>
 8009af6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009afa:	4b1e      	ldr	r3, [pc, #120]	; (8009b74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009afe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b02:	ee07 3a90 	vmov	s15, r3
 8009b06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8009b0e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8009b84 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009b12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b1a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009b1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009b2a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8009b2c:	4b11      	ldr	r3, [pc, #68]	; (8009b74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b30:	0a5b      	lsrs	r3, r3, #9
 8009b32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b36:	3301      	adds	r3, #1
 8009b38:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	ee07 3a90 	vmov	s15, r3
 8009b40:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009b44:	edd7 6a07 	vldr	s13, [r7, #28]
 8009b48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009b4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009b50:	ee17 3a90 	vmov	r3, s15
 8009b54:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8009b56:	e005      	b.n	8009b64 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8009b58:	2300      	movs	r3, #0
 8009b5a:	61bb      	str	r3, [r7, #24]
    break;
 8009b5c:	e002      	b.n	8009b64 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8009b5e:	4b07      	ldr	r3, [pc, #28]	; (8009b7c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009b60:	61bb      	str	r3, [r7, #24]
    break;
 8009b62:	bf00      	nop
  }

  return sysclockfreq;
 8009b64:	69bb      	ldr	r3, [r7, #24]
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	3724      	adds	r7, #36	; 0x24
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b70:	4770      	bx	lr
 8009b72:	bf00      	nop
 8009b74:	58024400 	.word	0x58024400
 8009b78:	03d09000 	.word	0x03d09000
 8009b7c:	003d0900 	.word	0x003d0900
 8009b80:	007a1200 	.word	0x007a1200
 8009b84:	46000000 	.word	0x46000000
 8009b88:	4c742400 	.word	0x4c742400
 8009b8c:	4a742400 	.word	0x4a742400
 8009b90:	4af42400 	.word	0x4af42400

08009b94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b082      	sub	sp, #8
 8009b98:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009b9a:	f7ff fe81 	bl	80098a0 <HAL_RCC_GetSysClockFreq>
 8009b9e:	4602      	mov	r2, r0
 8009ba0:	4b10      	ldr	r3, [pc, #64]	; (8009be4 <HAL_RCC_GetHCLKFreq+0x50>)
 8009ba2:	699b      	ldr	r3, [r3, #24]
 8009ba4:	0a1b      	lsrs	r3, r3, #8
 8009ba6:	f003 030f 	and.w	r3, r3, #15
 8009baa:	490f      	ldr	r1, [pc, #60]	; (8009be8 <HAL_RCC_GetHCLKFreq+0x54>)
 8009bac:	5ccb      	ldrb	r3, [r1, r3]
 8009bae:	f003 031f 	and.w	r3, r3, #31
 8009bb2:	fa22 f303 	lsr.w	r3, r2, r3
 8009bb6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009bb8:	4b0a      	ldr	r3, [pc, #40]	; (8009be4 <HAL_RCC_GetHCLKFreq+0x50>)
 8009bba:	699b      	ldr	r3, [r3, #24]
 8009bbc:	f003 030f 	and.w	r3, r3, #15
 8009bc0:	4a09      	ldr	r2, [pc, #36]	; (8009be8 <HAL_RCC_GetHCLKFreq+0x54>)
 8009bc2:	5cd3      	ldrb	r3, [r2, r3]
 8009bc4:	f003 031f 	and.w	r3, r3, #31
 8009bc8:	687a      	ldr	r2, [r7, #4]
 8009bca:	fa22 f303 	lsr.w	r3, r2, r3
 8009bce:	4a07      	ldr	r2, [pc, #28]	; (8009bec <HAL_RCC_GetHCLKFreq+0x58>)
 8009bd0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009bd2:	4a07      	ldr	r2, [pc, #28]	; (8009bf0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8009bd8:	4b04      	ldr	r3, [pc, #16]	; (8009bec <HAL_RCC_GetHCLKFreq+0x58>)
 8009bda:	681b      	ldr	r3, [r3, #0]
}
 8009bdc:	4618      	mov	r0, r3
 8009bde:	3708      	adds	r7, #8
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}
 8009be4:	58024400 	.word	0x58024400
 8009be8:	0800f550 	.word	0x0800f550
 8009bec:	24000004 	.word	0x24000004
 8009bf0:	24000000 	.word	0x24000000

08009bf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8009bf8:	f7ff ffcc 	bl	8009b94 <HAL_RCC_GetHCLKFreq>
 8009bfc:	4602      	mov	r2, r0
 8009bfe:	4b06      	ldr	r3, [pc, #24]	; (8009c18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009c00:	69db      	ldr	r3, [r3, #28]
 8009c02:	091b      	lsrs	r3, r3, #4
 8009c04:	f003 0307 	and.w	r3, r3, #7
 8009c08:	4904      	ldr	r1, [pc, #16]	; (8009c1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8009c0a:	5ccb      	ldrb	r3, [r1, r3]
 8009c0c:	f003 031f 	and.w	r3, r3, #31
 8009c10:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009c14:	4618      	mov	r0, r3
 8009c16:	bd80      	pop	{r7, pc}
 8009c18:	58024400 	.word	0x58024400
 8009c1c:	0800f550 	.word	0x0800f550

08009c20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8009c24:	f7ff ffb6 	bl	8009b94 <HAL_RCC_GetHCLKFreq>
 8009c28:	4602      	mov	r2, r0
 8009c2a:	4b06      	ldr	r3, [pc, #24]	; (8009c44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009c2c:	69db      	ldr	r3, [r3, #28]
 8009c2e:	0a1b      	lsrs	r3, r3, #8
 8009c30:	f003 0307 	and.w	r3, r3, #7
 8009c34:	4904      	ldr	r1, [pc, #16]	; (8009c48 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009c36:	5ccb      	ldrb	r3, [r1, r3]
 8009c38:	f003 031f 	and.w	r3, r3, #31
 8009c3c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8009c40:	4618      	mov	r0, r3
 8009c42:	bd80      	pop	{r7, pc}
 8009c44:	58024400 	.word	0x58024400
 8009c48:	0800f550 	.word	0x0800f550

08009c4c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b086      	sub	sp, #24
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009c54:	2300      	movs	r3, #0
 8009c56:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009c58:	2300      	movs	r3, #0
 8009c5a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d03f      	beq.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c6c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009c70:	d02a      	beq.n	8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8009c72:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009c76:	d824      	bhi.n	8009cc2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8009c78:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009c7c:	d018      	beq.n	8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009c7e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009c82:	d81e      	bhi.n	8009cc2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d003      	beq.n	8009c90 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8009c88:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009c8c:	d007      	beq.n	8009c9e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8009c8e:	e018      	b.n	8009cc2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009c90:	4ba4      	ldr	r3, [pc, #656]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c94:	4aa3      	ldr	r2, [pc, #652]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009c96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009c9a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8009c9c:	e015      	b.n	8009cca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	3304      	adds	r3, #4
 8009ca2:	2102      	movs	r1, #2
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	f001 f989 	bl	800afbc <RCCEx_PLL2_Config>
 8009caa:	4603      	mov	r3, r0
 8009cac:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8009cae:	e00c      	b.n	8009cca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	3324      	adds	r3, #36	; 0x24
 8009cb4:	2102      	movs	r1, #2
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	f001 fa32 	bl	800b120 <RCCEx_PLL3_Config>
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8009cc0:	e003      	b.n	8009cca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009cc2:	2301      	movs	r3, #1
 8009cc4:	75fb      	strb	r3, [r7, #23]
      break;
 8009cc6:	e000      	b.n	8009cca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8009cc8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009cca:	7dfb      	ldrb	r3, [r7, #23]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d109      	bne.n	8009ce4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009cd0:	4b94      	ldr	r3, [pc, #592]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009cd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009cd4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009cdc:	4991      	ldr	r1, [pc, #580]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	650b      	str	r3, [r1, #80]	; 0x50
 8009ce2:	e001      	b.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ce4:	7dfb      	ldrb	r3, [r7, #23]
 8009ce6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d03d      	beq.n	8009d70 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cf8:	2b04      	cmp	r3, #4
 8009cfa:	d826      	bhi.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8009cfc:	a201      	add	r2, pc, #4	; (adr r2, 8009d04 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8009cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d02:	bf00      	nop
 8009d04:	08009d19 	.word	0x08009d19
 8009d08:	08009d27 	.word	0x08009d27
 8009d0c:	08009d39 	.word	0x08009d39
 8009d10:	08009d51 	.word	0x08009d51
 8009d14:	08009d51 	.word	0x08009d51
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d18:	4b82      	ldr	r3, [pc, #520]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d1c:	4a81      	ldr	r2, [pc, #516]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009d1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009d22:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009d24:	e015      	b.n	8009d52 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	3304      	adds	r3, #4
 8009d2a:	2100      	movs	r1, #0
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	f001 f945 	bl	800afbc <RCCEx_PLL2_Config>
 8009d32:	4603      	mov	r3, r0
 8009d34:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009d36:	e00c      	b.n	8009d52 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	3324      	adds	r3, #36	; 0x24
 8009d3c:	2100      	movs	r1, #0
 8009d3e:	4618      	mov	r0, r3
 8009d40:	f001 f9ee 	bl	800b120 <RCCEx_PLL3_Config>
 8009d44:	4603      	mov	r3, r0
 8009d46:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009d48:	e003      	b.n	8009d52 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009d4a:	2301      	movs	r3, #1
 8009d4c:	75fb      	strb	r3, [r7, #23]
      break;
 8009d4e:	e000      	b.n	8009d52 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8009d50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009d52:	7dfb      	ldrb	r3, [r7, #23]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d109      	bne.n	8009d6c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009d58:	4b72      	ldr	r3, [pc, #456]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009d5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d5c:	f023 0207 	bic.w	r2, r3, #7
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d64:	496f      	ldr	r1, [pc, #444]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009d66:	4313      	orrs	r3, r2
 8009d68:	650b      	str	r3, [r1, #80]	; 0x50
 8009d6a:	e001      	b.n	8009d70 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d6c:	7dfb      	ldrb	r3, [r7, #23]
 8009d6e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d051      	beq.n	8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009d82:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8009d86:	d036      	beq.n	8009df6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8009d88:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8009d8c:	d830      	bhi.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8009d8e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009d92:	d032      	beq.n	8009dfa <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8009d94:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009d98:	d82a      	bhi.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8009d9a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009d9e:	d02e      	beq.n	8009dfe <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8009da0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009da4:	d824      	bhi.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8009da6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009daa:	d018      	beq.n	8009dde <HAL_RCCEx_PeriphCLKConfig+0x192>
 8009dac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009db0:	d81e      	bhi.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d003      	beq.n	8009dbe <HAL_RCCEx_PeriphCLKConfig+0x172>
 8009db6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009dba:	d007      	beq.n	8009dcc <HAL_RCCEx_PeriphCLKConfig+0x180>
 8009dbc:	e018      	b.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009dbe:	4b59      	ldr	r3, [pc, #356]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dc2:	4a58      	ldr	r2, [pc, #352]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009dc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009dc8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009dca:	e019      	b.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	3304      	adds	r3, #4
 8009dd0:	2100      	movs	r1, #0
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	f001 f8f2 	bl	800afbc <RCCEx_PLL2_Config>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8009ddc:	e010      	b.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	3324      	adds	r3, #36	; 0x24
 8009de2:	2100      	movs	r1, #0
 8009de4:	4618      	mov	r0, r3
 8009de6:	f001 f99b 	bl	800b120 <RCCEx_PLL3_Config>
 8009dea:	4603      	mov	r3, r0
 8009dec:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009dee:	e007      	b.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8009df0:	2301      	movs	r3, #1
 8009df2:	75fb      	strb	r3, [r7, #23]
      break;
 8009df4:	e004      	b.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8009df6:	bf00      	nop
 8009df8:	e002      	b.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8009dfa:	bf00      	nop
 8009dfc:	e000      	b.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8009dfe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009e00:	7dfb      	ldrb	r3, [r7, #23]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d10a      	bne.n	8009e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8009e06:	4b47      	ldr	r3, [pc, #284]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009e08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e0a:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009e14:	4943      	ldr	r1, [pc, #268]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009e16:	4313      	orrs	r3, r2
 8009e18:	658b      	str	r3, [r1, #88]	; 0x58
 8009e1a:	e001      	b.n	8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e1c:	7dfb      	ldrb	r3, [r7, #23]
 8009e1e:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d051      	beq.n	8009ed0 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8009e32:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8009e36:	d036      	beq.n	8009ea6 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8009e38:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8009e3c:	d830      	bhi.n	8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8009e3e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009e42:	d032      	beq.n	8009eaa <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8009e44:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009e48:	d82a      	bhi.n	8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8009e4a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009e4e:	d02e      	beq.n	8009eae <HAL_RCCEx_PeriphCLKConfig+0x262>
 8009e50:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009e54:	d824      	bhi.n	8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8009e56:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009e5a:	d018      	beq.n	8009e8e <HAL_RCCEx_PeriphCLKConfig+0x242>
 8009e5c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009e60:	d81e      	bhi.n	8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d003      	beq.n	8009e6e <HAL_RCCEx_PeriphCLKConfig+0x222>
 8009e66:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009e6a:	d007      	beq.n	8009e7c <HAL_RCCEx_PeriphCLKConfig+0x230>
 8009e6c:	e018      	b.n	8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e6e:	4b2d      	ldr	r3, [pc, #180]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e72:	4a2c      	ldr	r2, [pc, #176]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009e74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009e78:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009e7a:	e019      	b.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	3304      	adds	r3, #4
 8009e80:	2100      	movs	r1, #0
 8009e82:	4618      	mov	r0, r3
 8009e84:	f001 f89a 	bl	800afbc <RCCEx_PLL2_Config>
 8009e88:	4603      	mov	r3, r0
 8009e8a:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8009e8c:	e010      	b.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	3324      	adds	r3, #36	; 0x24
 8009e92:	2100      	movs	r1, #0
 8009e94:	4618      	mov	r0, r3
 8009e96:	f001 f943 	bl	800b120 <RCCEx_PLL3_Config>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009e9e:	e007      	b.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8009ea0:	2301      	movs	r3, #1
 8009ea2:	75fb      	strb	r3, [r7, #23]
      break;
 8009ea4:	e004      	b.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8009ea6:	bf00      	nop
 8009ea8:	e002      	b.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8009eaa:	bf00      	nop
 8009eac:	e000      	b.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8009eae:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009eb0:	7dfb      	ldrb	r3, [r7, #23]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d10a      	bne.n	8009ecc <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009eb6:	4b1b      	ldr	r3, [pc, #108]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009eba:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8009ec4:	4917      	ldr	r1, [pc, #92]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009ec6:	4313      	orrs	r3, r2
 8009ec8:	658b      	str	r3, [r1, #88]	; 0x58
 8009eca:	e001      	b.n	8009ed0 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ecc:	7dfb      	ldrb	r3, [r7, #23]
 8009ece:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d035      	beq.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ee0:	2b30      	cmp	r3, #48	; 0x30
 8009ee2:	d01c      	beq.n	8009f1e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009ee4:	2b30      	cmp	r3, #48	; 0x30
 8009ee6:	d817      	bhi.n	8009f18 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8009ee8:	2b20      	cmp	r3, #32
 8009eea:	d00c      	beq.n	8009f06 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8009eec:	2b20      	cmp	r3, #32
 8009eee:	d813      	bhi.n	8009f18 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d019      	beq.n	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8009ef4:	2b10      	cmp	r3, #16
 8009ef6:	d10f      	bne.n	8009f18 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009ef8:	4b0a      	ldr	r3, [pc, #40]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009efc:	4a09      	ldr	r2, [pc, #36]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009efe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009f02:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8009f04:	e011      	b.n	8009f2a <HAL_RCCEx_PeriphCLKConfig+0x2de>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	3304      	adds	r3, #4
 8009f0a:	2102      	movs	r1, #2
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	f001 f855 	bl	800afbc <RCCEx_PLL2_Config>
 8009f12:	4603      	mov	r3, r0
 8009f14:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8009f16:	e008      	b.n	8009f2a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8009f18:	2301      	movs	r3, #1
 8009f1a:	75fb      	strb	r3, [r7, #23]
      break;
 8009f1c:	e005      	b.n	8009f2a <HAL_RCCEx_PeriphCLKConfig+0x2de>
      break;
 8009f1e:	bf00      	nop
 8009f20:	e003      	b.n	8009f2a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8009f22:	bf00      	nop
 8009f24:	58024400 	.word	0x58024400
      break;
 8009f28:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009f2a:	7dfb      	ldrb	r3, [r7, #23]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d109      	bne.n	8009f44 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8009f30:	4ba3      	ldr	r3, [pc, #652]	; (800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009f32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f34:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009f3c:	49a0      	ldr	r1, [pc, #640]	; (800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009f3e:	4313      	orrs	r3, r2
 8009f40:	64cb      	str	r3, [r1, #76]	; 0x4c
 8009f42:	e001      	b.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f44:	7dfb      	ldrb	r3, [r7, #23]
 8009f46:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d047      	beq.n	8009fe4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f58:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009f5c:	d030      	beq.n	8009fc0 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8009f5e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009f62:	d82a      	bhi.n	8009fba <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8009f64:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009f68:	d02c      	beq.n	8009fc4 <HAL_RCCEx_PeriphCLKConfig+0x378>
 8009f6a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009f6e:	d824      	bhi.n	8009fba <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8009f70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009f74:	d018      	beq.n	8009fa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8009f76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009f7a:	d81e      	bhi.n	8009fba <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d003      	beq.n	8009f88 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8009f80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f84:	d007      	beq.n	8009f96 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009f86:	e018      	b.n	8009fba <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009f88:	4b8d      	ldr	r3, [pc, #564]	; (800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f8c:	4a8c      	ldr	r2, [pc, #560]	; (800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009f8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009f92:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8009f94:	e017      	b.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	3304      	adds	r3, #4
 8009f9a:	2100      	movs	r1, #0
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	f001 f80d 	bl	800afbc <RCCEx_PLL2_Config>
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8009fa6:	e00e      	b.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	3324      	adds	r3, #36	; 0x24
 8009fac:	2100      	movs	r1, #0
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f001 f8b6 	bl	800b120 <RCCEx_PLL3_Config>
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8009fb8:	e005      	b.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009fba:	2301      	movs	r3, #1
 8009fbc:	75fb      	strb	r3, [r7, #23]
      break;
 8009fbe:	e002      	b.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8009fc0:	bf00      	nop
 8009fc2:	e000      	b.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8009fc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009fc6:	7dfb      	ldrb	r3, [r7, #23]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d109      	bne.n	8009fe0 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009fcc:	4b7c      	ldr	r3, [pc, #496]	; (800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009fce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009fd0:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fd8:	4979      	ldr	r1, [pc, #484]	; (800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009fda:	4313      	orrs	r3, r2
 8009fdc:	650b      	str	r3, [r1, #80]	; 0x50
 8009fde:	e001      	b.n	8009fe4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fe0:	7dfb      	ldrb	r3, [r7, #23]
 8009fe2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d049      	beq.n	800a084 <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ff4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009ff8:	d02e      	beq.n	800a058 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8009ffa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009ffe:	d828      	bhi.n	800a052 <HAL_RCCEx_PeriphCLKConfig+0x406>
 800a000:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a004:	d02a      	beq.n	800a05c <HAL_RCCEx_PeriphCLKConfig+0x410>
 800a006:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a00a:	d822      	bhi.n	800a052 <HAL_RCCEx_PeriphCLKConfig+0x406>
 800a00c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a010:	d026      	beq.n	800a060 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800a012:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a016:	d81c      	bhi.n	800a052 <HAL_RCCEx_PeriphCLKConfig+0x406>
 800a018:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a01c:	d010      	beq.n	800a040 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 800a01e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a022:	d816      	bhi.n	800a052 <HAL_RCCEx_PeriphCLKConfig+0x406>
 800a024:	2b00      	cmp	r3, #0
 800a026:	d01d      	beq.n	800a064 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800a028:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a02c:	d111      	bne.n	800a052 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	3304      	adds	r3, #4
 800a032:	2101      	movs	r1, #1
 800a034:	4618      	mov	r0, r3
 800a036:	f000 ffc1 	bl	800afbc <RCCEx_PLL2_Config>
 800a03a:	4603      	mov	r3, r0
 800a03c:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800a03e:	e012      	b.n	800a066 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	3324      	adds	r3, #36	; 0x24
 800a044:	2101      	movs	r1, #1
 800a046:	4618      	mov	r0, r3
 800a048:	f001 f86a 	bl	800b120 <RCCEx_PLL3_Config>
 800a04c:	4603      	mov	r3, r0
 800a04e:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800a050:	e009      	b.n	800a066 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a052:	2301      	movs	r3, #1
 800a054:	75fb      	strb	r3, [r7, #23]
      break;
 800a056:	e006      	b.n	800a066 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800a058:	bf00      	nop
 800a05a:	e004      	b.n	800a066 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800a05c:	bf00      	nop
 800a05e:	e002      	b.n	800a066 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800a060:	bf00      	nop
 800a062:	e000      	b.n	800a066 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800a064:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a066:	7dfb      	ldrb	r3, [r7, #23]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d109      	bne.n	800a080 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800a06c:	4b54      	ldr	r3, [pc, #336]	; (800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800a06e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a070:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a078:	4951      	ldr	r1, [pc, #324]	; (800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800a07a:	4313      	orrs	r3, r2
 800a07c:	650b      	str	r3, [r1, #80]	; 0x50
 800a07e:	e001      	b.n	800a084 <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a080:	7dfb      	ldrb	r3, [r7, #23]
 800a082:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d04b      	beq.n	800a128 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800a096:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a09a:	d02e      	beq.n	800a0fa <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800a09c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a0a0:	d828      	bhi.n	800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800a0a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a0a6:	d02a      	beq.n	800a0fe <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 800a0a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a0ac:	d822      	bhi.n	800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800a0ae:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a0b2:	d026      	beq.n	800a102 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 800a0b4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a0b8:	d81c      	bhi.n	800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800a0ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a0be:	d010      	beq.n	800a0e2 <HAL_RCCEx_PeriphCLKConfig+0x496>
 800a0c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a0c4:	d816      	bhi.n	800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d01d      	beq.n	800a106 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 800a0ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a0ce:	d111      	bne.n	800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	3304      	adds	r3, #4
 800a0d4:	2101      	movs	r1, #1
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f000 ff70 	bl	800afbc <RCCEx_PLL2_Config>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800a0e0:	e012      	b.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	3324      	adds	r3, #36	; 0x24
 800a0e6:	2101      	movs	r1, #1
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	f001 f819 	bl	800b120 <RCCEx_PLL3_Config>
 800a0ee:	4603      	mov	r3, r0
 800a0f0:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800a0f2:	e009      	b.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800a0f4:	2301      	movs	r3, #1
 800a0f6:	75fb      	strb	r3, [r7, #23]
      break;
 800a0f8:	e006      	b.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800a0fa:	bf00      	nop
 800a0fc:	e004      	b.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800a0fe:	bf00      	nop
 800a100:	e002      	b.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800a102:	bf00      	nop
 800a104:	e000      	b.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800a106:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a108:	7dfb      	ldrb	r3, [r7, #23]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d10a      	bne.n	800a124 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800a10e:	4b2c      	ldr	r3, [pc, #176]	; (800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800a110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a112:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800a11c:	4928      	ldr	r1, [pc, #160]	; (800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800a11e:	4313      	orrs	r3, r2
 800a120:	658b      	str	r3, [r1, #88]	; 0x58
 800a122:	e001      	b.n	800a128 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a124:	7dfb      	ldrb	r3, [r7, #23]
 800a126:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a130:	2b00      	cmp	r3, #0
 800a132:	d02f      	beq.n	800a194 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a138:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a13c:	d00e      	beq.n	800a15c <HAL_RCCEx_PeriphCLKConfig+0x510>
 800a13e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a142:	d814      	bhi.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x522>
 800a144:	2b00      	cmp	r3, #0
 800a146:	d015      	beq.n	800a174 <HAL_RCCEx_PeriphCLKConfig+0x528>
 800a148:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a14c:	d10f      	bne.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a14e:	4b1c      	ldr	r3, [pc, #112]	; (800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800a150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a152:	4a1b      	ldr	r2, [pc, #108]	; (800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800a154:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a158:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800a15a:	e00c      	b.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	3304      	adds	r3, #4
 800a160:	2101      	movs	r1, #1
 800a162:	4618      	mov	r0, r3
 800a164:	f000 ff2a 	bl	800afbc <RCCEx_PLL2_Config>
 800a168:	4603      	mov	r3, r0
 800a16a:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800a16c:	e003      	b.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a16e:	2301      	movs	r3, #1
 800a170:	75fb      	strb	r3, [r7, #23]
      break;
 800a172:	e000      	b.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 800a174:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a176:	7dfb      	ldrb	r3, [r7, #23]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d109      	bne.n	800a190 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a17c:	4b10      	ldr	r3, [pc, #64]	; (800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800a17e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a180:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a188:	490d      	ldr	r1, [pc, #52]	; (800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800a18a:	4313      	orrs	r3, r2
 800a18c:	650b      	str	r3, [r1, #80]	; 0x50
 800a18e:	e001      	b.n	800a194 <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a190:	7dfb      	ldrb	r3, [r7, #23]
 800a192:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d034      	beq.n	800a20a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1a4:	2b03      	cmp	r3, #3
 800a1a6:	d81d      	bhi.n	800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x598>
 800a1a8:	a201      	add	r2, pc, #4	; (adr r2, 800a1b0 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 800a1aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ae:	bf00      	nop
 800a1b0:	0800a1eb 	.word	0x0800a1eb
 800a1b4:	0800a1c5 	.word	0x0800a1c5
 800a1b8:	0800a1d3 	.word	0x0800a1d3
 800a1bc:	0800a1eb 	.word	0x0800a1eb
 800a1c0:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a1c4:	4bb1      	ldr	r3, [pc, #708]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a1c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1c8:	4ab0      	ldr	r2, [pc, #704]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a1ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a1ce:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800a1d0:	e00c      	b.n	800a1ec <HAL_RCCEx_PeriphCLKConfig+0x5a0>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	3304      	adds	r3, #4
 800a1d6:	2102      	movs	r1, #2
 800a1d8:	4618      	mov	r0, r3
 800a1da:	f000 feef 	bl	800afbc <RCCEx_PLL2_Config>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800a1e2:	e003      	b.n	800a1ec <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	75fb      	strb	r3, [r7, #23]
      break;
 800a1e8:	e000      	b.n	800a1ec <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      break;
 800a1ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a1ec:	7dfb      	ldrb	r3, [r7, #23]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d109      	bne.n	800a206 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800a1f2:	4ba6      	ldr	r3, [pc, #664]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a1f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a1f6:	f023 0203 	bic.w	r2, r3, #3
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1fe:	49a3      	ldr	r1, [pc, #652]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a200:	4313      	orrs	r3, r2
 800a202:	64cb      	str	r3, [r1, #76]	; 0x4c
 800a204:	e001      	b.n	800a20a <HAL_RCCEx_PeriphCLKConfig+0x5be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a206:	7dfb      	ldrb	r3, [r7, #23]
 800a208:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a212:	2b00      	cmp	r3, #0
 800a214:	f000 8086 	beq.w	800a324 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a218:	4b9d      	ldr	r3, [pc, #628]	; (800a490 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	4a9c      	ldr	r2, [pc, #624]	; (800a490 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 800a21e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a222:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a224:	f7fb fc86 	bl	8005b34 <HAL_GetTick>
 800a228:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a22a:	e009      	b.n	800a240 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a22c:	f7fb fc82 	bl	8005b34 <HAL_GetTick>
 800a230:	4602      	mov	r2, r0
 800a232:	693b      	ldr	r3, [r7, #16]
 800a234:	1ad3      	subs	r3, r2, r3
 800a236:	2b64      	cmp	r3, #100	; 0x64
 800a238:	d902      	bls.n	800a240 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      {
        ret = HAL_TIMEOUT;
 800a23a:	2303      	movs	r3, #3
 800a23c:	75fb      	strb	r3, [r7, #23]
        break;
 800a23e:	e005      	b.n	800a24c <HAL_RCCEx_PeriphCLKConfig+0x600>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a240:	4b93      	ldr	r3, [pc, #588]	; (800a490 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d0ef      	beq.n	800a22c <HAL_RCCEx_PeriphCLKConfig+0x5e0>
      }
    }

    if(ret == HAL_OK)
 800a24c:	7dfb      	ldrb	r3, [r7, #23]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d166      	bne.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800a252:	4b8e      	ldr	r3, [pc, #568]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a254:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800a25c:	4053      	eors	r3, r2
 800a25e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a262:	2b00      	cmp	r3, #0
 800a264:	d013      	beq.n	800a28e <HAL_RCCEx_PeriphCLKConfig+0x642>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a266:	4b89      	ldr	r3, [pc, #548]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a26a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a26e:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a270:	4b86      	ldr	r3, [pc, #536]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a274:	4a85      	ldr	r2, [pc, #532]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a276:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a27a:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a27c:	4b83      	ldr	r3, [pc, #524]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a27e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a280:	4a82      	ldr	r2, [pc, #520]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a282:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a286:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800a288:	4a80      	ldr	r2, [pc, #512]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800a294:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a298:	d115      	bne.n	800a2c6 <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a29a:	f7fb fc4b 	bl	8005b34 <HAL_GetTick>
 800a29e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a2a0:	e00b      	b.n	800a2ba <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2a2:	f7fb fc47 	bl	8005b34 <HAL_GetTick>
 800a2a6:	4602      	mov	r2, r0
 800a2a8:	693b      	ldr	r3, [r7, #16]
 800a2aa:	1ad3      	subs	r3, r2, r3
 800a2ac:	f241 3288 	movw	r2, #5000	; 0x1388
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d902      	bls.n	800a2ba <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 800a2b4:	2303      	movs	r3, #3
 800a2b6:	75fb      	strb	r3, [r7, #23]
            break;
 800a2b8:	e005      	b.n	800a2c6 <HAL_RCCEx_PeriphCLKConfig+0x67a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a2ba:	4b74      	ldr	r3, [pc, #464]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a2bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2be:	f003 0302 	and.w	r3, r3, #2
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d0ed      	beq.n	800a2a2 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if(ret == HAL_OK)
 800a2c6:	7dfb      	ldrb	r3, [r7, #23]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d126      	bne.n	800a31a <HAL_RCCEx_PeriphCLKConfig+0x6ce>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800a2d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a2d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a2da:	d10d      	bne.n	800a2f8 <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 800a2dc:	4b6b      	ldr	r3, [pc, #428]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a2de:	691b      	ldr	r3, [r3, #16]
 800a2e0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800a2ea:	0919      	lsrs	r1, r3, #4
 800a2ec:	4b69      	ldr	r3, [pc, #420]	; (800a494 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800a2ee:	400b      	ands	r3, r1
 800a2f0:	4966      	ldr	r1, [pc, #408]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a2f2:	4313      	orrs	r3, r2
 800a2f4:	610b      	str	r3, [r1, #16]
 800a2f6:	e005      	b.n	800a304 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 800a2f8:	4b64      	ldr	r3, [pc, #400]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a2fa:	691b      	ldr	r3, [r3, #16]
 800a2fc:	4a63      	ldr	r2, [pc, #396]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a2fe:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800a302:	6113      	str	r3, [r2, #16]
 800a304:	4b61      	ldr	r3, [pc, #388]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a306:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800a30e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a312:	495e      	ldr	r1, [pc, #376]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a314:	4313      	orrs	r3, r2
 800a316:	670b      	str	r3, [r1, #112]	; 0x70
 800a318:	e004      	b.n	800a324 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a31a:	7dfb      	ldrb	r3, [r7, #23]
 800a31c:	75bb      	strb	r3, [r7, #22]
 800a31e:	e001      	b.n	800a324 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a320:	7dfb      	ldrb	r3, [r7, #23]
 800a322:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f003 0301 	and.w	r3, r3, #1
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d07e      	beq.n	800a42e <HAL_RCCEx_PeriphCLKConfig+0x7e2>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a334:	2b28      	cmp	r3, #40	; 0x28
 800a336:	d867      	bhi.n	800a408 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 800a338:	a201      	add	r2, pc, #4	; (adr r2, 800a340 <HAL_RCCEx_PeriphCLKConfig+0x6f4>)
 800a33a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a33e:	bf00      	nop
 800a340:	0800a40f 	.word	0x0800a40f
 800a344:	0800a409 	.word	0x0800a409
 800a348:	0800a409 	.word	0x0800a409
 800a34c:	0800a409 	.word	0x0800a409
 800a350:	0800a409 	.word	0x0800a409
 800a354:	0800a409 	.word	0x0800a409
 800a358:	0800a409 	.word	0x0800a409
 800a35c:	0800a409 	.word	0x0800a409
 800a360:	0800a3e5 	.word	0x0800a3e5
 800a364:	0800a409 	.word	0x0800a409
 800a368:	0800a409 	.word	0x0800a409
 800a36c:	0800a409 	.word	0x0800a409
 800a370:	0800a409 	.word	0x0800a409
 800a374:	0800a409 	.word	0x0800a409
 800a378:	0800a409 	.word	0x0800a409
 800a37c:	0800a409 	.word	0x0800a409
 800a380:	0800a3f7 	.word	0x0800a3f7
 800a384:	0800a409 	.word	0x0800a409
 800a388:	0800a409 	.word	0x0800a409
 800a38c:	0800a409 	.word	0x0800a409
 800a390:	0800a409 	.word	0x0800a409
 800a394:	0800a409 	.word	0x0800a409
 800a398:	0800a409 	.word	0x0800a409
 800a39c:	0800a409 	.word	0x0800a409
 800a3a0:	0800a40f 	.word	0x0800a40f
 800a3a4:	0800a409 	.word	0x0800a409
 800a3a8:	0800a409 	.word	0x0800a409
 800a3ac:	0800a409 	.word	0x0800a409
 800a3b0:	0800a409 	.word	0x0800a409
 800a3b4:	0800a409 	.word	0x0800a409
 800a3b8:	0800a409 	.word	0x0800a409
 800a3bc:	0800a409 	.word	0x0800a409
 800a3c0:	0800a40f 	.word	0x0800a40f
 800a3c4:	0800a409 	.word	0x0800a409
 800a3c8:	0800a409 	.word	0x0800a409
 800a3cc:	0800a409 	.word	0x0800a409
 800a3d0:	0800a409 	.word	0x0800a409
 800a3d4:	0800a409 	.word	0x0800a409
 800a3d8:	0800a409 	.word	0x0800a409
 800a3dc:	0800a409 	.word	0x0800a409
 800a3e0:	0800a40f 	.word	0x0800a40f
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	3304      	adds	r3, #4
 800a3e8:	2101      	movs	r1, #1
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	f000 fde6 	bl	800afbc <RCCEx_PLL2_Config>
 800a3f0:	4603      	mov	r3, r0
 800a3f2:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800a3f4:	e00c      	b.n	800a410 <HAL_RCCEx_PeriphCLKConfig+0x7c4>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	3324      	adds	r3, #36	; 0x24
 800a3fa:	2101      	movs	r1, #1
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	f000 fe8f 	bl	800b120 <RCCEx_PLL3_Config>
 800a402:	4603      	mov	r3, r0
 800a404:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800a406:	e003      	b.n	800a410 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a408:	2301      	movs	r3, #1
 800a40a:	75fb      	strb	r3, [r7, #23]
      break;
 800a40c:	e000      	b.n	800a410 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      break;
 800a40e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a410:	7dfb      	ldrb	r3, [r7, #23]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d109      	bne.n	800a42a <HAL_RCCEx_PeriphCLKConfig+0x7de>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800a416:	4b1d      	ldr	r3, [pc, #116]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a41a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a422:	491a      	ldr	r1, [pc, #104]	; (800a48c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a424:	4313      	orrs	r3, r2
 800a426:	654b      	str	r3, [r1, #84]	; 0x54
 800a428:	e001      	b.n	800a42e <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a42a:	7dfb      	ldrb	r3, [r7, #23]
 800a42c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	f003 0302 	and.w	r3, r3, #2
 800a436:	2b00      	cmp	r3, #0
 800a438:	d03e      	beq.n	800a4b8 <HAL_RCCEx_PeriphCLKConfig+0x86c>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a43e:	2b05      	cmp	r3, #5
 800a440:	d820      	bhi.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0x838>
 800a442:	a201      	add	r2, pc, #4	; (adr r2, 800a448 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
 800a444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a448:	0800a499 	.word	0x0800a499
 800a44c:	0800a461 	.word	0x0800a461
 800a450:	0800a473 	.word	0x0800a473
 800a454:	0800a499 	.word	0x0800a499
 800a458:	0800a499 	.word	0x0800a499
 800a45c:	0800a499 	.word	0x0800a499
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	3304      	adds	r3, #4
 800a464:	2101      	movs	r1, #1
 800a466:	4618      	mov	r0, r3
 800a468:	f000 fda8 	bl	800afbc <RCCEx_PLL2_Config>
 800a46c:	4603      	mov	r3, r0
 800a46e:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800a470:	e013      	b.n	800a49a <HAL_RCCEx_PeriphCLKConfig+0x84e>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	3324      	adds	r3, #36	; 0x24
 800a476:	2101      	movs	r1, #1
 800a478:	4618      	mov	r0, r3
 800a47a:	f000 fe51 	bl	800b120 <RCCEx_PLL3_Config>
 800a47e:	4603      	mov	r3, r0
 800a480:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800a482:	e00a      	b.n	800a49a <HAL_RCCEx_PeriphCLKConfig+0x84e>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a484:	2301      	movs	r3, #1
 800a486:	75fb      	strb	r3, [r7, #23]
      break;
 800a488:	e007      	b.n	800a49a <HAL_RCCEx_PeriphCLKConfig+0x84e>
 800a48a:	bf00      	nop
 800a48c:	58024400 	.word	0x58024400
 800a490:	58024800 	.word	0x58024800
 800a494:	00ffffcf 	.word	0x00ffffcf
      break;
 800a498:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a49a:	7dfb      	ldrb	r3, [r7, #23]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d109      	bne.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0x868>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a4a0:	4b9f      	ldr	r3, [pc, #636]	; (800a720 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a4a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4a4:	f023 0207 	bic.w	r2, r3, #7
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4ac:	499c      	ldr	r1, [pc, #624]	; (800a720 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a4ae:	4313      	orrs	r3, r2
 800a4b0:	654b      	str	r3, [r1, #84]	; 0x54
 800a4b2:	e001      	b.n	800a4b8 <HAL_RCCEx_PeriphCLKConfig+0x86c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4b4:	7dfb      	ldrb	r3, [r7, #23]
 800a4b6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f003 0304 	and.w	r3, r3, #4
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d039      	beq.n	800a538 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a4ca:	2b05      	cmp	r3, #5
 800a4cc:	d820      	bhi.n	800a510 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
 800a4ce:	a201      	add	r2, pc, #4	; (adr r2, 800a4d4 <HAL_RCCEx_PeriphCLKConfig+0x888>)
 800a4d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4d4:	0800a517 	.word	0x0800a517
 800a4d8:	0800a4ed 	.word	0x0800a4ed
 800a4dc:	0800a4ff 	.word	0x0800a4ff
 800a4e0:	0800a517 	.word	0x0800a517
 800a4e4:	0800a517 	.word	0x0800a517
 800a4e8:	0800a517 	.word	0x0800a517
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	3304      	adds	r3, #4
 800a4f0:	2101      	movs	r1, #1
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f000 fd62 	bl	800afbc <RCCEx_PLL2_Config>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800a4fc:	e00c      	b.n	800a518 <HAL_RCCEx_PeriphCLKConfig+0x8cc>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	3324      	adds	r3, #36	; 0x24
 800a502:	2101      	movs	r1, #1
 800a504:	4618      	mov	r0, r3
 800a506:	f000 fe0b 	bl	800b120 <RCCEx_PLL3_Config>
 800a50a:	4603      	mov	r3, r0
 800a50c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800a50e:	e003      	b.n	800a518 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a510:	2301      	movs	r3, #1
 800a512:	75fb      	strb	r3, [r7, #23]
      break;
 800a514:	e000      	b.n	800a518 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      break;
 800a516:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a518:	7dfb      	ldrb	r3, [r7, #23]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d10a      	bne.n	800a534 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a51e:	4b80      	ldr	r3, [pc, #512]	; (800a720 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a522:	f023 0207 	bic.w	r2, r3, #7
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a52c:	497c      	ldr	r1, [pc, #496]	; (800a720 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a52e:	4313      	orrs	r3, r2
 800a530:	658b      	str	r3, [r1, #88]	; 0x58
 800a532:	e001      	b.n	800a538 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a534:	7dfb      	ldrb	r3, [r7, #23]
 800a536:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	f003 0320 	and.w	r3, r3, #32
 800a540:	2b00      	cmp	r3, #0
 800a542:	d04b      	beq.n	800a5dc <HAL_RCCEx_PeriphCLKConfig+0x990>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a54a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a54e:	d02e      	beq.n	800a5ae <HAL_RCCEx_PeriphCLKConfig+0x962>
 800a550:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a554:	d828      	bhi.n	800a5a8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 800a556:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a55a:	d02a      	beq.n	800a5b2 <HAL_RCCEx_PeriphCLKConfig+0x966>
 800a55c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a560:	d822      	bhi.n	800a5a8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 800a562:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a566:	d026      	beq.n	800a5b6 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 800a568:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a56c:	d81c      	bhi.n	800a5a8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 800a56e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a572:	d010      	beq.n	800a596 <HAL_RCCEx_PeriphCLKConfig+0x94a>
 800a574:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a578:	d816      	bhi.n	800a5a8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d01d      	beq.n	800a5ba <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800a57e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a582:	d111      	bne.n	800a5a8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	3304      	adds	r3, #4
 800a588:	2100      	movs	r1, #0
 800a58a:	4618      	mov	r0, r3
 800a58c:	f000 fd16 	bl	800afbc <RCCEx_PLL2_Config>
 800a590:	4603      	mov	r3, r0
 800a592:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800a594:	e012      	b.n	800a5bc <HAL_RCCEx_PeriphCLKConfig+0x970>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	3324      	adds	r3, #36	; 0x24
 800a59a:	2102      	movs	r1, #2
 800a59c:	4618      	mov	r0, r3
 800a59e:	f000 fdbf 	bl	800b120 <RCCEx_PLL3_Config>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800a5a6:	e009      	b.n	800a5bc <HAL_RCCEx_PeriphCLKConfig+0x970>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	75fb      	strb	r3, [r7, #23]
      break;
 800a5ac:	e006      	b.n	800a5bc <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 800a5ae:	bf00      	nop
 800a5b0:	e004      	b.n	800a5bc <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 800a5b2:	bf00      	nop
 800a5b4:	e002      	b.n	800a5bc <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 800a5b6:	bf00      	nop
 800a5b8:	e000      	b.n	800a5bc <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 800a5ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a5bc:	7dfb      	ldrb	r3, [r7, #23]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d10a      	bne.n	800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a5c2:	4b57      	ldr	r3, [pc, #348]	; (800a720 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a5c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5c6:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5d0:	4953      	ldr	r1, [pc, #332]	; (800a720 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a5d2:	4313      	orrs	r3, r2
 800a5d4:	654b      	str	r3, [r1, #84]	; 0x54
 800a5d6:	e001      	b.n	800a5dc <HAL_RCCEx_PeriphCLKConfig+0x990>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5d8:	7dfb      	ldrb	r3, [r7, #23]
 800a5da:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d04b      	beq.n	800a680 <HAL_RCCEx_PeriphCLKConfig+0xa34>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a5ee:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800a5f2:	d02e      	beq.n	800a652 <HAL_RCCEx_PeriphCLKConfig+0xa06>
 800a5f4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800a5f8:	d828      	bhi.n	800a64c <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800a5fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a5fe:	d02a      	beq.n	800a656 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 800a600:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a604:	d822      	bhi.n	800a64c <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800a606:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a60a:	d026      	beq.n	800a65a <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 800a60c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a610:	d81c      	bhi.n	800a64c <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800a612:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a616:	d010      	beq.n	800a63a <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 800a618:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a61c:	d816      	bhi.n	800a64c <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d01d      	beq.n	800a65e <HAL_RCCEx_PeriphCLKConfig+0xa12>
 800a622:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a626:	d111      	bne.n	800a64c <HAL_RCCEx_PeriphCLKConfig+0xa00>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	3304      	adds	r3, #4
 800a62c:	2100      	movs	r1, #0
 800a62e:	4618      	mov	r0, r3
 800a630:	f000 fcc4 	bl	800afbc <RCCEx_PLL2_Config>
 800a634:	4603      	mov	r3, r0
 800a636:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800a638:	e012      	b.n	800a660 <HAL_RCCEx_PeriphCLKConfig+0xa14>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	3324      	adds	r3, #36	; 0x24
 800a63e:	2102      	movs	r1, #2
 800a640:	4618      	mov	r0, r3
 800a642:	f000 fd6d 	bl	800b120 <RCCEx_PLL3_Config>
 800a646:	4603      	mov	r3, r0
 800a648:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800a64a:	e009      	b.n	800a660 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a64c:	2301      	movs	r3, #1
 800a64e:	75fb      	strb	r3, [r7, #23]
      break;
 800a650:	e006      	b.n	800a660 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 800a652:	bf00      	nop
 800a654:	e004      	b.n	800a660 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 800a656:	bf00      	nop
 800a658:	e002      	b.n	800a660 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 800a65a:	bf00      	nop
 800a65c:	e000      	b.n	800a660 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 800a65e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a660:	7dfb      	ldrb	r3, [r7, #23]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d10a      	bne.n	800a67c <HAL_RCCEx_PeriphCLKConfig+0xa30>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a666:	4b2e      	ldr	r3, [pc, #184]	; (800a720 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a66a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a674:	492a      	ldr	r1, [pc, #168]	; (800a720 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a676:	4313      	orrs	r3, r2
 800a678:	658b      	str	r3, [r1, #88]	; 0x58
 800a67a:	e001      	b.n	800a680 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a67c:	7dfb      	ldrb	r3, [r7, #23]
 800a67e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d04d      	beq.n	800a728 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a692:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800a696:	d02e      	beq.n	800a6f6 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 800a698:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800a69c:	d828      	bhi.n	800a6f0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800a69e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a6a2:	d02a      	beq.n	800a6fa <HAL_RCCEx_PeriphCLKConfig+0xaae>
 800a6a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a6a8:	d822      	bhi.n	800a6f0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800a6aa:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800a6ae:	d026      	beq.n	800a6fe <HAL_RCCEx_PeriphCLKConfig+0xab2>
 800a6b0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800a6b4:	d81c      	bhi.n	800a6f0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800a6b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a6ba:	d010      	beq.n	800a6de <HAL_RCCEx_PeriphCLKConfig+0xa92>
 800a6bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a6c0:	d816      	bhi.n	800a6f0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d01d      	beq.n	800a702 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 800a6c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a6ca:	d111      	bne.n	800a6f0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	3304      	adds	r3, #4
 800a6d0:	2100      	movs	r1, #0
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	f000 fc72 	bl	800afbc <RCCEx_PLL2_Config>
 800a6d8:	4603      	mov	r3, r0
 800a6da:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800a6dc:	e012      	b.n	800a704 <HAL_RCCEx_PeriphCLKConfig+0xab8>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	3324      	adds	r3, #36	; 0x24
 800a6e2:	2102      	movs	r1, #2
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	f000 fd1b 	bl	800b120 <RCCEx_PLL3_Config>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800a6ee:	e009      	b.n	800a704 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	75fb      	strb	r3, [r7, #23]
      break;
 800a6f4:	e006      	b.n	800a704 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800a6f6:	bf00      	nop
 800a6f8:	e004      	b.n	800a704 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800a6fa:	bf00      	nop
 800a6fc:	e002      	b.n	800a704 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800a6fe:	bf00      	nop
 800a700:	e000      	b.n	800a704 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800a702:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a704:	7dfb      	ldrb	r3, [r7, #23]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d10c      	bne.n	800a724 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a70a:	4b05      	ldr	r3, [pc, #20]	; (800a720 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a70c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a70e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a718:	4901      	ldr	r1, [pc, #4]	; (800a720 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a71a:	4313      	orrs	r3, r2
 800a71c:	658b      	str	r3, [r1, #88]	; 0x58
 800a71e:	e003      	b.n	800a728 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800a720:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a724:	7dfb      	ldrb	r3, [r7, #23]
 800a726:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	f003 0308 	and.w	r3, r3, #8
 800a730:	2b00      	cmp	r3, #0
 800a732:	d018      	beq.n	800a766 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a738:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a73c:	d10a      	bne.n	800a754 <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	3324      	adds	r3, #36	; 0x24
 800a742:	2102      	movs	r1, #2
 800a744:	4618      	mov	r0, r3
 800a746:	f000 fceb 	bl	800b120 <RCCEx_PLL3_Config>
 800a74a:	4603      	mov	r3, r0
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d001      	beq.n	800a754 <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 800a750:	2301      	movs	r3, #1
 800a752:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800a754:	4b8a      	ldr	r3, [pc, #552]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a758:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a760:	4987      	ldr	r1, [pc, #540]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a762:	4313      	orrs	r3, r2
 800a764:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f003 0310 	and.w	r3, r3, #16
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d01a      	beq.n	800a7a8 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a778:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a77c:	d10a      	bne.n	800a794 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	3324      	adds	r3, #36	; 0x24
 800a782:	2102      	movs	r1, #2
 800a784:	4618      	mov	r0, r3
 800a786:	f000 fccb 	bl	800b120 <RCCEx_PLL3_Config>
 800a78a:	4603      	mov	r3, r0
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d001      	beq.n	800a794 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 800a790:	2301      	movs	r3, #1
 800a792:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a794:	4b7a      	ldr	r3, [pc, #488]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a796:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a798:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a7a2:	4977      	ldr	r1, [pc, #476]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a7a4:	4313      	orrs	r3, r2
 800a7a6:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d034      	beq.n	800a81e <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a7ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a7be:	d01d      	beq.n	800a7fc <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 800a7c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a7c4:	d817      	bhi.n	800a7f6 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d003      	beq.n	800a7d2 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 800a7ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a7ce:	d009      	beq.n	800a7e4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a7d0:	e011      	b.n	800a7f6 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	3304      	adds	r3, #4
 800a7d6:	2100      	movs	r1, #0
 800a7d8:	4618      	mov	r0, r3
 800a7da:	f000 fbef 	bl	800afbc <RCCEx_PLL2_Config>
 800a7de:	4603      	mov	r3, r0
 800a7e0:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800a7e2:	e00c      	b.n	800a7fe <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	3324      	adds	r3, #36	; 0x24
 800a7e8:	2102      	movs	r1, #2
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f000 fc98 	bl	800b120 <RCCEx_PLL3_Config>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800a7f4:	e003      	b.n	800a7fe <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a7f6:	2301      	movs	r3, #1
 800a7f8:	75fb      	strb	r3, [r7, #23]
      break;
 800a7fa:	e000      	b.n	800a7fe <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 800a7fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a7fe:	7dfb      	ldrb	r3, [r7, #23]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d10a      	bne.n	800a81a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a804:	4b5e      	ldr	r3, [pc, #376]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a806:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a808:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a812:	495b      	ldr	r1, [pc, #364]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a814:	4313      	orrs	r3, r2
 800a816:	658b      	str	r3, [r1, #88]	; 0x58
 800a818:	e001      	b.n	800a81e <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a81a:	7dfb      	ldrb	r3, [r7, #23]
 800a81c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a826:	2b00      	cmp	r3, #0
 800a828:	d033      	beq.n	800a892 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a830:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a834:	d01c      	beq.n	800a870 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800a836:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a83a:	d816      	bhi.n	800a86a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800a83c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a840:	d003      	beq.n	800a84a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800a842:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a846:	d007      	beq.n	800a858 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 800a848:	e00f      	b.n	800a86a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a84a:	4b4d      	ldr	r3, [pc, #308]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a84c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a84e:	4a4c      	ldr	r2, [pc, #304]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a850:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a854:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800a856:	e00c      	b.n	800a872 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	3324      	adds	r3, #36	; 0x24
 800a85c:	2101      	movs	r1, #1
 800a85e:	4618      	mov	r0, r3
 800a860:	f000 fc5e 	bl	800b120 <RCCEx_PLL3_Config>
 800a864:	4603      	mov	r3, r0
 800a866:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800a868:	e003      	b.n	800a872 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a86a:	2301      	movs	r3, #1
 800a86c:	75fb      	strb	r3, [r7, #23]
      break;
 800a86e:	e000      	b.n	800a872 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 800a870:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a872:	7dfb      	ldrb	r3, [r7, #23]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d10a      	bne.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a878:	4b41      	ldr	r3, [pc, #260]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a87a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a87c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a886:	493e      	ldr	r1, [pc, #248]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a888:	4313      	orrs	r3, r2
 800a88a:	654b      	str	r3, [r1, #84]	; 0x54
 800a88c:	e001      	b.n	800a892 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a88e:	7dfb      	ldrb	r3, [r7, #23]
 800a890:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d029      	beq.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0xca6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d003      	beq.n	800a8ae <HAL_RCCEx_PeriphCLKConfig+0xc62>
 800a8a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a8aa:	d007      	beq.n	800a8bc <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800a8ac:	e00f      	b.n	800a8ce <HAL_RCCEx_PeriphCLKConfig+0xc82>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a8ae:	4b34      	ldr	r3, [pc, #208]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a8b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8b2:	4a33      	ldr	r2, [pc, #204]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a8b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a8b8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800a8ba:	e00b      	b.n	800a8d4 <HAL_RCCEx_PeriphCLKConfig+0xc88>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	3304      	adds	r3, #4
 800a8c0:	2102      	movs	r1, #2
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	f000 fb7a 	bl	800afbc <RCCEx_PLL2_Config>
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800a8cc:	e002      	b.n	800a8d4 <HAL_RCCEx_PeriphCLKConfig+0xc88>

    default:
      ret = HAL_ERROR;
 800a8ce:	2301      	movs	r3, #1
 800a8d0:	75fb      	strb	r3, [r7, #23]
      break;
 800a8d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a8d4:	7dfb      	ldrb	r3, [r7, #23]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d109      	bne.n	800a8ee <HAL_RCCEx_PeriphCLKConfig+0xca2>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a8da:	4b29      	ldr	r3, [pc, #164]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a8dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8de:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8e6:	4926      	ldr	r1, [pc, #152]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a8e8:	4313      	orrs	r3, r2
 800a8ea:	64cb      	str	r3, [r1, #76]	; 0x4c
 800a8ec:	e001      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0xca6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8ee:	7dfb      	ldrb	r3, [r7, #23]
 800a8f0:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d00a      	beq.n	800a914 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	3324      	adds	r3, #36	; 0x24
 800a902:	2102      	movs	r1, #2
 800a904:	4618      	mov	r0, r3
 800a906:	f000 fc0b 	bl	800b120 <RCCEx_PLL3_Config>
 800a90a:	4603      	mov	r3, r0
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d001      	beq.n	800a914 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
    {
      status=HAL_ERROR;
 800a910:	2301      	movs	r3, #1
 800a912:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d033      	beq.n	800a988 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a924:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a928:	d017      	beq.n	800a95a <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800a92a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a92e:	d811      	bhi.n	800a954 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800a930:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a934:	d013      	beq.n	800a95e <HAL_RCCEx_PeriphCLKConfig+0xd12>
 800a936:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a93a:	d80b      	bhi.n	800a954 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d010      	beq.n	800a962 <HAL_RCCEx_PeriphCLKConfig+0xd16>
 800a940:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a944:	d106      	bne.n	800a954 <HAL_RCCEx_PeriphCLKConfig+0xd08>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a946:	4b0e      	ldr	r3, [pc, #56]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a94a:	4a0d      	ldr	r2, [pc, #52]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a94c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a950:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800a952:	e007      	b.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a954:	2301      	movs	r3, #1
 800a956:	75fb      	strb	r3, [r7, #23]
      break;
 800a958:	e004      	b.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 800a95a:	bf00      	nop
 800a95c:	e002      	b.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 800a95e:	bf00      	nop
 800a960:	e000      	b.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 800a962:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a964:	7dfb      	ldrb	r3, [r7, #23]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d10c      	bne.n	800a984 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a96a:	4b05      	ldr	r3, [pc, #20]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a96c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a96e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a976:	4902      	ldr	r1, [pc, #8]	; (800a980 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a978:	4313      	orrs	r3, r2
 800a97a:	654b      	str	r3, [r1, #84]	; 0x54
 800a97c:	e004      	b.n	800a988 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
 800a97e:	bf00      	nop
 800a980:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a984:	7dfb      	ldrb	r3, [r7, #23]
 800a986:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a990:	2b00      	cmp	r3, #0
 800a992:	d008      	beq.n	800a9a6 <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a994:	4b29      	ldr	r3, [pc, #164]	; (800aa3c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a996:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a998:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a9a0:	4926      	ldr	r1, [pc, #152]	; (800aa3c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a9a2:	4313      	orrs	r3, r2
 800a9a4:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d008      	beq.n	800a9c4 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a9b2:	4b22      	ldr	r3, [pc, #136]	; (800aa3c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a9b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a9b6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a9be:	491f      	ldr	r1, [pc, #124]	; (800aa3c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a9c0:	4313      	orrs	r3, r2
 800a9c2:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d00d      	beq.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a9d0:	4b1a      	ldr	r3, [pc, #104]	; (800aa3c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a9d2:	691b      	ldr	r3, [r3, #16]
 800a9d4:	4a19      	ldr	r2, [pc, #100]	; (800aa3c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a9d6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a9da:	6113      	str	r3, [r2, #16]
 800a9dc:	4b17      	ldr	r3, [pc, #92]	; (800aa3c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a9de:	691a      	ldr	r2, [r3, #16]
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800a9e6:	4915      	ldr	r1, [pc, #84]	; (800aa3c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a9e8:	4313      	orrs	r3, r2
 800a9ea:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	da08      	bge.n	800aa06 <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a9f4:	4b11      	ldr	r3, [pc, #68]	; (800aa3c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a9f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a9f8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa00:	490e      	ldr	r1, [pc, #56]	; (800aa3c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800aa02:	4313      	orrs	r3, r2
 800aa04:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d009      	beq.n	800aa26 <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800aa12:	4b0a      	ldr	r3, [pc, #40]	; (800aa3c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800aa14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa16:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800aa20:	4906      	ldr	r1, [pc, #24]	; (800aa3c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800aa22:	4313      	orrs	r3, r2
 800aa24:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800aa26:	7dbb      	ldrb	r3, [r7, #22]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d101      	bne.n	800aa30 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	e000      	b.n	800aa32 <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 800aa30:	2301      	movs	r3, #1
}
 800aa32:	4618      	mov	r0, r3
 800aa34:	3718      	adds	r7, #24
 800aa36:	46bd      	mov	sp, r7
 800aa38:	bd80      	pop	{r7, pc}
 800aa3a:	bf00      	nop
 800aa3c:	58024400 	.word	0x58024400

0800aa40 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800aa44:	f7ff f8a6 	bl	8009b94 <HAL_RCC_GetHCLKFreq>
 800aa48:	4602      	mov	r2, r0
 800aa4a:	4b06      	ldr	r3, [pc, #24]	; (800aa64 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800aa4c:	6a1b      	ldr	r3, [r3, #32]
 800aa4e:	091b      	lsrs	r3, r3, #4
 800aa50:	f003 0307 	and.w	r3, r3, #7
 800aa54:	4904      	ldr	r1, [pc, #16]	; (800aa68 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800aa56:	5ccb      	ldrb	r3, [r1, r3]
 800aa58:	f003 031f 	and.w	r3, r3, #31
 800aa5c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800aa60:	4618      	mov	r0, r3
 800aa62:	bd80      	pop	{r7, pc}
 800aa64:	58024400 	.word	0x58024400
 800aa68:	0800f550 	.word	0x0800f550

0800aa6c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800aa6c:	b480      	push	{r7}
 800aa6e:	b089      	sub	sp, #36	; 0x24
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800aa74:	4ba1      	ldr	r3, [pc, #644]	; (800acfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aa76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa78:	f003 0303 	and.w	r3, r3, #3
 800aa7c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800aa7e:	4b9f      	ldr	r3, [pc, #636]	; (800acfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aa80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa82:	0b1b      	lsrs	r3, r3, #12
 800aa84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800aa88:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800aa8a:	4b9c      	ldr	r3, [pc, #624]	; (800acfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aa8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa8e:	091b      	lsrs	r3, r3, #4
 800aa90:	f003 0301 	and.w	r3, r3, #1
 800aa94:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800aa96:	4b99      	ldr	r3, [pc, #612]	; (800acfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aa98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa9a:	08db      	lsrs	r3, r3, #3
 800aa9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aaa0:	693a      	ldr	r2, [r7, #16]
 800aaa2:	fb02 f303 	mul.w	r3, r2, r3
 800aaa6:	ee07 3a90 	vmov	s15, r3
 800aaaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aaae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800aab2:	697b      	ldr	r3, [r7, #20]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	f000 8111 	beq.w	800acdc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800aaba:	69bb      	ldr	r3, [r7, #24]
 800aabc:	2b02      	cmp	r3, #2
 800aabe:	f000 8083 	beq.w	800abc8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800aac2:	69bb      	ldr	r3, [r7, #24]
 800aac4:	2b02      	cmp	r3, #2
 800aac6:	f200 80a1 	bhi.w	800ac0c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800aaca:	69bb      	ldr	r3, [r7, #24]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d003      	beq.n	800aad8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800aad0:	69bb      	ldr	r3, [r7, #24]
 800aad2:	2b01      	cmp	r3, #1
 800aad4:	d056      	beq.n	800ab84 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800aad6:	e099      	b.n	800ac0c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aad8:	4b88      	ldr	r3, [pc, #544]	; (800acfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	f003 0320 	and.w	r3, r3, #32
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d02d      	beq.n	800ab40 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800aae4:	4b85      	ldr	r3, [pc, #532]	; (800acfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	08db      	lsrs	r3, r3, #3
 800aaea:	f003 0303 	and.w	r3, r3, #3
 800aaee:	4a84      	ldr	r2, [pc, #528]	; (800ad00 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800aaf0:	fa22 f303 	lsr.w	r3, r2, r3
 800aaf4:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	ee07 3a90 	vmov	s15, r3
 800aafc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab00:	697b      	ldr	r3, [r7, #20]
 800ab02:	ee07 3a90 	vmov	s15, r3
 800ab06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab0e:	4b7b      	ldr	r3, [pc, #492]	; (800acfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab16:	ee07 3a90 	vmov	s15, r3
 800ab1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab1e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ab22:	eddf 5a78 	vldr	s11, [pc, #480]	; 800ad04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ab26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ab32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab36:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab3a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800ab3e:	e087      	b.n	800ac50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800ab40:	697b      	ldr	r3, [r7, #20]
 800ab42:	ee07 3a90 	vmov	s15, r3
 800ab46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab4a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800ad08 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800ab4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab52:	4b6a      	ldr	r3, [pc, #424]	; (800acfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab5a:	ee07 3a90 	vmov	s15, r3
 800ab5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab62:	ed97 6a03 	vldr	s12, [r7, #12]
 800ab66:	eddf 5a67 	vldr	s11, [pc, #412]	; 800ad04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ab6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ab76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab7e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ab82:	e065      	b.n	800ac50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	ee07 3a90 	vmov	s15, r3
 800ab8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab8e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800ad0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ab92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab96:	4b59      	ldr	r3, [pc, #356]	; (800acfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab9e:	ee07 3a90 	vmov	s15, r3
 800aba2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aba6:	ed97 6a03 	vldr	s12, [r7, #12]
 800abaa:	eddf 5a56 	vldr	s11, [pc, #344]	; 800ad04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800abae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800abb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800abb6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800abba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800abbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800abc2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800abc6:	e043      	b.n	800ac50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800abc8:	697b      	ldr	r3, [r7, #20]
 800abca:	ee07 3a90 	vmov	s15, r3
 800abce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abd2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800ad10 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800abd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800abda:	4b48      	ldr	r3, [pc, #288]	; (800acfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abe2:	ee07 3a90 	vmov	s15, r3
 800abe6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800abea:	ed97 6a03 	vldr	s12, [r7, #12]
 800abee:	eddf 5a45 	vldr	s11, [pc, #276]	; 800ad04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800abf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800abf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800abfa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800abfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac02:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac06:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ac0a:	e021      	b.n	800ac50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800ac0c:	697b      	ldr	r3, [r7, #20]
 800ac0e:	ee07 3a90 	vmov	s15, r3
 800ac12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac16:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800ad0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ac1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac1e:	4b37      	ldr	r3, [pc, #220]	; (800acfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac26:	ee07 3a90 	vmov	s15, r3
 800ac2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac2e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ac32:	eddf 5a34 	vldr	s11, [pc, #208]	; 800ad04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ac36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac3e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ac42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac46:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac4a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ac4e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800ac50:	4b2a      	ldr	r3, [pc, #168]	; (800acfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac54:	0a5b      	lsrs	r3, r3, #9
 800ac56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac5a:	ee07 3a90 	vmov	s15, r3
 800ac5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac62:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ac66:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ac6a:	edd7 6a07 	vldr	s13, [r7, #28]
 800ac6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ac72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ac76:	ee17 2a90 	vmov	r2, s15
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800ac7e:	4b1f      	ldr	r3, [pc, #124]	; (800acfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac82:	0c1b      	lsrs	r3, r3, #16
 800ac84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac88:	ee07 3a90 	vmov	s15, r3
 800ac8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac90:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ac94:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ac98:	edd7 6a07 	vldr	s13, [r7, #28]
 800ac9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aca0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aca4:	ee17 2a90 	vmov	r2, s15
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800acac:	4b13      	ldr	r3, [pc, #76]	; (800acfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800acae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acb0:	0e1b      	lsrs	r3, r3, #24
 800acb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800acb6:	ee07 3a90 	vmov	s15, r3
 800acba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acbe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800acc2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800acc6:	edd7 6a07 	vldr	s13, [r7, #28]
 800acca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800acce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800acd2:	ee17 2a90 	vmov	r2, s15
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800acda:	e008      	b.n	800acee <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2200      	movs	r2, #0
 800ace0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	2200      	movs	r2, #0
 800ace6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	2200      	movs	r2, #0
 800acec:	609a      	str	r2, [r3, #8]
}
 800acee:	bf00      	nop
 800acf0:	3724      	adds	r7, #36	; 0x24
 800acf2:	46bd      	mov	sp, r7
 800acf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf8:	4770      	bx	lr
 800acfa:	bf00      	nop
 800acfc:	58024400 	.word	0x58024400
 800ad00:	03d09000 	.word	0x03d09000
 800ad04:	46000000 	.word	0x46000000
 800ad08:	4c742400 	.word	0x4c742400
 800ad0c:	4a742400 	.word	0x4a742400
 800ad10:	4af42400 	.word	0x4af42400

0800ad14 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800ad14:	b480      	push	{r7}
 800ad16:	b089      	sub	sp, #36	; 0x24
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ad1c:	4ba1      	ldr	r3, [pc, #644]	; (800afa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ad1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad20:	f003 0303 	and.w	r3, r3, #3
 800ad24:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800ad26:	4b9f      	ldr	r3, [pc, #636]	; (800afa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ad28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad2a:	0d1b      	lsrs	r3, r3, #20
 800ad2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ad30:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ad32:	4b9c      	ldr	r3, [pc, #624]	; (800afa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ad34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad36:	0a1b      	lsrs	r3, r3, #8
 800ad38:	f003 0301 	and.w	r3, r3, #1
 800ad3c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800ad3e:	4b99      	ldr	r3, [pc, #612]	; (800afa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ad40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad42:	08db      	lsrs	r3, r3, #3
 800ad44:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ad48:	693a      	ldr	r2, [r7, #16]
 800ad4a:	fb02 f303 	mul.w	r3, r2, r3
 800ad4e:	ee07 3a90 	vmov	s15, r3
 800ad52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad56:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800ad5a:	697b      	ldr	r3, [r7, #20]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	f000 8111 	beq.w	800af84 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800ad62:	69bb      	ldr	r3, [r7, #24]
 800ad64:	2b02      	cmp	r3, #2
 800ad66:	f000 8083 	beq.w	800ae70 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800ad6a:	69bb      	ldr	r3, [r7, #24]
 800ad6c:	2b02      	cmp	r3, #2
 800ad6e:	f200 80a1 	bhi.w	800aeb4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800ad72:	69bb      	ldr	r3, [r7, #24]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d003      	beq.n	800ad80 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800ad78:	69bb      	ldr	r3, [r7, #24]
 800ad7a:	2b01      	cmp	r3, #1
 800ad7c:	d056      	beq.n	800ae2c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800ad7e:	e099      	b.n	800aeb4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ad80:	4b88      	ldr	r3, [pc, #544]	; (800afa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	f003 0320 	and.w	r3, r3, #32
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d02d      	beq.n	800ade8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800ad8c:	4b85      	ldr	r3, [pc, #532]	; (800afa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	08db      	lsrs	r3, r3, #3
 800ad92:	f003 0303 	and.w	r3, r3, #3
 800ad96:	4a84      	ldr	r2, [pc, #528]	; (800afa8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800ad98:	fa22 f303 	lsr.w	r3, r2, r3
 800ad9c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	ee07 3a90 	vmov	s15, r3
 800ada4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ada8:	697b      	ldr	r3, [r7, #20]
 800adaa:	ee07 3a90 	vmov	s15, r3
 800adae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800adb6:	4b7b      	ldr	r3, [pc, #492]	; (800afa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800adb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800adbe:	ee07 3a90 	vmov	s15, r3
 800adc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800adc6:	ed97 6a03 	vldr	s12, [r7, #12]
 800adca:	eddf 5a78 	vldr	s11, [pc, #480]	; 800afac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800adce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800add2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800add6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800adda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800adde:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ade2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800ade6:	e087      	b.n	800aef8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800ade8:	697b      	ldr	r3, [r7, #20]
 800adea:	ee07 3a90 	vmov	s15, r3
 800adee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adf2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800afb0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800adf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800adfa:	4b6a      	ldr	r3, [pc, #424]	; (800afa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800adfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae02:	ee07 3a90 	vmov	s15, r3
 800ae06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae0a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ae0e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800afac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ae12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ae16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ae1a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ae1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae22:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae26:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ae2a:	e065      	b.n	800aef8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800ae2c:	697b      	ldr	r3, [r7, #20]
 800ae2e:	ee07 3a90 	vmov	s15, r3
 800ae32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae36:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800afb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ae3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae3e:	4b59      	ldr	r3, [pc, #356]	; (800afa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae46:	ee07 3a90 	vmov	s15, r3
 800ae4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae4e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ae52:	eddf 5a56 	vldr	s11, [pc, #344]	; 800afac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ae56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ae5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ae5e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ae62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae66:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae6a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ae6e:	e043      	b.n	800aef8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800ae70:	697b      	ldr	r3, [r7, #20]
 800ae72:	ee07 3a90 	vmov	s15, r3
 800ae76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae7a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800afb8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800ae7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae82:	4b48      	ldr	r3, [pc, #288]	; (800afa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae8a:	ee07 3a90 	vmov	s15, r3
 800ae8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae92:	ed97 6a03 	vldr	s12, [r7, #12]
 800ae96:	eddf 5a45 	vldr	s11, [pc, #276]	; 800afac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ae9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ae9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aea2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aea6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aeaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aeae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800aeb2:	e021      	b.n	800aef8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800aeb4:	697b      	ldr	r3, [r7, #20]
 800aeb6:	ee07 3a90 	vmov	s15, r3
 800aeba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aebe:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800afb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800aec2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aec6:	4b37      	ldr	r3, [pc, #220]	; (800afa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aeca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aece:	ee07 3a90 	vmov	s15, r3
 800aed2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aed6:	ed97 6a03 	vldr	s12, [r7, #12]
 800aeda:	eddf 5a34 	vldr	s11, [pc, #208]	; 800afac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800aede:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aee2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aee6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aeea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aeee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aef2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800aef6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800aef8:	4b2a      	ldr	r3, [pc, #168]	; (800afa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aefa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aefc:	0a5b      	lsrs	r3, r3, #9
 800aefe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800af02:	ee07 3a90 	vmov	s15, r3
 800af06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af0a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800af0e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800af12:	edd7 6a07 	vldr	s13, [r7, #28]
 800af16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af1e:	ee17 2a90 	vmov	r2, s15
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800af26:	4b1f      	ldr	r3, [pc, #124]	; (800afa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af2a:	0c1b      	lsrs	r3, r3, #16
 800af2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800af30:	ee07 3a90 	vmov	s15, r3
 800af34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af38:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800af3c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800af40:	edd7 6a07 	vldr	s13, [r7, #28]
 800af44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af4c:	ee17 2a90 	vmov	r2, s15
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800af54:	4b13      	ldr	r3, [pc, #76]	; (800afa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af58:	0e1b      	lsrs	r3, r3, #24
 800af5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800af5e:	ee07 3a90 	vmov	s15, r3
 800af62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800af6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800af6e:	edd7 6a07 	vldr	s13, [r7, #28]
 800af72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af7a:	ee17 2a90 	vmov	r2, s15
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800af82:	e008      	b.n	800af96 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	2200      	movs	r2, #0
 800af88:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	2200      	movs	r2, #0
 800af8e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2200      	movs	r2, #0
 800af94:	609a      	str	r2, [r3, #8]
}
 800af96:	bf00      	nop
 800af98:	3724      	adds	r7, #36	; 0x24
 800af9a:	46bd      	mov	sp, r7
 800af9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa0:	4770      	bx	lr
 800afa2:	bf00      	nop
 800afa4:	58024400 	.word	0x58024400
 800afa8:	03d09000 	.word	0x03d09000
 800afac:	46000000 	.word	0x46000000
 800afb0:	4c742400 	.word	0x4c742400
 800afb4:	4a742400 	.word	0x4a742400
 800afb8:	4af42400 	.word	0x4af42400

0800afbc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b084      	sub	sp, #16
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
 800afc4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800afc6:	2300      	movs	r3, #0
 800afc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800afca:	4b53      	ldr	r3, [pc, #332]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800afcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afce:	f003 0303 	and.w	r3, r3, #3
 800afd2:	2b03      	cmp	r3, #3
 800afd4:	d101      	bne.n	800afda <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800afd6:	2301      	movs	r3, #1
 800afd8:	e099      	b.n	800b10e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800afda:	4b4f      	ldr	r3, [pc, #316]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	4a4e      	ldr	r2, [pc, #312]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800afe0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800afe4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800afe6:	f7fa fda5 	bl	8005b34 <HAL_GetTick>
 800afea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800afec:	e008      	b.n	800b000 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800afee:	f7fa fda1 	bl	8005b34 <HAL_GetTick>
 800aff2:	4602      	mov	r2, r0
 800aff4:	68bb      	ldr	r3, [r7, #8]
 800aff6:	1ad3      	subs	r3, r2, r3
 800aff8:	2b02      	cmp	r3, #2
 800affa:	d901      	bls.n	800b000 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800affc:	2303      	movs	r3, #3
 800affe:	e086      	b.n	800b10e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b000:	4b45      	ldr	r3, [pc, #276]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d1f0      	bne.n	800afee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b00c:	4b42      	ldr	r3, [pc, #264]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b00e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b010:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	031b      	lsls	r3, r3, #12
 800b01a:	493f      	ldr	r1, [pc, #252]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b01c:	4313      	orrs	r3, r2
 800b01e:	628b      	str	r3, [r1, #40]	; 0x28
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	685b      	ldr	r3, [r3, #4]
 800b024:	3b01      	subs	r3, #1
 800b026:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	689b      	ldr	r3, [r3, #8]
 800b02e:	3b01      	subs	r3, #1
 800b030:	025b      	lsls	r3, r3, #9
 800b032:	b29b      	uxth	r3, r3
 800b034:	431a      	orrs	r2, r3
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	68db      	ldr	r3, [r3, #12]
 800b03a:	3b01      	subs	r3, #1
 800b03c:	041b      	lsls	r3, r3, #16
 800b03e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b042:	431a      	orrs	r2, r3
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	691b      	ldr	r3, [r3, #16]
 800b048:	3b01      	subs	r3, #1
 800b04a:	061b      	lsls	r3, r3, #24
 800b04c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b050:	4931      	ldr	r1, [pc, #196]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b052:	4313      	orrs	r3, r2
 800b054:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b056:	4b30      	ldr	r3, [pc, #192]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b05a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	695b      	ldr	r3, [r3, #20]
 800b062:	492d      	ldr	r1, [pc, #180]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b064:	4313      	orrs	r3, r2
 800b066:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b068:	4b2b      	ldr	r3, [pc, #172]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b06a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b06c:	f023 0220 	bic.w	r2, r3, #32
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	699b      	ldr	r3, [r3, #24]
 800b074:	4928      	ldr	r1, [pc, #160]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b076:	4313      	orrs	r3, r2
 800b078:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b07a:	4b27      	ldr	r3, [pc, #156]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b07c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b07e:	4a26      	ldr	r2, [pc, #152]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b080:	f023 0310 	bic.w	r3, r3, #16
 800b084:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b086:	4b24      	ldr	r3, [pc, #144]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b088:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b08a:	4b24      	ldr	r3, [pc, #144]	; (800b11c <RCCEx_PLL2_Config+0x160>)
 800b08c:	4013      	ands	r3, r2
 800b08e:	687a      	ldr	r2, [r7, #4]
 800b090:	69d2      	ldr	r2, [r2, #28]
 800b092:	00d2      	lsls	r2, r2, #3
 800b094:	4920      	ldr	r1, [pc, #128]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b096:	4313      	orrs	r3, r2
 800b098:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b09a:	4b1f      	ldr	r3, [pc, #124]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b09c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b09e:	4a1e      	ldr	r2, [pc, #120]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b0a0:	f043 0310 	orr.w	r3, r3, #16
 800b0a4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d106      	bne.n	800b0ba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b0ac:	4b1a      	ldr	r3, [pc, #104]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b0ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0b0:	4a19      	ldr	r2, [pc, #100]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b0b2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b0b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b0b8:	e00f      	b.n	800b0da <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	2b01      	cmp	r3, #1
 800b0be:	d106      	bne.n	800b0ce <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b0c0:	4b15      	ldr	r3, [pc, #84]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b0c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0c4:	4a14      	ldr	r2, [pc, #80]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b0c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b0ca:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b0cc:	e005      	b.n	800b0da <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b0ce:	4b12      	ldr	r3, [pc, #72]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b0d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0d2:	4a11      	ldr	r2, [pc, #68]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b0d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b0d8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b0da:	4b0f      	ldr	r3, [pc, #60]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	4a0e      	ldr	r2, [pc, #56]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b0e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b0e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b0e6:	f7fa fd25 	bl	8005b34 <HAL_GetTick>
 800b0ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b0ec:	e008      	b.n	800b100 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800b0ee:	f7fa fd21 	bl	8005b34 <HAL_GetTick>
 800b0f2:	4602      	mov	r2, r0
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	1ad3      	subs	r3, r2, r3
 800b0f8:	2b02      	cmp	r3, #2
 800b0fa:	d901      	bls.n	800b100 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b0fc:	2303      	movs	r3, #3
 800b0fe:	e006      	b.n	800b10e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b100:	4b05      	ldr	r3, [pc, #20]	; (800b118 <RCCEx_PLL2_Config+0x15c>)
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d0f0      	beq.n	800b0ee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b10c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b10e:	4618      	mov	r0, r3
 800b110:	3710      	adds	r7, #16
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}
 800b116:	bf00      	nop
 800b118:	58024400 	.word	0x58024400
 800b11c:	ffff0007 	.word	0xffff0007

0800b120 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b120:	b580      	push	{r7, lr}
 800b122:	b084      	sub	sp, #16
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
 800b128:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b12a:	2300      	movs	r3, #0
 800b12c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b12e:	4b53      	ldr	r3, [pc, #332]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b132:	f003 0303 	and.w	r3, r3, #3
 800b136:	2b03      	cmp	r3, #3
 800b138:	d101      	bne.n	800b13e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b13a:	2301      	movs	r3, #1
 800b13c:	e099      	b.n	800b272 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b13e:	4b4f      	ldr	r3, [pc, #316]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	4a4e      	ldr	r2, [pc, #312]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b144:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b148:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b14a:	f7fa fcf3 	bl	8005b34 <HAL_GetTick>
 800b14e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b150:	e008      	b.n	800b164 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800b152:	f7fa fcef 	bl	8005b34 <HAL_GetTick>
 800b156:	4602      	mov	r2, r0
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	1ad3      	subs	r3, r2, r3
 800b15c:	2b02      	cmp	r3, #2
 800b15e:	d901      	bls.n	800b164 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b160:	2303      	movs	r3, #3
 800b162:	e086      	b.n	800b272 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b164:	4b45      	ldr	r3, [pc, #276]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d1f0      	bne.n	800b152 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b170:	4b42      	ldr	r3, [pc, #264]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b174:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	051b      	lsls	r3, r3, #20
 800b17e:	493f      	ldr	r1, [pc, #252]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b180:	4313      	orrs	r3, r2
 800b182:	628b      	str	r3, [r1, #40]	; 0x28
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	685b      	ldr	r3, [r3, #4]
 800b188:	3b01      	subs	r3, #1
 800b18a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	689b      	ldr	r3, [r3, #8]
 800b192:	3b01      	subs	r3, #1
 800b194:	025b      	lsls	r3, r3, #9
 800b196:	b29b      	uxth	r3, r3
 800b198:	431a      	orrs	r2, r3
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	68db      	ldr	r3, [r3, #12]
 800b19e:	3b01      	subs	r3, #1
 800b1a0:	041b      	lsls	r3, r3, #16
 800b1a2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b1a6:	431a      	orrs	r2, r3
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	691b      	ldr	r3, [r3, #16]
 800b1ac:	3b01      	subs	r3, #1
 800b1ae:	061b      	lsls	r3, r3, #24
 800b1b0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b1b4:	4931      	ldr	r1, [pc, #196]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b1b6:	4313      	orrs	r3, r2
 800b1b8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b1ba:	4b30      	ldr	r3, [pc, #192]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b1bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	695b      	ldr	r3, [r3, #20]
 800b1c6:	492d      	ldr	r1, [pc, #180]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b1c8:	4313      	orrs	r3, r2
 800b1ca:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b1cc:	4b2b      	ldr	r3, [pc, #172]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b1ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1d0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	699b      	ldr	r3, [r3, #24]
 800b1d8:	4928      	ldr	r1, [pc, #160]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b1da:	4313      	orrs	r3, r2
 800b1dc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b1de:	4b27      	ldr	r3, [pc, #156]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b1e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1e2:	4a26      	ldr	r2, [pc, #152]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b1e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b1e8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b1ea:	4b24      	ldr	r3, [pc, #144]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b1ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b1ee:	4b24      	ldr	r3, [pc, #144]	; (800b280 <RCCEx_PLL3_Config+0x160>)
 800b1f0:	4013      	ands	r3, r2
 800b1f2:	687a      	ldr	r2, [r7, #4]
 800b1f4:	69d2      	ldr	r2, [r2, #28]
 800b1f6:	00d2      	lsls	r2, r2, #3
 800b1f8:	4920      	ldr	r1, [pc, #128]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b1fa:	4313      	orrs	r3, r2
 800b1fc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b1fe:	4b1f      	ldr	r3, [pc, #124]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b202:	4a1e      	ldr	r2, [pc, #120]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b208:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d106      	bne.n	800b21e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b210:	4b1a      	ldr	r3, [pc, #104]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b214:	4a19      	ldr	r2, [pc, #100]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b216:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b21a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b21c:	e00f      	b.n	800b23e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	2b01      	cmp	r3, #1
 800b222:	d106      	bne.n	800b232 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b224:	4b15      	ldr	r3, [pc, #84]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b228:	4a14      	ldr	r2, [pc, #80]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b22a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b22e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b230:	e005      	b.n	800b23e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b232:	4b12      	ldr	r3, [pc, #72]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b236:	4a11      	ldr	r2, [pc, #68]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b238:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b23c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b23e:	4b0f      	ldr	r3, [pc, #60]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	4a0e      	ldr	r2, [pc, #56]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b244:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b248:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b24a:	f7fa fc73 	bl	8005b34 <HAL_GetTick>
 800b24e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b250:	e008      	b.n	800b264 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800b252:	f7fa fc6f 	bl	8005b34 <HAL_GetTick>
 800b256:	4602      	mov	r2, r0
 800b258:	68bb      	ldr	r3, [r7, #8]
 800b25a:	1ad3      	subs	r3, r2, r3
 800b25c:	2b02      	cmp	r3, #2
 800b25e:	d901      	bls.n	800b264 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b260:	2303      	movs	r3, #3
 800b262:	e006      	b.n	800b272 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b264:	4b05      	ldr	r3, [pc, #20]	; (800b27c <RCCEx_PLL3_Config+0x15c>)
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d0f0      	beq.n	800b252 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b270:	7bfb      	ldrb	r3, [r7, #15]
}
 800b272:	4618      	mov	r0, r3
 800b274:	3710      	adds	r7, #16
 800b276:	46bd      	mov	sp, r7
 800b278:	bd80      	pop	{r7, pc}
 800b27a:	bf00      	nop
 800b27c:	58024400 	.word	0x58024400
 800b280:	ffff0007 	.word	0xffff0007

0800b284 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b082      	sub	sp, #8
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d101      	bne.n	800b296 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b292:	2301      	movs	r3, #1
 800b294:	e049      	b.n	800b32a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b29c:	b2db      	uxtb	r3, r3
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d106      	bne.n	800b2b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b2aa:	6878      	ldr	r0, [r7, #4]
 800b2ac:	f7f9 ff7a 	bl	80051a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	2202      	movs	r2, #2
 800b2b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681a      	ldr	r2, [r3, #0]
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	3304      	adds	r3, #4
 800b2c0:	4619      	mov	r1, r3
 800b2c2:	4610      	mov	r0, r2
 800b2c4:	f000 ff12 	bl	800c0ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	2201      	movs	r2, #1
 800b2cc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	2201      	movs	r2, #1
 800b2d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	2201      	movs	r2, #1
 800b2dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2201      	movs	r2, #1
 800b2e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	2201      	movs	r2, #1
 800b2ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2201      	movs	r2, #1
 800b2f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	2201      	movs	r2, #1
 800b2fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	2201      	movs	r2, #1
 800b304:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	2201      	movs	r2, #1
 800b30c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	2201      	movs	r2, #1
 800b314:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	2201      	movs	r2, #1
 800b31c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2201      	movs	r2, #1
 800b324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b328:	2300      	movs	r3, #0
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3708      	adds	r7, #8
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}
	...

0800b334 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b334:	b480      	push	{r7}
 800b336:	b085      	sub	sp, #20
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b342:	b2db      	uxtb	r3, r3
 800b344:	2b01      	cmp	r3, #1
 800b346:	d001      	beq.n	800b34c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b348:	2301      	movs	r3, #1
 800b34a:	e05e      	b.n	800b40a <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	2202      	movs	r2, #2
 800b350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	68da      	ldr	r2, [r3, #12]
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	f042 0201 	orr.w	r2, r2, #1
 800b362:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	4a2b      	ldr	r2, [pc, #172]	; (800b418 <HAL_TIM_Base_Start_IT+0xe4>)
 800b36a:	4293      	cmp	r3, r2
 800b36c:	d02c      	beq.n	800b3c8 <HAL_TIM_Base_Start_IT+0x94>
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b376:	d027      	beq.n	800b3c8 <HAL_TIM_Base_Start_IT+0x94>
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	4a27      	ldr	r2, [pc, #156]	; (800b41c <HAL_TIM_Base_Start_IT+0xe8>)
 800b37e:	4293      	cmp	r3, r2
 800b380:	d022      	beq.n	800b3c8 <HAL_TIM_Base_Start_IT+0x94>
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	4a26      	ldr	r2, [pc, #152]	; (800b420 <HAL_TIM_Base_Start_IT+0xec>)
 800b388:	4293      	cmp	r3, r2
 800b38a:	d01d      	beq.n	800b3c8 <HAL_TIM_Base_Start_IT+0x94>
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	4a24      	ldr	r2, [pc, #144]	; (800b424 <HAL_TIM_Base_Start_IT+0xf0>)
 800b392:	4293      	cmp	r3, r2
 800b394:	d018      	beq.n	800b3c8 <HAL_TIM_Base_Start_IT+0x94>
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	4a23      	ldr	r2, [pc, #140]	; (800b428 <HAL_TIM_Base_Start_IT+0xf4>)
 800b39c:	4293      	cmp	r3, r2
 800b39e:	d013      	beq.n	800b3c8 <HAL_TIM_Base_Start_IT+0x94>
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	4a21      	ldr	r2, [pc, #132]	; (800b42c <HAL_TIM_Base_Start_IT+0xf8>)
 800b3a6:	4293      	cmp	r3, r2
 800b3a8:	d00e      	beq.n	800b3c8 <HAL_TIM_Base_Start_IT+0x94>
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	4a20      	ldr	r2, [pc, #128]	; (800b430 <HAL_TIM_Base_Start_IT+0xfc>)
 800b3b0:	4293      	cmp	r3, r2
 800b3b2:	d009      	beq.n	800b3c8 <HAL_TIM_Base_Start_IT+0x94>
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	4a1e      	ldr	r2, [pc, #120]	; (800b434 <HAL_TIM_Base_Start_IT+0x100>)
 800b3ba:	4293      	cmp	r3, r2
 800b3bc:	d004      	beq.n	800b3c8 <HAL_TIM_Base_Start_IT+0x94>
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	4a1d      	ldr	r2, [pc, #116]	; (800b438 <HAL_TIM_Base_Start_IT+0x104>)
 800b3c4:	4293      	cmp	r3, r2
 800b3c6:	d115      	bne.n	800b3f4 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	689a      	ldr	r2, [r3, #8]
 800b3ce:	4b1b      	ldr	r3, [pc, #108]	; (800b43c <HAL_TIM_Base_Start_IT+0x108>)
 800b3d0:	4013      	ands	r3, r2
 800b3d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	2b06      	cmp	r3, #6
 800b3d8:	d015      	beq.n	800b406 <HAL_TIM_Base_Start_IT+0xd2>
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b3e0:	d011      	beq.n	800b406 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	681a      	ldr	r2, [r3, #0]
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	f042 0201 	orr.w	r2, r2, #1
 800b3f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b3f2:	e008      	b.n	800b406 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	681a      	ldr	r2, [r3, #0]
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	f042 0201 	orr.w	r2, r2, #1
 800b402:	601a      	str	r2, [r3, #0]
 800b404:	e000      	b.n	800b408 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b406:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b408:	2300      	movs	r3, #0
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	3714      	adds	r7, #20
 800b40e:	46bd      	mov	sp, r7
 800b410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b414:	4770      	bx	lr
 800b416:	bf00      	nop
 800b418:	40010000 	.word	0x40010000
 800b41c:	40000400 	.word	0x40000400
 800b420:	40000800 	.word	0x40000800
 800b424:	40000c00 	.word	0x40000c00
 800b428:	40010400 	.word	0x40010400
 800b42c:	40001800 	.word	0x40001800
 800b430:	40014000 	.word	0x40014000
 800b434:	4000e000 	.word	0x4000e000
 800b438:	4000e400 	.word	0x4000e400
 800b43c:	00010007 	.word	0x00010007

0800b440 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b082      	sub	sp, #8
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d101      	bne.n	800b452 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b44e:	2301      	movs	r3, #1
 800b450:	e049      	b.n	800b4e6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b458:	b2db      	uxtb	r3, r3
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d106      	bne.n	800b46c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	2200      	movs	r2, #0
 800b462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b466:	6878      	ldr	r0, [r7, #4]
 800b468:	f7f9 fe34 	bl	80050d4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2202      	movs	r2, #2
 800b470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681a      	ldr	r2, [r3, #0]
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	3304      	adds	r3, #4
 800b47c:	4619      	mov	r1, r3
 800b47e:	4610      	mov	r0, r2
 800b480:	f000 fe34 	bl	800c0ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2201      	movs	r2, #1
 800b488:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2201      	movs	r2, #1
 800b490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	2201      	movs	r2, #1
 800b498:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	2201      	movs	r2, #1
 800b4a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	2201      	movs	r2, #1
 800b4a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	2201      	movs	r2, #1
 800b4b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	2201      	movs	r2, #1
 800b4b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2201      	movs	r2, #1
 800b4c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2201      	movs	r2, #1
 800b4c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2201      	movs	r2, #1
 800b4d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2201      	movs	r2, #1
 800b4d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2201      	movs	r2, #1
 800b4e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b4e4:	2300      	movs	r3, #0
}
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	3708      	adds	r7, #8
 800b4ea:	46bd      	mov	sp, r7
 800b4ec:	bd80      	pop	{r7, pc}
	...

0800b4f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b084      	sub	sp, #16
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
 800b4f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b4fa:	683b      	ldr	r3, [r7, #0]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d109      	bne.n	800b514 <HAL_TIM_PWM_Start+0x24>
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b506:	b2db      	uxtb	r3, r3
 800b508:	2b01      	cmp	r3, #1
 800b50a:	bf14      	ite	ne
 800b50c:	2301      	movne	r3, #1
 800b50e:	2300      	moveq	r3, #0
 800b510:	b2db      	uxtb	r3, r3
 800b512:	e03c      	b.n	800b58e <HAL_TIM_PWM_Start+0x9e>
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	2b04      	cmp	r3, #4
 800b518:	d109      	bne.n	800b52e <HAL_TIM_PWM_Start+0x3e>
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800b520:	b2db      	uxtb	r3, r3
 800b522:	2b01      	cmp	r3, #1
 800b524:	bf14      	ite	ne
 800b526:	2301      	movne	r3, #1
 800b528:	2300      	moveq	r3, #0
 800b52a:	b2db      	uxtb	r3, r3
 800b52c:	e02f      	b.n	800b58e <HAL_TIM_PWM_Start+0x9e>
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	2b08      	cmp	r3, #8
 800b532:	d109      	bne.n	800b548 <HAL_TIM_PWM_Start+0x58>
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b53a:	b2db      	uxtb	r3, r3
 800b53c:	2b01      	cmp	r3, #1
 800b53e:	bf14      	ite	ne
 800b540:	2301      	movne	r3, #1
 800b542:	2300      	moveq	r3, #0
 800b544:	b2db      	uxtb	r3, r3
 800b546:	e022      	b.n	800b58e <HAL_TIM_PWM_Start+0x9e>
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	2b0c      	cmp	r3, #12
 800b54c:	d109      	bne.n	800b562 <HAL_TIM_PWM_Start+0x72>
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b554:	b2db      	uxtb	r3, r3
 800b556:	2b01      	cmp	r3, #1
 800b558:	bf14      	ite	ne
 800b55a:	2301      	movne	r3, #1
 800b55c:	2300      	moveq	r3, #0
 800b55e:	b2db      	uxtb	r3, r3
 800b560:	e015      	b.n	800b58e <HAL_TIM_PWM_Start+0x9e>
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	2b10      	cmp	r3, #16
 800b566:	d109      	bne.n	800b57c <HAL_TIM_PWM_Start+0x8c>
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b56e:	b2db      	uxtb	r3, r3
 800b570:	2b01      	cmp	r3, #1
 800b572:	bf14      	ite	ne
 800b574:	2301      	movne	r3, #1
 800b576:	2300      	moveq	r3, #0
 800b578:	b2db      	uxtb	r3, r3
 800b57a:	e008      	b.n	800b58e <HAL_TIM_PWM_Start+0x9e>
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800b582:	b2db      	uxtb	r3, r3
 800b584:	2b01      	cmp	r3, #1
 800b586:	bf14      	ite	ne
 800b588:	2301      	movne	r3, #1
 800b58a:	2300      	moveq	r3, #0
 800b58c:	b2db      	uxtb	r3, r3
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d001      	beq.n	800b596 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800b592:	2301      	movs	r3, #1
 800b594:	e0ab      	b.n	800b6ee <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d104      	bne.n	800b5a6 <HAL_TIM_PWM_Start+0xb6>
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	2202      	movs	r2, #2
 800b5a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b5a4:	e023      	b.n	800b5ee <HAL_TIM_PWM_Start+0xfe>
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	2b04      	cmp	r3, #4
 800b5aa:	d104      	bne.n	800b5b6 <HAL_TIM_PWM_Start+0xc6>
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	2202      	movs	r2, #2
 800b5b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b5b4:	e01b      	b.n	800b5ee <HAL_TIM_PWM_Start+0xfe>
 800b5b6:	683b      	ldr	r3, [r7, #0]
 800b5b8:	2b08      	cmp	r3, #8
 800b5ba:	d104      	bne.n	800b5c6 <HAL_TIM_PWM_Start+0xd6>
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2202      	movs	r2, #2
 800b5c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b5c4:	e013      	b.n	800b5ee <HAL_TIM_PWM_Start+0xfe>
 800b5c6:	683b      	ldr	r3, [r7, #0]
 800b5c8:	2b0c      	cmp	r3, #12
 800b5ca:	d104      	bne.n	800b5d6 <HAL_TIM_PWM_Start+0xe6>
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2202      	movs	r2, #2
 800b5d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b5d4:	e00b      	b.n	800b5ee <HAL_TIM_PWM_Start+0xfe>
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	2b10      	cmp	r3, #16
 800b5da:	d104      	bne.n	800b5e6 <HAL_TIM_PWM_Start+0xf6>
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2202      	movs	r2, #2
 800b5e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b5e4:	e003      	b.n	800b5ee <HAL_TIM_PWM_Start+0xfe>
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	2202      	movs	r2, #2
 800b5ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	2201      	movs	r2, #1
 800b5f4:	6839      	ldr	r1, [r7, #0]
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f001 f992 	bl	800c920 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	4a3d      	ldr	r2, [pc, #244]	; (800b6f8 <HAL_TIM_PWM_Start+0x208>)
 800b602:	4293      	cmp	r3, r2
 800b604:	d013      	beq.n	800b62e <HAL_TIM_PWM_Start+0x13e>
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	4a3c      	ldr	r2, [pc, #240]	; (800b6fc <HAL_TIM_PWM_Start+0x20c>)
 800b60c:	4293      	cmp	r3, r2
 800b60e:	d00e      	beq.n	800b62e <HAL_TIM_PWM_Start+0x13e>
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	4a3a      	ldr	r2, [pc, #232]	; (800b700 <HAL_TIM_PWM_Start+0x210>)
 800b616:	4293      	cmp	r3, r2
 800b618:	d009      	beq.n	800b62e <HAL_TIM_PWM_Start+0x13e>
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	4a39      	ldr	r2, [pc, #228]	; (800b704 <HAL_TIM_PWM_Start+0x214>)
 800b620:	4293      	cmp	r3, r2
 800b622:	d004      	beq.n	800b62e <HAL_TIM_PWM_Start+0x13e>
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	4a37      	ldr	r2, [pc, #220]	; (800b708 <HAL_TIM_PWM_Start+0x218>)
 800b62a:	4293      	cmp	r3, r2
 800b62c:	d101      	bne.n	800b632 <HAL_TIM_PWM_Start+0x142>
 800b62e:	2301      	movs	r3, #1
 800b630:	e000      	b.n	800b634 <HAL_TIM_PWM_Start+0x144>
 800b632:	2300      	movs	r3, #0
 800b634:	2b00      	cmp	r3, #0
 800b636:	d007      	beq.n	800b648 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b646:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	4a2a      	ldr	r2, [pc, #168]	; (800b6f8 <HAL_TIM_PWM_Start+0x208>)
 800b64e:	4293      	cmp	r3, r2
 800b650:	d02c      	beq.n	800b6ac <HAL_TIM_PWM_Start+0x1bc>
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b65a:	d027      	beq.n	800b6ac <HAL_TIM_PWM_Start+0x1bc>
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	4a2a      	ldr	r2, [pc, #168]	; (800b70c <HAL_TIM_PWM_Start+0x21c>)
 800b662:	4293      	cmp	r3, r2
 800b664:	d022      	beq.n	800b6ac <HAL_TIM_PWM_Start+0x1bc>
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	4a29      	ldr	r2, [pc, #164]	; (800b710 <HAL_TIM_PWM_Start+0x220>)
 800b66c:	4293      	cmp	r3, r2
 800b66e:	d01d      	beq.n	800b6ac <HAL_TIM_PWM_Start+0x1bc>
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	4a27      	ldr	r2, [pc, #156]	; (800b714 <HAL_TIM_PWM_Start+0x224>)
 800b676:	4293      	cmp	r3, r2
 800b678:	d018      	beq.n	800b6ac <HAL_TIM_PWM_Start+0x1bc>
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	4a1f      	ldr	r2, [pc, #124]	; (800b6fc <HAL_TIM_PWM_Start+0x20c>)
 800b680:	4293      	cmp	r3, r2
 800b682:	d013      	beq.n	800b6ac <HAL_TIM_PWM_Start+0x1bc>
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	4a23      	ldr	r2, [pc, #140]	; (800b718 <HAL_TIM_PWM_Start+0x228>)
 800b68a:	4293      	cmp	r3, r2
 800b68c:	d00e      	beq.n	800b6ac <HAL_TIM_PWM_Start+0x1bc>
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	4a1b      	ldr	r2, [pc, #108]	; (800b700 <HAL_TIM_PWM_Start+0x210>)
 800b694:	4293      	cmp	r3, r2
 800b696:	d009      	beq.n	800b6ac <HAL_TIM_PWM_Start+0x1bc>
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	4a1f      	ldr	r2, [pc, #124]	; (800b71c <HAL_TIM_PWM_Start+0x22c>)
 800b69e:	4293      	cmp	r3, r2
 800b6a0:	d004      	beq.n	800b6ac <HAL_TIM_PWM_Start+0x1bc>
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	4a1e      	ldr	r2, [pc, #120]	; (800b720 <HAL_TIM_PWM_Start+0x230>)
 800b6a8:	4293      	cmp	r3, r2
 800b6aa:	d115      	bne.n	800b6d8 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	689a      	ldr	r2, [r3, #8]
 800b6b2:	4b1c      	ldr	r3, [pc, #112]	; (800b724 <HAL_TIM_PWM_Start+0x234>)
 800b6b4:	4013      	ands	r3, r2
 800b6b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	2b06      	cmp	r3, #6
 800b6bc:	d015      	beq.n	800b6ea <HAL_TIM_PWM_Start+0x1fa>
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b6c4:	d011      	beq.n	800b6ea <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	681a      	ldr	r2, [r3, #0]
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	f042 0201 	orr.w	r2, r2, #1
 800b6d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b6d6:	e008      	b.n	800b6ea <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	681a      	ldr	r2, [r3, #0]
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	f042 0201 	orr.w	r2, r2, #1
 800b6e6:	601a      	str	r2, [r3, #0]
 800b6e8:	e000      	b.n	800b6ec <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b6ea:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b6ec:	2300      	movs	r3, #0
}
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	3710      	adds	r7, #16
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	bd80      	pop	{r7, pc}
 800b6f6:	bf00      	nop
 800b6f8:	40010000 	.word	0x40010000
 800b6fc:	40010400 	.word	0x40010400
 800b700:	40014000 	.word	0x40014000
 800b704:	40014400 	.word	0x40014400
 800b708:	40014800 	.word	0x40014800
 800b70c:	40000400 	.word	0x40000400
 800b710:	40000800 	.word	0x40000800
 800b714:	40000c00 	.word	0x40000c00
 800b718:	40001800 	.word	0x40001800
 800b71c:	4000e000 	.word	0x4000e000
 800b720:	4000e400 	.word	0x4000e400
 800b724:	00010007 	.word	0x00010007

0800b728 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b082      	sub	sp, #8
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
 800b730:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2b00      	cmp	r3, #0
 800b736:	d101      	bne.n	800b73c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800b738:	2301      	movs	r3, #1
 800b73a:	e041      	b.n	800b7c0 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b742:	b2db      	uxtb	r3, r3
 800b744:	2b00      	cmp	r3, #0
 800b746:	d106      	bne.n	800b756 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	2200      	movs	r2, #0
 800b74c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800b750:	6878      	ldr	r0, [r7, #4]
 800b752:	f000 f839 	bl	800b7c8 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	2202      	movs	r2, #2
 800b75a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681a      	ldr	r2, [r3, #0]
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	3304      	adds	r3, #4
 800b766:	4619      	mov	r1, r3
 800b768:	4610      	mov	r0, r2
 800b76a:	f000 fcbf 	bl	800c0ec <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	681a      	ldr	r2, [r3, #0]
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	f022 0208 	bic.w	r2, r2, #8
 800b77c:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	6819      	ldr	r1, [r3, #0]
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	683a      	ldr	r2, [r7, #0]
 800b78a:	430a      	orrs	r2, r1
 800b78c:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	2201      	movs	r2, #1
 800b792:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	2201      	movs	r2, #1
 800b79a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	2201      	movs	r2, #1
 800b7a2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	2201      	movs	r2, #1
 800b7aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	2201      	movs	r2, #1
 800b7b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2201      	movs	r2, #1
 800b7ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b7be:	2300      	movs	r3, #0
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	3708      	adds	r7, #8
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bd80      	pop	{r7, pc}

0800b7c8 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800b7c8:	b480      	push	{r7}
 800b7ca:	b083      	sub	sp, #12
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800b7d0:	bf00      	nop
 800b7d2:	370c      	adds	r7, #12
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7da:	4770      	bx	lr

0800b7dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800b7dc:	b580      	push	{r7, lr}
 800b7de:	b086      	sub	sp, #24
 800b7e0:	af00      	add	r7, sp, #0
 800b7e2:	6078      	str	r0, [r7, #4]
 800b7e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d101      	bne.n	800b7f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800b7ec:	2301      	movs	r3, #1
 800b7ee:	e08f      	b.n	800b910 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b7f6:	b2db      	uxtb	r3, r3
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d106      	bne.n	800b80a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2200      	movs	r2, #0
 800b800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800b804:	6878      	ldr	r0, [r7, #4]
 800b806:	f7f9 fd21 	bl	800524c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	2202      	movs	r2, #2
 800b80e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	6899      	ldr	r1, [r3, #8]
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681a      	ldr	r2, [r3, #0]
 800b81c:	4b3e      	ldr	r3, [pc, #248]	; (800b918 <HAL_TIM_Encoder_Init+0x13c>)
 800b81e:	400b      	ands	r3, r1
 800b820:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681a      	ldr	r2, [r3, #0]
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	3304      	adds	r3, #4
 800b82a:	4619      	mov	r1, r3
 800b82c:	4610      	mov	r0, r2
 800b82e:	f000 fc5d 	bl	800c0ec <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	689b      	ldr	r3, [r3, #8]
 800b838:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	699b      	ldr	r3, [r3, #24]
 800b840:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	6a1b      	ldr	r3, [r3, #32]
 800b848:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	697a      	ldr	r2, [r7, #20]
 800b850:	4313      	orrs	r3, r2
 800b852:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800b854:	693a      	ldr	r2, [r7, #16]
 800b856:	4b31      	ldr	r3, [pc, #196]	; (800b91c <HAL_TIM_Encoder_Init+0x140>)
 800b858:	4013      	ands	r3, r2
 800b85a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800b85c:	683b      	ldr	r3, [r7, #0]
 800b85e:	689a      	ldr	r2, [r3, #8]
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	699b      	ldr	r3, [r3, #24]
 800b864:	021b      	lsls	r3, r3, #8
 800b866:	4313      	orrs	r3, r2
 800b868:	693a      	ldr	r2, [r7, #16]
 800b86a:	4313      	orrs	r3, r2
 800b86c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800b86e:	693a      	ldr	r2, [r7, #16]
 800b870:	4b2b      	ldr	r3, [pc, #172]	; (800b920 <HAL_TIM_Encoder_Init+0x144>)
 800b872:	4013      	ands	r3, r2
 800b874:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800b876:	693a      	ldr	r2, [r7, #16]
 800b878:	4b2a      	ldr	r3, [pc, #168]	; (800b924 <HAL_TIM_Encoder_Init+0x148>)
 800b87a:	4013      	ands	r3, r2
 800b87c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	68da      	ldr	r2, [r3, #12]
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	69db      	ldr	r3, [r3, #28]
 800b886:	021b      	lsls	r3, r3, #8
 800b888:	4313      	orrs	r3, r2
 800b88a:	693a      	ldr	r2, [r7, #16]
 800b88c:	4313      	orrs	r3, r2
 800b88e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800b890:	683b      	ldr	r3, [r7, #0]
 800b892:	691b      	ldr	r3, [r3, #16]
 800b894:	011a      	lsls	r2, r3, #4
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	6a1b      	ldr	r3, [r3, #32]
 800b89a:	031b      	lsls	r3, r3, #12
 800b89c:	4313      	orrs	r3, r2
 800b89e:	693a      	ldr	r2, [r7, #16]
 800b8a0:	4313      	orrs	r3, r2
 800b8a2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800b8aa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800b8b2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800b8b4:	683b      	ldr	r3, [r7, #0]
 800b8b6:	685a      	ldr	r2, [r3, #4]
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	695b      	ldr	r3, [r3, #20]
 800b8bc:	011b      	lsls	r3, r3, #4
 800b8be:	4313      	orrs	r3, r2
 800b8c0:	68fa      	ldr	r2, [r7, #12]
 800b8c2:	4313      	orrs	r3, r2
 800b8c4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	697a      	ldr	r2, [r7, #20]
 800b8cc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	693a      	ldr	r2, [r7, #16]
 800b8d4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	68fa      	ldr	r2, [r7, #12]
 800b8dc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2201      	movs	r2, #1
 800b8e2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2201      	movs	r2, #1
 800b8ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2201      	movs	r2, #1
 800b8f2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	2201      	movs	r2, #1
 800b8fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	2201      	movs	r2, #1
 800b902:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2201      	movs	r2, #1
 800b90a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b90e:	2300      	movs	r3, #0
}
 800b910:	4618      	mov	r0, r3
 800b912:	3718      	adds	r7, #24
 800b914:	46bd      	mov	sp, r7
 800b916:	bd80      	pop	{r7, pc}
 800b918:	fffebff8 	.word	0xfffebff8
 800b91c:	fffffcfc 	.word	0xfffffcfc
 800b920:	fffff3f3 	.word	0xfffff3f3
 800b924:	ffff0f0f 	.word	0xffff0f0f

0800b928 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	b084      	sub	sp, #16
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
 800b930:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b938:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800b940:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b948:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b950:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	2b00      	cmp	r3, #0
 800b956:	d110      	bne.n	800b97a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b958:	7bfb      	ldrb	r3, [r7, #15]
 800b95a:	2b01      	cmp	r3, #1
 800b95c:	d102      	bne.n	800b964 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800b95e:	7b7b      	ldrb	r3, [r7, #13]
 800b960:	2b01      	cmp	r3, #1
 800b962:	d001      	beq.n	800b968 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800b964:	2301      	movs	r3, #1
 800b966:	e069      	b.n	800ba3c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	2202      	movs	r2, #2
 800b96c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	2202      	movs	r2, #2
 800b974:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b978:	e031      	b.n	800b9de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	2b04      	cmp	r3, #4
 800b97e:	d110      	bne.n	800b9a2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b980:	7bbb      	ldrb	r3, [r7, #14]
 800b982:	2b01      	cmp	r3, #1
 800b984:	d102      	bne.n	800b98c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b986:	7b3b      	ldrb	r3, [r7, #12]
 800b988:	2b01      	cmp	r3, #1
 800b98a:	d001      	beq.n	800b990 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800b98c:	2301      	movs	r3, #1
 800b98e:	e055      	b.n	800ba3c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	2202      	movs	r2, #2
 800b994:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	2202      	movs	r2, #2
 800b99c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b9a0:	e01d      	b.n	800b9de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b9a2:	7bfb      	ldrb	r3, [r7, #15]
 800b9a4:	2b01      	cmp	r3, #1
 800b9a6:	d108      	bne.n	800b9ba <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b9a8:	7bbb      	ldrb	r3, [r7, #14]
 800b9aa:	2b01      	cmp	r3, #1
 800b9ac:	d105      	bne.n	800b9ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b9ae:	7b7b      	ldrb	r3, [r7, #13]
 800b9b0:	2b01      	cmp	r3, #1
 800b9b2:	d102      	bne.n	800b9ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b9b4:	7b3b      	ldrb	r3, [r7, #12]
 800b9b6:	2b01      	cmp	r3, #1
 800b9b8:	d001      	beq.n	800b9be <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	e03e      	b.n	800ba3c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	2202      	movs	r2, #2
 800b9c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	2202      	movs	r2, #2
 800b9ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	2202      	movs	r2, #2
 800b9d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	2202      	movs	r2, #2
 800b9da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d003      	beq.n	800b9ec <HAL_TIM_Encoder_Start+0xc4>
 800b9e4:	683b      	ldr	r3, [r7, #0]
 800b9e6:	2b04      	cmp	r3, #4
 800b9e8:	d008      	beq.n	800b9fc <HAL_TIM_Encoder_Start+0xd4>
 800b9ea:	e00f      	b.n	800ba0c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	2201      	movs	r2, #1
 800b9f2:	2100      	movs	r1, #0
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	f000 ff93 	bl	800c920 <TIM_CCxChannelCmd>
      break;
 800b9fa:	e016      	b.n	800ba2a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	2201      	movs	r2, #1
 800ba02:	2104      	movs	r1, #4
 800ba04:	4618      	mov	r0, r3
 800ba06:	f000 ff8b 	bl	800c920 <TIM_CCxChannelCmd>
      break;
 800ba0a:	e00e      	b.n	800ba2a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	2201      	movs	r2, #1
 800ba12:	2100      	movs	r1, #0
 800ba14:	4618      	mov	r0, r3
 800ba16:	f000 ff83 	bl	800c920 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	2201      	movs	r2, #1
 800ba20:	2104      	movs	r1, #4
 800ba22:	4618      	mov	r0, r3
 800ba24:	f000 ff7c 	bl	800c920 <TIM_CCxChannelCmd>
      break;
 800ba28:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	681a      	ldr	r2, [r3, #0]
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	f042 0201 	orr.w	r2, r2, #1
 800ba38:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ba3a:	2300      	movs	r3, #0
}
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	3710      	adds	r7, #16
 800ba40:	46bd      	mov	sp, r7
 800ba42:	bd80      	pop	{r7, pc}

0800ba44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ba44:	b580      	push	{r7, lr}
 800ba46:	b082      	sub	sp, #8
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	691b      	ldr	r3, [r3, #16]
 800ba52:	f003 0302 	and.w	r3, r3, #2
 800ba56:	2b02      	cmp	r3, #2
 800ba58:	d122      	bne.n	800baa0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	68db      	ldr	r3, [r3, #12]
 800ba60:	f003 0302 	and.w	r3, r3, #2
 800ba64:	2b02      	cmp	r3, #2
 800ba66:	d11b      	bne.n	800baa0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	f06f 0202 	mvn.w	r2, #2
 800ba70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	2201      	movs	r2, #1
 800ba76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	699b      	ldr	r3, [r3, #24]
 800ba7e:	f003 0303 	and.w	r3, r3, #3
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d003      	beq.n	800ba8e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ba86:	6878      	ldr	r0, [r7, #4]
 800ba88:	f000 fb12 	bl	800c0b0 <HAL_TIM_IC_CaptureCallback>
 800ba8c:	e005      	b.n	800ba9a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba8e:	6878      	ldr	r0, [r7, #4]
 800ba90:	f000 fb04 	bl	800c09c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba94:	6878      	ldr	r0, [r7, #4]
 800ba96:	f000 fb15 	bl	800c0c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	691b      	ldr	r3, [r3, #16]
 800baa6:	f003 0304 	and.w	r3, r3, #4
 800baaa:	2b04      	cmp	r3, #4
 800baac:	d122      	bne.n	800baf4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	68db      	ldr	r3, [r3, #12]
 800bab4:	f003 0304 	and.w	r3, r3, #4
 800bab8:	2b04      	cmp	r3, #4
 800baba:	d11b      	bne.n	800baf4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	f06f 0204 	mvn.w	r2, #4
 800bac4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	2202      	movs	r2, #2
 800baca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	699b      	ldr	r3, [r3, #24]
 800bad2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d003      	beq.n	800bae2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bada:	6878      	ldr	r0, [r7, #4]
 800badc:	f000 fae8 	bl	800c0b0 <HAL_TIM_IC_CaptureCallback>
 800bae0:	e005      	b.n	800baee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f000 fada 	bl	800c09c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f000 faeb 	bl	800c0c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	2200      	movs	r2, #0
 800baf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	691b      	ldr	r3, [r3, #16]
 800bafa:	f003 0308 	and.w	r3, r3, #8
 800bafe:	2b08      	cmp	r3, #8
 800bb00:	d122      	bne.n	800bb48 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	68db      	ldr	r3, [r3, #12]
 800bb08:	f003 0308 	and.w	r3, r3, #8
 800bb0c:	2b08      	cmp	r3, #8
 800bb0e:	d11b      	bne.n	800bb48 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	f06f 0208 	mvn.w	r2, #8
 800bb18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	2204      	movs	r2, #4
 800bb1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	69db      	ldr	r3, [r3, #28]
 800bb26:	f003 0303 	and.w	r3, r3, #3
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d003      	beq.n	800bb36 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bb2e:	6878      	ldr	r0, [r7, #4]
 800bb30:	f000 fabe 	bl	800c0b0 <HAL_TIM_IC_CaptureCallback>
 800bb34:	e005      	b.n	800bb42 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bb36:	6878      	ldr	r0, [r7, #4]
 800bb38:	f000 fab0 	bl	800c09c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bb3c:	6878      	ldr	r0, [r7, #4]
 800bb3e:	f000 fac1 	bl	800c0c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	2200      	movs	r2, #0
 800bb46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	691b      	ldr	r3, [r3, #16]
 800bb4e:	f003 0310 	and.w	r3, r3, #16
 800bb52:	2b10      	cmp	r3, #16
 800bb54:	d122      	bne.n	800bb9c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	68db      	ldr	r3, [r3, #12]
 800bb5c:	f003 0310 	and.w	r3, r3, #16
 800bb60:	2b10      	cmp	r3, #16
 800bb62:	d11b      	bne.n	800bb9c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	f06f 0210 	mvn.w	r2, #16
 800bb6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	2208      	movs	r2, #8
 800bb72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	69db      	ldr	r3, [r3, #28]
 800bb7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d003      	beq.n	800bb8a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bb82:	6878      	ldr	r0, [r7, #4]
 800bb84:	f000 fa94 	bl	800c0b0 <HAL_TIM_IC_CaptureCallback>
 800bb88:	e005      	b.n	800bb96 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bb8a:	6878      	ldr	r0, [r7, #4]
 800bb8c:	f000 fa86 	bl	800c09c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bb90:	6878      	ldr	r0, [r7, #4]
 800bb92:	f000 fa97 	bl	800c0c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	2200      	movs	r2, #0
 800bb9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	691b      	ldr	r3, [r3, #16]
 800bba2:	f003 0301 	and.w	r3, r3, #1
 800bba6:	2b01      	cmp	r3, #1
 800bba8:	d10e      	bne.n	800bbc8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	68db      	ldr	r3, [r3, #12]
 800bbb0:	f003 0301 	and.w	r3, r3, #1
 800bbb4:	2b01      	cmp	r3, #1
 800bbb6:	d107      	bne.n	800bbc8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	f06f 0201 	mvn.w	r2, #1
 800bbc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bbc2:	6878      	ldr	r0, [r7, #4]
 800bbc4:	f7f5 fd78 	bl	80016b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	691b      	ldr	r3, [r3, #16]
 800bbce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bbd2:	2b80      	cmp	r3, #128	; 0x80
 800bbd4:	d10e      	bne.n	800bbf4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	68db      	ldr	r3, [r3, #12]
 800bbdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bbe0:	2b80      	cmp	r3, #128	; 0x80
 800bbe2:	d107      	bne.n	800bbf4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800bbec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bbee:	6878      	ldr	r0, [r7, #4]
 800bbf0:	f001 f802 	bl	800cbf8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	691b      	ldr	r3, [r3, #16]
 800bbfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bbfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bc02:	d10e      	bne.n	800bc22 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	68db      	ldr	r3, [r3, #12]
 800bc0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc0e:	2b80      	cmp	r3, #128	; 0x80
 800bc10:	d107      	bne.n	800bc22 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800bc1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800bc1c:	6878      	ldr	r0, [r7, #4]
 800bc1e:	f000 fff5 	bl	800cc0c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	691b      	ldr	r3, [r3, #16]
 800bc28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc2c:	2b40      	cmp	r3, #64	; 0x40
 800bc2e:	d10e      	bne.n	800bc4e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	68db      	ldr	r3, [r3, #12]
 800bc36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc3a:	2b40      	cmp	r3, #64	; 0x40
 800bc3c:	d107      	bne.n	800bc4e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800bc46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bc48:	6878      	ldr	r0, [r7, #4]
 800bc4a:	f000 fa45 	bl	800c0d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	691b      	ldr	r3, [r3, #16]
 800bc54:	f003 0320 	and.w	r3, r3, #32
 800bc58:	2b20      	cmp	r3, #32
 800bc5a:	d10e      	bne.n	800bc7a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	68db      	ldr	r3, [r3, #12]
 800bc62:	f003 0320 	and.w	r3, r3, #32
 800bc66:	2b20      	cmp	r3, #32
 800bc68:	d107      	bne.n	800bc7a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f06f 0220 	mvn.w	r2, #32
 800bc72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bc74:	6878      	ldr	r0, [r7, #4]
 800bc76:	f000 ffb5 	bl	800cbe4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bc7a:	bf00      	nop
 800bc7c:	3708      	adds	r7, #8
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}
	...

0800bc84 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b086      	sub	sp, #24
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	60f8      	str	r0, [r7, #12]
 800bc8c:	60b9      	str	r1, [r7, #8]
 800bc8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bc90:	2300      	movs	r3, #0
 800bc92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bc9a:	2b01      	cmp	r3, #1
 800bc9c:	d101      	bne.n	800bca2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bc9e:	2302      	movs	r3, #2
 800bca0:	e0ff      	b.n	800bea2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	2201      	movs	r2, #1
 800bca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	2b14      	cmp	r3, #20
 800bcae:	f200 80f0 	bhi.w	800be92 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800bcb2:	a201      	add	r2, pc, #4	; (adr r2, 800bcb8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bcb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcb8:	0800bd0d 	.word	0x0800bd0d
 800bcbc:	0800be93 	.word	0x0800be93
 800bcc0:	0800be93 	.word	0x0800be93
 800bcc4:	0800be93 	.word	0x0800be93
 800bcc8:	0800bd4d 	.word	0x0800bd4d
 800bccc:	0800be93 	.word	0x0800be93
 800bcd0:	0800be93 	.word	0x0800be93
 800bcd4:	0800be93 	.word	0x0800be93
 800bcd8:	0800bd8f 	.word	0x0800bd8f
 800bcdc:	0800be93 	.word	0x0800be93
 800bce0:	0800be93 	.word	0x0800be93
 800bce4:	0800be93 	.word	0x0800be93
 800bce8:	0800bdcf 	.word	0x0800bdcf
 800bcec:	0800be93 	.word	0x0800be93
 800bcf0:	0800be93 	.word	0x0800be93
 800bcf4:	0800be93 	.word	0x0800be93
 800bcf8:	0800be11 	.word	0x0800be11
 800bcfc:	0800be93 	.word	0x0800be93
 800bd00:	0800be93 	.word	0x0800be93
 800bd04:	0800be93 	.word	0x0800be93
 800bd08:	0800be51 	.word	0x0800be51
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	68b9      	ldr	r1, [r7, #8]
 800bd12:	4618      	mov	r0, r3
 800bd14:	f000 fa90 	bl	800c238 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	699a      	ldr	r2, [r3, #24]
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	f042 0208 	orr.w	r2, r2, #8
 800bd26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	699a      	ldr	r2, [r3, #24]
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	f022 0204 	bic.w	r2, r2, #4
 800bd36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	6999      	ldr	r1, [r3, #24]
 800bd3e:	68bb      	ldr	r3, [r7, #8]
 800bd40:	691a      	ldr	r2, [r3, #16]
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	430a      	orrs	r2, r1
 800bd48:	619a      	str	r2, [r3, #24]
      break;
 800bd4a:	e0a5      	b.n	800be98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	68b9      	ldr	r1, [r7, #8]
 800bd52:	4618      	mov	r0, r3
 800bd54:	f000 fb00 	bl	800c358 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	699a      	ldr	r2, [r3, #24]
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bd66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	699a      	ldr	r2, [r3, #24]
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bd76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	6999      	ldr	r1, [r3, #24]
 800bd7e:	68bb      	ldr	r3, [r7, #8]
 800bd80:	691b      	ldr	r3, [r3, #16]
 800bd82:	021a      	lsls	r2, r3, #8
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	430a      	orrs	r2, r1
 800bd8a:	619a      	str	r2, [r3, #24]
      break;
 800bd8c:	e084      	b.n	800be98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	68b9      	ldr	r1, [r7, #8]
 800bd94:	4618      	mov	r0, r3
 800bd96:	f000 fb69 	bl	800c46c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	69da      	ldr	r2, [r3, #28]
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	f042 0208 	orr.w	r2, r2, #8
 800bda8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	69da      	ldr	r2, [r3, #28]
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	f022 0204 	bic.w	r2, r2, #4
 800bdb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	69d9      	ldr	r1, [r3, #28]
 800bdc0:	68bb      	ldr	r3, [r7, #8]
 800bdc2:	691a      	ldr	r2, [r3, #16]
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	430a      	orrs	r2, r1
 800bdca:	61da      	str	r2, [r3, #28]
      break;
 800bdcc:	e064      	b.n	800be98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	68b9      	ldr	r1, [r7, #8]
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	f000 fbd1 	bl	800c57c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	69da      	ldr	r2, [r3, #28]
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bde8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	69da      	ldr	r2, [r3, #28]
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bdf8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	69d9      	ldr	r1, [r3, #28]
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	691b      	ldr	r3, [r3, #16]
 800be04:	021a      	lsls	r2, r3, #8
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	430a      	orrs	r2, r1
 800be0c:	61da      	str	r2, [r3, #28]
      break;
 800be0e:	e043      	b.n	800be98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	68b9      	ldr	r1, [r7, #8]
 800be16:	4618      	mov	r0, r3
 800be18:	f000 fc1a 	bl	800c650 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	f042 0208 	orr.w	r2, r2, #8
 800be2a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	f022 0204 	bic.w	r2, r2, #4
 800be3a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800be42:	68bb      	ldr	r3, [r7, #8]
 800be44:	691a      	ldr	r2, [r3, #16]
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	430a      	orrs	r2, r1
 800be4c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800be4e:	e023      	b.n	800be98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	68b9      	ldr	r1, [r7, #8]
 800be56:	4618      	mov	r0, r3
 800be58:	f000 fc5e 	bl	800c718 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800be6a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800be7a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800be82:	68bb      	ldr	r3, [r7, #8]
 800be84:	691b      	ldr	r3, [r3, #16]
 800be86:	021a      	lsls	r2, r3, #8
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	430a      	orrs	r2, r1
 800be8e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800be90:	e002      	b.n	800be98 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800be92:	2301      	movs	r3, #1
 800be94:	75fb      	strb	r3, [r7, #23]
      break;
 800be96:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	2200      	movs	r2, #0
 800be9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800bea0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bea2:	4618      	mov	r0, r3
 800bea4:	3718      	adds	r7, #24
 800bea6:	46bd      	mov	sp, r7
 800bea8:	bd80      	pop	{r7, pc}
 800beaa:	bf00      	nop

0800beac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800beac:	b580      	push	{r7, lr}
 800beae:	b084      	sub	sp, #16
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]
 800beb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800beb6:	2300      	movs	r3, #0
 800beb8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bec0:	2b01      	cmp	r3, #1
 800bec2:	d101      	bne.n	800bec8 <HAL_TIM_ConfigClockSource+0x1c>
 800bec4:	2302      	movs	r3, #2
 800bec6:	e0dc      	b.n	800c082 <HAL_TIM_ConfigClockSource+0x1d6>
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2201      	movs	r2, #1
 800becc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2202      	movs	r2, #2
 800bed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	689b      	ldr	r3, [r3, #8]
 800bede:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bee0:	68ba      	ldr	r2, [r7, #8]
 800bee2:	4b6a      	ldr	r3, [pc, #424]	; (800c08c <HAL_TIM_ConfigClockSource+0x1e0>)
 800bee4:	4013      	ands	r3, r2
 800bee6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bee8:	68bb      	ldr	r3, [r7, #8]
 800beea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800beee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	68ba      	ldr	r2, [r7, #8]
 800bef6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	4a64      	ldr	r2, [pc, #400]	; (800c090 <HAL_TIM_ConfigClockSource+0x1e4>)
 800befe:	4293      	cmp	r3, r2
 800bf00:	f000 80a9 	beq.w	800c056 <HAL_TIM_ConfigClockSource+0x1aa>
 800bf04:	4a62      	ldr	r2, [pc, #392]	; (800c090 <HAL_TIM_ConfigClockSource+0x1e4>)
 800bf06:	4293      	cmp	r3, r2
 800bf08:	f200 80ae 	bhi.w	800c068 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf0c:	4a61      	ldr	r2, [pc, #388]	; (800c094 <HAL_TIM_ConfigClockSource+0x1e8>)
 800bf0e:	4293      	cmp	r3, r2
 800bf10:	f000 80a1 	beq.w	800c056 <HAL_TIM_ConfigClockSource+0x1aa>
 800bf14:	4a5f      	ldr	r2, [pc, #380]	; (800c094 <HAL_TIM_ConfigClockSource+0x1e8>)
 800bf16:	4293      	cmp	r3, r2
 800bf18:	f200 80a6 	bhi.w	800c068 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf1c:	4a5e      	ldr	r2, [pc, #376]	; (800c098 <HAL_TIM_ConfigClockSource+0x1ec>)
 800bf1e:	4293      	cmp	r3, r2
 800bf20:	f000 8099 	beq.w	800c056 <HAL_TIM_ConfigClockSource+0x1aa>
 800bf24:	4a5c      	ldr	r2, [pc, #368]	; (800c098 <HAL_TIM_ConfigClockSource+0x1ec>)
 800bf26:	4293      	cmp	r3, r2
 800bf28:	f200 809e 	bhi.w	800c068 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf2c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800bf30:	f000 8091 	beq.w	800c056 <HAL_TIM_ConfigClockSource+0x1aa>
 800bf34:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800bf38:	f200 8096 	bhi.w	800c068 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf3c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bf40:	f000 8089 	beq.w	800c056 <HAL_TIM_ConfigClockSource+0x1aa>
 800bf44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bf48:	f200 808e 	bhi.w	800c068 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bf50:	d03e      	beq.n	800bfd0 <HAL_TIM_ConfigClockSource+0x124>
 800bf52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bf56:	f200 8087 	bhi.w	800c068 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bf5e:	f000 8086 	beq.w	800c06e <HAL_TIM_ConfigClockSource+0x1c2>
 800bf62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bf66:	d87f      	bhi.n	800c068 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf68:	2b70      	cmp	r3, #112	; 0x70
 800bf6a:	d01a      	beq.n	800bfa2 <HAL_TIM_ConfigClockSource+0xf6>
 800bf6c:	2b70      	cmp	r3, #112	; 0x70
 800bf6e:	d87b      	bhi.n	800c068 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf70:	2b60      	cmp	r3, #96	; 0x60
 800bf72:	d050      	beq.n	800c016 <HAL_TIM_ConfigClockSource+0x16a>
 800bf74:	2b60      	cmp	r3, #96	; 0x60
 800bf76:	d877      	bhi.n	800c068 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf78:	2b50      	cmp	r3, #80	; 0x50
 800bf7a:	d03c      	beq.n	800bff6 <HAL_TIM_ConfigClockSource+0x14a>
 800bf7c:	2b50      	cmp	r3, #80	; 0x50
 800bf7e:	d873      	bhi.n	800c068 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf80:	2b40      	cmp	r3, #64	; 0x40
 800bf82:	d058      	beq.n	800c036 <HAL_TIM_ConfigClockSource+0x18a>
 800bf84:	2b40      	cmp	r3, #64	; 0x40
 800bf86:	d86f      	bhi.n	800c068 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf88:	2b30      	cmp	r3, #48	; 0x30
 800bf8a:	d064      	beq.n	800c056 <HAL_TIM_ConfigClockSource+0x1aa>
 800bf8c:	2b30      	cmp	r3, #48	; 0x30
 800bf8e:	d86b      	bhi.n	800c068 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf90:	2b20      	cmp	r3, #32
 800bf92:	d060      	beq.n	800c056 <HAL_TIM_ConfigClockSource+0x1aa>
 800bf94:	2b20      	cmp	r3, #32
 800bf96:	d867      	bhi.n	800c068 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d05c      	beq.n	800c056 <HAL_TIM_ConfigClockSource+0x1aa>
 800bf9c:	2b10      	cmp	r3, #16
 800bf9e:	d05a      	beq.n	800c056 <HAL_TIM_ConfigClockSource+0x1aa>
 800bfa0:	e062      	b.n	800c068 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	6818      	ldr	r0, [r3, #0]
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	6899      	ldr	r1, [r3, #8]
 800bfaa:	683b      	ldr	r3, [r7, #0]
 800bfac:	685a      	ldr	r2, [r3, #4]
 800bfae:	683b      	ldr	r3, [r7, #0]
 800bfb0:	68db      	ldr	r3, [r3, #12]
 800bfb2:	f000 fc95 	bl	800c8e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	689b      	ldr	r3, [r3, #8]
 800bfbc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bfbe:	68bb      	ldr	r3, [r7, #8]
 800bfc0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800bfc4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	68ba      	ldr	r2, [r7, #8]
 800bfcc:	609a      	str	r2, [r3, #8]
      break;
 800bfce:	e04f      	b.n	800c070 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	6818      	ldr	r0, [r3, #0]
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	6899      	ldr	r1, [r3, #8]
 800bfd8:	683b      	ldr	r3, [r7, #0]
 800bfda:	685a      	ldr	r2, [r3, #4]
 800bfdc:	683b      	ldr	r3, [r7, #0]
 800bfde:	68db      	ldr	r3, [r3, #12]
 800bfe0:	f000 fc7e 	bl	800c8e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	689a      	ldr	r2, [r3, #8]
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bff2:	609a      	str	r2, [r3, #8]
      break;
 800bff4:	e03c      	b.n	800c070 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	6818      	ldr	r0, [r3, #0]
 800bffa:	683b      	ldr	r3, [r7, #0]
 800bffc:	6859      	ldr	r1, [r3, #4]
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	68db      	ldr	r3, [r3, #12]
 800c002:	461a      	mov	r2, r3
 800c004:	f000 fbee 	bl	800c7e4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	2150      	movs	r1, #80	; 0x50
 800c00e:	4618      	mov	r0, r3
 800c010:	f000 fc48 	bl	800c8a4 <TIM_ITRx_SetConfig>
      break;
 800c014:	e02c      	b.n	800c070 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	6818      	ldr	r0, [r3, #0]
 800c01a:	683b      	ldr	r3, [r7, #0]
 800c01c:	6859      	ldr	r1, [r3, #4]
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	68db      	ldr	r3, [r3, #12]
 800c022:	461a      	mov	r2, r3
 800c024:	f000 fc0d 	bl	800c842 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	2160      	movs	r1, #96	; 0x60
 800c02e:	4618      	mov	r0, r3
 800c030:	f000 fc38 	bl	800c8a4 <TIM_ITRx_SetConfig>
      break;
 800c034:	e01c      	b.n	800c070 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	6818      	ldr	r0, [r3, #0]
 800c03a:	683b      	ldr	r3, [r7, #0]
 800c03c:	6859      	ldr	r1, [r3, #4]
 800c03e:	683b      	ldr	r3, [r7, #0]
 800c040:	68db      	ldr	r3, [r3, #12]
 800c042:	461a      	mov	r2, r3
 800c044:	f000 fbce 	bl	800c7e4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	2140      	movs	r1, #64	; 0x40
 800c04e:	4618      	mov	r0, r3
 800c050:	f000 fc28 	bl	800c8a4 <TIM_ITRx_SetConfig>
      break;
 800c054:	e00c      	b.n	800c070 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	681a      	ldr	r2, [r3, #0]
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	4619      	mov	r1, r3
 800c060:	4610      	mov	r0, r2
 800c062:	f000 fc1f 	bl	800c8a4 <TIM_ITRx_SetConfig>
      break;
 800c066:	e003      	b.n	800c070 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800c068:	2301      	movs	r3, #1
 800c06a:	73fb      	strb	r3, [r7, #15]
      break;
 800c06c:	e000      	b.n	800c070 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800c06e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2201      	movs	r2, #1
 800c074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2200      	movs	r2, #0
 800c07c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c080:	7bfb      	ldrb	r3, [r7, #15]
}
 800c082:	4618      	mov	r0, r3
 800c084:	3710      	adds	r7, #16
 800c086:	46bd      	mov	sp, r7
 800c088:	bd80      	pop	{r7, pc}
 800c08a:	bf00      	nop
 800c08c:	ffceff88 	.word	0xffceff88
 800c090:	00100040 	.word	0x00100040
 800c094:	00100030 	.word	0x00100030
 800c098:	00100020 	.word	0x00100020

0800c09c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c09c:	b480      	push	{r7}
 800c09e:	b083      	sub	sp, #12
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c0a4:	bf00      	nop
 800c0a6:	370c      	adds	r7, #12
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ae:	4770      	bx	lr

0800c0b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c0b0:	b480      	push	{r7}
 800c0b2:	b083      	sub	sp, #12
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c0b8:	bf00      	nop
 800c0ba:	370c      	adds	r7, #12
 800c0bc:	46bd      	mov	sp, r7
 800c0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c2:	4770      	bx	lr

0800c0c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c0c4:	b480      	push	{r7}
 800c0c6:	b083      	sub	sp, #12
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c0cc:	bf00      	nop
 800c0ce:	370c      	adds	r7, #12
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d6:	4770      	bx	lr

0800c0d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c0d8:	b480      	push	{r7}
 800c0da:	b083      	sub	sp, #12
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c0e0:	bf00      	nop
 800c0e2:	370c      	adds	r7, #12
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ea:	4770      	bx	lr

0800c0ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c0ec:	b480      	push	{r7}
 800c0ee:	b085      	sub	sp, #20
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	6078      	str	r0, [r7, #4]
 800c0f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	4a44      	ldr	r2, [pc, #272]	; (800c210 <TIM_Base_SetConfig+0x124>)
 800c100:	4293      	cmp	r3, r2
 800c102:	d013      	beq.n	800c12c <TIM_Base_SetConfig+0x40>
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c10a:	d00f      	beq.n	800c12c <TIM_Base_SetConfig+0x40>
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	4a41      	ldr	r2, [pc, #260]	; (800c214 <TIM_Base_SetConfig+0x128>)
 800c110:	4293      	cmp	r3, r2
 800c112:	d00b      	beq.n	800c12c <TIM_Base_SetConfig+0x40>
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	4a40      	ldr	r2, [pc, #256]	; (800c218 <TIM_Base_SetConfig+0x12c>)
 800c118:	4293      	cmp	r3, r2
 800c11a:	d007      	beq.n	800c12c <TIM_Base_SetConfig+0x40>
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	4a3f      	ldr	r2, [pc, #252]	; (800c21c <TIM_Base_SetConfig+0x130>)
 800c120:	4293      	cmp	r3, r2
 800c122:	d003      	beq.n	800c12c <TIM_Base_SetConfig+0x40>
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	4a3e      	ldr	r2, [pc, #248]	; (800c220 <TIM_Base_SetConfig+0x134>)
 800c128:	4293      	cmp	r3, r2
 800c12a:	d108      	bne.n	800c13e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c132:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	685b      	ldr	r3, [r3, #4]
 800c138:	68fa      	ldr	r2, [r7, #12]
 800c13a:	4313      	orrs	r3, r2
 800c13c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	4a33      	ldr	r2, [pc, #204]	; (800c210 <TIM_Base_SetConfig+0x124>)
 800c142:	4293      	cmp	r3, r2
 800c144:	d027      	beq.n	800c196 <TIM_Base_SetConfig+0xaa>
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c14c:	d023      	beq.n	800c196 <TIM_Base_SetConfig+0xaa>
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	4a30      	ldr	r2, [pc, #192]	; (800c214 <TIM_Base_SetConfig+0x128>)
 800c152:	4293      	cmp	r3, r2
 800c154:	d01f      	beq.n	800c196 <TIM_Base_SetConfig+0xaa>
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	4a2f      	ldr	r2, [pc, #188]	; (800c218 <TIM_Base_SetConfig+0x12c>)
 800c15a:	4293      	cmp	r3, r2
 800c15c:	d01b      	beq.n	800c196 <TIM_Base_SetConfig+0xaa>
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	4a2e      	ldr	r2, [pc, #184]	; (800c21c <TIM_Base_SetConfig+0x130>)
 800c162:	4293      	cmp	r3, r2
 800c164:	d017      	beq.n	800c196 <TIM_Base_SetConfig+0xaa>
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	4a2d      	ldr	r2, [pc, #180]	; (800c220 <TIM_Base_SetConfig+0x134>)
 800c16a:	4293      	cmp	r3, r2
 800c16c:	d013      	beq.n	800c196 <TIM_Base_SetConfig+0xaa>
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	4a2c      	ldr	r2, [pc, #176]	; (800c224 <TIM_Base_SetConfig+0x138>)
 800c172:	4293      	cmp	r3, r2
 800c174:	d00f      	beq.n	800c196 <TIM_Base_SetConfig+0xaa>
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	4a2b      	ldr	r2, [pc, #172]	; (800c228 <TIM_Base_SetConfig+0x13c>)
 800c17a:	4293      	cmp	r3, r2
 800c17c:	d00b      	beq.n	800c196 <TIM_Base_SetConfig+0xaa>
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	4a2a      	ldr	r2, [pc, #168]	; (800c22c <TIM_Base_SetConfig+0x140>)
 800c182:	4293      	cmp	r3, r2
 800c184:	d007      	beq.n	800c196 <TIM_Base_SetConfig+0xaa>
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	4a29      	ldr	r2, [pc, #164]	; (800c230 <TIM_Base_SetConfig+0x144>)
 800c18a:	4293      	cmp	r3, r2
 800c18c:	d003      	beq.n	800c196 <TIM_Base_SetConfig+0xaa>
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	4a28      	ldr	r2, [pc, #160]	; (800c234 <TIM_Base_SetConfig+0x148>)
 800c192:	4293      	cmp	r3, r2
 800c194:	d108      	bne.n	800c1a8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c19c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c19e:	683b      	ldr	r3, [r7, #0]
 800c1a0:	68db      	ldr	r3, [r3, #12]
 800c1a2:	68fa      	ldr	r2, [r7, #12]
 800c1a4:	4313      	orrs	r3, r2
 800c1a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c1ae:	683b      	ldr	r3, [r7, #0]
 800c1b0:	695b      	ldr	r3, [r3, #20]
 800c1b2:	4313      	orrs	r3, r2
 800c1b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	68fa      	ldr	r2, [r7, #12]
 800c1ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c1bc:	683b      	ldr	r3, [r7, #0]
 800c1be:	689a      	ldr	r2, [r3, #8]
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c1c4:	683b      	ldr	r3, [r7, #0]
 800c1c6:	681a      	ldr	r2, [r3, #0]
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	4a10      	ldr	r2, [pc, #64]	; (800c210 <TIM_Base_SetConfig+0x124>)
 800c1d0:	4293      	cmp	r3, r2
 800c1d2:	d00f      	beq.n	800c1f4 <TIM_Base_SetConfig+0x108>
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	4a12      	ldr	r2, [pc, #72]	; (800c220 <TIM_Base_SetConfig+0x134>)
 800c1d8:	4293      	cmp	r3, r2
 800c1da:	d00b      	beq.n	800c1f4 <TIM_Base_SetConfig+0x108>
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	4a11      	ldr	r2, [pc, #68]	; (800c224 <TIM_Base_SetConfig+0x138>)
 800c1e0:	4293      	cmp	r3, r2
 800c1e2:	d007      	beq.n	800c1f4 <TIM_Base_SetConfig+0x108>
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	4a10      	ldr	r2, [pc, #64]	; (800c228 <TIM_Base_SetConfig+0x13c>)
 800c1e8:	4293      	cmp	r3, r2
 800c1ea:	d003      	beq.n	800c1f4 <TIM_Base_SetConfig+0x108>
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	4a0f      	ldr	r2, [pc, #60]	; (800c22c <TIM_Base_SetConfig+0x140>)
 800c1f0:	4293      	cmp	r3, r2
 800c1f2:	d103      	bne.n	800c1fc <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c1f4:	683b      	ldr	r3, [r7, #0]
 800c1f6:	691a      	ldr	r2, [r3, #16]
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	2201      	movs	r2, #1
 800c200:	615a      	str	r2, [r3, #20]
}
 800c202:	bf00      	nop
 800c204:	3714      	adds	r7, #20
 800c206:	46bd      	mov	sp, r7
 800c208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c20c:	4770      	bx	lr
 800c20e:	bf00      	nop
 800c210:	40010000 	.word	0x40010000
 800c214:	40000400 	.word	0x40000400
 800c218:	40000800 	.word	0x40000800
 800c21c:	40000c00 	.word	0x40000c00
 800c220:	40010400 	.word	0x40010400
 800c224:	40014000 	.word	0x40014000
 800c228:	40014400 	.word	0x40014400
 800c22c:	40014800 	.word	0x40014800
 800c230:	4000e000 	.word	0x4000e000
 800c234:	4000e400 	.word	0x4000e400

0800c238 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c238:	b480      	push	{r7}
 800c23a:	b087      	sub	sp, #28
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6078      	str	r0, [r7, #4]
 800c240:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	6a1b      	ldr	r3, [r3, #32]
 800c246:	f023 0201 	bic.w	r2, r3, #1
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	6a1b      	ldr	r3, [r3, #32]
 800c252:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	685b      	ldr	r3, [r3, #4]
 800c258:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	699b      	ldr	r3, [r3, #24]
 800c25e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c260:	68fa      	ldr	r2, [r7, #12]
 800c262:	4b37      	ldr	r3, [pc, #220]	; (800c340 <TIM_OC1_SetConfig+0x108>)
 800c264:	4013      	ands	r3, r2
 800c266:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	f023 0303 	bic.w	r3, r3, #3
 800c26e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c270:	683b      	ldr	r3, [r7, #0]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	68fa      	ldr	r2, [r7, #12]
 800c276:	4313      	orrs	r3, r2
 800c278:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c27a:	697b      	ldr	r3, [r7, #20]
 800c27c:	f023 0302 	bic.w	r3, r3, #2
 800c280:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c282:	683b      	ldr	r3, [r7, #0]
 800c284:	689b      	ldr	r3, [r3, #8]
 800c286:	697a      	ldr	r2, [r7, #20]
 800c288:	4313      	orrs	r3, r2
 800c28a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	4a2d      	ldr	r2, [pc, #180]	; (800c344 <TIM_OC1_SetConfig+0x10c>)
 800c290:	4293      	cmp	r3, r2
 800c292:	d00f      	beq.n	800c2b4 <TIM_OC1_SetConfig+0x7c>
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	4a2c      	ldr	r2, [pc, #176]	; (800c348 <TIM_OC1_SetConfig+0x110>)
 800c298:	4293      	cmp	r3, r2
 800c29a:	d00b      	beq.n	800c2b4 <TIM_OC1_SetConfig+0x7c>
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	4a2b      	ldr	r2, [pc, #172]	; (800c34c <TIM_OC1_SetConfig+0x114>)
 800c2a0:	4293      	cmp	r3, r2
 800c2a2:	d007      	beq.n	800c2b4 <TIM_OC1_SetConfig+0x7c>
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	4a2a      	ldr	r2, [pc, #168]	; (800c350 <TIM_OC1_SetConfig+0x118>)
 800c2a8:	4293      	cmp	r3, r2
 800c2aa:	d003      	beq.n	800c2b4 <TIM_OC1_SetConfig+0x7c>
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	4a29      	ldr	r2, [pc, #164]	; (800c354 <TIM_OC1_SetConfig+0x11c>)
 800c2b0:	4293      	cmp	r3, r2
 800c2b2:	d10c      	bne.n	800c2ce <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c2b4:	697b      	ldr	r3, [r7, #20]
 800c2b6:	f023 0308 	bic.w	r3, r3, #8
 800c2ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c2bc:	683b      	ldr	r3, [r7, #0]
 800c2be:	68db      	ldr	r3, [r3, #12]
 800c2c0:	697a      	ldr	r2, [r7, #20]
 800c2c2:	4313      	orrs	r3, r2
 800c2c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c2c6:	697b      	ldr	r3, [r7, #20]
 800c2c8:	f023 0304 	bic.w	r3, r3, #4
 800c2cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	4a1c      	ldr	r2, [pc, #112]	; (800c344 <TIM_OC1_SetConfig+0x10c>)
 800c2d2:	4293      	cmp	r3, r2
 800c2d4:	d00f      	beq.n	800c2f6 <TIM_OC1_SetConfig+0xbe>
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	4a1b      	ldr	r2, [pc, #108]	; (800c348 <TIM_OC1_SetConfig+0x110>)
 800c2da:	4293      	cmp	r3, r2
 800c2dc:	d00b      	beq.n	800c2f6 <TIM_OC1_SetConfig+0xbe>
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	4a1a      	ldr	r2, [pc, #104]	; (800c34c <TIM_OC1_SetConfig+0x114>)
 800c2e2:	4293      	cmp	r3, r2
 800c2e4:	d007      	beq.n	800c2f6 <TIM_OC1_SetConfig+0xbe>
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	4a19      	ldr	r2, [pc, #100]	; (800c350 <TIM_OC1_SetConfig+0x118>)
 800c2ea:	4293      	cmp	r3, r2
 800c2ec:	d003      	beq.n	800c2f6 <TIM_OC1_SetConfig+0xbe>
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	4a18      	ldr	r2, [pc, #96]	; (800c354 <TIM_OC1_SetConfig+0x11c>)
 800c2f2:	4293      	cmp	r3, r2
 800c2f4:	d111      	bne.n	800c31a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c2f6:	693b      	ldr	r3, [r7, #16]
 800c2f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c2fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c2fe:	693b      	ldr	r3, [r7, #16]
 800c300:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c304:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c306:	683b      	ldr	r3, [r7, #0]
 800c308:	695b      	ldr	r3, [r3, #20]
 800c30a:	693a      	ldr	r2, [r7, #16]
 800c30c:	4313      	orrs	r3, r2
 800c30e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c310:	683b      	ldr	r3, [r7, #0]
 800c312:	699b      	ldr	r3, [r3, #24]
 800c314:	693a      	ldr	r2, [r7, #16]
 800c316:	4313      	orrs	r3, r2
 800c318:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	693a      	ldr	r2, [r7, #16]
 800c31e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	68fa      	ldr	r2, [r7, #12]
 800c324:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c326:	683b      	ldr	r3, [r7, #0]
 800c328:	685a      	ldr	r2, [r3, #4]
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	697a      	ldr	r2, [r7, #20]
 800c332:	621a      	str	r2, [r3, #32]
}
 800c334:	bf00      	nop
 800c336:	371c      	adds	r7, #28
 800c338:	46bd      	mov	sp, r7
 800c33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c33e:	4770      	bx	lr
 800c340:	fffeff8f 	.word	0xfffeff8f
 800c344:	40010000 	.word	0x40010000
 800c348:	40010400 	.word	0x40010400
 800c34c:	40014000 	.word	0x40014000
 800c350:	40014400 	.word	0x40014400
 800c354:	40014800 	.word	0x40014800

0800c358 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c358:	b480      	push	{r7}
 800c35a:	b087      	sub	sp, #28
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]
 800c360:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	6a1b      	ldr	r3, [r3, #32]
 800c366:	f023 0210 	bic.w	r2, r3, #16
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	6a1b      	ldr	r3, [r3, #32]
 800c372:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	685b      	ldr	r3, [r3, #4]
 800c378:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	699b      	ldr	r3, [r3, #24]
 800c37e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c380:	68fa      	ldr	r2, [r7, #12]
 800c382:	4b34      	ldr	r3, [pc, #208]	; (800c454 <TIM_OC2_SetConfig+0xfc>)
 800c384:	4013      	ands	r3, r2
 800c386:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c38e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c390:	683b      	ldr	r3, [r7, #0]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	021b      	lsls	r3, r3, #8
 800c396:	68fa      	ldr	r2, [r7, #12]
 800c398:	4313      	orrs	r3, r2
 800c39a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c39c:	697b      	ldr	r3, [r7, #20]
 800c39e:	f023 0320 	bic.w	r3, r3, #32
 800c3a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	689b      	ldr	r3, [r3, #8]
 800c3a8:	011b      	lsls	r3, r3, #4
 800c3aa:	697a      	ldr	r2, [r7, #20]
 800c3ac:	4313      	orrs	r3, r2
 800c3ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	4a29      	ldr	r2, [pc, #164]	; (800c458 <TIM_OC2_SetConfig+0x100>)
 800c3b4:	4293      	cmp	r3, r2
 800c3b6:	d003      	beq.n	800c3c0 <TIM_OC2_SetConfig+0x68>
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	4a28      	ldr	r2, [pc, #160]	; (800c45c <TIM_OC2_SetConfig+0x104>)
 800c3bc:	4293      	cmp	r3, r2
 800c3be:	d10d      	bne.n	800c3dc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c3c0:	697b      	ldr	r3, [r7, #20]
 800c3c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c3c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	68db      	ldr	r3, [r3, #12]
 800c3cc:	011b      	lsls	r3, r3, #4
 800c3ce:	697a      	ldr	r2, [r7, #20]
 800c3d0:	4313      	orrs	r3, r2
 800c3d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c3d4:	697b      	ldr	r3, [r7, #20]
 800c3d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c3da:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	4a1e      	ldr	r2, [pc, #120]	; (800c458 <TIM_OC2_SetConfig+0x100>)
 800c3e0:	4293      	cmp	r3, r2
 800c3e2:	d00f      	beq.n	800c404 <TIM_OC2_SetConfig+0xac>
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	4a1d      	ldr	r2, [pc, #116]	; (800c45c <TIM_OC2_SetConfig+0x104>)
 800c3e8:	4293      	cmp	r3, r2
 800c3ea:	d00b      	beq.n	800c404 <TIM_OC2_SetConfig+0xac>
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	4a1c      	ldr	r2, [pc, #112]	; (800c460 <TIM_OC2_SetConfig+0x108>)
 800c3f0:	4293      	cmp	r3, r2
 800c3f2:	d007      	beq.n	800c404 <TIM_OC2_SetConfig+0xac>
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	4a1b      	ldr	r2, [pc, #108]	; (800c464 <TIM_OC2_SetConfig+0x10c>)
 800c3f8:	4293      	cmp	r3, r2
 800c3fa:	d003      	beq.n	800c404 <TIM_OC2_SetConfig+0xac>
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	4a1a      	ldr	r2, [pc, #104]	; (800c468 <TIM_OC2_SetConfig+0x110>)
 800c400:	4293      	cmp	r3, r2
 800c402:	d113      	bne.n	800c42c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c404:	693b      	ldr	r3, [r7, #16]
 800c406:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c40a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c40c:	693b      	ldr	r3, [r7, #16]
 800c40e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c412:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	695b      	ldr	r3, [r3, #20]
 800c418:	009b      	lsls	r3, r3, #2
 800c41a:	693a      	ldr	r2, [r7, #16]
 800c41c:	4313      	orrs	r3, r2
 800c41e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c420:	683b      	ldr	r3, [r7, #0]
 800c422:	699b      	ldr	r3, [r3, #24]
 800c424:	009b      	lsls	r3, r3, #2
 800c426:	693a      	ldr	r2, [r7, #16]
 800c428:	4313      	orrs	r3, r2
 800c42a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	693a      	ldr	r2, [r7, #16]
 800c430:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	68fa      	ldr	r2, [r7, #12]
 800c436:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	685a      	ldr	r2, [r3, #4]
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	697a      	ldr	r2, [r7, #20]
 800c444:	621a      	str	r2, [r3, #32]
}
 800c446:	bf00      	nop
 800c448:	371c      	adds	r7, #28
 800c44a:	46bd      	mov	sp, r7
 800c44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c450:	4770      	bx	lr
 800c452:	bf00      	nop
 800c454:	feff8fff 	.word	0xfeff8fff
 800c458:	40010000 	.word	0x40010000
 800c45c:	40010400 	.word	0x40010400
 800c460:	40014000 	.word	0x40014000
 800c464:	40014400 	.word	0x40014400
 800c468:	40014800 	.word	0x40014800

0800c46c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c46c:	b480      	push	{r7}
 800c46e:	b087      	sub	sp, #28
 800c470:	af00      	add	r7, sp, #0
 800c472:	6078      	str	r0, [r7, #4]
 800c474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	6a1b      	ldr	r3, [r3, #32]
 800c47a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	6a1b      	ldr	r3, [r3, #32]
 800c486:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	685b      	ldr	r3, [r3, #4]
 800c48c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	69db      	ldr	r3, [r3, #28]
 800c492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c494:	68fa      	ldr	r2, [r7, #12]
 800c496:	4b33      	ldr	r3, [pc, #204]	; (800c564 <TIM_OC3_SetConfig+0xf8>)
 800c498:	4013      	ands	r3, r2
 800c49a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	f023 0303 	bic.w	r3, r3, #3
 800c4a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c4a4:	683b      	ldr	r3, [r7, #0]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	68fa      	ldr	r2, [r7, #12]
 800c4aa:	4313      	orrs	r3, r2
 800c4ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c4ae:	697b      	ldr	r3, [r7, #20]
 800c4b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c4b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c4b6:	683b      	ldr	r3, [r7, #0]
 800c4b8:	689b      	ldr	r3, [r3, #8]
 800c4ba:	021b      	lsls	r3, r3, #8
 800c4bc:	697a      	ldr	r2, [r7, #20]
 800c4be:	4313      	orrs	r3, r2
 800c4c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	4a28      	ldr	r2, [pc, #160]	; (800c568 <TIM_OC3_SetConfig+0xfc>)
 800c4c6:	4293      	cmp	r3, r2
 800c4c8:	d003      	beq.n	800c4d2 <TIM_OC3_SetConfig+0x66>
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	4a27      	ldr	r2, [pc, #156]	; (800c56c <TIM_OC3_SetConfig+0x100>)
 800c4ce:	4293      	cmp	r3, r2
 800c4d0:	d10d      	bne.n	800c4ee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c4d2:	697b      	ldr	r3, [r7, #20]
 800c4d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c4d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c4da:	683b      	ldr	r3, [r7, #0]
 800c4dc:	68db      	ldr	r3, [r3, #12]
 800c4de:	021b      	lsls	r3, r3, #8
 800c4e0:	697a      	ldr	r2, [r7, #20]
 800c4e2:	4313      	orrs	r3, r2
 800c4e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c4e6:	697b      	ldr	r3, [r7, #20]
 800c4e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c4ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	4a1d      	ldr	r2, [pc, #116]	; (800c568 <TIM_OC3_SetConfig+0xfc>)
 800c4f2:	4293      	cmp	r3, r2
 800c4f4:	d00f      	beq.n	800c516 <TIM_OC3_SetConfig+0xaa>
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	4a1c      	ldr	r2, [pc, #112]	; (800c56c <TIM_OC3_SetConfig+0x100>)
 800c4fa:	4293      	cmp	r3, r2
 800c4fc:	d00b      	beq.n	800c516 <TIM_OC3_SetConfig+0xaa>
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	4a1b      	ldr	r2, [pc, #108]	; (800c570 <TIM_OC3_SetConfig+0x104>)
 800c502:	4293      	cmp	r3, r2
 800c504:	d007      	beq.n	800c516 <TIM_OC3_SetConfig+0xaa>
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	4a1a      	ldr	r2, [pc, #104]	; (800c574 <TIM_OC3_SetConfig+0x108>)
 800c50a:	4293      	cmp	r3, r2
 800c50c:	d003      	beq.n	800c516 <TIM_OC3_SetConfig+0xaa>
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	4a19      	ldr	r2, [pc, #100]	; (800c578 <TIM_OC3_SetConfig+0x10c>)
 800c512:	4293      	cmp	r3, r2
 800c514:	d113      	bne.n	800c53e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c516:	693b      	ldr	r3, [r7, #16]
 800c518:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c51c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c51e:	693b      	ldr	r3, [r7, #16]
 800c520:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c524:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c526:	683b      	ldr	r3, [r7, #0]
 800c528:	695b      	ldr	r3, [r3, #20]
 800c52a:	011b      	lsls	r3, r3, #4
 800c52c:	693a      	ldr	r2, [r7, #16]
 800c52e:	4313      	orrs	r3, r2
 800c530:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	699b      	ldr	r3, [r3, #24]
 800c536:	011b      	lsls	r3, r3, #4
 800c538:	693a      	ldr	r2, [r7, #16]
 800c53a:	4313      	orrs	r3, r2
 800c53c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	693a      	ldr	r2, [r7, #16]
 800c542:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	68fa      	ldr	r2, [r7, #12]
 800c548:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c54a:	683b      	ldr	r3, [r7, #0]
 800c54c:	685a      	ldr	r2, [r3, #4]
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	697a      	ldr	r2, [r7, #20]
 800c556:	621a      	str	r2, [r3, #32]
}
 800c558:	bf00      	nop
 800c55a:	371c      	adds	r7, #28
 800c55c:	46bd      	mov	sp, r7
 800c55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c562:	4770      	bx	lr
 800c564:	fffeff8f 	.word	0xfffeff8f
 800c568:	40010000 	.word	0x40010000
 800c56c:	40010400 	.word	0x40010400
 800c570:	40014000 	.word	0x40014000
 800c574:	40014400 	.word	0x40014400
 800c578:	40014800 	.word	0x40014800

0800c57c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c57c:	b480      	push	{r7}
 800c57e:	b087      	sub	sp, #28
 800c580:	af00      	add	r7, sp, #0
 800c582:	6078      	str	r0, [r7, #4]
 800c584:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	6a1b      	ldr	r3, [r3, #32]
 800c58a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	6a1b      	ldr	r3, [r3, #32]
 800c596:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	685b      	ldr	r3, [r3, #4]
 800c59c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	69db      	ldr	r3, [r3, #28]
 800c5a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c5a4:	68fa      	ldr	r2, [r7, #12]
 800c5a6:	4b24      	ldr	r3, [pc, #144]	; (800c638 <TIM_OC4_SetConfig+0xbc>)
 800c5a8:	4013      	ands	r3, r2
 800c5aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c5b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c5b4:	683b      	ldr	r3, [r7, #0]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	021b      	lsls	r3, r3, #8
 800c5ba:	68fa      	ldr	r2, [r7, #12]
 800c5bc:	4313      	orrs	r3, r2
 800c5be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c5c0:	693b      	ldr	r3, [r7, #16]
 800c5c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c5c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c5c8:	683b      	ldr	r3, [r7, #0]
 800c5ca:	689b      	ldr	r3, [r3, #8]
 800c5cc:	031b      	lsls	r3, r3, #12
 800c5ce:	693a      	ldr	r2, [r7, #16]
 800c5d0:	4313      	orrs	r3, r2
 800c5d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	4a19      	ldr	r2, [pc, #100]	; (800c63c <TIM_OC4_SetConfig+0xc0>)
 800c5d8:	4293      	cmp	r3, r2
 800c5da:	d00f      	beq.n	800c5fc <TIM_OC4_SetConfig+0x80>
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	4a18      	ldr	r2, [pc, #96]	; (800c640 <TIM_OC4_SetConfig+0xc4>)
 800c5e0:	4293      	cmp	r3, r2
 800c5e2:	d00b      	beq.n	800c5fc <TIM_OC4_SetConfig+0x80>
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	4a17      	ldr	r2, [pc, #92]	; (800c644 <TIM_OC4_SetConfig+0xc8>)
 800c5e8:	4293      	cmp	r3, r2
 800c5ea:	d007      	beq.n	800c5fc <TIM_OC4_SetConfig+0x80>
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	4a16      	ldr	r2, [pc, #88]	; (800c648 <TIM_OC4_SetConfig+0xcc>)
 800c5f0:	4293      	cmp	r3, r2
 800c5f2:	d003      	beq.n	800c5fc <TIM_OC4_SetConfig+0x80>
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	4a15      	ldr	r2, [pc, #84]	; (800c64c <TIM_OC4_SetConfig+0xd0>)
 800c5f8:	4293      	cmp	r3, r2
 800c5fa:	d109      	bne.n	800c610 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c5fc:	697b      	ldr	r3, [r7, #20]
 800c5fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c602:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c604:	683b      	ldr	r3, [r7, #0]
 800c606:	695b      	ldr	r3, [r3, #20]
 800c608:	019b      	lsls	r3, r3, #6
 800c60a:	697a      	ldr	r2, [r7, #20]
 800c60c:	4313      	orrs	r3, r2
 800c60e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	697a      	ldr	r2, [r7, #20]
 800c614:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	68fa      	ldr	r2, [r7, #12]
 800c61a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	685a      	ldr	r2, [r3, #4]
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	693a      	ldr	r2, [r7, #16]
 800c628:	621a      	str	r2, [r3, #32]
}
 800c62a:	bf00      	nop
 800c62c:	371c      	adds	r7, #28
 800c62e:	46bd      	mov	sp, r7
 800c630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c634:	4770      	bx	lr
 800c636:	bf00      	nop
 800c638:	feff8fff 	.word	0xfeff8fff
 800c63c:	40010000 	.word	0x40010000
 800c640:	40010400 	.word	0x40010400
 800c644:	40014000 	.word	0x40014000
 800c648:	40014400 	.word	0x40014400
 800c64c:	40014800 	.word	0x40014800

0800c650 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800c650:	b480      	push	{r7}
 800c652:	b087      	sub	sp, #28
 800c654:	af00      	add	r7, sp, #0
 800c656:	6078      	str	r0, [r7, #4]
 800c658:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	6a1b      	ldr	r3, [r3, #32]
 800c65e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	6a1b      	ldr	r3, [r3, #32]
 800c66a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	685b      	ldr	r3, [r3, #4]
 800c670:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c676:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c678:	68fa      	ldr	r2, [r7, #12]
 800c67a:	4b21      	ldr	r3, [pc, #132]	; (800c700 <TIM_OC5_SetConfig+0xb0>)
 800c67c:	4013      	ands	r3, r2
 800c67e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c680:	683b      	ldr	r3, [r7, #0]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	68fa      	ldr	r2, [r7, #12]
 800c686:	4313      	orrs	r3, r2
 800c688:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c68a:	693b      	ldr	r3, [r7, #16]
 800c68c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800c690:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c692:	683b      	ldr	r3, [r7, #0]
 800c694:	689b      	ldr	r3, [r3, #8]
 800c696:	041b      	lsls	r3, r3, #16
 800c698:	693a      	ldr	r2, [r7, #16]
 800c69a:	4313      	orrs	r3, r2
 800c69c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	4a18      	ldr	r2, [pc, #96]	; (800c704 <TIM_OC5_SetConfig+0xb4>)
 800c6a2:	4293      	cmp	r3, r2
 800c6a4:	d00f      	beq.n	800c6c6 <TIM_OC5_SetConfig+0x76>
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	4a17      	ldr	r2, [pc, #92]	; (800c708 <TIM_OC5_SetConfig+0xb8>)
 800c6aa:	4293      	cmp	r3, r2
 800c6ac:	d00b      	beq.n	800c6c6 <TIM_OC5_SetConfig+0x76>
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	4a16      	ldr	r2, [pc, #88]	; (800c70c <TIM_OC5_SetConfig+0xbc>)
 800c6b2:	4293      	cmp	r3, r2
 800c6b4:	d007      	beq.n	800c6c6 <TIM_OC5_SetConfig+0x76>
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	4a15      	ldr	r2, [pc, #84]	; (800c710 <TIM_OC5_SetConfig+0xc0>)
 800c6ba:	4293      	cmp	r3, r2
 800c6bc:	d003      	beq.n	800c6c6 <TIM_OC5_SetConfig+0x76>
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	4a14      	ldr	r2, [pc, #80]	; (800c714 <TIM_OC5_SetConfig+0xc4>)
 800c6c2:	4293      	cmp	r3, r2
 800c6c4:	d109      	bne.n	800c6da <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c6c6:	697b      	ldr	r3, [r7, #20]
 800c6c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c6cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c6ce:	683b      	ldr	r3, [r7, #0]
 800c6d0:	695b      	ldr	r3, [r3, #20]
 800c6d2:	021b      	lsls	r3, r3, #8
 800c6d4:	697a      	ldr	r2, [r7, #20]
 800c6d6:	4313      	orrs	r3, r2
 800c6d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	697a      	ldr	r2, [r7, #20]
 800c6de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	68fa      	ldr	r2, [r7, #12]
 800c6e4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c6e6:	683b      	ldr	r3, [r7, #0]
 800c6e8:	685a      	ldr	r2, [r3, #4]
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	693a      	ldr	r2, [r7, #16]
 800c6f2:	621a      	str	r2, [r3, #32]
}
 800c6f4:	bf00      	nop
 800c6f6:	371c      	adds	r7, #28
 800c6f8:	46bd      	mov	sp, r7
 800c6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fe:	4770      	bx	lr
 800c700:	fffeff8f 	.word	0xfffeff8f
 800c704:	40010000 	.word	0x40010000
 800c708:	40010400 	.word	0x40010400
 800c70c:	40014000 	.word	0x40014000
 800c710:	40014400 	.word	0x40014400
 800c714:	40014800 	.word	0x40014800

0800c718 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800c718:	b480      	push	{r7}
 800c71a:	b087      	sub	sp, #28
 800c71c:	af00      	add	r7, sp, #0
 800c71e:	6078      	str	r0, [r7, #4]
 800c720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	6a1b      	ldr	r3, [r3, #32]
 800c726:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	6a1b      	ldr	r3, [r3, #32]
 800c732:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	685b      	ldr	r3, [r3, #4]
 800c738:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c73e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c740:	68fa      	ldr	r2, [r7, #12]
 800c742:	4b22      	ldr	r3, [pc, #136]	; (800c7cc <TIM_OC6_SetConfig+0xb4>)
 800c744:	4013      	ands	r3, r2
 800c746:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c748:	683b      	ldr	r3, [r7, #0]
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	021b      	lsls	r3, r3, #8
 800c74e:	68fa      	ldr	r2, [r7, #12]
 800c750:	4313      	orrs	r3, r2
 800c752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c754:	693b      	ldr	r3, [r7, #16]
 800c756:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c75a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c75c:	683b      	ldr	r3, [r7, #0]
 800c75e:	689b      	ldr	r3, [r3, #8]
 800c760:	051b      	lsls	r3, r3, #20
 800c762:	693a      	ldr	r2, [r7, #16]
 800c764:	4313      	orrs	r3, r2
 800c766:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	4a19      	ldr	r2, [pc, #100]	; (800c7d0 <TIM_OC6_SetConfig+0xb8>)
 800c76c:	4293      	cmp	r3, r2
 800c76e:	d00f      	beq.n	800c790 <TIM_OC6_SetConfig+0x78>
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	4a18      	ldr	r2, [pc, #96]	; (800c7d4 <TIM_OC6_SetConfig+0xbc>)
 800c774:	4293      	cmp	r3, r2
 800c776:	d00b      	beq.n	800c790 <TIM_OC6_SetConfig+0x78>
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	4a17      	ldr	r2, [pc, #92]	; (800c7d8 <TIM_OC6_SetConfig+0xc0>)
 800c77c:	4293      	cmp	r3, r2
 800c77e:	d007      	beq.n	800c790 <TIM_OC6_SetConfig+0x78>
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	4a16      	ldr	r2, [pc, #88]	; (800c7dc <TIM_OC6_SetConfig+0xc4>)
 800c784:	4293      	cmp	r3, r2
 800c786:	d003      	beq.n	800c790 <TIM_OC6_SetConfig+0x78>
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	4a15      	ldr	r2, [pc, #84]	; (800c7e0 <TIM_OC6_SetConfig+0xc8>)
 800c78c:	4293      	cmp	r3, r2
 800c78e:	d109      	bne.n	800c7a4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c790:	697b      	ldr	r3, [r7, #20]
 800c792:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c796:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	695b      	ldr	r3, [r3, #20]
 800c79c:	029b      	lsls	r3, r3, #10
 800c79e:	697a      	ldr	r2, [r7, #20]
 800c7a0:	4313      	orrs	r3, r2
 800c7a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	697a      	ldr	r2, [r7, #20]
 800c7a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	68fa      	ldr	r2, [r7, #12]
 800c7ae:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	685a      	ldr	r2, [r3, #4]
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	693a      	ldr	r2, [r7, #16]
 800c7bc:	621a      	str	r2, [r3, #32]
}
 800c7be:	bf00      	nop
 800c7c0:	371c      	adds	r7, #28
 800c7c2:	46bd      	mov	sp, r7
 800c7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c8:	4770      	bx	lr
 800c7ca:	bf00      	nop
 800c7cc:	feff8fff 	.word	0xfeff8fff
 800c7d0:	40010000 	.word	0x40010000
 800c7d4:	40010400 	.word	0x40010400
 800c7d8:	40014000 	.word	0x40014000
 800c7dc:	40014400 	.word	0x40014400
 800c7e0:	40014800 	.word	0x40014800

0800c7e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c7e4:	b480      	push	{r7}
 800c7e6:	b087      	sub	sp, #28
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	60f8      	str	r0, [r7, #12]
 800c7ec:	60b9      	str	r1, [r7, #8]
 800c7ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	6a1b      	ldr	r3, [r3, #32]
 800c7f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	6a1b      	ldr	r3, [r3, #32]
 800c7fa:	f023 0201 	bic.w	r2, r3, #1
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	699b      	ldr	r3, [r3, #24]
 800c806:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c808:	693b      	ldr	r3, [r7, #16]
 800c80a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c80e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	011b      	lsls	r3, r3, #4
 800c814:	693a      	ldr	r2, [r7, #16]
 800c816:	4313      	orrs	r3, r2
 800c818:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c81a:	697b      	ldr	r3, [r7, #20]
 800c81c:	f023 030a 	bic.w	r3, r3, #10
 800c820:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c822:	697a      	ldr	r2, [r7, #20]
 800c824:	68bb      	ldr	r3, [r7, #8]
 800c826:	4313      	orrs	r3, r2
 800c828:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	693a      	ldr	r2, [r7, #16]
 800c82e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	697a      	ldr	r2, [r7, #20]
 800c834:	621a      	str	r2, [r3, #32]
}
 800c836:	bf00      	nop
 800c838:	371c      	adds	r7, #28
 800c83a:	46bd      	mov	sp, r7
 800c83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c840:	4770      	bx	lr

0800c842 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c842:	b480      	push	{r7}
 800c844:	b087      	sub	sp, #28
 800c846:	af00      	add	r7, sp, #0
 800c848:	60f8      	str	r0, [r7, #12]
 800c84a:	60b9      	str	r1, [r7, #8]
 800c84c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	6a1b      	ldr	r3, [r3, #32]
 800c852:	f023 0210 	bic.w	r2, r3, #16
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	699b      	ldr	r3, [r3, #24]
 800c85e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	6a1b      	ldr	r3, [r3, #32]
 800c864:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c866:	697b      	ldr	r3, [r7, #20]
 800c868:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c86c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	031b      	lsls	r3, r3, #12
 800c872:	697a      	ldr	r2, [r7, #20]
 800c874:	4313      	orrs	r3, r2
 800c876:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c878:	693b      	ldr	r3, [r7, #16]
 800c87a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c87e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c880:	68bb      	ldr	r3, [r7, #8]
 800c882:	011b      	lsls	r3, r3, #4
 800c884:	693a      	ldr	r2, [r7, #16]
 800c886:	4313      	orrs	r3, r2
 800c888:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	697a      	ldr	r2, [r7, #20]
 800c88e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	693a      	ldr	r2, [r7, #16]
 800c894:	621a      	str	r2, [r3, #32]
}
 800c896:	bf00      	nop
 800c898:	371c      	adds	r7, #28
 800c89a:	46bd      	mov	sp, r7
 800c89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a0:	4770      	bx	lr
	...

0800c8a4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c8a4:	b480      	push	{r7}
 800c8a6:	b085      	sub	sp, #20
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	6078      	str	r0, [r7, #4]
 800c8ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	689b      	ldr	r3, [r3, #8]
 800c8b2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c8b4:	68fa      	ldr	r2, [r7, #12]
 800c8b6:	4b09      	ldr	r3, [pc, #36]	; (800c8dc <TIM_ITRx_SetConfig+0x38>)
 800c8b8:	4013      	ands	r3, r2
 800c8ba:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c8bc:	683a      	ldr	r2, [r7, #0]
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	4313      	orrs	r3, r2
 800c8c2:	f043 0307 	orr.w	r3, r3, #7
 800c8c6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	68fa      	ldr	r2, [r7, #12]
 800c8cc:	609a      	str	r2, [r3, #8]
}
 800c8ce:	bf00      	nop
 800c8d0:	3714      	adds	r7, #20
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d8:	4770      	bx	lr
 800c8da:	bf00      	nop
 800c8dc:	ffcfff8f 	.word	0xffcfff8f

0800c8e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c8e0:	b480      	push	{r7}
 800c8e2:	b087      	sub	sp, #28
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	60f8      	str	r0, [r7, #12]
 800c8e8:	60b9      	str	r1, [r7, #8]
 800c8ea:	607a      	str	r2, [r7, #4]
 800c8ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	689b      	ldr	r3, [r3, #8]
 800c8f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c8f4:	697b      	ldr	r3, [r7, #20]
 800c8f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c8fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	021a      	lsls	r2, r3, #8
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	431a      	orrs	r2, r3
 800c904:	68bb      	ldr	r3, [r7, #8]
 800c906:	4313      	orrs	r3, r2
 800c908:	697a      	ldr	r2, [r7, #20]
 800c90a:	4313      	orrs	r3, r2
 800c90c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	697a      	ldr	r2, [r7, #20]
 800c912:	609a      	str	r2, [r3, #8]
}
 800c914:	bf00      	nop
 800c916:	371c      	adds	r7, #28
 800c918:	46bd      	mov	sp, r7
 800c91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c91e:	4770      	bx	lr

0800c920 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c920:	b480      	push	{r7}
 800c922:	b087      	sub	sp, #28
 800c924:	af00      	add	r7, sp, #0
 800c926:	60f8      	str	r0, [r7, #12]
 800c928:	60b9      	str	r1, [r7, #8]
 800c92a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c92c:	68bb      	ldr	r3, [r7, #8]
 800c92e:	f003 031f 	and.w	r3, r3, #31
 800c932:	2201      	movs	r2, #1
 800c934:	fa02 f303 	lsl.w	r3, r2, r3
 800c938:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	6a1a      	ldr	r2, [r3, #32]
 800c93e:	697b      	ldr	r3, [r7, #20]
 800c940:	43db      	mvns	r3, r3
 800c942:	401a      	ands	r2, r3
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	6a1a      	ldr	r2, [r3, #32]
 800c94c:	68bb      	ldr	r3, [r7, #8]
 800c94e:	f003 031f 	and.w	r3, r3, #31
 800c952:	6879      	ldr	r1, [r7, #4]
 800c954:	fa01 f303 	lsl.w	r3, r1, r3
 800c958:	431a      	orrs	r2, r3
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	621a      	str	r2, [r3, #32]
}
 800c95e:	bf00      	nop
 800c960:	371c      	adds	r7, #28
 800c962:	46bd      	mov	sp, r7
 800c964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c968:	4770      	bx	lr
	...

0800c96c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c96c:	b480      	push	{r7}
 800c96e:	b085      	sub	sp, #20
 800c970:	af00      	add	r7, sp, #0
 800c972:	6078      	str	r0, [r7, #4]
 800c974:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c97c:	2b01      	cmp	r3, #1
 800c97e:	d101      	bne.n	800c984 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c980:	2302      	movs	r3, #2
 800c982:	e077      	b.n	800ca74 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	2201      	movs	r2, #1
 800c988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	2202      	movs	r2, #2
 800c990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	685b      	ldr	r3, [r3, #4]
 800c99a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	689b      	ldr	r3, [r3, #8]
 800c9a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	4a35      	ldr	r2, [pc, #212]	; (800ca80 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c9aa:	4293      	cmp	r3, r2
 800c9ac:	d004      	beq.n	800c9b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	4a34      	ldr	r2, [pc, #208]	; (800ca84 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c9b4:	4293      	cmp	r3, r2
 800c9b6:	d108      	bne.n	800c9ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800c9be:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c9c0:	683b      	ldr	r3, [r7, #0]
 800c9c2:	685b      	ldr	r3, [r3, #4]
 800c9c4:	68fa      	ldr	r2, [r7, #12]
 800c9c6:	4313      	orrs	r3, r2
 800c9c8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c9d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c9d2:	683b      	ldr	r3, [r7, #0]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	68fa      	ldr	r2, [r7, #12]
 800c9d8:	4313      	orrs	r3, r2
 800c9da:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	68fa      	ldr	r2, [r7, #12]
 800c9e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	4a25      	ldr	r2, [pc, #148]	; (800ca80 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	d02c      	beq.n	800ca48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c9f6:	d027      	beq.n	800ca48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	4a22      	ldr	r2, [pc, #136]	; (800ca88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800c9fe:	4293      	cmp	r3, r2
 800ca00:	d022      	beq.n	800ca48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	4a21      	ldr	r2, [pc, #132]	; (800ca8c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ca08:	4293      	cmp	r3, r2
 800ca0a:	d01d      	beq.n	800ca48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	4a1f      	ldr	r2, [pc, #124]	; (800ca90 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ca12:	4293      	cmp	r3, r2
 800ca14:	d018      	beq.n	800ca48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	4a1a      	ldr	r2, [pc, #104]	; (800ca84 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ca1c:	4293      	cmp	r3, r2
 800ca1e:	d013      	beq.n	800ca48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	4a1b      	ldr	r2, [pc, #108]	; (800ca94 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ca26:	4293      	cmp	r3, r2
 800ca28:	d00e      	beq.n	800ca48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	4a1a      	ldr	r2, [pc, #104]	; (800ca98 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800ca30:	4293      	cmp	r3, r2
 800ca32:	d009      	beq.n	800ca48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	4a18      	ldr	r2, [pc, #96]	; (800ca9c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800ca3a:	4293      	cmp	r3, r2
 800ca3c:	d004      	beq.n	800ca48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	4a17      	ldr	r2, [pc, #92]	; (800caa0 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800ca44:	4293      	cmp	r3, r2
 800ca46:	d10c      	bne.n	800ca62 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ca48:	68bb      	ldr	r3, [r7, #8]
 800ca4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ca4e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ca50:	683b      	ldr	r3, [r7, #0]
 800ca52:	689b      	ldr	r3, [r3, #8]
 800ca54:	68ba      	ldr	r2, [r7, #8]
 800ca56:	4313      	orrs	r3, r2
 800ca58:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	68ba      	ldr	r2, [r7, #8]
 800ca60:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	2201      	movs	r2, #1
 800ca66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ca72:	2300      	movs	r3, #0
}
 800ca74:	4618      	mov	r0, r3
 800ca76:	3714      	adds	r7, #20
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7e:	4770      	bx	lr
 800ca80:	40010000 	.word	0x40010000
 800ca84:	40010400 	.word	0x40010400
 800ca88:	40000400 	.word	0x40000400
 800ca8c:	40000800 	.word	0x40000800
 800ca90:	40000c00 	.word	0x40000c00
 800ca94:	40001800 	.word	0x40001800
 800ca98:	40014000 	.word	0x40014000
 800ca9c:	4000e000 	.word	0x4000e000
 800caa0:	4000e400 	.word	0x4000e400

0800caa4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800caa4:	b480      	push	{r7}
 800caa6:	b085      	sub	sp, #20
 800caa8:	af00      	add	r7, sp, #0
 800caaa:	6078      	str	r0, [r7, #4]
 800caac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800caae:	2300      	movs	r3, #0
 800cab0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cab8:	2b01      	cmp	r3, #1
 800caba:	d101      	bne.n	800cac0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800cabc:	2302      	movs	r3, #2
 800cabe:	e087      	b.n	800cbd0 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2201      	movs	r2, #1
 800cac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800cace:	683b      	ldr	r3, [r7, #0]
 800cad0:	68db      	ldr	r3, [r3, #12]
 800cad2:	4313      	orrs	r3, r2
 800cad4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800cadc:	683b      	ldr	r3, [r7, #0]
 800cade:	689b      	ldr	r3, [r3, #8]
 800cae0:	4313      	orrs	r3, r2
 800cae2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	685b      	ldr	r3, [r3, #4]
 800caee:	4313      	orrs	r3, r2
 800caf0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800caf8:	683b      	ldr	r3, [r7, #0]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	4313      	orrs	r3, r2
 800cafe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800cb06:	683b      	ldr	r3, [r7, #0]
 800cb08:	691b      	ldr	r3, [r3, #16]
 800cb0a:	4313      	orrs	r3, r2
 800cb0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	695b      	ldr	r3, [r3, #20]
 800cb18:	4313      	orrs	r3, r2
 800cb1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800cb22:	683b      	ldr	r3, [r7, #0]
 800cb24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb26:	4313      	orrs	r3, r2
 800cb28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800cb30:	683b      	ldr	r3, [r7, #0]
 800cb32:	699b      	ldr	r3, [r3, #24]
 800cb34:	041b      	lsls	r3, r3, #16
 800cb36:	4313      	orrs	r3, r2
 800cb38:	60fb      	str	r3, [r7, #12]

#if defined(TIM_BDTR_BKBID)
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	4a27      	ldr	r2, [pc, #156]	; (800cbdc <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800cb40:	4293      	cmp	r3, r2
 800cb42:	d004      	beq.n	800cb4e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	4a25      	ldr	r2, [pc, #148]	; (800cbe0 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800cb4a:	4293      	cmp	r3, r2
 800cb4c:	d106      	bne.n	800cb5c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800cb54:	683b      	ldr	r3, [r7, #0]
 800cb56:	69db      	ldr	r3, [r3, #28]
 800cb58:	4313      	orrs	r3, r2
 800cb5a:	60fb      	str	r3, [r7, #12]
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	4a1e      	ldr	r2, [pc, #120]	; (800cbdc <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800cb62:	4293      	cmp	r3, r2
 800cb64:	d004      	beq.n	800cb70 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	4a1d      	ldr	r2, [pc, #116]	; (800cbe0 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800cb6c:	4293      	cmp	r3, r2
 800cb6e:	d126      	bne.n	800cbbe <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800cb76:	683b      	ldr	r3, [r7, #0]
 800cb78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb7a:	051b      	lsls	r3, r3, #20
 800cb7c:	4313      	orrs	r3, r2
 800cb7e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800cb86:	683b      	ldr	r3, [r7, #0]
 800cb88:	6a1b      	ldr	r3, [r3, #32]
 800cb8a:	4313      	orrs	r3, r2
 800cb8c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800cb94:	683b      	ldr	r3, [r7, #0]
 800cb96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb98:	4313      	orrs	r3, r2
 800cb9a:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	4a0e      	ldr	r2, [pc, #56]	; (800cbdc <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800cba2:	4293      	cmp	r3, r2
 800cba4:	d004      	beq.n	800cbb0 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	4a0d      	ldr	r2, [pc, #52]	; (800cbe0 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800cbac:	4293      	cmp	r3, r2
 800cbae:	d106      	bne.n	800cbbe <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800cbb6:	683b      	ldr	r3, [r7, #0]
 800cbb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbba:	4313      	orrs	r3, r2
 800cbbc:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	68fa      	ldr	r2, [r7, #12]
 800cbc4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	2200      	movs	r2, #0
 800cbca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cbce:	2300      	movs	r3, #0
}
 800cbd0:	4618      	mov	r0, r3
 800cbd2:	3714      	adds	r7, #20
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbda:	4770      	bx	lr
 800cbdc:	40010000 	.word	0x40010000
 800cbe0:	40010400 	.word	0x40010400

0800cbe4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cbe4:	b480      	push	{r7}
 800cbe6:	b083      	sub	sp, #12
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cbec:	bf00      	nop
 800cbee:	370c      	adds	r7, #12
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf6:	4770      	bx	lr

0800cbf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cbf8:	b480      	push	{r7}
 800cbfa:	b083      	sub	sp, #12
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cc00:	bf00      	nop
 800cc02:	370c      	adds	r7, #12
 800cc04:	46bd      	mov	sp, r7
 800cc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc0a:	4770      	bx	lr

0800cc0c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800cc0c:	b480      	push	{r7}
 800cc0e:	b083      	sub	sp, #12
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800cc14:	bf00      	nop
 800cc16:	370c      	adds	r7, #12
 800cc18:	46bd      	mov	sp, r7
 800cc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc1e:	4770      	bx	lr

0800cc20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b082      	sub	sp, #8
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d101      	bne.n	800cc32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cc2e:	2301      	movs	r3, #1
 800cc30:	e042      	b.n	800ccb8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d106      	bne.n	800cc4a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	2200      	movs	r2, #0
 800cc40:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cc44:	6878      	ldr	r0, [r7, #4]
 800cc46:	f7f8 fcc9 	bl	80055dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	2224      	movs	r2, #36	; 0x24
 800cc4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	681a      	ldr	r2, [r3, #0]
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	f022 0201 	bic.w	r2, r2, #1
 800cc60:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cc62:	6878      	ldr	r0, [r7, #4]
 800cc64:	f000 fcdc 	bl	800d620 <UART_SetConfig>
 800cc68:	4603      	mov	r3, r0
 800cc6a:	2b01      	cmp	r3, #1
 800cc6c:	d101      	bne.n	800cc72 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800cc6e:	2301      	movs	r3, #1
 800cc70:	e022      	b.n	800ccb8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d002      	beq.n	800cc80 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800cc7a:	6878      	ldr	r0, [r7, #4]
 800cc7c:	f001 fb3c 	bl	800e2f8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	685a      	ldr	r2, [r3, #4]
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800cc8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	689a      	ldr	r2, [r3, #8]
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800cc9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	681a      	ldr	r2, [r3, #0]
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	f042 0201 	orr.w	r2, r2, #1
 800ccae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ccb0:	6878      	ldr	r0, [r7, #4]
 800ccb2:	f001 fbc3 	bl	800e43c <UART_CheckIdleState>
 800ccb6:	4603      	mov	r3, r0
}
 800ccb8:	4618      	mov	r0, r3
 800ccba:	3708      	adds	r7, #8
 800ccbc:	46bd      	mov	sp, r7
 800ccbe:	bd80      	pop	{r7, pc}

0800ccc0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	b08a      	sub	sp, #40	; 0x28
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	60f8      	str	r0, [r7, #12]
 800ccc8:	60b9      	str	r1, [r7, #8]
 800ccca:	4613      	mov	r3, r2
 800cccc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ccd4:	2b20      	cmp	r3, #32
 800ccd6:	d17a      	bne.n	800cdce <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ccd8:	68bb      	ldr	r3, [r7, #8]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d002      	beq.n	800cce4 <HAL_UART_Transmit_DMA+0x24>
 800ccde:	88fb      	ldrh	r3, [r7, #6]
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d101      	bne.n	800cce8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800cce4:	2301      	movs	r3, #1
 800cce6:	e073      	b.n	800cdd0 <HAL_UART_Transmit_DMA+0x110>
    }

    __HAL_LOCK(huart);
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ccee:	2b01      	cmp	r3, #1
 800ccf0:	d101      	bne.n	800ccf6 <HAL_UART_Transmit_DMA+0x36>
 800ccf2:	2302      	movs	r3, #2
 800ccf4:	e06c      	b.n	800cdd0 <HAL_UART_Transmit_DMA+0x110>
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	2201      	movs	r2, #1
 800ccfa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	68ba      	ldr	r2, [r7, #8]
 800cd02:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	88fa      	ldrh	r2, [r7, #6]
 800cd08:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	88fa      	ldrh	r2, [r7, #6]
 800cd10:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	2200      	movs	r2, #0
 800cd18:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	2221      	movs	r2, #33	; 0x21
 800cd20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d02c      	beq.n	800cd86 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cd30:	4a29      	ldr	r2, [pc, #164]	; (800cdd8 <HAL_UART_Transmit_DMA+0x118>)
 800cd32:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cd38:	4a28      	ldr	r2, [pc, #160]	; (800cddc <HAL_UART_Transmit_DMA+0x11c>)
 800cd3a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cd40:	4a27      	ldr	r2, [pc, #156]	; (800cde0 <HAL_UART_Transmit_DMA+0x120>)
 800cd42:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cd48:	2200      	movs	r2, #0
 800cd4a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cd54:	4619      	mov	r1, r3
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	3328      	adds	r3, #40	; 0x28
 800cd5c:	461a      	mov	r2, r3
 800cd5e:	88fb      	ldrh	r3, [r7, #6]
 800cd60:	f7f9 fb5e 	bl	8006420 <HAL_DMA_Start_IT>
 800cd64:	4603      	mov	r3, r0
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d00d      	beq.n	800cd86 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	2210      	movs	r2, #16
 800cd6e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	2200      	movs	r2, #0
 800cd76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	2220      	movs	r2, #32
 800cd7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800cd82:	2301      	movs	r3, #1
 800cd84:	e024      	b.n	800cdd0 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	2240      	movs	r2, #64	; 0x40
 800cd8c:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	2200      	movs	r2, #0
 800cd92:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	3308      	adds	r3, #8
 800cd9c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd9e:	697b      	ldr	r3, [r7, #20]
 800cda0:	e853 3f00 	ldrex	r3, [r3]
 800cda4:	613b      	str	r3, [r7, #16]
   return(result);
 800cda6:	693b      	ldr	r3, [r7, #16]
 800cda8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cdac:	627b      	str	r3, [r7, #36]	; 0x24
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	3308      	adds	r3, #8
 800cdb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cdb6:	623a      	str	r2, [r7, #32]
 800cdb8:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdba:	69f9      	ldr	r1, [r7, #28]
 800cdbc:	6a3a      	ldr	r2, [r7, #32]
 800cdbe:	e841 2300 	strex	r3, r2, [r1]
 800cdc2:	61bb      	str	r3, [r7, #24]
   return(result);
 800cdc4:	69bb      	ldr	r3, [r7, #24]
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d1e5      	bne.n	800cd96 <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 800cdca:	2300      	movs	r3, #0
 800cdcc:	e000      	b.n	800cdd0 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 800cdce:	2302      	movs	r3, #2
  }
}
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	3728      	adds	r7, #40	; 0x28
 800cdd4:	46bd      	mov	sp, r7
 800cdd6:	bd80      	pop	{r7, pc}
 800cdd8:	0800e905 	.word	0x0800e905
 800cddc:	0800e99b 	.word	0x0800e99b
 800cde0:	0800eb11 	.word	0x0800eb11

0800cde4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cde4:	b580      	push	{r7, lr}
 800cde6:	b08a      	sub	sp, #40	; 0x28
 800cde8:	af00      	add	r7, sp, #0
 800cdea:	60f8      	str	r0, [r7, #12]
 800cdec:	60b9      	str	r1, [r7, #8]
 800cdee:	4613      	mov	r3, r2
 800cdf0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cdf8:	2b20      	cmp	r3, #32
 800cdfa:	d142      	bne.n	800ce82 <HAL_UART_Receive_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800cdfc:	68bb      	ldr	r3, [r7, #8]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d002      	beq.n	800ce08 <HAL_UART_Receive_DMA+0x24>
 800ce02:	88fb      	ldrh	r3, [r7, #6]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d101      	bne.n	800ce0c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800ce08:	2301      	movs	r3, #1
 800ce0a:	e03b      	b.n	800ce84 <HAL_UART_Receive_DMA+0xa0>
    }

    __HAL_LOCK(huart);
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ce12:	2b01      	cmp	r3, #1
 800ce14:	d101      	bne.n	800ce1a <HAL_UART_Receive_DMA+0x36>
 800ce16:	2302      	movs	r3, #2
 800ce18:	e034      	b.n	800ce84 <HAL_UART_Receive_DMA+0xa0>
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	2201      	movs	r2, #1
 800ce1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	2200      	movs	r2, #0
 800ce26:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	4a17      	ldr	r2, [pc, #92]	; (800ce8c <HAL_UART_Receive_DMA+0xa8>)
 800ce2e:	4293      	cmp	r3, r2
 800ce30:	d01f      	beq.n	800ce72 <HAL_UART_Receive_DMA+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	685b      	ldr	r3, [r3, #4]
 800ce38:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d018      	beq.n	800ce72 <HAL_UART_Receive_DMA+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce46:	697b      	ldr	r3, [r7, #20]
 800ce48:	e853 3f00 	ldrex	r3, [r3]
 800ce4c:	613b      	str	r3, [r7, #16]
   return(result);
 800ce4e:	693b      	ldr	r3, [r7, #16]
 800ce50:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ce54:	627b      	str	r3, [r7, #36]	; 0x24
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	461a      	mov	r2, r3
 800ce5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce5e:	623b      	str	r3, [r7, #32]
 800ce60:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce62:	69f9      	ldr	r1, [r7, #28]
 800ce64:	6a3a      	ldr	r2, [r7, #32]
 800ce66:	e841 2300 	strex	r3, r2, [r1]
 800ce6a:	61bb      	str	r3, [r7, #24]
   return(result);
 800ce6c:	69bb      	ldr	r3, [r7, #24]
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d1e6      	bne.n	800ce40 <HAL_UART_Receive_DMA+0x5c>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800ce72:	88fb      	ldrh	r3, [r7, #6]
 800ce74:	461a      	mov	r2, r3
 800ce76:	68b9      	ldr	r1, [r7, #8]
 800ce78:	68f8      	ldr	r0, [r7, #12]
 800ce7a:	f001 fbf3 	bl	800e664 <UART_Start_Receive_DMA>
 800ce7e:	4603      	mov	r3, r0
 800ce80:	e000      	b.n	800ce84 <HAL_UART_Receive_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800ce82:	2302      	movs	r3, #2
  }
}
 800ce84:	4618      	mov	r0, r3
 800ce86:	3728      	adds	r7, #40	; 0x28
 800ce88:	46bd      	mov	sp, r7
 800ce8a:	bd80      	pop	{r7, pc}
 800ce8c:	58000c00 	.word	0x58000c00

0800ce90 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b0ba      	sub	sp, #232	; 0xe8
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	69db      	ldr	r3, [r3, #28]
 800ce9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	689b      	ldr	r3, [r3, #8]
 800ceb2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ceb6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800ceba:	f640 030f 	movw	r3, #2063	; 0x80f
 800cebe:	4013      	ands	r3, r2
 800cec0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800cec4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d11b      	bne.n	800cf04 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cecc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ced0:	f003 0320 	and.w	r3, r3, #32
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d015      	beq.n	800cf04 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ced8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cedc:	f003 0320 	and.w	r3, r3, #32
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d105      	bne.n	800cef0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cee4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cee8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d009      	beq.n	800cf04 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	f000 835a 	beq.w	800d5ae <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cefe:	6878      	ldr	r0, [r7, #4]
 800cf00:	4798      	blx	r3
      }
      return;
 800cf02:	e354      	b.n	800d5ae <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800cf04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	f000 811f 	beq.w	800d14c <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800cf0e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800cf12:	4b8b      	ldr	r3, [pc, #556]	; (800d140 <HAL_UART_IRQHandler+0x2b0>)
 800cf14:	4013      	ands	r3, r2
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d106      	bne.n	800cf28 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800cf1a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800cf1e:	4b89      	ldr	r3, [pc, #548]	; (800d144 <HAL_UART_IRQHandler+0x2b4>)
 800cf20:	4013      	ands	r3, r2
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	f000 8112 	beq.w	800d14c <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cf28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cf2c:	f003 0301 	and.w	r3, r3, #1
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d011      	beq.n	800cf58 <HAL_UART_IRQHandler+0xc8>
 800cf34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cf38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d00b      	beq.n	800cf58 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	2201      	movs	r2, #1
 800cf46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf4e:	f043 0201 	orr.w	r2, r3, #1
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cf58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cf5c:	f003 0302 	and.w	r3, r3, #2
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d011      	beq.n	800cf88 <HAL_UART_IRQHandler+0xf8>
 800cf64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cf68:	f003 0301 	and.w	r3, r3, #1
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d00b      	beq.n	800cf88 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	2202      	movs	r2, #2
 800cf76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf7e:	f043 0204 	orr.w	r2, r3, #4
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cf88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cf8c:	f003 0304 	and.w	r3, r3, #4
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d011      	beq.n	800cfb8 <HAL_UART_IRQHandler+0x128>
 800cf94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cf98:	f003 0301 	and.w	r3, r3, #1
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d00b      	beq.n	800cfb8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	2204      	movs	r2, #4
 800cfa6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cfae:	f043 0202 	orr.w	r2, r3, #2
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800cfb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cfbc:	f003 0308 	and.w	r3, r3, #8
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d017      	beq.n	800cff4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cfc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cfc8:	f003 0320 	and.w	r3, r3, #32
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d105      	bne.n	800cfdc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800cfd0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800cfd4:	4b5a      	ldr	r3, [pc, #360]	; (800d140 <HAL_UART_IRQHandler+0x2b0>)
 800cfd6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d00b      	beq.n	800cff4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	2208      	movs	r2, #8
 800cfe2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cfea:	f043 0208 	orr.w	r2, r3, #8
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800cff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cff8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d012      	beq.n	800d026 <HAL_UART_IRQHandler+0x196>
 800d000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d004:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d00c      	beq.n	800d026 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d014:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d01c:	f043 0220 	orr.w	r2, r3, #32
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	f000 82c0 	beq.w	800d5b2 <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d036:	f003 0320 	and.w	r3, r3, #32
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d013      	beq.n	800d066 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d03e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d042:	f003 0320 	and.w	r3, r3, #32
 800d046:	2b00      	cmp	r3, #0
 800d048:	d105      	bne.n	800d056 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d04a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d04e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d052:	2b00      	cmp	r3, #0
 800d054:	d007      	beq.n	800d066 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d003      	beq.n	800d066 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d062:	6878      	ldr	r0, [r7, #4]
 800d064:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d06c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	689b      	ldr	r3, [r3, #8]
 800d076:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d07a:	2b40      	cmp	r3, #64	; 0x40
 800d07c:	d005      	beq.n	800d08a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d07e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d082:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d086:	2b00      	cmp	r3, #0
 800d088:	d04f      	beq.n	800d12a <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d08a:	6878      	ldr	r0, [r7, #4]
 800d08c:	f001 fbd4 	bl	800e838 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	689b      	ldr	r3, [r3, #8]
 800d096:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d09a:	2b40      	cmp	r3, #64	; 0x40
 800d09c:	d141      	bne.n	800d122 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	3308      	adds	r3, #8
 800d0a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d0ac:	e853 3f00 	ldrex	r3, [r3]
 800d0b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800d0b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d0b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d0bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	3308      	adds	r3, #8
 800d0c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800d0ca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800d0ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800d0d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800d0da:	e841 2300 	strex	r3, r2, [r1]
 800d0de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800d0e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d1d9      	bne.n	800d09e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d013      	beq.n	800d11a <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d0f6:	4a14      	ldr	r2, [pc, #80]	; (800d148 <HAL_UART_IRQHandler+0x2b8>)
 800d0f8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d0fe:	4618      	mov	r0, r3
 800d100:	f7f9 ff16 	bl	8006f30 <HAL_DMA_Abort_IT>
 800d104:	4603      	mov	r3, r0
 800d106:	2b00      	cmp	r3, #0
 800d108:	d017      	beq.n	800d13a <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d10e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d110:	687a      	ldr	r2, [r7, #4]
 800d112:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800d114:	4610      	mov	r0, r2
 800d116:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d118:	e00f      	b.n	800d13a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d11a:	6878      	ldr	r0, [r7, #4]
 800d11c:	f000 fa6a 	bl	800d5f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d120:	e00b      	b.n	800d13a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d122:	6878      	ldr	r0, [r7, #4]
 800d124:	f000 fa66 	bl	800d5f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d128:	e007      	b.n	800d13a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d12a:	6878      	ldr	r0, [r7, #4]
 800d12c:	f000 fa62 	bl	800d5f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2200      	movs	r2, #0
 800d134:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800d138:	e23b      	b.n	800d5b2 <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d13a:	bf00      	nop
    return;
 800d13c:	e239      	b.n	800d5b2 <HAL_UART_IRQHandler+0x722>
 800d13e:	bf00      	nop
 800d140:	10000001 	.word	0x10000001
 800d144:	04000120 	.word	0x04000120
 800d148:	0800eb91 	.word	0x0800eb91

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d150:	2b01      	cmp	r3, #1
 800d152:	f040 81ce 	bne.w	800d4f2 <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d15a:	f003 0310 	and.w	r3, r3, #16
 800d15e:	2b00      	cmp	r3, #0
 800d160:	f000 81c7 	beq.w	800d4f2 <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d168:	f003 0310 	and.w	r3, r3, #16
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	f000 81c0 	beq.w	800d4f2 <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	2210      	movs	r2, #16
 800d178:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	689b      	ldr	r3, [r3, #8]
 800d180:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d184:	2b40      	cmp	r3, #64	; 0x40
 800d186:	f040 813b 	bne.w	800d400 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	4a8b      	ldr	r2, [pc, #556]	; (800d3c0 <HAL_UART_IRQHandler+0x530>)
 800d192:	4293      	cmp	r3, r2
 800d194:	d059      	beq.n	800d24a <HAL_UART_IRQHandler+0x3ba>
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	4a89      	ldr	r2, [pc, #548]	; (800d3c4 <HAL_UART_IRQHandler+0x534>)
 800d19e:	4293      	cmp	r3, r2
 800d1a0:	d053      	beq.n	800d24a <HAL_UART_IRQHandler+0x3ba>
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	4a87      	ldr	r2, [pc, #540]	; (800d3c8 <HAL_UART_IRQHandler+0x538>)
 800d1aa:	4293      	cmp	r3, r2
 800d1ac:	d04d      	beq.n	800d24a <HAL_UART_IRQHandler+0x3ba>
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	4a85      	ldr	r2, [pc, #532]	; (800d3cc <HAL_UART_IRQHandler+0x53c>)
 800d1b6:	4293      	cmp	r3, r2
 800d1b8:	d047      	beq.n	800d24a <HAL_UART_IRQHandler+0x3ba>
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	4a83      	ldr	r2, [pc, #524]	; (800d3d0 <HAL_UART_IRQHandler+0x540>)
 800d1c2:	4293      	cmp	r3, r2
 800d1c4:	d041      	beq.n	800d24a <HAL_UART_IRQHandler+0x3ba>
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	4a81      	ldr	r2, [pc, #516]	; (800d3d4 <HAL_UART_IRQHandler+0x544>)
 800d1ce:	4293      	cmp	r3, r2
 800d1d0:	d03b      	beq.n	800d24a <HAL_UART_IRQHandler+0x3ba>
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	4a7f      	ldr	r2, [pc, #508]	; (800d3d8 <HAL_UART_IRQHandler+0x548>)
 800d1da:	4293      	cmp	r3, r2
 800d1dc:	d035      	beq.n	800d24a <HAL_UART_IRQHandler+0x3ba>
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	4a7d      	ldr	r2, [pc, #500]	; (800d3dc <HAL_UART_IRQHandler+0x54c>)
 800d1e6:	4293      	cmp	r3, r2
 800d1e8:	d02f      	beq.n	800d24a <HAL_UART_IRQHandler+0x3ba>
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	4a7b      	ldr	r2, [pc, #492]	; (800d3e0 <HAL_UART_IRQHandler+0x550>)
 800d1f2:	4293      	cmp	r3, r2
 800d1f4:	d029      	beq.n	800d24a <HAL_UART_IRQHandler+0x3ba>
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	4a79      	ldr	r2, [pc, #484]	; (800d3e4 <HAL_UART_IRQHandler+0x554>)
 800d1fe:	4293      	cmp	r3, r2
 800d200:	d023      	beq.n	800d24a <HAL_UART_IRQHandler+0x3ba>
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	4a77      	ldr	r2, [pc, #476]	; (800d3e8 <HAL_UART_IRQHandler+0x558>)
 800d20a:	4293      	cmp	r3, r2
 800d20c:	d01d      	beq.n	800d24a <HAL_UART_IRQHandler+0x3ba>
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	4a75      	ldr	r2, [pc, #468]	; (800d3ec <HAL_UART_IRQHandler+0x55c>)
 800d216:	4293      	cmp	r3, r2
 800d218:	d017      	beq.n	800d24a <HAL_UART_IRQHandler+0x3ba>
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	4a73      	ldr	r2, [pc, #460]	; (800d3f0 <HAL_UART_IRQHandler+0x560>)
 800d222:	4293      	cmp	r3, r2
 800d224:	d011      	beq.n	800d24a <HAL_UART_IRQHandler+0x3ba>
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	4a71      	ldr	r2, [pc, #452]	; (800d3f4 <HAL_UART_IRQHandler+0x564>)
 800d22e:	4293      	cmp	r3, r2
 800d230:	d00b      	beq.n	800d24a <HAL_UART_IRQHandler+0x3ba>
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	4a6f      	ldr	r2, [pc, #444]	; (800d3f8 <HAL_UART_IRQHandler+0x568>)
 800d23a:	4293      	cmp	r3, r2
 800d23c:	d005      	beq.n	800d24a <HAL_UART_IRQHandler+0x3ba>
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	4a6d      	ldr	r2, [pc, #436]	; (800d3fc <HAL_UART_IRQHandler+0x56c>)
 800d246:	4293      	cmp	r3, r2
 800d248:	d105      	bne.n	800d256 <HAL_UART_IRQHandler+0x3c6>
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	685b      	ldr	r3, [r3, #4]
 800d252:	b29b      	uxth	r3, r3
 800d254:	e004      	b.n	800d260 <HAL_UART_IRQHandler+0x3d0>
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	685b      	ldr	r3, [r3, #4]
 800d25e:	b29b      	uxth	r3, r3
 800d260:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d264:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800d268:	2b00      	cmp	r3, #0
 800d26a:	f000 81a4 	beq.w	800d5b6 <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d274:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800d278:	429a      	cmp	r2, r3
 800d27a:	f080 819c 	bcs.w	800d5b6 <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800d284:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d28c:	69db      	ldr	r3, [r3, #28]
 800d28e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d292:	f000 8086 	beq.w	800d3a2 <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d29e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d2a2:	e853 3f00 	ldrex	r3, [r3]
 800d2a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800d2aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d2ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d2b2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	461a      	mov	r2, r3
 800d2bc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800d2c0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800d2c4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2c8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800d2cc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800d2d0:	e841 2300 	strex	r3, r2, [r1]
 800d2d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800d2d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d1da      	bne.n	800d296 <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	3308      	adds	r3, #8
 800d2e6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d2ea:	e853 3f00 	ldrex	r3, [r3]
 800d2ee:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800d2f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d2f2:	f023 0301 	bic.w	r3, r3, #1
 800d2f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	3308      	adds	r3, #8
 800d300:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800d304:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800d308:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d30a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800d30c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800d310:	e841 2300 	strex	r3, r2, [r1]
 800d314:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800d316:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d1e1      	bne.n	800d2e0 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	3308      	adds	r3, #8
 800d322:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d324:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d326:	e853 3f00 	ldrex	r3, [r3]
 800d32a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800d32c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d32e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d332:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	3308      	adds	r3, #8
 800d33c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800d340:	66fa      	str	r2, [r7, #108]	; 0x6c
 800d342:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d344:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d346:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800d348:	e841 2300 	strex	r3, r2, [r1]
 800d34c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800d34e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d350:	2b00      	cmp	r3, #0
 800d352:	d1e3      	bne.n	800d31c <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	2220      	movs	r2, #32
 800d358:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	2200      	movs	r2, #0
 800d360:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d368:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d36a:	e853 3f00 	ldrex	r3, [r3]
 800d36e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800d370:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d372:	f023 0310 	bic.w	r3, r3, #16
 800d376:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	461a      	mov	r2, r3
 800d380:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d384:	65bb      	str	r3, [r7, #88]	; 0x58
 800d386:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d388:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d38a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d38c:	e841 2300 	strex	r3, r2, [r1]
 800d390:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800d392:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d394:	2b00      	cmp	r3, #0
 800d396:	d1e4      	bne.n	800d362 <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d39c:	4618      	mov	r0, r3
 800d39e:	f7f9 faa9 	bl	80068f4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d3ae:	b29b      	uxth	r3, r3
 800d3b0:	1ad3      	subs	r3, r2, r3
 800d3b2:	b29b      	uxth	r3, r3
 800d3b4:	4619      	mov	r1, r3
 800d3b6:	6878      	ldr	r0, [r7, #4]
 800d3b8:	f000 f926 	bl	800d608 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d3bc:	e0fb      	b.n	800d5b6 <HAL_UART_IRQHandler+0x726>
 800d3be:	bf00      	nop
 800d3c0:	40020010 	.word	0x40020010
 800d3c4:	40020028 	.word	0x40020028
 800d3c8:	40020040 	.word	0x40020040
 800d3cc:	40020058 	.word	0x40020058
 800d3d0:	40020070 	.word	0x40020070
 800d3d4:	40020088 	.word	0x40020088
 800d3d8:	400200a0 	.word	0x400200a0
 800d3dc:	400200b8 	.word	0x400200b8
 800d3e0:	40020410 	.word	0x40020410
 800d3e4:	40020428 	.word	0x40020428
 800d3e8:	40020440 	.word	0x40020440
 800d3ec:	40020458 	.word	0x40020458
 800d3f0:	40020470 	.word	0x40020470
 800d3f4:	40020488 	.word	0x40020488
 800d3f8:	400204a0 	.word	0x400204a0
 800d3fc:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d40c:	b29b      	uxth	r3, r3
 800d40e:	1ad3      	subs	r3, r2, r3
 800d410:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d41a:	b29b      	uxth	r3, r3
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	f000 80cc 	beq.w	800d5ba <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800d422:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800d426:	2b00      	cmp	r3, #0
 800d428:	f000 80c7 	beq.w	800d5ba <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d434:	e853 3f00 	ldrex	r3, [r3]
 800d438:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800d43a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d43c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d440:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	461a      	mov	r2, r3
 800d44a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800d44e:	647b      	str	r3, [r7, #68]	; 0x44
 800d450:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d452:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d454:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d456:	e841 2300 	strex	r3, r2, [r1]
 800d45a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800d45c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d1e4      	bne.n	800d42c <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	3308      	adds	r3, #8
 800d468:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d46a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d46c:	e853 3f00 	ldrex	r3, [r3]
 800d470:	623b      	str	r3, [r7, #32]
   return(result);
 800d472:	6a3a      	ldr	r2, [r7, #32]
 800d474:	4b54      	ldr	r3, [pc, #336]	; (800d5c8 <HAL_UART_IRQHandler+0x738>)
 800d476:	4013      	ands	r3, r2
 800d478:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	3308      	adds	r3, #8
 800d482:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800d486:	633a      	str	r2, [r7, #48]	; 0x30
 800d488:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d48a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d48c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d48e:	e841 2300 	strex	r3, r2, [r1]
 800d492:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d496:	2b00      	cmp	r3, #0
 800d498:	d1e3      	bne.n	800d462 <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	2220      	movs	r2, #32
 800d49e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4b4:	693b      	ldr	r3, [r7, #16]
 800d4b6:	e853 3f00 	ldrex	r3, [r3]
 800d4ba:	60fb      	str	r3, [r7, #12]
   return(result);
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	f023 0310 	bic.w	r3, r3, #16
 800d4c2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	461a      	mov	r2, r3
 800d4cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800d4d0:	61fb      	str	r3, [r7, #28]
 800d4d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4d4:	69b9      	ldr	r1, [r7, #24]
 800d4d6:	69fa      	ldr	r2, [r7, #28]
 800d4d8:	e841 2300 	strex	r3, r2, [r1]
 800d4dc:	617b      	str	r3, [r7, #20]
   return(result);
 800d4de:	697b      	ldr	r3, [r7, #20]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d1e4      	bne.n	800d4ae <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d4e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800d4e8:	4619      	mov	r1, r3
 800d4ea:	6878      	ldr	r0, [r7, #4]
 800d4ec:	f000 f88c 	bl	800d608 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d4f0:	e063      	b.n	800d5ba <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d4f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d4f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d00e      	beq.n	800d51c <HAL_UART_IRQHandler+0x68c>
 800d4fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d502:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d506:	2b00      	cmp	r3, #0
 800d508:	d008      	beq.n	800d51c <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800d512:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d514:	6878      	ldr	r0, [r7, #4]
 800d516:	f001 fb7c 	bl	800ec12 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d51a:	e051      	b.n	800d5c0 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d51c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d520:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d524:	2b00      	cmp	r3, #0
 800d526:	d014      	beq.n	800d552 <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d528:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d52c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d530:	2b00      	cmp	r3, #0
 800d532:	d105      	bne.n	800d540 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d534:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d538:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d008      	beq.n	800d552 <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d544:	2b00      	cmp	r3, #0
 800d546:	d03a      	beq.n	800d5be <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d54c:	6878      	ldr	r0, [r7, #4]
 800d54e:	4798      	blx	r3
    }
    return;
 800d550:	e035      	b.n	800d5be <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d552:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d556:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d009      	beq.n	800d572 <HAL_UART_IRQHandler+0x6e2>
 800d55e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d566:	2b00      	cmp	r3, #0
 800d568:	d003      	beq.n	800d572 <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800d56a:	6878      	ldr	r0, [r7, #4]
 800d56c:	f001 fb26 	bl	800ebbc <UART_EndTransmit_IT>
    return;
 800d570:	e026      	b.n	800d5c0 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d576:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d009      	beq.n	800d592 <HAL_UART_IRQHandler+0x702>
 800d57e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d582:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800d586:	2b00      	cmp	r3, #0
 800d588:	d003      	beq.n	800d592 <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d58a:	6878      	ldr	r0, [r7, #4]
 800d58c:	f001 fb55 	bl	800ec3a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d590:	e016      	b.n	800d5c0 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d596:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d010      	beq.n	800d5c0 <HAL_UART_IRQHandler+0x730>
 800d59e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	da0c      	bge.n	800d5c0 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d5a6:	6878      	ldr	r0, [r7, #4]
 800d5a8:	f001 fb3d 	bl	800ec26 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d5ac:	e008      	b.n	800d5c0 <HAL_UART_IRQHandler+0x730>
      return;
 800d5ae:	bf00      	nop
 800d5b0:	e006      	b.n	800d5c0 <HAL_UART_IRQHandler+0x730>
    return;
 800d5b2:	bf00      	nop
 800d5b4:	e004      	b.n	800d5c0 <HAL_UART_IRQHandler+0x730>
      return;
 800d5b6:	bf00      	nop
 800d5b8:	e002      	b.n	800d5c0 <HAL_UART_IRQHandler+0x730>
      return;
 800d5ba:	bf00      	nop
 800d5bc:	e000      	b.n	800d5c0 <HAL_UART_IRQHandler+0x730>
    return;
 800d5be:	bf00      	nop
  }
}
 800d5c0:	37e8      	adds	r7, #232	; 0xe8
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	bd80      	pop	{r7, pc}
 800d5c6:	bf00      	nop
 800d5c8:	effffffe 	.word	0xeffffffe

0800d5cc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d5cc:	b480      	push	{r7}
 800d5ce:	b083      	sub	sp, #12
 800d5d0:	af00      	add	r7, sp, #0
 800d5d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800d5d4:	bf00      	nop
 800d5d6:	370c      	adds	r7, #12
 800d5d8:	46bd      	mov	sp, r7
 800d5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5de:	4770      	bx	lr

0800d5e0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d5e0:	b480      	push	{r7}
 800d5e2:	b083      	sub	sp, #12
 800d5e4:	af00      	add	r7, sp, #0
 800d5e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800d5e8:	bf00      	nop
 800d5ea:	370c      	adds	r7, #12
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f2:	4770      	bx	lr

0800d5f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d5f4:	b480      	push	{r7}
 800d5f6:	b083      	sub	sp, #12
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d5fc:	bf00      	nop
 800d5fe:	370c      	adds	r7, #12
 800d600:	46bd      	mov	sp, r7
 800d602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d606:	4770      	bx	lr

0800d608 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d608:	b480      	push	{r7}
 800d60a:	b083      	sub	sp, #12
 800d60c:	af00      	add	r7, sp, #0
 800d60e:	6078      	str	r0, [r7, #4]
 800d610:	460b      	mov	r3, r1
 800d612:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d614:	bf00      	nop
 800d616:	370c      	adds	r7, #12
 800d618:	46bd      	mov	sp, r7
 800d61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d61e:	4770      	bx	lr

0800d620 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d620:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d624:	b092      	sub	sp, #72	; 0x48
 800d626:	af00      	add	r7, sp, #0
 800d628:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d62a:	2300      	movs	r3, #0
 800d62c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d630:	697b      	ldr	r3, [r7, #20]
 800d632:	689a      	ldr	r2, [r3, #8]
 800d634:	697b      	ldr	r3, [r7, #20]
 800d636:	691b      	ldr	r3, [r3, #16]
 800d638:	431a      	orrs	r2, r3
 800d63a:	697b      	ldr	r3, [r7, #20]
 800d63c:	695b      	ldr	r3, [r3, #20]
 800d63e:	431a      	orrs	r2, r3
 800d640:	697b      	ldr	r3, [r7, #20]
 800d642:	69db      	ldr	r3, [r3, #28]
 800d644:	4313      	orrs	r3, r2
 800d646:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d648:	697b      	ldr	r3, [r7, #20]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	681a      	ldr	r2, [r3, #0]
 800d64e:	4bbe      	ldr	r3, [pc, #760]	; (800d948 <UART_SetConfig+0x328>)
 800d650:	4013      	ands	r3, r2
 800d652:	697a      	ldr	r2, [r7, #20]
 800d654:	6812      	ldr	r2, [r2, #0]
 800d656:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d658:	430b      	orrs	r3, r1
 800d65a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d65c:	697b      	ldr	r3, [r7, #20]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	685b      	ldr	r3, [r3, #4]
 800d662:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d666:	697b      	ldr	r3, [r7, #20]
 800d668:	68da      	ldr	r2, [r3, #12]
 800d66a:	697b      	ldr	r3, [r7, #20]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	430a      	orrs	r2, r1
 800d670:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d672:	697b      	ldr	r3, [r7, #20]
 800d674:	699b      	ldr	r3, [r3, #24]
 800d676:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d678:	697b      	ldr	r3, [r7, #20]
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	4ab3      	ldr	r2, [pc, #716]	; (800d94c <UART_SetConfig+0x32c>)
 800d67e:	4293      	cmp	r3, r2
 800d680:	d004      	beq.n	800d68c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d682:	697b      	ldr	r3, [r7, #20]
 800d684:	6a1b      	ldr	r3, [r3, #32]
 800d686:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d688:	4313      	orrs	r3, r2
 800d68a:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d68c:	697b      	ldr	r3, [r7, #20]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	689a      	ldr	r2, [r3, #8]
 800d692:	4baf      	ldr	r3, [pc, #700]	; (800d950 <UART_SetConfig+0x330>)
 800d694:	4013      	ands	r3, r2
 800d696:	697a      	ldr	r2, [r7, #20]
 800d698:	6812      	ldr	r2, [r2, #0]
 800d69a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d69c:	430b      	orrs	r3, r1
 800d69e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d6a0:	697b      	ldr	r3, [r7, #20]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6a6:	f023 010f 	bic.w	r1, r3, #15
 800d6aa:	697b      	ldr	r3, [r7, #20]
 800d6ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d6ae:	697b      	ldr	r3, [r7, #20]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	430a      	orrs	r2, r1
 800d6b4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d6b6:	697b      	ldr	r3, [r7, #20]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	4aa6      	ldr	r2, [pc, #664]	; (800d954 <UART_SetConfig+0x334>)
 800d6bc:	4293      	cmp	r3, r2
 800d6be:	d177      	bne.n	800d7b0 <UART_SetConfig+0x190>
 800d6c0:	4ba5      	ldr	r3, [pc, #660]	; (800d958 <UART_SetConfig+0x338>)
 800d6c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d6c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d6c8:	2b28      	cmp	r3, #40	; 0x28
 800d6ca:	d86d      	bhi.n	800d7a8 <UART_SetConfig+0x188>
 800d6cc:	a201      	add	r2, pc, #4	; (adr r2, 800d6d4 <UART_SetConfig+0xb4>)
 800d6ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6d2:	bf00      	nop
 800d6d4:	0800d779 	.word	0x0800d779
 800d6d8:	0800d7a9 	.word	0x0800d7a9
 800d6dc:	0800d7a9 	.word	0x0800d7a9
 800d6e0:	0800d7a9 	.word	0x0800d7a9
 800d6e4:	0800d7a9 	.word	0x0800d7a9
 800d6e8:	0800d7a9 	.word	0x0800d7a9
 800d6ec:	0800d7a9 	.word	0x0800d7a9
 800d6f0:	0800d7a9 	.word	0x0800d7a9
 800d6f4:	0800d781 	.word	0x0800d781
 800d6f8:	0800d7a9 	.word	0x0800d7a9
 800d6fc:	0800d7a9 	.word	0x0800d7a9
 800d700:	0800d7a9 	.word	0x0800d7a9
 800d704:	0800d7a9 	.word	0x0800d7a9
 800d708:	0800d7a9 	.word	0x0800d7a9
 800d70c:	0800d7a9 	.word	0x0800d7a9
 800d710:	0800d7a9 	.word	0x0800d7a9
 800d714:	0800d789 	.word	0x0800d789
 800d718:	0800d7a9 	.word	0x0800d7a9
 800d71c:	0800d7a9 	.word	0x0800d7a9
 800d720:	0800d7a9 	.word	0x0800d7a9
 800d724:	0800d7a9 	.word	0x0800d7a9
 800d728:	0800d7a9 	.word	0x0800d7a9
 800d72c:	0800d7a9 	.word	0x0800d7a9
 800d730:	0800d7a9 	.word	0x0800d7a9
 800d734:	0800d791 	.word	0x0800d791
 800d738:	0800d7a9 	.word	0x0800d7a9
 800d73c:	0800d7a9 	.word	0x0800d7a9
 800d740:	0800d7a9 	.word	0x0800d7a9
 800d744:	0800d7a9 	.word	0x0800d7a9
 800d748:	0800d7a9 	.word	0x0800d7a9
 800d74c:	0800d7a9 	.word	0x0800d7a9
 800d750:	0800d7a9 	.word	0x0800d7a9
 800d754:	0800d799 	.word	0x0800d799
 800d758:	0800d7a9 	.word	0x0800d7a9
 800d75c:	0800d7a9 	.word	0x0800d7a9
 800d760:	0800d7a9 	.word	0x0800d7a9
 800d764:	0800d7a9 	.word	0x0800d7a9
 800d768:	0800d7a9 	.word	0x0800d7a9
 800d76c:	0800d7a9 	.word	0x0800d7a9
 800d770:	0800d7a9 	.word	0x0800d7a9
 800d774:	0800d7a1 	.word	0x0800d7a1
 800d778:	2301      	movs	r3, #1
 800d77a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d77e:	e326      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d780:	2304      	movs	r3, #4
 800d782:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d786:	e322      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d788:	2308      	movs	r3, #8
 800d78a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d78e:	e31e      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d790:	2310      	movs	r3, #16
 800d792:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d796:	e31a      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d798:	2320      	movs	r3, #32
 800d79a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d79e:	e316      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d7a0:	2340      	movs	r3, #64	; 0x40
 800d7a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7a6:	e312      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d7a8:	2380      	movs	r3, #128	; 0x80
 800d7aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7ae:	e30e      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d7b0:	697b      	ldr	r3, [r7, #20]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	4a69      	ldr	r2, [pc, #420]	; (800d95c <UART_SetConfig+0x33c>)
 800d7b6:	4293      	cmp	r3, r2
 800d7b8:	d130      	bne.n	800d81c <UART_SetConfig+0x1fc>
 800d7ba:	4b67      	ldr	r3, [pc, #412]	; (800d958 <UART_SetConfig+0x338>)
 800d7bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d7be:	f003 0307 	and.w	r3, r3, #7
 800d7c2:	2b05      	cmp	r3, #5
 800d7c4:	d826      	bhi.n	800d814 <UART_SetConfig+0x1f4>
 800d7c6:	a201      	add	r2, pc, #4	; (adr r2, 800d7cc <UART_SetConfig+0x1ac>)
 800d7c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7cc:	0800d7e5 	.word	0x0800d7e5
 800d7d0:	0800d7ed 	.word	0x0800d7ed
 800d7d4:	0800d7f5 	.word	0x0800d7f5
 800d7d8:	0800d7fd 	.word	0x0800d7fd
 800d7dc:	0800d805 	.word	0x0800d805
 800d7e0:	0800d80d 	.word	0x0800d80d
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7ea:	e2f0      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d7ec:	2304      	movs	r3, #4
 800d7ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7f2:	e2ec      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d7f4:	2308      	movs	r3, #8
 800d7f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7fa:	e2e8      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d7fc:	2310      	movs	r3, #16
 800d7fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d802:	e2e4      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d804:	2320      	movs	r3, #32
 800d806:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d80a:	e2e0      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d80c:	2340      	movs	r3, #64	; 0x40
 800d80e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d812:	e2dc      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d814:	2380      	movs	r3, #128	; 0x80
 800d816:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d81a:	e2d8      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d81c:	697b      	ldr	r3, [r7, #20]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	4a4f      	ldr	r2, [pc, #316]	; (800d960 <UART_SetConfig+0x340>)
 800d822:	4293      	cmp	r3, r2
 800d824:	d130      	bne.n	800d888 <UART_SetConfig+0x268>
 800d826:	4b4c      	ldr	r3, [pc, #304]	; (800d958 <UART_SetConfig+0x338>)
 800d828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d82a:	f003 0307 	and.w	r3, r3, #7
 800d82e:	2b05      	cmp	r3, #5
 800d830:	d826      	bhi.n	800d880 <UART_SetConfig+0x260>
 800d832:	a201      	add	r2, pc, #4	; (adr r2, 800d838 <UART_SetConfig+0x218>)
 800d834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d838:	0800d851 	.word	0x0800d851
 800d83c:	0800d859 	.word	0x0800d859
 800d840:	0800d861 	.word	0x0800d861
 800d844:	0800d869 	.word	0x0800d869
 800d848:	0800d871 	.word	0x0800d871
 800d84c:	0800d879 	.word	0x0800d879
 800d850:	2300      	movs	r3, #0
 800d852:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d856:	e2ba      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d858:	2304      	movs	r3, #4
 800d85a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d85e:	e2b6      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d860:	2308      	movs	r3, #8
 800d862:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d866:	e2b2      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d868:	2310      	movs	r3, #16
 800d86a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d86e:	e2ae      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d870:	2320      	movs	r3, #32
 800d872:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d876:	e2aa      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d878:	2340      	movs	r3, #64	; 0x40
 800d87a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d87e:	e2a6      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d880:	2380      	movs	r3, #128	; 0x80
 800d882:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d886:	e2a2      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d888:	697b      	ldr	r3, [r7, #20]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	4a35      	ldr	r2, [pc, #212]	; (800d964 <UART_SetConfig+0x344>)
 800d88e:	4293      	cmp	r3, r2
 800d890:	d130      	bne.n	800d8f4 <UART_SetConfig+0x2d4>
 800d892:	4b31      	ldr	r3, [pc, #196]	; (800d958 <UART_SetConfig+0x338>)
 800d894:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d896:	f003 0307 	and.w	r3, r3, #7
 800d89a:	2b05      	cmp	r3, #5
 800d89c:	d826      	bhi.n	800d8ec <UART_SetConfig+0x2cc>
 800d89e:	a201      	add	r2, pc, #4	; (adr r2, 800d8a4 <UART_SetConfig+0x284>)
 800d8a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8a4:	0800d8bd 	.word	0x0800d8bd
 800d8a8:	0800d8c5 	.word	0x0800d8c5
 800d8ac:	0800d8cd 	.word	0x0800d8cd
 800d8b0:	0800d8d5 	.word	0x0800d8d5
 800d8b4:	0800d8dd 	.word	0x0800d8dd
 800d8b8:	0800d8e5 	.word	0x0800d8e5
 800d8bc:	2300      	movs	r3, #0
 800d8be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8c2:	e284      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d8c4:	2304      	movs	r3, #4
 800d8c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8ca:	e280      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d8cc:	2308      	movs	r3, #8
 800d8ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8d2:	e27c      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d8d4:	2310      	movs	r3, #16
 800d8d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8da:	e278      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d8dc:	2320      	movs	r3, #32
 800d8de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8e2:	e274      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d8e4:	2340      	movs	r3, #64	; 0x40
 800d8e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8ea:	e270      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d8ec:	2380      	movs	r3, #128	; 0x80
 800d8ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8f2:	e26c      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d8f4:	697b      	ldr	r3, [r7, #20]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	4a1b      	ldr	r2, [pc, #108]	; (800d968 <UART_SetConfig+0x348>)
 800d8fa:	4293      	cmp	r3, r2
 800d8fc:	d142      	bne.n	800d984 <UART_SetConfig+0x364>
 800d8fe:	4b16      	ldr	r3, [pc, #88]	; (800d958 <UART_SetConfig+0x338>)
 800d900:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d902:	f003 0307 	and.w	r3, r3, #7
 800d906:	2b05      	cmp	r3, #5
 800d908:	d838      	bhi.n	800d97c <UART_SetConfig+0x35c>
 800d90a:	a201      	add	r2, pc, #4	; (adr r2, 800d910 <UART_SetConfig+0x2f0>)
 800d90c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d910:	0800d929 	.word	0x0800d929
 800d914:	0800d931 	.word	0x0800d931
 800d918:	0800d939 	.word	0x0800d939
 800d91c:	0800d941 	.word	0x0800d941
 800d920:	0800d96d 	.word	0x0800d96d
 800d924:	0800d975 	.word	0x0800d975
 800d928:	2300      	movs	r3, #0
 800d92a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d92e:	e24e      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d930:	2304      	movs	r3, #4
 800d932:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d936:	e24a      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d938:	2308      	movs	r3, #8
 800d93a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d93e:	e246      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d940:	2310      	movs	r3, #16
 800d942:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d946:	e242      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d948:	cfff69f3 	.word	0xcfff69f3
 800d94c:	58000c00 	.word	0x58000c00
 800d950:	11fff4ff 	.word	0x11fff4ff
 800d954:	40011000 	.word	0x40011000
 800d958:	58024400 	.word	0x58024400
 800d95c:	40004400 	.word	0x40004400
 800d960:	40004800 	.word	0x40004800
 800d964:	40004c00 	.word	0x40004c00
 800d968:	40005000 	.word	0x40005000
 800d96c:	2320      	movs	r3, #32
 800d96e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d972:	e22c      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d974:	2340      	movs	r3, #64	; 0x40
 800d976:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d97a:	e228      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d97c:	2380      	movs	r3, #128	; 0x80
 800d97e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d982:	e224      	b.n	800ddce <UART_SetConfig+0x7ae>
 800d984:	697b      	ldr	r3, [r7, #20]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	4ab1      	ldr	r2, [pc, #708]	; (800dc50 <UART_SetConfig+0x630>)
 800d98a:	4293      	cmp	r3, r2
 800d98c:	d176      	bne.n	800da7c <UART_SetConfig+0x45c>
 800d98e:	4bb1      	ldr	r3, [pc, #708]	; (800dc54 <UART_SetConfig+0x634>)
 800d990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d992:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d996:	2b28      	cmp	r3, #40	; 0x28
 800d998:	d86c      	bhi.n	800da74 <UART_SetConfig+0x454>
 800d99a:	a201      	add	r2, pc, #4	; (adr r2, 800d9a0 <UART_SetConfig+0x380>)
 800d99c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9a0:	0800da45 	.word	0x0800da45
 800d9a4:	0800da75 	.word	0x0800da75
 800d9a8:	0800da75 	.word	0x0800da75
 800d9ac:	0800da75 	.word	0x0800da75
 800d9b0:	0800da75 	.word	0x0800da75
 800d9b4:	0800da75 	.word	0x0800da75
 800d9b8:	0800da75 	.word	0x0800da75
 800d9bc:	0800da75 	.word	0x0800da75
 800d9c0:	0800da4d 	.word	0x0800da4d
 800d9c4:	0800da75 	.word	0x0800da75
 800d9c8:	0800da75 	.word	0x0800da75
 800d9cc:	0800da75 	.word	0x0800da75
 800d9d0:	0800da75 	.word	0x0800da75
 800d9d4:	0800da75 	.word	0x0800da75
 800d9d8:	0800da75 	.word	0x0800da75
 800d9dc:	0800da75 	.word	0x0800da75
 800d9e0:	0800da55 	.word	0x0800da55
 800d9e4:	0800da75 	.word	0x0800da75
 800d9e8:	0800da75 	.word	0x0800da75
 800d9ec:	0800da75 	.word	0x0800da75
 800d9f0:	0800da75 	.word	0x0800da75
 800d9f4:	0800da75 	.word	0x0800da75
 800d9f8:	0800da75 	.word	0x0800da75
 800d9fc:	0800da75 	.word	0x0800da75
 800da00:	0800da5d 	.word	0x0800da5d
 800da04:	0800da75 	.word	0x0800da75
 800da08:	0800da75 	.word	0x0800da75
 800da0c:	0800da75 	.word	0x0800da75
 800da10:	0800da75 	.word	0x0800da75
 800da14:	0800da75 	.word	0x0800da75
 800da18:	0800da75 	.word	0x0800da75
 800da1c:	0800da75 	.word	0x0800da75
 800da20:	0800da65 	.word	0x0800da65
 800da24:	0800da75 	.word	0x0800da75
 800da28:	0800da75 	.word	0x0800da75
 800da2c:	0800da75 	.word	0x0800da75
 800da30:	0800da75 	.word	0x0800da75
 800da34:	0800da75 	.word	0x0800da75
 800da38:	0800da75 	.word	0x0800da75
 800da3c:	0800da75 	.word	0x0800da75
 800da40:	0800da6d 	.word	0x0800da6d
 800da44:	2301      	movs	r3, #1
 800da46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da4a:	e1c0      	b.n	800ddce <UART_SetConfig+0x7ae>
 800da4c:	2304      	movs	r3, #4
 800da4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da52:	e1bc      	b.n	800ddce <UART_SetConfig+0x7ae>
 800da54:	2308      	movs	r3, #8
 800da56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da5a:	e1b8      	b.n	800ddce <UART_SetConfig+0x7ae>
 800da5c:	2310      	movs	r3, #16
 800da5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da62:	e1b4      	b.n	800ddce <UART_SetConfig+0x7ae>
 800da64:	2320      	movs	r3, #32
 800da66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da6a:	e1b0      	b.n	800ddce <UART_SetConfig+0x7ae>
 800da6c:	2340      	movs	r3, #64	; 0x40
 800da6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da72:	e1ac      	b.n	800ddce <UART_SetConfig+0x7ae>
 800da74:	2380      	movs	r3, #128	; 0x80
 800da76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da7a:	e1a8      	b.n	800ddce <UART_SetConfig+0x7ae>
 800da7c:	697b      	ldr	r3, [r7, #20]
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	4a75      	ldr	r2, [pc, #468]	; (800dc58 <UART_SetConfig+0x638>)
 800da82:	4293      	cmp	r3, r2
 800da84:	d130      	bne.n	800dae8 <UART_SetConfig+0x4c8>
 800da86:	4b73      	ldr	r3, [pc, #460]	; (800dc54 <UART_SetConfig+0x634>)
 800da88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800da8a:	f003 0307 	and.w	r3, r3, #7
 800da8e:	2b05      	cmp	r3, #5
 800da90:	d826      	bhi.n	800dae0 <UART_SetConfig+0x4c0>
 800da92:	a201      	add	r2, pc, #4	; (adr r2, 800da98 <UART_SetConfig+0x478>)
 800da94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da98:	0800dab1 	.word	0x0800dab1
 800da9c:	0800dab9 	.word	0x0800dab9
 800daa0:	0800dac1 	.word	0x0800dac1
 800daa4:	0800dac9 	.word	0x0800dac9
 800daa8:	0800dad1 	.word	0x0800dad1
 800daac:	0800dad9 	.word	0x0800dad9
 800dab0:	2300      	movs	r3, #0
 800dab2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dab6:	e18a      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dab8:	2304      	movs	r3, #4
 800daba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dabe:	e186      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dac0:	2308      	movs	r3, #8
 800dac2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dac6:	e182      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dac8:	2310      	movs	r3, #16
 800daca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dace:	e17e      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dad0:	2320      	movs	r3, #32
 800dad2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dad6:	e17a      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dad8:	2340      	movs	r3, #64	; 0x40
 800dada:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dade:	e176      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dae0:	2380      	movs	r3, #128	; 0x80
 800dae2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dae6:	e172      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dae8:	697b      	ldr	r3, [r7, #20]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	4a5b      	ldr	r2, [pc, #364]	; (800dc5c <UART_SetConfig+0x63c>)
 800daee:	4293      	cmp	r3, r2
 800daf0:	d130      	bne.n	800db54 <UART_SetConfig+0x534>
 800daf2:	4b58      	ldr	r3, [pc, #352]	; (800dc54 <UART_SetConfig+0x634>)
 800daf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800daf6:	f003 0307 	and.w	r3, r3, #7
 800dafa:	2b05      	cmp	r3, #5
 800dafc:	d826      	bhi.n	800db4c <UART_SetConfig+0x52c>
 800dafe:	a201      	add	r2, pc, #4	; (adr r2, 800db04 <UART_SetConfig+0x4e4>)
 800db00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db04:	0800db1d 	.word	0x0800db1d
 800db08:	0800db25 	.word	0x0800db25
 800db0c:	0800db2d 	.word	0x0800db2d
 800db10:	0800db35 	.word	0x0800db35
 800db14:	0800db3d 	.word	0x0800db3d
 800db18:	0800db45 	.word	0x0800db45
 800db1c:	2300      	movs	r3, #0
 800db1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db22:	e154      	b.n	800ddce <UART_SetConfig+0x7ae>
 800db24:	2304      	movs	r3, #4
 800db26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db2a:	e150      	b.n	800ddce <UART_SetConfig+0x7ae>
 800db2c:	2308      	movs	r3, #8
 800db2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db32:	e14c      	b.n	800ddce <UART_SetConfig+0x7ae>
 800db34:	2310      	movs	r3, #16
 800db36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db3a:	e148      	b.n	800ddce <UART_SetConfig+0x7ae>
 800db3c:	2320      	movs	r3, #32
 800db3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db42:	e144      	b.n	800ddce <UART_SetConfig+0x7ae>
 800db44:	2340      	movs	r3, #64	; 0x40
 800db46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db4a:	e140      	b.n	800ddce <UART_SetConfig+0x7ae>
 800db4c:	2380      	movs	r3, #128	; 0x80
 800db4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db52:	e13c      	b.n	800ddce <UART_SetConfig+0x7ae>
 800db54:	697b      	ldr	r3, [r7, #20]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	4a41      	ldr	r2, [pc, #260]	; (800dc60 <UART_SetConfig+0x640>)
 800db5a:	4293      	cmp	r3, r2
 800db5c:	f040 8082 	bne.w	800dc64 <UART_SetConfig+0x644>
 800db60:	4b3c      	ldr	r3, [pc, #240]	; (800dc54 <UART_SetConfig+0x634>)
 800db62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db64:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800db68:	2b28      	cmp	r3, #40	; 0x28
 800db6a:	d86d      	bhi.n	800dc48 <UART_SetConfig+0x628>
 800db6c:	a201      	add	r2, pc, #4	; (adr r2, 800db74 <UART_SetConfig+0x554>)
 800db6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db72:	bf00      	nop
 800db74:	0800dc19 	.word	0x0800dc19
 800db78:	0800dc49 	.word	0x0800dc49
 800db7c:	0800dc49 	.word	0x0800dc49
 800db80:	0800dc49 	.word	0x0800dc49
 800db84:	0800dc49 	.word	0x0800dc49
 800db88:	0800dc49 	.word	0x0800dc49
 800db8c:	0800dc49 	.word	0x0800dc49
 800db90:	0800dc49 	.word	0x0800dc49
 800db94:	0800dc21 	.word	0x0800dc21
 800db98:	0800dc49 	.word	0x0800dc49
 800db9c:	0800dc49 	.word	0x0800dc49
 800dba0:	0800dc49 	.word	0x0800dc49
 800dba4:	0800dc49 	.word	0x0800dc49
 800dba8:	0800dc49 	.word	0x0800dc49
 800dbac:	0800dc49 	.word	0x0800dc49
 800dbb0:	0800dc49 	.word	0x0800dc49
 800dbb4:	0800dc29 	.word	0x0800dc29
 800dbb8:	0800dc49 	.word	0x0800dc49
 800dbbc:	0800dc49 	.word	0x0800dc49
 800dbc0:	0800dc49 	.word	0x0800dc49
 800dbc4:	0800dc49 	.word	0x0800dc49
 800dbc8:	0800dc49 	.word	0x0800dc49
 800dbcc:	0800dc49 	.word	0x0800dc49
 800dbd0:	0800dc49 	.word	0x0800dc49
 800dbd4:	0800dc31 	.word	0x0800dc31
 800dbd8:	0800dc49 	.word	0x0800dc49
 800dbdc:	0800dc49 	.word	0x0800dc49
 800dbe0:	0800dc49 	.word	0x0800dc49
 800dbe4:	0800dc49 	.word	0x0800dc49
 800dbe8:	0800dc49 	.word	0x0800dc49
 800dbec:	0800dc49 	.word	0x0800dc49
 800dbf0:	0800dc49 	.word	0x0800dc49
 800dbf4:	0800dc39 	.word	0x0800dc39
 800dbf8:	0800dc49 	.word	0x0800dc49
 800dbfc:	0800dc49 	.word	0x0800dc49
 800dc00:	0800dc49 	.word	0x0800dc49
 800dc04:	0800dc49 	.word	0x0800dc49
 800dc08:	0800dc49 	.word	0x0800dc49
 800dc0c:	0800dc49 	.word	0x0800dc49
 800dc10:	0800dc49 	.word	0x0800dc49
 800dc14:	0800dc41 	.word	0x0800dc41
 800dc18:	2301      	movs	r3, #1
 800dc1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc1e:	e0d6      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dc20:	2304      	movs	r3, #4
 800dc22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc26:	e0d2      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dc28:	2308      	movs	r3, #8
 800dc2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc2e:	e0ce      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dc30:	2310      	movs	r3, #16
 800dc32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc36:	e0ca      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dc38:	2320      	movs	r3, #32
 800dc3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc3e:	e0c6      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dc40:	2340      	movs	r3, #64	; 0x40
 800dc42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc46:	e0c2      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dc48:	2380      	movs	r3, #128	; 0x80
 800dc4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc4e:	e0be      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dc50:	40011400 	.word	0x40011400
 800dc54:	58024400 	.word	0x58024400
 800dc58:	40007800 	.word	0x40007800
 800dc5c:	40007c00 	.word	0x40007c00
 800dc60:	40011800 	.word	0x40011800
 800dc64:	697b      	ldr	r3, [r7, #20]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	4aad      	ldr	r2, [pc, #692]	; (800df20 <UART_SetConfig+0x900>)
 800dc6a:	4293      	cmp	r3, r2
 800dc6c:	d176      	bne.n	800dd5c <UART_SetConfig+0x73c>
 800dc6e:	4bad      	ldr	r3, [pc, #692]	; (800df24 <UART_SetConfig+0x904>)
 800dc70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dc72:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800dc76:	2b28      	cmp	r3, #40	; 0x28
 800dc78:	d86c      	bhi.n	800dd54 <UART_SetConfig+0x734>
 800dc7a:	a201      	add	r2, pc, #4	; (adr r2, 800dc80 <UART_SetConfig+0x660>)
 800dc7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc80:	0800dd25 	.word	0x0800dd25
 800dc84:	0800dd55 	.word	0x0800dd55
 800dc88:	0800dd55 	.word	0x0800dd55
 800dc8c:	0800dd55 	.word	0x0800dd55
 800dc90:	0800dd55 	.word	0x0800dd55
 800dc94:	0800dd55 	.word	0x0800dd55
 800dc98:	0800dd55 	.word	0x0800dd55
 800dc9c:	0800dd55 	.word	0x0800dd55
 800dca0:	0800dd2d 	.word	0x0800dd2d
 800dca4:	0800dd55 	.word	0x0800dd55
 800dca8:	0800dd55 	.word	0x0800dd55
 800dcac:	0800dd55 	.word	0x0800dd55
 800dcb0:	0800dd55 	.word	0x0800dd55
 800dcb4:	0800dd55 	.word	0x0800dd55
 800dcb8:	0800dd55 	.word	0x0800dd55
 800dcbc:	0800dd55 	.word	0x0800dd55
 800dcc0:	0800dd35 	.word	0x0800dd35
 800dcc4:	0800dd55 	.word	0x0800dd55
 800dcc8:	0800dd55 	.word	0x0800dd55
 800dccc:	0800dd55 	.word	0x0800dd55
 800dcd0:	0800dd55 	.word	0x0800dd55
 800dcd4:	0800dd55 	.word	0x0800dd55
 800dcd8:	0800dd55 	.word	0x0800dd55
 800dcdc:	0800dd55 	.word	0x0800dd55
 800dce0:	0800dd3d 	.word	0x0800dd3d
 800dce4:	0800dd55 	.word	0x0800dd55
 800dce8:	0800dd55 	.word	0x0800dd55
 800dcec:	0800dd55 	.word	0x0800dd55
 800dcf0:	0800dd55 	.word	0x0800dd55
 800dcf4:	0800dd55 	.word	0x0800dd55
 800dcf8:	0800dd55 	.word	0x0800dd55
 800dcfc:	0800dd55 	.word	0x0800dd55
 800dd00:	0800dd45 	.word	0x0800dd45
 800dd04:	0800dd55 	.word	0x0800dd55
 800dd08:	0800dd55 	.word	0x0800dd55
 800dd0c:	0800dd55 	.word	0x0800dd55
 800dd10:	0800dd55 	.word	0x0800dd55
 800dd14:	0800dd55 	.word	0x0800dd55
 800dd18:	0800dd55 	.word	0x0800dd55
 800dd1c:	0800dd55 	.word	0x0800dd55
 800dd20:	0800dd4d 	.word	0x0800dd4d
 800dd24:	2301      	movs	r3, #1
 800dd26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd2a:	e050      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dd2c:	2304      	movs	r3, #4
 800dd2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd32:	e04c      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dd34:	2308      	movs	r3, #8
 800dd36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd3a:	e048      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dd3c:	2310      	movs	r3, #16
 800dd3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd42:	e044      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dd44:	2320      	movs	r3, #32
 800dd46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd4a:	e040      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dd4c:	2340      	movs	r3, #64	; 0x40
 800dd4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd52:	e03c      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dd54:	2380      	movs	r3, #128	; 0x80
 800dd56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd5a:	e038      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dd5c:	697b      	ldr	r3, [r7, #20]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	4a71      	ldr	r2, [pc, #452]	; (800df28 <UART_SetConfig+0x908>)
 800dd62:	4293      	cmp	r3, r2
 800dd64:	d130      	bne.n	800ddc8 <UART_SetConfig+0x7a8>
 800dd66:	4b6f      	ldr	r3, [pc, #444]	; (800df24 <UART_SetConfig+0x904>)
 800dd68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dd6a:	f003 0307 	and.w	r3, r3, #7
 800dd6e:	2b05      	cmp	r3, #5
 800dd70:	d826      	bhi.n	800ddc0 <UART_SetConfig+0x7a0>
 800dd72:	a201      	add	r2, pc, #4	; (adr r2, 800dd78 <UART_SetConfig+0x758>)
 800dd74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd78:	0800dd91 	.word	0x0800dd91
 800dd7c:	0800dd99 	.word	0x0800dd99
 800dd80:	0800dda1 	.word	0x0800dda1
 800dd84:	0800dda9 	.word	0x0800dda9
 800dd88:	0800ddb1 	.word	0x0800ddb1
 800dd8c:	0800ddb9 	.word	0x0800ddb9
 800dd90:	2302      	movs	r3, #2
 800dd92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd96:	e01a      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dd98:	2304      	movs	r3, #4
 800dd9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd9e:	e016      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dda0:	2308      	movs	r3, #8
 800dda2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dda6:	e012      	b.n	800ddce <UART_SetConfig+0x7ae>
 800dda8:	2310      	movs	r3, #16
 800ddaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ddae:	e00e      	b.n	800ddce <UART_SetConfig+0x7ae>
 800ddb0:	2320      	movs	r3, #32
 800ddb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ddb6:	e00a      	b.n	800ddce <UART_SetConfig+0x7ae>
 800ddb8:	2340      	movs	r3, #64	; 0x40
 800ddba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ddbe:	e006      	b.n	800ddce <UART_SetConfig+0x7ae>
 800ddc0:	2380      	movs	r3, #128	; 0x80
 800ddc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ddc6:	e002      	b.n	800ddce <UART_SetConfig+0x7ae>
 800ddc8:	2380      	movs	r3, #128	; 0x80
 800ddca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ddce:	697b      	ldr	r3, [r7, #20]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	4a55      	ldr	r2, [pc, #340]	; (800df28 <UART_SetConfig+0x908>)
 800ddd4:	4293      	cmp	r3, r2
 800ddd6:	f040 80f8 	bne.w	800dfca <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ddda:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ddde:	2b20      	cmp	r3, #32
 800dde0:	dc46      	bgt.n	800de70 <UART_SetConfig+0x850>
 800dde2:	2b02      	cmp	r3, #2
 800dde4:	db75      	blt.n	800ded2 <UART_SetConfig+0x8b2>
 800dde6:	3b02      	subs	r3, #2
 800dde8:	2b1e      	cmp	r3, #30
 800ddea:	d872      	bhi.n	800ded2 <UART_SetConfig+0x8b2>
 800ddec:	a201      	add	r2, pc, #4	; (adr r2, 800ddf4 <UART_SetConfig+0x7d4>)
 800ddee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddf2:	bf00      	nop
 800ddf4:	0800de77 	.word	0x0800de77
 800ddf8:	0800ded3 	.word	0x0800ded3
 800ddfc:	0800de7f 	.word	0x0800de7f
 800de00:	0800ded3 	.word	0x0800ded3
 800de04:	0800ded3 	.word	0x0800ded3
 800de08:	0800ded3 	.word	0x0800ded3
 800de0c:	0800de8f 	.word	0x0800de8f
 800de10:	0800ded3 	.word	0x0800ded3
 800de14:	0800ded3 	.word	0x0800ded3
 800de18:	0800ded3 	.word	0x0800ded3
 800de1c:	0800ded3 	.word	0x0800ded3
 800de20:	0800ded3 	.word	0x0800ded3
 800de24:	0800ded3 	.word	0x0800ded3
 800de28:	0800ded3 	.word	0x0800ded3
 800de2c:	0800de9f 	.word	0x0800de9f
 800de30:	0800ded3 	.word	0x0800ded3
 800de34:	0800ded3 	.word	0x0800ded3
 800de38:	0800ded3 	.word	0x0800ded3
 800de3c:	0800ded3 	.word	0x0800ded3
 800de40:	0800ded3 	.word	0x0800ded3
 800de44:	0800ded3 	.word	0x0800ded3
 800de48:	0800ded3 	.word	0x0800ded3
 800de4c:	0800ded3 	.word	0x0800ded3
 800de50:	0800ded3 	.word	0x0800ded3
 800de54:	0800ded3 	.word	0x0800ded3
 800de58:	0800ded3 	.word	0x0800ded3
 800de5c:	0800ded3 	.word	0x0800ded3
 800de60:	0800ded3 	.word	0x0800ded3
 800de64:	0800ded3 	.word	0x0800ded3
 800de68:	0800ded3 	.word	0x0800ded3
 800de6c:	0800dec5 	.word	0x0800dec5
 800de70:	2b40      	cmp	r3, #64	; 0x40
 800de72:	d02a      	beq.n	800deca <UART_SetConfig+0x8aa>
 800de74:	e02d      	b.n	800ded2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800de76:	f7fc fde3 	bl	800aa40 <HAL_RCCEx_GetD3PCLK1Freq>
 800de7a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800de7c:	e02f      	b.n	800dede <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800de7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800de82:	4618      	mov	r0, r3
 800de84:	f7fc fdf2 	bl	800aa6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800de88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de8a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800de8c:	e027      	b.n	800dede <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800de8e:	f107 0318 	add.w	r3, r7, #24
 800de92:	4618      	mov	r0, r3
 800de94:	f7fc ff3e 	bl	800ad14 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800de98:	69fb      	ldr	r3, [r7, #28]
 800de9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800de9c:	e01f      	b.n	800dede <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800de9e:	4b21      	ldr	r3, [pc, #132]	; (800df24 <UART_SetConfig+0x904>)
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	f003 0320 	and.w	r3, r3, #32
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d009      	beq.n	800debe <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800deaa:	4b1e      	ldr	r3, [pc, #120]	; (800df24 <UART_SetConfig+0x904>)
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	08db      	lsrs	r3, r3, #3
 800deb0:	f003 0303 	and.w	r3, r3, #3
 800deb4:	4a1d      	ldr	r2, [pc, #116]	; (800df2c <UART_SetConfig+0x90c>)
 800deb6:	fa22 f303 	lsr.w	r3, r2, r3
 800deba:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800debc:	e00f      	b.n	800dede <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800debe:	4b1b      	ldr	r3, [pc, #108]	; (800df2c <UART_SetConfig+0x90c>)
 800dec0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dec2:	e00c      	b.n	800dede <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800dec4:	4b1a      	ldr	r3, [pc, #104]	; (800df30 <UART_SetConfig+0x910>)
 800dec6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dec8:	e009      	b.n	800dede <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800deca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dece:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ded0:	e005      	b.n	800dede <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800ded2:	2300      	movs	r3, #0
 800ded4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800ded6:	2301      	movs	r3, #1
 800ded8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800dedc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800dede:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	f000 81ee 	beq.w	800e2c2 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800dee6:	697b      	ldr	r3, [r7, #20]
 800dee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800deea:	4a12      	ldr	r2, [pc, #72]	; (800df34 <UART_SetConfig+0x914>)
 800deec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800def0:	461a      	mov	r2, r3
 800def2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800def4:	fbb3 f3f2 	udiv	r3, r3, r2
 800def8:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800defa:	697b      	ldr	r3, [r7, #20]
 800defc:	685a      	ldr	r2, [r3, #4]
 800defe:	4613      	mov	r3, r2
 800df00:	005b      	lsls	r3, r3, #1
 800df02:	4413      	add	r3, r2
 800df04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800df06:	429a      	cmp	r2, r3
 800df08:	d305      	bcc.n	800df16 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800df0a:	697b      	ldr	r3, [r7, #20]
 800df0c:	685b      	ldr	r3, [r3, #4]
 800df0e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800df10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800df12:	429a      	cmp	r2, r3
 800df14:	d910      	bls.n	800df38 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800df16:	2301      	movs	r3, #1
 800df18:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800df1c:	e1d1      	b.n	800e2c2 <UART_SetConfig+0xca2>
 800df1e:	bf00      	nop
 800df20:	40011c00 	.word	0x40011c00
 800df24:	58024400 	.word	0x58024400
 800df28:	58000c00 	.word	0x58000c00
 800df2c:	03d09000 	.word	0x03d09000
 800df30:	003d0900 	.word	0x003d0900
 800df34:	0800f568 	.word	0x0800f568
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800df38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df3a:	2200      	movs	r2, #0
 800df3c:	60bb      	str	r3, [r7, #8]
 800df3e:	60fa      	str	r2, [r7, #12]
 800df40:	697b      	ldr	r3, [r7, #20]
 800df42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df44:	4ac0      	ldr	r2, [pc, #768]	; (800e248 <UART_SetConfig+0xc28>)
 800df46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800df4a:	b29b      	uxth	r3, r3
 800df4c:	2200      	movs	r2, #0
 800df4e:	603b      	str	r3, [r7, #0]
 800df50:	607a      	str	r2, [r7, #4]
 800df52:	e9d7 2300 	ldrd	r2, r3, [r7]
 800df56:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800df5a:	f7f2 f9e1 	bl	8000320 <__aeabi_uldivmod>
 800df5e:	4602      	mov	r2, r0
 800df60:	460b      	mov	r3, r1
 800df62:	4610      	mov	r0, r2
 800df64:	4619      	mov	r1, r3
 800df66:	f04f 0200 	mov.w	r2, #0
 800df6a:	f04f 0300 	mov.w	r3, #0
 800df6e:	020b      	lsls	r3, r1, #8
 800df70:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800df74:	0202      	lsls	r2, r0, #8
 800df76:	6979      	ldr	r1, [r7, #20]
 800df78:	6849      	ldr	r1, [r1, #4]
 800df7a:	0849      	lsrs	r1, r1, #1
 800df7c:	2000      	movs	r0, #0
 800df7e:	460c      	mov	r4, r1
 800df80:	4605      	mov	r5, r0
 800df82:	eb12 0804 	adds.w	r8, r2, r4
 800df86:	eb43 0905 	adc.w	r9, r3, r5
 800df8a:	697b      	ldr	r3, [r7, #20]
 800df8c:	685b      	ldr	r3, [r3, #4]
 800df8e:	2200      	movs	r2, #0
 800df90:	469a      	mov	sl, r3
 800df92:	4693      	mov	fp, r2
 800df94:	4652      	mov	r2, sl
 800df96:	465b      	mov	r3, fp
 800df98:	4640      	mov	r0, r8
 800df9a:	4649      	mov	r1, r9
 800df9c:	f7f2 f9c0 	bl	8000320 <__aeabi_uldivmod>
 800dfa0:	4602      	mov	r2, r0
 800dfa2:	460b      	mov	r3, r1
 800dfa4:	4613      	mov	r3, r2
 800dfa6:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800dfa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfaa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800dfae:	d308      	bcc.n	800dfc2 <UART_SetConfig+0x9a2>
 800dfb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfb2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dfb6:	d204      	bcs.n	800dfc2 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800dfb8:	697b      	ldr	r3, [r7, #20]
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dfbe:	60da      	str	r2, [r3, #12]
 800dfc0:	e17f      	b.n	800e2c2 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800dfc2:	2301      	movs	r3, #1
 800dfc4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800dfc8:	e17b      	b.n	800e2c2 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dfca:	697b      	ldr	r3, [r7, #20]
 800dfcc:	69db      	ldr	r3, [r3, #28]
 800dfce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dfd2:	f040 80bd 	bne.w	800e150 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800dfd6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800dfda:	2b20      	cmp	r3, #32
 800dfdc:	dc48      	bgt.n	800e070 <UART_SetConfig+0xa50>
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	db7b      	blt.n	800e0da <UART_SetConfig+0xaba>
 800dfe2:	2b20      	cmp	r3, #32
 800dfe4:	d879      	bhi.n	800e0da <UART_SetConfig+0xaba>
 800dfe6:	a201      	add	r2, pc, #4	; (adr r2, 800dfec <UART_SetConfig+0x9cc>)
 800dfe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfec:	0800e077 	.word	0x0800e077
 800dff0:	0800e07f 	.word	0x0800e07f
 800dff4:	0800e0db 	.word	0x0800e0db
 800dff8:	0800e0db 	.word	0x0800e0db
 800dffc:	0800e087 	.word	0x0800e087
 800e000:	0800e0db 	.word	0x0800e0db
 800e004:	0800e0db 	.word	0x0800e0db
 800e008:	0800e0db 	.word	0x0800e0db
 800e00c:	0800e097 	.word	0x0800e097
 800e010:	0800e0db 	.word	0x0800e0db
 800e014:	0800e0db 	.word	0x0800e0db
 800e018:	0800e0db 	.word	0x0800e0db
 800e01c:	0800e0db 	.word	0x0800e0db
 800e020:	0800e0db 	.word	0x0800e0db
 800e024:	0800e0db 	.word	0x0800e0db
 800e028:	0800e0db 	.word	0x0800e0db
 800e02c:	0800e0a7 	.word	0x0800e0a7
 800e030:	0800e0db 	.word	0x0800e0db
 800e034:	0800e0db 	.word	0x0800e0db
 800e038:	0800e0db 	.word	0x0800e0db
 800e03c:	0800e0db 	.word	0x0800e0db
 800e040:	0800e0db 	.word	0x0800e0db
 800e044:	0800e0db 	.word	0x0800e0db
 800e048:	0800e0db 	.word	0x0800e0db
 800e04c:	0800e0db 	.word	0x0800e0db
 800e050:	0800e0db 	.word	0x0800e0db
 800e054:	0800e0db 	.word	0x0800e0db
 800e058:	0800e0db 	.word	0x0800e0db
 800e05c:	0800e0db 	.word	0x0800e0db
 800e060:	0800e0db 	.word	0x0800e0db
 800e064:	0800e0db 	.word	0x0800e0db
 800e068:	0800e0db 	.word	0x0800e0db
 800e06c:	0800e0cd 	.word	0x0800e0cd
 800e070:	2b40      	cmp	r3, #64	; 0x40
 800e072:	d02e      	beq.n	800e0d2 <UART_SetConfig+0xab2>
 800e074:	e031      	b.n	800e0da <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e076:	f7fb fdbd 	bl	8009bf4 <HAL_RCC_GetPCLK1Freq>
 800e07a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e07c:	e033      	b.n	800e0e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e07e:	f7fb fdcf 	bl	8009c20 <HAL_RCC_GetPCLK2Freq>
 800e082:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e084:	e02f      	b.n	800e0e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e086:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e08a:	4618      	mov	r0, r3
 800e08c:	f7fc fcee 	bl	800aa6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e092:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e094:	e027      	b.n	800e0e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e096:	f107 0318 	add.w	r3, r7, #24
 800e09a:	4618      	mov	r0, r3
 800e09c:	f7fc fe3a 	bl	800ad14 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e0a0:	69fb      	ldr	r3, [r7, #28]
 800e0a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e0a4:	e01f      	b.n	800e0e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e0a6:	4b69      	ldr	r3, [pc, #420]	; (800e24c <UART_SetConfig+0xc2c>)
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	f003 0320 	and.w	r3, r3, #32
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d009      	beq.n	800e0c6 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e0b2:	4b66      	ldr	r3, [pc, #408]	; (800e24c <UART_SetConfig+0xc2c>)
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	08db      	lsrs	r3, r3, #3
 800e0b8:	f003 0303 	and.w	r3, r3, #3
 800e0bc:	4a64      	ldr	r2, [pc, #400]	; (800e250 <UART_SetConfig+0xc30>)
 800e0be:	fa22 f303 	lsr.w	r3, r2, r3
 800e0c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e0c4:	e00f      	b.n	800e0e6 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800e0c6:	4b62      	ldr	r3, [pc, #392]	; (800e250 <UART_SetConfig+0xc30>)
 800e0c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e0ca:	e00c      	b.n	800e0e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e0cc:	4b61      	ldr	r3, [pc, #388]	; (800e254 <UART_SetConfig+0xc34>)
 800e0ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e0d0:	e009      	b.n	800e0e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e0d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e0d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e0d8:	e005      	b.n	800e0e6 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800e0da:	2300      	movs	r3, #0
 800e0dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e0de:	2301      	movs	r3, #1
 800e0e0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e0e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e0e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	f000 80ea 	beq.w	800e2c2 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e0ee:	697b      	ldr	r3, [r7, #20]
 800e0f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0f2:	4a55      	ldr	r2, [pc, #340]	; (800e248 <UART_SetConfig+0xc28>)
 800e0f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e0f8:	461a      	mov	r2, r3
 800e0fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0fc:	fbb3 f3f2 	udiv	r3, r3, r2
 800e100:	005a      	lsls	r2, r3, #1
 800e102:	697b      	ldr	r3, [r7, #20]
 800e104:	685b      	ldr	r3, [r3, #4]
 800e106:	085b      	lsrs	r3, r3, #1
 800e108:	441a      	add	r2, r3
 800e10a:	697b      	ldr	r3, [r7, #20]
 800e10c:	685b      	ldr	r3, [r3, #4]
 800e10e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e112:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e116:	2b0f      	cmp	r3, #15
 800e118:	d916      	bls.n	800e148 <UART_SetConfig+0xb28>
 800e11a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e11c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e120:	d212      	bcs.n	800e148 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e124:	b29b      	uxth	r3, r3
 800e126:	f023 030f 	bic.w	r3, r3, #15
 800e12a:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e12c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e12e:	085b      	lsrs	r3, r3, #1
 800e130:	b29b      	uxth	r3, r3
 800e132:	f003 0307 	and.w	r3, r3, #7
 800e136:	b29a      	uxth	r2, r3
 800e138:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e13a:	4313      	orrs	r3, r2
 800e13c:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800e13e:	697b      	ldr	r3, [r7, #20]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800e144:	60da      	str	r2, [r3, #12]
 800e146:	e0bc      	b.n	800e2c2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800e148:	2301      	movs	r3, #1
 800e14a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800e14e:	e0b8      	b.n	800e2c2 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e150:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e154:	2b20      	cmp	r3, #32
 800e156:	dc4b      	bgt.n	800e1f0 <UART_SetConfig+0xbd0>
 800e158:	2b00      	cmp	r3, #0
 800e15a:	f2c0 8087 	blt.w	800e26c <UART_SetConfig+0xc4c>
 800e15e:	2b20      	cmp	r3, #32
 800e160:	f200 8084 	bhi.w	800e26c <UART_SetConfig+0xc4c>
 800e164:	a201      	add	r2, pc, #4	; (adr r2, 800e16c <UART_SetConfig+0xb4c>)
 800e166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e16a:	bf00      	nop
 800e16c:	0800e1f7 	.word	0x0800e1f7
 800e170:	0800e1ff 	.word	0x0800e1ff
 800e174:	0800e26d 	.word	0x0800e26d
 800e178:	0800e26d 	.word	0x0800e26d
 800e17c:	0800e207 	.word	0x0800e207
 800e180:	0800e26d 	.word	0x0800e26d
 800e184:	0800e26d 	.word	0x0800e26d
 800e188:	0800e26d 	.word	0x0800e26d
 800e18c:	0800e217 	.word	0x0800e217
 800e190:	0800e26d 	.word	0x0800e26d
 800e194:	0800e26d 	.word	0x0800e26d
 800e198:	0800e26d 	.word	0x0800e26d
 800e19c:	0800e26d 	.word	0x0800e26d
 800e1a0:	0800e26d 	.word	0x0800e26d
 800e1a4:	0800e26d 	.word	0x0800e26d
 800e1a8:	0800e26d 	.word	0x0800e26d
 800e1ac:	0800e227 	.word	0x0800e227
 800e1b0:	0800e26d 	.word	0x0800e26d
 800e1b4:	0800e26d 	.word	0x0800e26d
 800e1b8:	0800e26d 	.word	0x0800e26d
 800e1bc:	0800e26d 	.word	0x0800e26d
 800e1c0:	0800e26d 	.word	0x0800e26d
 800e1c4:	0800e26d 	.word	0x0800e26d
 800e1c8:	0800e26d 	.word	0x0800e26d
 800e1cc:	0800e26d 	.word	0x0800e26d
 800e1d0:	0800e26d 	.word	0x0800e26d
 800e1d4:	0800e26d 	.word	0x0800e26d
 800e1d8:	0800e26d 	.word	0x0800e26d
 800e1dc:	0800e26d 	.word	0x0800e26d
 800e1e0:	0800e26d 	.word	0x0800e26d
 800e1e4:	0800e26d 	.word	0x0800e26d
 800e1e8:	0800e26d 	.word	0x0800e26d
 800e1ec:	0800e25f 	.word	0x0800e25f
 800e1f0:	2b40      	cmp	r3, #64	; 0x40
 800e1f2:	d037      	beq.n	800e264 <UART_SetConfig+0xc44>
 800e1f4:	e03a      	b.n	800e26c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e1f6:	f7fb fcfd 	bl	8009bf4 <HAL_RCC_GetPCLK1Freq>
 800e1fa:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e1fc:	e03c      	b.n	800e278 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e1fe:	f7fb fd0f 	bl	8009c20 <HAL_RCC_GetPCLK2Freq>
 800e202:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e204:	e038      	b.n	800e278 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e206:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e20a:	4618      	mov	r0, r3
 800e20c:	f7fc fc2e 	bl	800aa6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e212:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e214:	e030      	b.n	800e278 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e216:	f107 0318 	add.w	r3, r7, #24
 800e21a:	4618      	mov	r0, r3
 800e21c:	f7fc fd7a 	bl	800ad14 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e220:	69fb      	ldr	r3, [r7, #28]
 800e222:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e224:	e028      	b.n	800e278 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e226:	4b09      	ldr	r3, [pc, #36]	; (800e24c <UART_SetConfig+0xc2c>)
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	f003 0320 	and.w	r3, r3, #32
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d012      	beq.n	800e258 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e232:	4b06      	ldr	r3, [pc, #24]	; (800e24c <UART_SetConfig+0xc2c>)
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	08db      	lsrs	r3, r3, #3
 800e238:	f003 0303 	and.w	r3, r3, #3
 800e23c:	4a04      	ldr	r2, [pc, #16]	; (800e250 <UART_SetConfig+0xc30>)
 800e23e:	fa22 f303 	lsr.w	r3, r2, r3
 800e242:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e244:	e018      	b.n	800e278 <UART_SetConfig+0xc58>
 800e246:	bf00      	nop
 800e248:	0800f568 	.word	0x0800f568
 800e24c:	58024400 	.word	0x58024400
 800e250:	03d09000 	.word	0x03d09000
 800e254:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800e258:	4b24      	ldr	r3, [pc, #144]	; (800e2ec <UART_SetConfig+0xccc>)
 800e25a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e25c:	e00c      	b.n	800e278 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e25e:	4b24      	ldr	r3, [pc, #144]	; (800e2f0 <UART_SetConfig+0xcd0>)
 800e260:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e262:	e009      	b.n	800e278 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e264:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e268:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e26a:	e005      	b.n	800e278 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800e26c:	2300      	movs	r3, #0
 800e26e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e270:	2301      	movs	r3, #1
 800e272:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e276:	bf00      	nop
    }

    if (pclk != 0U)
 800e278:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d021      	beq.n	800e2c2 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e27e:	697b      	ldr	r3, [r7, #20]
 800e280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e282:	4a1c      	ldr	r2, [pc, #112]	; (800e2f4 <UART_SetConfig+0xcd4>)
 800e284:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e288:	461a      	mov	r2, r3
 800e28a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e28c:	fbb3 f2f2 	udiv	r2, r3, r2
 800e290:	697b      	ldr	r3, [r7, #20]
 800e292:	685b      	ldr	r3, [r3, #4]
 800e294:	085b      	lsrs	r3, r3, #1
 800e296:	441a      	add	r2, r3
 800e298:	697b      	ldr	r3, [r7, #20]
 800e29a:	685b      	ldr	r3, [r3, #4]
 800e29c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e2a0:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e2a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2a4:	2b0f      	cmp	r3, #15
 800e2a6:	d909      	bls.n	800e2bc <UART_SetConfig+0xc9c>
 800e2a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e2ae:	d205      	bcs.n	800e2bc <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e2b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2b2:	b29a      	uxth	r2, r3
 800e2b4:	697b      	ldr	r3, [r7, #20]
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	60da      	str	r2, [r3, #12]
 800e2ba:	e002      	b.n	800e2c2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800e2bc:	2301      	movs	r3, #1
 800e2be:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e2c2:	697b      	ldr	r3, [r7, #20]
 800e2c4:	2201      	movs	r2, #1
 800e2c6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800e2ca:	697b      	ldr	r3, [r7, #20]
 800e2cc:	2201      	movs	r2, #1
 800e2ce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e2d2:	697b      	ldr	r3, [r7, #20]
 800e2d4:	2200      	movs	r2, #0
 800e2d6:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800e2d8:	697b      	ldr	r3, [r7, #20]
 800e2da:	2200      	movs	r2, #0
 800e2dc:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800e2de:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	3748      	adds	r7, #72	; 0x48
 800e2e6:	46bd      	mov	sp, r7
 800e2e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e2ec:	03d09000 	.word	0x03d09000
 800e2f0:	003d0900 	.word	0x003d0900
 800e2f4:	0800f568 	.word	0x0800f568

0800e2f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e2f8:	b480      	push	{r7}
 800e2fa:	b083      	sub	sp, #12
 800e2fc:	af00      	add	r7, sp, #0
 800e2fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e304:	f003 0301 	and.w	r3, r3, #1
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d00a      	beq.n	800e322 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	685b      	ldr	r3, [r3, #4]
 800e312:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	430a      	orrs	r2, r1
 800e320:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e326:	f003 0302 	and.w	r3, r3, #2
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d00a      	beq.n	800e344 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	685b      	ldr	r3, [r3, #4]
 800e334:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	430a      	orrs	r2, r1
 800e342:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e348:	f003 0304 	and.w	r3, r3, #4
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d00a      	beq.n	800e366 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	685b      	ldr	r3, [r3, #4]
 800e356:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	430a      	orrs	r2, r1
 800e364:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e36a:	f003 0308 	and.w	r3, r3, #8
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d00a      	beq.n	800e388 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	685b      	ldr	r3, [r3, #4]
 800e378:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	430a      	orrs	r2, r1
 800e386:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e38c:	f003 0310 	and.w	r3, r3, #16
 800e390:	2b00      	cmp	r3, #0
 800e392:	d00a      	beq.n	800e3aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	689b      	ldr	r3, [r3, #8]
 800e39a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	430a      	orrs	r2, r1
 800e3a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e3ae:	f003 0320 	and.w	r3, r3, #32
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d00a      	beq.n	800e3cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	689b      	ldr	r3, [r3, #8]
 800e3bc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	430a      	orrs	r2, r1
 800e3ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e3d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	d01a      	beq.n	800e40e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	685b      	ldr	r3, [r3, #4]
 800e3de:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	430a      	orrs	r2, r1
 800e3ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e3f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e3f6:	d10a      	bne.n	800e40e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	685b      	ldr	r3, [r3, #4]
 800e3fe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	430a      	orrs	r2, r1
 800e40c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e416:	2b00      	cmp	r3, #0
 800e418:	d00a      	beq.n	800e430 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	685b      	ldr	r3, [r3, #4]
 800e420:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	430a      	orrs	r2, r1
 800e42e:	605a      	str	r2, [r3, #4]
  }
}
 800e430:	bf00      	nop
 800e432:	370c      	adds	r7, #12
 800e434:	46bd      	mov	sp, r7
 800e436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e43a:	4770      	bx	lr

0800e43c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e43c:	b580      	push	{r7, lr}
 800e43e:	b086      	sub	sp, #24
 800e440:	af02      	add	r7, sp, #8
 800e442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	2200      	movs	r2, #0
 800e448:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e44c:	f7f7 fb72 	bl	8005b34 <HAL_GetTick>
 800e450:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	f003 0308 	and.w	r3, r3, #8
 800e45c:	2b08      	cmp	r3, #8
 800e45e:	d10e      	bne.n	800e47e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e460:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e464:	9300      	str	r3, [sp, #0]
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	2200      	movs	r2, #0
 800e46a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e46e:	6878      	ldr	r0, [r7, #4]
 800e470:	f000 f82f 	bl	800e4d2 <UART_WaitOnFlagUntilTimeout>
 800e474:	4603      	mov	r3, r0
 800e476:	2b00      	cmp	r3, #0
 800e478:	d001      	beq.n	800e47e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e47a:	2303      	movs	r3, #3
 800e47c:	e025      	b.n	800e4ca <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	f003 0304 	and.w	r3, r3, #4
 800e488:	2b04      	cmp	r3, #4
 800e48a:	d10e      	bne.n	800e4aa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e48c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e490:	9300      	str	r3, [sp, #0]
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	2200      	movs	r2, #0
 800e496:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e49a:	6878      	ldr	r0, [r7, #4]
 800e49c:	f000 f819 	bl	800e4d2 <UART_WaitOnFlagUntilTimeout>
 800e4a0:	4603      	mov	r3, r0
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d001      	beq.n	800e4aa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e4a6:	2303      	movs	r3, #3
 800e4a8:	e00f      	b.n	800e4ca <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	2220      	movs	r2, #32
 800e4ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	2220      	movs	r2, #32
 800e4b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	2200      	movs	r2, #0
 800e4be:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	2200      	movs	r2, #0
 800e4c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e4c8:	2300      	movs	r3, #0
}
 800e4ca:	4618      	mov	r0, r3
 800e4cc:	3710      	adds	r7, #16
 800e4ce:	46bd      	mov	sp, r7
 800e4d0:	bd80      	pop	{r7, pc}

0800e4d2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e4d2:	b580      	push	{r7, lr}
 800e4d4:	b09c      	sub	sp, #112	; 0x70
 800e4d6:	af00      	add	r7, sp, #0
 800e4d8:	60f8      	str	r0, [r7, #12]
 800e4da:	60b9      	str	r1, [r7, #8]
 800e4dc:	603b      	str	r3, [r7, #0]
 800e4de:	4613      	mov	r3, r2
 800e4e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e4e2:	e0a9      	b.n	800e638 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e4e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e4e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e4ea:	f000 80a5 	beq.w	800e638 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e4ee:	f7f7 fb21 	bl	8005b34 <HAL_GetTick>
 800e4f2:	4602      	mov	r2, r0
 800e4f4:	683b      	ldr	r3, [r7, #0]
 800e4f6:	1ad3      	subs	r3, r2, r3
 800e4f8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800e4fa:	429a      	cmp	r2, r3
 800e4fc:	d302      	bcc.n	800e504 <UART_WaitOnFlagUntilTimeout+0x32>
 800e4fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e500:	2b00      	cmp	r3, #0
 800e502:	d140      	bne.n	800e586 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e50a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e50c:	e853 3f00 	ldrex	r3, [r3]
 800e510:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800e512:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e514:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e518:	667b      	str	r3, [r7, #100]	; 0x64
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	461a      	mov	r2, r3
 800e520:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e522:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e524:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e526:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e528:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e52a:	e841 2300 	strex	r3, r2, [r1]
 800e52e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800e530:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e532:	2b00      	cmp	r3, #0
 800e534:	d1e6      	bne.n	800e504 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	3308      	adds	r3, #8
 800e53c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e53e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e540:	e853 3f00 	ldrex	r3, [r3]
 800e544:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e548:	f023 0301 	bic.w	r3, r3, #1
 800e54c:	663b      	str	r3, [r7, #96]	; 0x60
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	3308      	adds	r3, #8
 800e554:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e556:	64ba      	str	r2, [r7, #72]	; 0x48
 800e558:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e55a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e55c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e55e:	e841 2300 	strex	r3, r2, [r1]
 800e562:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e564:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e566:	2b00      	cmp	r3, #0
 800e568:	d1e5      	bne.n	800e536 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	2220      	movs	r2, #32
 800e56e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	2220      	movs	r2, #32
 800e576:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	2200      	movs	r2, #0
 800e57e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800e582:	2303      	movs	r3, #3
 800e584:	e069      	b.n	800e65a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	f003 0304 	and.w	r3, r3, #4
 800e590:	2b00      	cmp	r3, #0
 800e592:	d051      	beq.n	800e638 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	69db      	ldr	r3, [r3, #28]
 800e59a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e59e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e5a2:	d149      	bne.n	800e638 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e5ac:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5b6:	e853 3f00 	ldrex	r3, [r3]
 800e5ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e5bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5be:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e5c2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	461a      	mov	r2, r3
 800e5ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e5cc:	637b      	str	r3, [r7, #52]	; 0x34
 800e5ce:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e5d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e5d4:	e841 2300 	strex	r3, r2, [r1]
 800e5d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e5da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d1e6      	bne.n	800e5ae <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	3308      	adds	r3, #8
 800e5e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5e8:	697b      	ldr	r3, [r7, #20]
 800e5ea:	e853 3f00 	ldrex	r3, [r3]
 800e5ee:	613b      	str	r3, [r7, #16]
   return(result);
 800e5f0:	693b      	ldr	r3, [r7, #16]
 800e5f2:	f023 0301 	bic.w	r3, r3, #1
 800e5f6:	66bb      	str	r3, [r7, #104]	; 0x68
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	3308      	adds	r3, #8
 800e5fe:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e600:	623a      	str	r2, [r7, #32]
 800e602:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e604:	69f9      	ldr	r1, [r7, #28]
 800e606:	6a3a      	ldr	r2, [r7, #32]
 800e608:	e841 2300 	strex	r3, r2, [r1]
 800e60c:	61bb      	str	r3, [r7, #24]
   return(result);
 800e60e:	69bb      	ldr	r3, [r7, #24]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d1e5      	bne.n	800e5e0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	2220      	movs	r2, #32
 800e618:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	2220      	movs	r2, #32
 800e620:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	2220      	movs	r2, #32
 800e628:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	2200      	movs	r2, #0
 800e630:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800e634:	2303      	movs	r3, #3
 800e636:	e010      	b.n	800e65a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	69da      	ldr	r2, [r3, #28]
 800e63e:	68bb      	ldr	r3, [r7, #8]
 800e640:	4013      	ands	r3, r2
 800e642:	68ba      	ldr	r2, [r7, #8]
 800e644:	429a      	cmp	r2, r3
 800e646:	bf0c      	ite	eq
 800e648:	2301      	moveq	r3, #1
 800e64a:	2300      	movne	r3, #0
 800e64c:	b2db      	uxtb	r3, r3
 800e64e:	461a      	mov	r2, r3
 800e650:	79fb      	ldrb	r3, [r7, #7]
 800e652:	429a      	cmp	r2, r3
 800e654:	f43f af46 	beq.w	800e4e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e658:	2300      	movs	r3, #0
}
 800e65a:	4618      	mov	r0, r3
 800e65c:	3770      	adds	r7, #112	; 0x70
 800e65e:	46bd      	mov	sp, r7
 800e660:	bd80      	pop	{r7, pc}
	...

0800e664 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e664:	b580      	push	{r7, lr}
 800e666:	b096      	sub	sp, #88	; 0x58
 800e668:	af00      	add	r7, sp, #0
 800e66a:	60f8      	str	r0, [r7, #12]
 800e66c:	60b9      	str	r1, [r7, #8]
 800e66e:	4613      	mov	r3, r2
 800e670:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	68ba      	ldr	r2, [r7, #8]
 800e676:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	88fa      	ldrh	r2, [r7, #6]
 800e67c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	2200      	movs	r2, #0
 800e684:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	2222      	movs	r2, #34	; 0x22
 800e68c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e694:	2b00      	cmp	r3, #0
 800e696:	d02c      	beq.n	800e6f2 <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e69c:	4a42      	ldr	r2, [pc, #264]	; (800e7a8 <UART_Start_Receive_DMA+0x144>)
 800e69e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e6a4:	4a41      	ldr	r2, [pc, #260]	; (800e7ac <UART_Start_Receive_DMA+0x148>)
 800e6a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e6ac:	4a40      	ldr	r2, [pc, #256]	; (800e7b0 <UART_Start_Receive_DMA+0x14c>)
 800e6ae:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e6b4:	2200      	movs	r2, #0
 800e6b6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	3324      	adds	r3, #36	; 0x24
 800e6c2:	4619      	mov	r1, r3
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e6c8:	461a      	mov	r2, r3
 800e6ca:	88fb      	ldrh	r3, [r7, #6]
 800e6cc:	f7f7 fea8 	bl	8006420 <HAL_DMA_Start_IT>
 800e6d0:	4603      	mov	r3, r0
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d00d      	beq.n	800e6f2 <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	2210      	movs	r2, #16
 800e6da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	2200      	movs	r2, #0
 800e6e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	2220      	movs	r2, #32
 800e6ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_ERROR;
 800e6ee:	2301      	movs	r3, #1
 800e6f0:	e055      	b.n	800e79e <UART_Start_Receive_DMA+0x13a>
    }
  }
  __HAL_UNLOCK(huart);
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	2200      	movs	r2, #0
 800e6f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	691b      	ldr	r3, [r3, #16]
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d018      	beq.n	800e734 <UART_Start_Receive_DMA+0xd0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e708:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e70a:	e853 3f00 	ldrex	r3, [r3]
 800e70e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e712:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e716:	657b      	str	r3, [r7, #84]	; 0x54
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	461a      	mov	r2, r3
 800e71e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e720:	64bb      	str	r3, [r7, #72]	; 0x48
 800e722:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e724:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e726:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e728:	e841 2300 	strex	r3, r2, [r1]
 800e72c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e72e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e730:	2b00      	cmp	r3, #0
 800e732:	d1e6      	bne.n	800e702 <UART_Start_Receive_DMA+0x9e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	3308      	adds	r3, #8
 800e73a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e73c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e73e:	e853 3f00 	ldrex	r3, [r3]
 800e742:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e746:	f043 0301 	orr.w	r3, r3, #1
 800e74a:	653b      	str	r3, [r7, #80]	; 0x50
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	3308      	adds	r3, #8
 800e752:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e754:	637a      	str	r2, [r7, #52]	; 0x34
 800e756:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e758:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e75a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e75c:	e841 2300 	strex	r3, r2, [r1]
 800e760:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e764:	2b00      	cmp	r3, #0
 800e766:	d1e5      	bne.n	800e734 <UART_Start_Receive_DMA+0xd0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	3308      	adds	r3, #8
 800e76e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e770:	697b      	ldr	r3, [r7, #20]
 800e772:	e853 3f00 	ldrex	r3, [r3]
 800e776:	613b      	str	r3, [r7, #16]
   return(result);
 800e778:	693b      	ldr	r3, [r7, #16]
 800e77a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e77e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	3308      	adds	r3, #8
 800e786:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e788:	623a      	str	r2, [r7, #32]
 800e78a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e78c:	69f9      	ldr	r1, [r7, #28]
 800e78e:	6a3a      	ldr	r2, [r7, #32]
 800e790:	e841 2300 	strex	r3, r2, [r1]
 800e794:	61bb      	str	r3, [r7, #24]
   return(result);
 800e796:	69bb      	ldr	r3, [r7, #24]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d1e5      	bne.n	800e768 <UART_Start_Receive_DMA+0x104>

  return HAL_OK;
 800e79c:	2300      	movs	r3, #0
}
 800e79e:	4618      	mov	r0, r3
 800e7a0:	3758      	adds	r7, #88	; 0x58
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	bd80      	pop	{r7, pc}
 800e7a6:	bf00      	nop
 800e7a8:	0800e9b7 	.word	0x0800e9b7
 800e7ac:	0800ead9 	.word	0x0800ead9
 800e7b0:	0800eb11 	.word	0x0800eb11

0800e7b4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e7b4:	b480      	push	{r7}
 800e7b6:	b08f      	sub	sp, #60	; 0x3c
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7c2:	6a3b      	ldr	r3, [r7, #32]
 800e7c4:	e853 3f00 	ldrex	r3, [r3]
 800e7c8:	61fb      	str	r3, [r7, #28]
   return(result);
 800e7ca:	69fb      	ldr	r3, [r7, #28]
 800e7cc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800e7d0:	637b      	str	r3, [r7, #52]	; 0x34
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	461a      	mov	r2, r3
 800e7d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e7da:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e7dc:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e7e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e7e2:	e841 2300 	strex	r3, r2, [r1]
 800e7e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e7e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d1e6      	bne.n	800e7bc <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	3308      	adds	r3, #8
 800e7f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	e853 3f00 	ldrex	r3, [r3]
 800e7fc:	60bb      	str	r3, [r7, #8]
   return(result);
 800e7fe:	68bb      	ldr	r3, [r7, #8]
 800e800:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800e804:	633b      	str	r3, [r7, #48]	; 0x30
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	3308      	adds	r3, #8
 800e80c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e80e:	61ba      	str	r2, [r7, #24]
 800e810:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e812:	6979      	ldr	r1, [r7, #20]
 800e814:	69ba      	ldr	r2, [r7, #24]
 800e816:	e841 2300 	strex	r3, r2, [r1]
 800e81a:	613b      	str	r3, [r7, #16]
   return(result);
 800e81c:	693b      	ldr	r3, [r7, #16]
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d1e5      	bne.n	800e7ee <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	2220      	movs	r2, #32
 800e826:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800e82a:	bf00      	nop
 800e82c:	373c      	adds	r7, #60	; 0x3c
 800e82e:	46bd      	mov	sp, r7
 800e830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e834:	4770      	bx	lr
	...

0800e838 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e838:	b480      	push	{r7}
 800e83a:	b095      	sub	sp, #84	; 0x54
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e848:	e853 3f00 	ldrex	r3, [r3]
 800e84c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e84e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e850:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e854:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	461a      	mov	r2, r3
 800e85c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e85e:	643b      	str	r3, [r7, #64]	; 0x40
 800e860:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e862:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e864:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e866:	e841 2300 	strex	r3, r2, [r1]
 800e86a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e86c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d1e6      	bne.n	800e840 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	3308      	adds	r3, #8
 800e878:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e87a:	6a3b      	ldr	r3, [r7, #32]
 800e87c:	e853 3f00 	ldrex	r3, [r3]
 800e880:	61fb      	str	r3, [r7, #28]
   return(result);
 800e882:	69fa      	ldr	r2, [r7, #28]
 800e884:	4b1e      	ldr	r3, [pc, #120]	; (800e900 <UART_EndRxTransfer+0xc8>)
 800e886:	4013      	ands	r3, r2
 800e888:	64bb      	str	r3, [r7, #72]	; 0x48
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	3308      	adds	r3, #8
 800e890:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e892:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e894:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e896:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e898:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e89a:	e841 2300 	strex	r3, r2, [r1]
 800e89e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e8a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d1e5      	bne.n	800e872 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e8aa:	2b01      	cmp	r3, #1
 800e8ac:	d118      	bne.n	800e8e0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	e853 3f00 	ldrex	r3, [r3]
 800e8ba:	60bb      	str	r3, [r7, #8]
   return(result);
 800e8bc:	68bb      	ldr	r3, [r7, #8]
 800e8be:	f023 0310 	bic.w	r3, r3, #16
 800e8c2:	647b      	str	r3, [r7, #68]	; 0x44
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	461a      	mov	r2, r3
 800e8ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e8cc:	61bb      	str	r3, [r7, #24]
 800e8ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8d0:	6979      	ldr	r1, [r7, #20]
 800e8d2:	69ba      	ldr	r2, [r7, #24]
 800e8d4:	e841 2300 	strex	r3, r2, [r1]
 800e8d8:	613b      	str	r3, [r7, #16]
   return(result);
 800e8da:	693b      	ldr	r3, [r7, #16]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d1e6      	bne.n	800e8ae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	2220      	movs	r2, #32
 800e8e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	2200      	movs	r2, #0
 800e8ec:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	2200      	movs	r2, #0
 800e8f2:	671a      	str	r2, [r3, #112]	; 0x70
}
 800e8f4:	bf00      	nop
 800e8f6:	3754      	adds	r7, #84	; 0x54
 800e8f8:	46bd      	mov	sp, r7
 800e8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8fe:	4770      	bx	lr
 800e900:	effffffe 	.word	0xeffffffe

0800e904 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e904:	b580      	push	{r7, lr}
 800e906:	b090      	sub	sp, #64	; 0x40
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e910:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	69db      	ldr	r3, [r3, #28]
 800e916:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e91a:	d037      	beq.n	800e98c <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800e91c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e91e:	2200      	movs	r2, #0
 800e920:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e924:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	3308      	adds	r3, #8
 800e92a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e92c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e92e:	e853 3f00 	ldrex	r3, [r3]
 800e932:	623b      	str	r3, [r7, #32]
   return(result);
 800e934:	6a3b      	ldr	r3, [r7, #32]
 800e936:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e93a:	63bb      	str	r3, [r7, #56]	; 0x38
 800e93c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	3308      	adds	r3, #8
 800e942:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e944:	633a      	str	r2, [r7, #48]	; 0x30
 800e946:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e948:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e94a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e94c:	e841 2300 	strex	r3, r2, [r1]
 800e950:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e954:	2b00      	cmp	r3, #0
 800e956:	d1e5      	bne.n	800e924 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e958:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e95e:	693b      	ldr	r3, [r7, #16]
 800e960:	e853 3f00 	ldrex	r3, [r3]
 800e964:	60fb      	str	r3, [r7, #12]
   return(result);
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e96c:	637b      	str	r3, [r7, #52]	; 0x34
 800e96e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	461a      	mov	r2, r3
 800e974:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e976:	61fb      	str	r3, [r7, #28]
 800e978:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e97a:	69b9      	ldr	r1, [r7, #24]
 800e97c:	69fa      	ldr	r2, [r7, #28]
 800e97e:	e841 2300 	strex	r3, r2, [r1]
 800e982:	617b      	str	r3, [r7, #20]
   return(result);
 800e984:	697b      	ldr	r3, [r7, #20]
 800e986:	2b00      	cmp	r3, #0
 800e988:	d1e6      	bne.n	800e958 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e98a:	e002      	b.n	800e992 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800e98c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800e98e:	f7f5 fb61 	bl	8004054 <HAL_UART_TxCpltCallback>
}
 800e992:	bf00      	nop
 800e994:	3740      	adds	r7, #64	; 0x40
 800e996:	46bd      	mov	sp, r7
 800e998:	bd80      	pop	{r7, pc}

0800e99a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e99a:	b580      	push	{r7, lr}
 800e99c:	b084      	sub	sp, #16
 800e99e:	af00      	add	r7, sp, #0
 800e9a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9a6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800e9a8:	68f8      	ldr	r0, [r7, #12]
 800e9aa:	f7fe fe0f 	bl	800d5cc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e9ae:	bf00      	nop
 800e9b0:	3710      	adds	r7, #16
 800e9b2:	46bd      	mov	sp, r7
 800e9b4:	bd80      	pop	{r7, pc}

0800e9b6 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e9b6:	b580      	push	{r7, lr}
 800e9b8:	b09c      	sub	sp, #112	; 0x70
 800e9ba:	af00      	add	r7, sp, #0
 800e9bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9c2:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	69db      	ldr	r3, [r3, #28]
 800e9c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e9cc:	d071      	beq.n	800eab2 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800e9ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e9d0:	2200      	movs	r2, #0
 800e9d2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e9d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e9de:	e853 3f00 	ldrex	r3, [r3]
 800e9e2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e9e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e9e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e9ea:	66bb      	str	r3, [r7, #104]	; 0x68
 800e9ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	461a      	mov	r2, r3
 800e9f2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e9f4:	65bb      	str	r3, [r7, #88]	; 0x58
 800e9f6:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9f8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e9fa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e9fc:	e841 2300 	strex	r3, r2, [r1]
 800ea00:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ea02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d1e6      	bne.n	800e9d6 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ea08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	3308      	adds	r3, #8
 800ea0e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea12:	e853 3f00 	ldrex	r3, [r3]
 800ea16:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ea18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ea1a:	f023 0301 	bic.w	r3, r3, #1
 800ea1e:	667b      	str	r3, [r7, #100]	; 0x64
 800ea20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea22:	681b      	ldr	r3, [r3, #0]
 800ea24:	3308      	adds	r3, #8
 800ea26:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ea28:	647a      	str	r2, [r7, #68]	; 0x44
 800ea2a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea2c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ea2e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ea30:	e841 2300 	strex	r3, r2, [r1]
 800ea34:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ea36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d1e5      	bne.n	800ea08 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ea3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	3308      	adds	r3, #8
 800ea42:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea46:	e853 3f00 	ldrex	r3, [r3]
 800ea4a:	623b      	str	r3, [r7, #32]
   return(result);
 800ea4c:	6a3b      	ldr	r3, [r7, #32]
 800ea4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ea52:	663b      	str	r3, [r7, #96]	; 0x60
 800ea54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	3308      	adds	r3, #8
 800ea5a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ea5c:	633a      	str	r2, [r7, #48]	; 0x30
 800ea5e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea60:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ea62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ea64:	e841 2300 	strex	r3, r2, [r1]
 800ea68:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ea6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d1e5      	bne.n	800ea3c <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ea70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea72:	2220      	movs	r2, #32
 800ea74:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ea78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ea7c:	2b01      	cmp	r3, #1
 800ea7e:	d118      	bne.n	800eab2 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ea80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea86:	693b      	ldr	r3, [r7, #16]
 800ea88:	e853 3f00 	ldrex	r3, [r3]
 800ea8c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	f023 0310 	bic.w	r3, r3, #16
 800ea94:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ea96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	461a      	mov	r2, r3
 800ea9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ea9e:	61fb      	str	r3, [r7, #28]
 800eaa0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eaa2:	69b9      	ldr	r1, [r7, #24]
 800eaa4:	69fa      	ldr	r2, [r7, #28]
 800eaa6:	e841 2300 	strex	r3, r2, [r1]
 800eaaa:	617b      	str	r3, [r7, #20]
   return(result);
 800eaac:	697b      	ldr	r3, [r7, #20]
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d1e6      	bne.n	800ea80 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eab2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eab4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eab6:	2b01      	cmp	r3, #1
 800eab8:	d107      	bne.n	800eaca <UART_DMAReceiveCplt+0x114>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800eaba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eabc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800eac0:	4619      	mov	r1, r3
 800eac2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800eac4:	f7fe fda0 	bl	800d608 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800eac8:	e002      	b.n	800ead0 <UART_DMAReceiveCplt+0x11a>
    HAL_UART_RxCpltCallback(huart);
 800eaca:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800eacc:	f7f5 fad4 	bl	8004078 <HAL_UART_RxCpltCallback>
}
 800ead0:	bf00      	nop
 800ead2:	3770      	adds	r7, #112	; 0x70
 800ead4:	46bd      	mov	sp, r7
 800ead6:	bd80      	pop	{r7, pc}

0800ead8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ead8:	b580      	push	{r7, lr}
 800eada:	b084      	sub	sp, #16
 800eadc:	af00      	add	r7, sp, #0
 800eade:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eae4:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eaea:	2b01      	cmp	r3, #1
 800eaec:	d109      	bne.n	800eb02 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800eaf4:	085b      	lsrs	r3, r3, #1
 800eaf6:	b29b      	uxth	r3, r3
 800eaf8:	4619      	mov	r1, r3
 800eafa:	68f8      	ldr	r0, [r7, #12]
 800eafc:	f7fe fd84 	bl	800d608 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800eb00:	e002      	b.n	800eb08 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 800eb02:	68f8      	ldr	r0, [r7, #12]
 800eb04:	f7fe fd6c 	bl	800d5e0 <HAL_UART_RxHalfCpltCallback>
}
 800eb08:	bf00      	nop
 800eb0a:	3710      	adds	r7, #16
 800eb0c:	46bd      	mov	sp, r7
 800eb0e:	bd80      	pop	{r7, pc}

0800eb10 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	b086      	sub	sp, #24
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb1c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800eb1e:	697b      	ldr	r3, [r7, #20]
 800eb20:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800eb24:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800eb26:	697b      	ldr	r3, [r7, #20]
 800eb28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eb2c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800eb2e:	697b      	ldr	r3, [r7, #20]
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	689b      	ldr	r3, [r3, #8]
 800eb34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eb38:	2b80      	cmp	r3, #128	; 0x80
 800eb3a:	d109      	bne.n	800eb50 <UART_DMAError+0x40>
 800eb3c:	693b      	ldr	r3, [r7, #16]
 800eb3e:	2b21      	cmp	r3, #33	; 0x21
 800eb40:	d106      	bne.n	800eb50 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800eb42:	697b      	ldr	r3, [r7, #20]
 800eb44:	2200      	movs	r2, #0
 800eb46:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800eb4a:	6978      	ldr	r0, [r7, #20]
 800eb4c:	f7ff fe32 	bl	800e7b4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800eb50:	697b      	ldr	r3, [r7, #20]
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	689b      	ldr	r3, [r3, #8]
 800eb56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eb5a:	2b40      	cmp	r3, #64	; 0x40
 800eb5c:	d109      	bne.n	800eb72 <UART_DMAError+0x62>
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	2b22      	cmp	r3, #34	; 0x22
 800eb62:	d106      	bne.n	800eb72 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800eb64:	697b      	ldr	r3, [r7, #20]
 800eb66:	2200      	movs	r2, #0
 800eb68:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800eb6c:	6978      	ldr	r0, [r7, #20]
 800eb6e:	f7ff fe63 	bl	800e838 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800eb72:	697b      	ldr	r3, [r7, #20]
 800eb74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800eb78:	f043 0210 	orr.w	r2, r3, #16
 800eb7c:	697b      	ldr	r3, [r7, #20]
 800eb7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800eb82:	6978      	ldr	r0, [r7, #20]
 800eb84:	f7fe fd36 	bl	800d5f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800eb88:	bf00      	nop
 800eb8a:	3718      	adds	r7, #24
 800eb8c:	46bd      	mov	sp, r7
 800eb8e:	bd80      	pop	{r7, pc}

0800eb90 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800eb90:	b580      	push	{r7, lr}
 800eb92:	b084      	sub	sp, #16
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb9c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	2200      	movs	r2, #0
 800eba2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	2200      	movs	r2, #0
 800ebaa:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ebae:	68f8      	ldr	r0, [r7, #12]
 800ebb0:	f7fe fd20 	bl	800d5f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ebb4:	bf00      	nop
 800ebb6:	3710      	adds	r7, #16
 800ebb8:	46bd      	mov	sp, r7
 800ebba:	bd80      	pop	{r7, pc}

0800ebbc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ebbc:	b580      	push	{r7, lr}
 800ebbe:	b088      	sub	sp, #32
 800ebc0:	af00      	add	r7, sp, #0
 800ebc2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	681b      	ldr	r3, [r3, #0]
 800ebc8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	e853 3f00 	ldrex	r3, [r3]
 800ebd0:	60bb      	str	r3, [r7, #8]
   return(result);
 800ebd2:	68bb      	ldr	r3, [r7, #8]
 800ebd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ebd8:	61fb      	str	r3, [r7, #28]
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	681b      	ldr	r3, [r3, #0]
 800ebde:	461a      	mov	r2, r3
 800ebe0:	69fb      	ldr	r3, [r7, #28]
 800ebe2:	61bb      	str	r3, [r7, #24]
 800ebe4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebe6:	6979      	ldr	r1, [r7, #20]
 800ebe8:	69ba      	ldr	r2, [r7, #24]
 800ebea:	e841 2300 	strex	r3, r2, [r1]
 800ebee:	613b      	str	r3, [r7, #16]
   return(result);
 800ebf0:	693b      	ldr	r3, [r7, #16]
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d1e6      	bne.n	800ebc4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	2220      	movs	r2, #32
 800ebfa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	2200      	movs	r2, #0
 800ec02:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ec04:	6878      	ldr	r0, [r7, #4]
 800ec06:	f7f5 fa25 	bl	8004054 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ec0a:	bf00      	nop
 800ec0c:	3720      	adds	r7, #32
 800ec0e:	46bd      	mov	sp, r7
 800ec10:	bd80      	pop	{r7, pc}

0800ec12 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ec12:	b480      	push	{r7}
 800ec14:	b083      	sub	sp, #12
 800ec16:	af00      	add	r7, sp, #0
 800ec18:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ec1a:	bf00      	nop
 800ec1c:	370c      	adds	r7, #12
 800ec1e:	46bd      	mov	sp, r7
 800ec20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec24:	4770      	bx	lr

0800ec26 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ec26:	b480      	push	{r7}
 800ec28:	b083      	sub	sp, #12
 800ec2a:	af00      	add	r7, sp, #0
 800ec2c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ec2e:	bf00      	nop
 800ec30:	370c      	adds	r7, #12
 800ec32:	46bd      	mov	sp, r7
 800ec34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec38:	4770      	bx	lr

0800ec3a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ec3a:	b480      	push	{r7}
 800ec3c:	b083      	sub	sp, #12
 800ec3e:	af00      	add	r7, sp, #0
 800ec40:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ec42:	bf00      	nop
 800ec44:	370c      	adds	r7, #12
 800ec46:	46bd      	mov	sp, r7
 800ec48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec4c:	4770      	bx	lr

0800ec4e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ec4e:	b480      	push	{r7}
 800ec50:	b085      	sub	sp, #20
 800ec52:	af00      	add	r7, sp, #0
 800ec54:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ec5c:	2b01      	cmp	r3, #1
 800ec5e:	d101      	bne.n	800ec64 <HAL_UARTEx_DisableFifoMode+0x16>
 800ec60:	2302      	movs	r3, #2
 800ec62:	e027      	b.n	800ecb4 <HAL_UARTEx_DisableFifoMode+0x66>
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	2201      	movs	r2, #1
 800ec68:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	2224      	movs	r2, #36	; 0x24
 800ec70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	681a      	ldr	r2, [r3, #0]
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	681b      	ldr	r3, [r3, #0]
 800ec86:	f022 0201 	bic.w	r2, r2, #1
 800ec8a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800ec92:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	2200      	movs	r2, #0
 800ec98:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	68fa      	ldr	r2, [r7, #12]
 800eca0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	2220      	movs	r2, #32
 800eca6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	2200      	movs	r2, #0
 800ecae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ecb2:	2300      	movs	r3, #0
}
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	3714      	adds	r7, #20
 800ecb8:	46bd      	mov	sp, r7
 800ecba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecbe:	4770      	bx	lr

0800ecc0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ecc0:	b580      	push	{r7, lr}
 800ecc2:	b084      	sub	sp, #16
 800ecc4:	af00      	add	r7, sp, #0
 800ecc6:	6078      	str	r0, [r7, #4]
 800ecc8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ecd0:	2b01      	cmp	r3, #1
 800ecd2:	d101      	bne.n	800ecd8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ecd4:	2302      	movs	r3, #2
 800ecd6:	e02d      	b.n	800ed34 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	2201      	movs	r2, #1
 800ecdc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	2224      	movs	r2, #36	; 0x24
 800ece4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	681a      	ldr	r2, [r3, #0]
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	f022 0201 	bic.w	r2, r2, #1
 800ecfe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	689b      	ldr	r3, [r3, #8]
 800ed06:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	683a      	ldr	r2, [r7, #0]
 800ed10:	430a      	orrs	r2, r1
 800ed12:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ed14:	6878      	ldr	r0, [r7, #4]
 800ed16:	f000 f84f 	bl	800edb8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	68fa      	ldr	r2, [r7, #12]
 800ed20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	2220      	movs	r2, #32
 800ed26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	2200      	movs	r2, #0
 800ed2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ed32:	2300      	movs	r3, #0
}
 800ed34:	4618      	mov	r0, r3
 800ed36:	3710      	adds	r7, #16
 800ed38:	46bd      	mov	sp, r7
 800ed3a:	bd80      	pop	{r7, pc}

0800ed3c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ed3c:	b580      	push	{r7, lr}
 800ed3e:	b084      	sub	sp, #16
 800ed40:	af00      	add	r7, sp, #0
 800ed42:	6078      	str	r0, [r7, #4]
 800ed44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ed4c:	2b01      	cmp	r3, #1
 800ed4e:	d101      	bne.n	800ed54 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ed50:	2302      	movs	r3, #2
 800ed52:	e02d      	b.n	800edb0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	2201      	movs	r2, #1
 800ed58:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	2224      	movs	r2, #36	; 0x24
 800ed60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	681a      	ldr	r2, [r3, #0]
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	f022 0201 	bic.w	r2, r2, #1
 800ed7a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	689b      	ldr	r3, [r3, #8]
 800ed82:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	683a      	ldr	r2, [r7, #0]
 800ed8c:	430a      	orrs	r2, r1
 800ed8e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ed90:	6878      	ldr	r0, [r7, #4]
 800ed92:	f000 f811 	bl	800edb8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	68fa      	ldr	r2, [r7, #12]
 800ed9c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	2220      	movs	r2, #32
 800eda2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	2200      	movs	r2, #0
 800edaa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800edae:	2300      	movs	r3, #0
}
 800edb0:	4618      	mov	r0, r3
 800edb2:	3710      	adds	r7, #16
 800edb4:	46bd      	mov	sp, r7
 800edb6:	bd80      	pop	{r7, pc}

0800edb8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800edb8:	b480      	push	{r7}
 800edba:	b085      	sub	sp, #20
 800edbc:	af00      	add	r7, sp, #0
 800edbe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d108      	bne.n	800edda <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	2201      	movs	r2, #1
 800edcc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	2201      	movs	r2, #1
 800edd4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800edd8:	e031      	b.n	800ee3e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800edda:	2310      	movs	r3, #16
 800eddc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800edde:	2310      	movs	r3, #16
 800ede0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	689b      	ldr	r3, [r3, #8]
 800ede8:	0e5b      	lsrs	r3, r3, #25
 800edea:	b2db      	uxtb	r3, r3
 800edec:	f003 0307 	and.w	r3, r3, #7
 800edf0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	681b      	ldr	r3, [r3, #0]
 800edf6:	689b      	ldr	r3, [r3, #8]
 800edf8:	0f5b      	lsrs	r3, r3, #29
 800edfa:	b2db      	uxtb	r3, r3
 800edfc:	f003 0307 	and.w	r3, r3, #7
 800ee00:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ee02:	7bbb      	ldrb	r3, [r7, #14]
 800ee04:	7b3a      	ldrb	r2, [r7, #12]
 800ee06:	4911      	ldr	r1, [pc, #68]	; (800ee4c <UARTEx_SetNbDataToProcess+0x94>)
 800ee08:	5c8a      	ldrb	r2, [r1, r2]
 800ee0a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ee0e:	7b3a      	ldrb	r2, [r7, #12]
 800ee10:	490f      	ldr	r1, [pc, #60]	; (800ee50 <UARTEx_SetNbDataToProcess+0x98>)
 800ee12:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ee14:	fb93 f3f2 	sdiv	r3, r3, r2
 800ee18:	b29a      	uxth	r2, r3
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ee20:	7bfb      	ldrb	r3, [r7, #15]
 800ee22:	7b7a      	ldrb	r2, [r7, #13]
 800ee24:	4909      	ldr	r1, [pc, #36]	; (800ee4c <UARTEx_SetNbDataToProcess+0x94>)
 800ee26:	5c8a      	ldrb	r2, [r1, r2]
 800ee28:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ee2c:	7b7a      	ldrb	r2, [r7, #13]
 800ee2e:	4908      	ldr	r1, [pc, #32]	; (800ee50 <UARTEx_SetNbDataToProcess+0x98>)
 800ee30:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ee32:	fb93 f3f2 	sdiv	r3, r3, r2
 800ee36:	b29a      	uxth	r2, r3
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800ee3e:	bf00      	nop
 800ee40:	3714      	adds	r7, #20
 800ee42:	46bd      	mov	sp, r7
 800ee44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee48:	4770      	bx	lr
 800ee4a:	bf00      	nop
 800ee4c:	0800f580 	.word	0x0800f580
 800ee50:	0800f588 	.word	0x0800f588

0800ee54 <__cxa_pure_virtual>:
 800ee54:	b508      	push	{r3, lr}
 800ee56:	f000 f80d 	bl	800ee74 <_ZSt9terminatev>

0800ee5a <_ZN10__cxxabiv111__terminateEPFvvE>:
 800ee5a:	b508      	push	{r3, lr}
 800ee5c:	4780      	blx	r0
 800ee5e:	f000 f80e 	bl	800ee7e <abort>
	...

0800ee64 <_ZSt13get_terminatev>:
 800ee64:	4b02      	ldr	r3, [pc, #8]	; (800ee70 <_ZSt13get_terminatev+0xc>)
 800ee66:	6818      	ldr	r0, [r3, #0]
 800ee68:	f3bf 8f5b 	dmb	ish
 800ee6c:	4770      	bx	lr
 800ee6e:	bf00      	nop
 800ee70:	24000010 	.word	0x24000010

0800ee74 <_ZSt9terminatev>:
 800ee74:	b508      	push	{r3, lr}
 800ee76:	f7ff fff5 	bl	800ee64 <_ZSt13get_terminatev>
 800ee7a:	f7ff ffee 	bl	800ee5a <_ZN10__cxxabiv111__terminateEPFvvE>

0800ee7e <abort>:
 800ee7e:	b508      	push	{r3, lr}
 800ee80:	2006      	movs	r0, #6
 800ee82:	f000 f873 	bl	800ef6c <raise>
 800ee86:	2001      	movs	r0, #1
 800ee88:	f7f6 fcec 	bl	8005864 <_exit>

0800ee8c <__errno>:
 800ee8c:	4b01      	ldr	r3, [pc, #4]	; (800ee94 <__errno+0x8>)
 800ee8e:	6818      	ldr	r0, [r3, #0]
 800ee90:	4770      	bx	lr
 800ee92:	bf00      	nop
 800ee94:	24000014 	.word	0x24000014

0800ee98 <__libc_init_array>:
 800ee98:	b570      	push	{r4, r5, r6, lr}
 800ee9a:	4d0d      	ldr	r5, [pc, #52]	; (800eed0 <__libc_init_array+0x38>)
 800ee9c:	4c0d      	ldr	r4, [pc, #52]	; (800eed4 <__libc_init_array+0x3c>)
 800ee9e:	1b64      	subs	r4, r4, r5
 800eea0:	10a4      	asrs	r4, r4, #2
 800eea2:	2600      	movs	r6, #0
 800eea4:	42a6      	cmp	r6, r4
 800eea6:	d109      	bne.n	800eebc <__libc_init_array+0x24>
 800eea8:	4d0b      	ldr	r5, [pc, #44]	; (800eed8 <__libc_init_array+0x40>)
 800eeaa:	4c0c      	ldr	r4, [pc, #48]	; (800eedc <__libc_init_array+0x44>)
 800eeac:	f000 f9b0 	bl	800f210 <_init>
 800eeb0:	1b64      	subs	r4, r4, r5
 800eeb2:	10a4      	asrs	r4, r4, #2
 800eeb4:	2600      	movs	r6, #0
 800eeb6:	42a6      	cmp	r6, r4
 800eeb8:	d105      	bne.n	800eec6 <__libc_init_array+0x2e>
 800eeba:	bd70      	pop	{r4, r5, r6, pc}
 800eebc:	f855 3b04 	ldr.w	r3, [r5], #4
 800eec0:	4798      	blx	r3
 800eec2:	3601      	adds	r6, #1
 800eec4:	e7ee      	b.n	800eea4 <__libc_init_array+0xc>
 800eec6:	f855 3b04 	ldr.w	r3, [r5], #4
 800eeca:	4798      	blx	r3
 800eecc:	3601      	adds	r6, #1
 800eece:	e7f2      	b.n	800eeb6 <__libc_init_array+0x1e>
 800eed0:	0800f598 	.word	0x0800f598
 800eed4:	0800f598 	.word	0x0800f598
 800eed8:	0800f598 	.word	0x0800f598
 800eedc:	0800f5a0 	.word	0x0800f5a0

0800eee0 <memcpy>:
 800eee0:	440a      	add	r2, r1
 800eee2:	4291      	cmp	r1, r2
 800eee4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800eee8:	d100      	bne.n	800eeec <memcpy+0xc>
 800eeea:	4770      	bx	lr
 800eeec:	b510      	push	{r4, lr}
 800eeee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eef2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eef6:	4291      	cmp	r1, r2
 800eef8:	d1f9      	bne.n	800eeee <memcpy+0xe>
 800eefa:	bd10      	pop	{r4, pc}

0800eefc <memset>:
 800eefc:	4402      	add	r2, r0
 800eefe:	4603      	mov	r3, r0
 800ef00:	4293      	cmp	r3, r2
 800ef02:	d100      	bne.n	800ef06 <memset+0xa>
 800ef04:	4770      	bx	lr
 800ef06:	f803 1b01 	strb.w	r1, [r3], #1
 800ef0a:	e7f9      	b.n	800ef00 <memset+0x4>

0800ef0c <realloc>:
 800ef0c:	4b02      	ldr	r3, [pc, #8]	; (800ef18 <realloc+0xc>)
 800ef0e:	460a      	mov	r2, r1
 800ef10:	4601      	mov	r1, r0
 800ef12:	6818      	ldr	r0, [r3, #0]
 800ef14:	f000 b8da 	b.w	800f0cc <_realloc_r>
 800ef18:	24000014 	.word	0x24000014

0800ef1c <_raise_r>:
 800ef1c:	291f      	cmp	r1, #31
 800ef1e:	b538      	push	{r3, r4, r5, lr}
 800ef20:	4604      	mov	r4, r0
 800ef22:	460d      	mov	r5, r1
 800ef24:	d904      	bls.n	800ef30 <_raise_r+0x14>
 800ef26:	2316      	movs	r3, #22
 800ef28:	6003      	str	r3, [r0, #0]
 800ef2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ef2e:	bd38      	pop	{r3, r4, r5, pc}
 800ef30:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ef32:	b112      	cbz	r2, 800ef3a <_raise_r+0x1e>
 800ef34:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ef38:	b94b      	cbnz	r3, 800ef4e <_raise_r+0x32>
 800ef3a:	4620      	mov	r0, r4
 800ef3c:	f000 f830 	bl	800efa0 <_getpid_r>
 800ef40:	462a      	mov	r2, r5
 800ef42:	4601      	mov	r1, r0
 800ef44:	4620      	mov	r0, r4
 800ef46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef4a:	f000 b817 	b.w	800ef7c <_kill_r>
 800ef4e:	2b01      	cmp	r3, #1
 800ef50:	d00a      	beq.n	800ef68 <_raise_r+0x4c>
 800ef52:	1c59      	adds	r1, r3, #1
 800ef54:	d103      	bne.n	800ef5e <_raise_r+0x42>
 800ef56:	2316      	movs	r3, #22
 800ef58:	6003      	str	r3, [r0, #0]
 800ef5a:	2001      	movs	r0, #1
 800ef5c:	e7e7      	b.n	800ef2e <_raise_r+0x12>
 800ef5e:	2400      	movs	r4, #0
 800ef60:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ef64:	4628      	mov	r0, r5
 800ef66:	4798      	blx	r3
 800ef68:	2000      	movs	r0, #0
 800ef6a:	e7e0      	b.n	800ef2e <_raise_r+0x12>

0800ef6c <raise>:
 800ef6c:	4b02      	ldr	r3, [pc, #8]	; (800ef78 <raise+0xc>)
 800ef6e:	4601      	mov	r1, r0
 800ef70:	6818      	ldr	r0, [r3, #0]
 800ef72:	f7ff bfd3 	b.w	800ef1c <_raise_r>
 800ef76:	bf00      	nop
 800ef78:	24000014 	.word	0x24000014

0800ef7c <_kill_r>:
 800ef7c:	b538      	push	{r3, r4, r5, lr}
 800ef7e:	4d07      	ldr	r5, [pc, #28]	; (800ef9c <_kill_r+0x20>)
 800ef80:	2300      	movs	r3, #0
 800ef82:	4604      	mov	r4, r0
 800ef84:	4608      	mov	r0, r1
 800ef86:	4611      	mov	r1, r2
 800ef88:	602b      	str	r3, [r5, #0]
 800ef8a:	f7f6 fc5b 	bl	8005844 <_kill>
 800ef8e:	1c43      	adds	r3, r0, #1
 800ef90:	d102      	bne.n	800ef98 <_kill_r+0x1c>
 800ef92:	682b      	ldr	r3, [r5, #0]
 800ef94:	b103      	cbz	r3, 800ef98 <_kill_r+0x1c>
 800ef96:	6023      	str	r3, [r4, #0]
 800ef98:	bd38      	pop	{r3, r4, r5, pc}
 800ef9a:	bf00      	nop
 800ef9c:	24001cf8 	.word	0x24001cf8

0800efa0 <_getpid_r>:
 800efa0:	f7f6 bc48 	b.w	8005834 <_getpid>

0800efa4 <sbrk_aligned>:
 800efa4:	b570      	push	{r4, r5, r6, lr}
 800efa6:	4e0e      	ldr	r6, [pc, #56]	; (800efe0 <sbrk_aligned+0x3c>)
 800efa8:	460c      	mov	r4, r1
 800efaa:	6831      	ldr	r1, [r6, #0]
 800efac:	4605      	mov	r5, r0
 800efae:	b911      	cbnz	r1, 800efb6 <sbrk_aligned+0x12>
 800efb0:	f000 f8bc 	bl	800f12c <_sbrk_r>
 800efb4:	6030      	str	r0, [r6, #0]
 800efb6:	4621      	mov	r1, r4
 800efb8:	4628      	mov	r0, r5
 800efba:	f000 f8b7 	bl	800f12c <_sbrk_r>
 800efbe:	1c43      	adds	r3, r0, #1
 800efc0:	d00a      	beq.n	800efd8 <sbrk_aligned+0x34>
 800efc2:	1cc4      	adds	r4, r0, #3
 800efc4:	f024 0403 	bic.w	r4, r4, #3
 800efc8:	42a0      	cmp	r0, r4
 800efca:	d007      	beq.n	800efdc <sbrk_aligned+0x38>
 800efcc:	1a21      	subs	r1, r4, r0
 800efce:	4628      	mov	r0, r5
 800efd0:	f000 f8ac 	bl	800f12c <_sbrk_r>
 800efd4:	3001      	adds	r0, #1
 800efd6:	d101      	bne.n	800efdc <sbrk_aligned+0x38>
 800efd8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800efdc:	4620      	mov	r0, r4
 800efde:	bd70      	pop	{r4, r5, r6, pc}
 800efe0:	24001cf4 	.word	0x24001cf4

0800efe4 <_malloc_r>:
 800efe4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efe8:	1ccd      	adds	r5, r1, #3
 800efea:	f025 0503 	bic.w	r5, r5, #3
 800efee:	3508      	adds	r5, #8
 800eff0:	2d0c      	cmp	r5, #12
 800eff2:	bf38      	it	cc
 800eff4:	250c      	movcc	r5, #12
 800eff6:	2d00      	cmp	r5, #0
 800eff8:	4607      	mov	r7, r0
 800effa:	db01      	blt.n	800f000 <_malloc_r+0x1c>
 800effc:	42a9      	cmp	r1, r5
 800effe:	d905      	bls.n	800f00c <_malloc_r+0x28>
 800f000:	230c      	movs	r3, #12
 800f002:	603b      	str	r3, [r7, #0]
 800f004:	2600      	movs	r6, #0
 800f006:	4630      	mov	r0, r6
 800f008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f00c:	4e2e      	ldr	r6, [pc, #184]	; (800f0c8 <_malloc_r+0xe4>)
 800f00e:	f000 f89d 	bl	800f14c <__malloc_lock>
 800f012:	6833      	ldr	r3, [r6, #0]
 800f014:	461c      	mov	r4, r3
 800f016:	bb34      	cbnz	r4, 800f066 <_malloc_r+0x82>
 800f018:	4629      	mov	r1, r5
 800f01a:	4638      	mov	r0, r7
 800f01c:	f7ff ffc2 	bl	800efa4 <sbrk_aligned>
 800f020:	1c43      	adds	r3, r0, #1
 800f022:	4604      	mov	r4, r0
 800f024:	d14d      	bne.n	800f0c2 <_malloc_r+0xde>
 800f026:	6834      	ldr	r4, [r6, #0]
 800f028:	4626      	mov	r6, r4
 800f02a:	2e00      	cmp	r6, #0
 800f02c:	d140      	bne.n	800f0b0 <_malloc_r+0xcc>
 800f02e:	6823      	ldr	r3, [r4, #0]
 800f030:	4631      	mov	r1, r6
 800f032:	4638      	mov	r0, r7
 800f034:	eb04 0803 	add.w	r8, r4, r3
 800f038:	f000 f878 	bl	800f12c <_sbrk_r>
 800f03c:	4580      	cmp	r8, r0
 800f03e:	d13a      	bne.n	800f0b6 <_malloc_r+0xd2>
 800f040:	6821      	ldr	r1, [r4, #0]
 800f042:	3503      	adds	r5, #3
 800f044:	1a6d      	subs	r5, r5, r1
 800f046:	f025 0503 	bic.w	r5, r5, #3
 800f04a:	3508      	adds	r5, #8
 800f04c:	2d0c      	cmp	r5, #12
 800f04e:	bf38      	it	cc
 800f050:	250c      	movcc	r5, #12
 800f052:	4629      	mov	r1, r5
 800f054:	4638      	mov	r0, r7
 800f056:	f7ff ffa5 	bl	800efa4 <sbrk_aligned>
 800f05a:	3001      	adds	r0, #1
 800f05c:	d02b      	beq.n	800f0b6 <_malloc_r+0xd2>
 800f05e:	6823      	ldr	r3, [r4, #0]
 800f060:	442b      	add	r3, r5
 800f062:	6023      	str	r3, [r4, #0]
 800f064:	e00e      	b.n	800f084 <_malloc_r+0xa0>
 800f066:	6822      	ldr	r2, [r4, #0]
 800f068:	1b52      	subs	r2, r2, r5
 800f06a:	d41e      	bmi.n	800f0aa <_malloc_r+0xc6>
 800f06c:	2a0b      	cmp	r2, #11
 800f06e:	d916      	bls.n	800f09e <_malloc_r+0xba>
 800f070:	1961      	adds	r1, r4, r5
 800f072:	42a3      	cmp	r3, r4
 800f074:	6025      	str	r5, [r4, #0]
 800f076:	bf18      	it	ne
 800f078:	6059      	strne	r1, [r3, #4]
 800f07a:	6863      	ldr	r3, [r4, #4]
 800f07c:	bf08      	it	eq
 800f07e:	6031      	streq	r1, [r6, #0]
 800f080:	5162      	str	r2, [r4, r5]
 800f082:	604b      	str	r3, [r1, #4]
 800f084:	4638      	mov	r0, r7
 800f086:	f104 060b 	add.w	r6, r4, #11
 800f08a:	f000 f865 	bl	800f158 <__malloc_unlock>
 800f08e:	f026 0607 	bic.w	r6, r6, #7
 800f092:	1d23      	adds	r3, r4, #4
 800f094:	1af2      	subs	r2, r6, r3
 800f096:	d0b6      	beq.n	800f006 <_malloc_r+0x22>
 800f098:	1b9b      	subs	r3, r3, r6
 800f09a:	50a3      	str	r3, [r4, r2]
 800f09c:	e7b3      	b.n	800f006 <_malloc_r+0x22>
 800f09e:	6862      	ldr	r2, [r4, #4]
 800f0a0:	42a3      	cmp	r3, r4
 800f0a2:	bf0c      	ite	eq
 800f0a4:	6032      	streq	r2, [r6, #0]
 800f0a6:	605a      	strne	r2, [r3, #4]
 800f0a8:	e7ec      	b.n	800f084 <_malloc_r+0xa0>
 800f0aa:	4623      	mov	r3, r4
 800f0ac:	6864      	ldr	r4, [r4, #4]
 800f0ae:	e7b2      	b.n	800f016 <_malloc_r+0x32>
 800f0b0:	4634      	mov	r4, r6
 800f0b2:	6876      	ldr	r6, [r6, #4]
 800f0b4:	e7b9      	b.n	800f02a <_malloc_r+0x46>
 800f0b6:	230c      	movs	r3, #12
 800f0b8:	603b      	str	r3, [r7, #0]
 800f0ba:	4638      	mov	r0, r7
 800f0bc:	f000 f84c 	bl	800f158 <__malloc_unlock>
 800f0c0:	e7a1      	b.n	800f006 <_malloc_r+0x22>
 800f0c2:	6025      	str	r5, [r4, #0]
 800f0c4:	e7de      	b.n	800f084 <_malloc_r+0xa0>
 800f0c6:	bf00      	nop
 800f0c8:	24001cf0 	.word	0x24001cf0

0800f0cc <_realloc_r>:
 800f0cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f0d0:	4680      	mov	r8, r0
 800f0d2:	4614      	mov	r4, r2
 800f0d4:	460e      	mov	r6, r1
 800f0d6:	b921      	cbnz	r1, 800f0e2 <_realloc_r+0x16>
 800f0d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f0dc:	4611      	mov	r1, r2
 800f0de:	f7ff bf81 	b.w	800efe4 <_malloc_r>
 800f0e2:	b92a      	cbnz	r2, 800f0f0 <_realloc_r+0x24>
 800f0e4:	f000 f83e 	bl	800f164 <_free_r>
 800f0e8:	4625      	mov	r5, r4
 800f0ea:	4628      	mov	r0, r5
 800f0ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f0f0:	f000 f884 	bl	800f1fc <_malloc_usable_size_r>
 800f0f4:	4284      	cmp	r4, r0
 800f0f6:	4607      	mov	r7, r0
 800f0f8:	d802      	bhi.n	800f100 <_realloc_r+0x34>
 800f0fa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f0fe:	d812      	bhi.n	800f126 <_realloc_r+0x5a>
 800f100:	4621      	mov	r1, r4
 800f102:	4640      	mov	r0, r8
 800f104:	f7ff ff6e 	bl	800efe4 <_malloc_r>
 800f108:	4605      	mov	r5, r0
 800f10a:	2800      	cmp	r0, #0
 800f10c:	d0ed      	beq.n	800f0ea <_realloc_r+0x1e>
 800f10e:	42bc      	cmp	r4, r7
 800f110:	4622      	mov	r2, r4
 800f112:	4631      	mov	r1, r6
 800f114:	bf28      	it	cs
 800f116:	463a      	movcs	r2, r7
 800f118:	f7ff fee2 	bl	800eee0 <memcpy>
 800f11c:	4631      	mov	r1, r6
 800f11e:	4640      	mov	r0, r8
 800f120:	f000 f820 	bl	800f164 <_free_r>
 800f124:	e7e1      	b.n	800f0ea <_realloc_r+0x1e>
 800f126:	4635      	mov	r5, r6
 800f128:	e7df      	b.n	800f0ea <_realloc_r+0x1e>
	...

0800f12c <_sbrk_r>:
 800f12c:	b538      	push	{r3, r4, r5, lr}
 800f12e:	4d06      	ldr	r5, [pc, #24]	; (800f148 <_sbrk_r+0x1c>)
 800f130:	2300      	movs	r3, #0
 800f132:	4604      	mov	r4, r0
 800f134:	4608      	mov	r0, r1
 800f136:	602b      	str	r3, [r5, #0]
 800f138:	f7f6 fb9e 	bl	8005878 <_sbrk>
 800f13c:	1c43      	adds	r3, r0, #1
 800f13e:	d102      	bne.n	800f146 <_sbrk_r+0x1a>
 800f140:	682b      	ldr	r3, [r5, #0]
 800f142:	b103      	cbz	r3, 800f146 <_sbrk_r+0x1a>
 800f144:	6023      	str	r3, [r4, #0]
 800f146:	bd38      	pop	{r3, r4, r5, pc}
 800f148:	24001cf8 	.word	0x24001cf8

0800f14c <__malloc_lock>:
 800f14c:	4801      	ldr	r0, [pc, #4]	; (800f154 <__malloc_lock+0x8>)
 800f14e:	f000 b85d 	b.w	800f20c <__retarget_lock_acquire_recursive>
 800f152:	bf00      	nop
 800f154:	24001cfc 	.word	0x24001cfc

0800f158 <__malloc_unlock>:
 800f158:	4801      	ldr	r0, [pc, #4]	; (800f160 <__malloc_unlock+0x8>)
 800f15a:	f000 b858 	b.w	800f20e <__retarget_lock_release_recursive>
 800f15e:	bf00      	nop
 800f160:	24001cfc 	.word	0x24001cfc

0800f164 <_free_r>:
 800f164:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f166:	2900      	cmp	r1, #0
 800f168:	d044      	beq.n	800f1f4 <_free_r+0x90>
 800f16a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f16e:	9001      	str	r0, [sp, #4]
 800f170:	2b00      	cmp	r3, #0
 800f172:	f1a1 0404 	sub.w	r4, r1, #4
 800f176:	bfb8      	it	lt
 800f178:	18e4      	addlt	r4, r4, r3
 800f17a:	f7ff ffe7 	bl	800f14c <__malloc_lock>
 800f17e:	4a1e      	ldr	r2, [pc, #120]	; (800f1f8 <_free_r+0x94>)
 800f180:	9801      	ldr	r0, [sp, #4]
 800f182:	6813      	ldr	r3, [r2, #0]
 800f184:	b933      	cbnz	r3, 800f194 <_free_r+0x30>
 800f186:	6063      	str	r3, [r4, #4]
 800f188:	6014      	str	r4, [r2, #0]
 800f18a:	b003      	add	sp, #12
 800f18c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f190:	f7ff bfe2 	b.w	800f158 <__malloc_unlock>
 800f194:	42a3      	cmp	r3, r4
 800f196:	d908      	bls.n	800f1aa <_free_r+0x46>
 800f198:	6825      	ldr	r5, [r4, #0]
 800f19a:	1961      	adds	r1, r4, r5
 800f19c:	428b      	cmp	r3, r1
 800f19e:	bf01      	itttt	eq
 800f1a0:	6819      	ldreq	r1, [r3, #0]
 800f1a2:	685b      	ldreq	r3, [r3, #4]
 800f1a4:	1949      	addeq	r1, r1, r5
 800f1a6:	6021      	streq	r1, [r4, #0]
 800f1a8:	e7ed      	b.n	800f186 <_free_r+0x22>
 800f1aa:	461a      	mov	r2, r3
 800f1ac:	685b      	ldr	r3, [r3, #4]
 800f1ae:	b10b      	cbz	r3, 800f1b4 <_free_r+0x50>
 800f1b0:	42a3      	cmp	r3, r4
 800f1b2:	d9fa      	bls.n	800f1aa <_free_r+0x46>
 800f1b4:	6811      	ldr	r1, [r2, #0]
 800f1b6:	1855      	adds	r5, r2, r1
 800f1b8:	42a5      	cmp	r5, r4
 800f1ba:	d10b      	bne.n	800f1d4 <_free_r+0x70>
 800f1bc:	6824      	ldr	r4, [r4, #0]
 800f1be:	4421      	add	r1, r4
 800f1c0:	1854      	adds	r4, r2, r1
 800f1c2:	42a3      	cmp	r3, r4
 800f1c4:	6011      	str	r1, [r2, #0]
 800f1c6:	d1e0      	bne.n	800f18a <_free_r+0x26>
 800f1c8:	681c      	ldr	r4, [r3, #0]
 800f1ca:	685b      	ldr	r3, [r3, #4]
 800f1cc:	6053      	str	r3, [r2, #4]
 800f1ce:	4421      	add	r1, r4
 800f1d0:	6011      	str	r1, [r2, #0]
 800f1d2:	e7da      	b.n	800f18a <_free_r+0x26>
 800f1d4:	d902      	bls.n	800f1dc <_free_r+0x78>
 800f1d6:	230c      	movs	r3, #12
 800f1d8:	6003      	str	r3, [r0, #0]
 800f1da:	e7d6      	b.n	800f18a <_free_r+0x26>
 800f1dc:	6825      	ldr	r5, [r4, #0]
 800f1de:	1961      	adds	r1, r4, r5
 800f1e0:	428b      	cmp	r3, r1
 800f1e2:	bf04      	itt	eq
 800f1e4:	6819      	ldreq	r1, [r3, #0]
 800f1e6:	685b      	ldreq	r3, [r3, #4]
 800f1e8:	6063      	str	r3, [r4, #4]
 800f1ea:	bf04      	itt	eq
 800f1ec:	1949      	addeq	r1, r1, r5
 800f1ee:	6021      	streq	r1, [r4, #0]
 800f1f0:	6054      	str	r4, [r2, #4]
 800f1f2:	e7ca      	b.n	800f18a <_free_r+0x26>
 800f1f4:	b003      	add	sp, #12
 800f1f6:	bd30      	pop	{r4, r5, pc}
 800f1f8:	24001cf0 	.word	0x24001cf0

0800f1fc <_malloc_usable_size_r>:
 800f1fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f200:	1f18      	subs	r0, r3, #4
 800f202:	2b00      	cmp	r3, #0
 800f204:	bfbc      	itt	lt
 800f206:	580b      	ldrlt	r3, [r1, r0]
 800f208:	18c0      	addlt	r0, r0, r3
 800f20a:	4770      	bx	lr

0800f20c <__retarget_lock_acquire_recursive>:
 800f20c:	4770      	bx	lr

0800f20e <__retarget_lock_release_recursive>:
 800f20e:	4770      	bx	lr

0800f210 <_init>:
 800f210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f212:	bf00      	nop
 800f214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f216:	bc08      	pop	{r3}
 800f218:	469e      	mov	lr, r3
 800f21a:	4770      	bx	lr

0800f21c <_fini>:
 800f21c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f21e:	bf00      	nop
 800f220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f222:	bc08      	pop	{r3}
 800f224:	469e      	mov	lr, r3
 800f226:	4770      	bx	lr
