#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x565265e512c0 .scope module, "instruction_memory_tb" "instruction_memory_tb" 2 1;
 .timescale 0 0;
v0x565265e68050_0 .var "address", 31 0;
v0x565265e68110_0 .var "clk", 0 0;
v0x565265e681e0_0 .net "instruction", 31 0, v0x565265e67e50_0;  1 drivers
S_0x565265e51450 .scope module, "imem_inst" "instruction_memory" 2 8, 3 1 0, S_0x565265e512c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /OUTPUT 32 "instruction";
v0x565265e40080_0 .net "address", 31 0, v0x565265e68050_0;  1 drivers
v0x565265e67d90_0 .net "clk", 0 0, v0x565265e68110_0;  1 drivers
v0x565265e67e50_0 .var "instruction", 31 0;
v0x565265e67f10 .array "mem", 1023 0, 31 0;
E_0x565265e174f0 .event posedge, v0x565265e67d90_0;
    .scope S_0x565265e51450;
T_0 ;
    %vpi_call 3 12 "$readmemh", "program.mem", v0x565265e67f10 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x565265e51450;
T_1 ;
    %wait E_0x565265e174f0;
    %load/vec4 v0x565265e40080_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_1.2, 4;
    %load/vec4 v0x565265e40080_0;
    %cmpi/u 4096, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x565265e40080_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x565265e67f10, 4;
    %assign/vec4 v0x565265e67e50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565265e67e50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x565265e512c0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x565265e68110_0;
    %inv;
    %store/vec4 v0x565265e68110_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x565265e512c0;
T_3 ;
    %vpi_call 2 22 "$dumpfile", "sim/instruction_memory.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x565265e512c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565265e68110_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565265e68050_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565265e68050_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x565265e68050_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x565265e68050_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x565265e68050_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x565265e68050_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x565265e68050_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4100, 0, 32;
    %store/vec4 v0x565265e68050_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565265e68050_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x565265e68050_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 55 "$display", "All tests completed!" {0 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x565265e512c0;
T_4 ;
    %wait E_0x565265e174f0;
    %vpi_call 2 61 "$display", "Time=%0t address=%0h instruction=%0h", $time, v0x565265e68050_0, v0x565265e681e0_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench/instruction_memory_tb.v";
    "rtl/instruction_memory.v";
