
SDMMC_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008660  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  080088f8  080088f8  000188f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080089fc  080089fc  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080089fc  080089fc  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080089fc  080089fc  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080089fc  080089fc  000189fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a00  08008a00  00018a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  08008a04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041a8  24000010  08008a14  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240041b8  08008a14  000241b8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a124  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002dfc  00000000  00000000  0003a162  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000dd8  00000000  00000000  0003cf60  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cb0  00000000  00000000  0003dd38  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00036a7e  00000000  00000000  0003e9e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d51b  00000000  00000000  00075466  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001538d9  00000000  00000000  00082981  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001d625a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037d0  00000000  00000000  001d62d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080088e0 	.word	0x080088e0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	080088e0 	.word	0x080088e0

080002d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002d8:	b590      	push	{r4, r7, lr}
 80002da:	b089      	sub	sp, #36	; 0x24
 80002dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002de:	f000 fb15 	bl	800090c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002e2:	f000 f84b 	bl	800037c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002e6:	f000 f91f 	bl	8000528 <MX_GPIO_Init>
  MX_SDMMC1_SD_Init();
 80002ea:	f000 f8fb 	bl	80004e4 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 80002ee:	f005 fea3 	bl	8006038 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */


  if(f_mount(&myFATAFS, SDPath, 1) == FR_OK){
 80002f2:	2201      	movs	r2, #1
 80002f4:	491a      	ldr	r1, [pc, #104]	; (8000360 <main+0x88>)
 80002f6:	481b      	ldr	r0, [pc, #108]	; (8000364 <main+0x8c>)
 80002f8:	f007 fe1c 	bl	8007f34 <f_mount>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d125      	bne.n	800034e <main+0x76>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000302:	2101      	movs	r1, #1
 8000304:	4818      	ldr	r0, [pc, #96]	; (8000368 <main+0x90>)
 8000306:	f000 fe6e 	bl	8000fe6 <HAL_GPIO_TogglePin>
	  char myPath[] = "WRITE.TXT\0";
 800030a:	4a18      	ldr	r2, [pc, #96]	; (800036c <main+0x94>)
 800030c:	f107 0314 	add.w	r3, r7, #20
 8000310:	ca07      	ldmia	r2, {r0, r1, r2}
 8000312:	c303      	stmia	r3!, {r0, r1}
 8000314:	801a      	strh	r2, [r3, #0]
 8000316:	3302      	adds	r3, #2
 8000318:	0c12      	lsrs	r2, r2, #16
 800031a:	701a      	strb	r2, [r3, #0]
	  f_open(&myFILE, myPath, FA_WRITE | FA_CREATE_ALWAYS);
 800031c:	f107 0314 	add.w	r3, r7, #20
 8000320:	220a      	movs	r2, #10
 8000322:	4619      	mov	r1, r3
 8000324:	4812      	ldr	r0, [pc, #72]	; (8000370 <main+0x98>)
 8000326:	f007 fe4b 	bl	8007fc0 <f_open>
	  char myData[] = "Hello World\0";
 800032a:	4b12      	ldr	r3, [pc, #72]	; (8000374 <main+0x9c>)
 800032c:	1d3c      	adds	r4, r7, #4
 800032e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000330:	c407      	stmia	r4!, {r0, r1, r2}
 8000332:	7023      	strb	r3, [r4, #0]
	  f_write(&myFILE, myData, sizeof(myData), &testByte);
 8000334:	1d39      	adds	r1, r7, #4
 8000336:	4b10      	ldr	r3, [pc, #64]	; (8000378 <main+0xa0>)
 8000338:	220d      	movs	r2, #13
 800033a:	480d      	ldr	r0, [pc, #52]	; (8000370 <main+0x98>)
 800033c:	f008 f80c 	bl	8008358 <f_write>
	  f_close(&myFILE);
 8000340:	480b      	ldr	r0, [pc, #44]	; (8000370 <main+0x98>)
 8000342:	f008 fa1b 	bl	800877c <f_close>
	  HAL_Delay(3000);
 8000346:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800034a:	f000 fb71 	bl	8000a30 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 800034e:	2101      	movs	r1, #1
 8000350:	4805      	ldr	r0, [pc, #20]	; (8000368 <main+0x90>)
 8000352:	f000 fe48 	bl	8000fe6 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8000356:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800035a:	f000 fb69 	bl	8000a30 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 800035e:	e7f6      	b.n	800034e <main+0x76>
 8000360:	24002150 	.word	0x24002150
 8000364:	24001110 	.word	0x24001110
 8000368:	58020400 	.word	0x58020400
 800036c:	080088f8 	.word	0x080088f8
 8000370:	24000060 	.word	0x24000060
 8000374:	08008904 	.word	0x08008904
 8000378:	24002144 	.word	0x24002144

0800037c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b0cc      	sub	sp, #304	; 0x130
 8000380:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000382:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000386:	224c      	movs	r2, #76	; 0x4c
 8000388:	2100      	movs	r1, #0
 800038a:	4618      	mov	r0, r3
 800038c:	f008 faa0 	bl	80088d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000390:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000394:	2220      	movs	r2, #32
 8000396:	2100      	movs	r1, #0
 8000398:	4618      	mov	r0, r3
 800039a:	f008 fa99 	bl	80088d0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800039e:	f107 0308 	add.w	r3, r7, #8
 80003a2:	4618      	mov	r0, r3
 80003a4:	23bc      	movs	r3, #188	; 0xbc
 80003a6:	461a      	mov	r2, r3
 80003a8:	2100      	movs	r1, #0
 80003aa:	f008 fa91 	bl	80088d0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80003ae:	2002      	movs	r0, #2
 80003b0:	f000 fe34 	bl	800101c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80003b4:	1d3b      	adds	r3, r7, #4
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
 80003ba:	4b48      	ldr	r3, [pc, #288]	; (80004dc <SystemClock_Config+0x160>)
 80003bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003be:	4a47      	ldr	r2, [pc, #284]	; (80004dc <SystemClock_Config+0x160>)
 80003c0:	f023 0301 	bic.w	r3, r3, #1
 80003c4:	62d3      	str	r3, [r2, #44]	; 0x2c
 80003c6:	4b45      	ldr	r3, [pc, #276]	; (80004dc <SystemClock_Config+0x160>)
 80003c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003ca:	f003 0201 	and.w	r2, r3, #1
 80003ce:	1d3b      	adds	r3, r7, #4
 80003d0:	601a      	str	r2, [r3, #0]
 80003d2:	4b43      	ldr	r3, [pc, #268]	; (80004e0 <SystemClock_Config+0x164>)
 80003d4:	699b      	ldr	r3, [r3, #24]
 80003d6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80003da:	4a41      	ldr	r2, [pc, #260]	; (80004e0 <SystemClock_Config+0x164>)
 80003dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003e0:	6193      	str	r3, [r2, #24]
 80003e2:	4b3f      	ldr	r3, [pc, #252]	; (80004e0 <SystemClock_Config+0x164>)
 80003e4:	699b      	ldr	r3, [r3, #24]
 80003e6:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 80003ea:	1d3b      	adds	r3, r7, #4
 80003ec:	601a      	str	r2, [r3, #0]
 80003ee:	1d3b      	adds	r3, r7, #4
 80003f0:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80003f2:	bf00      	nop
 80003f4:	4b3a      	ldr	r3, [pc, #232]	; (80004e0 <SystemClock_Config+0x164>)
 80003f6:	699b      	ldr	r3, [r3, #24]
 80003f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80003fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000400:	d1f8      	bne.n	80003f4 <SystemClock_Config+0x78>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000402:	2302      	movs	r3, #2
 8000404:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000408:	2301      	movs	r3, #1
 800040a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800040e:	2340      	movs	r3, #64	; 0x40
 8000410:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000414:	2302      	movs	r3, #2
 8000416:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800041a:	2300      	movs	r3, #0
 800041c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 32;
 8000420:	2320      	movs	r3, #32
 8000422:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 129;
 8000426:	2381      	movs	r3, #129	; 0x81
 8000428:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 800042c:	2302      	movs	r3, #2
 800042e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 128;
 8000432:	2380      	movs	r3, #128	; 0x80
 8000434:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000438:	2302      	movs	r3, #2
 800043a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 800043e:	2304      	movs	r3, #4
 8000440:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000444:	2300      	movs	r3, #0
 8000446:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800044a:	2300      	movs	r3, #0
 800044c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000450:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000454:	4618      	mov	r0, r3
 8000456:	f000 fe1b 	bl	8001090 <HAL_RCC_OscConfig>
 800045a:	4603      	mov	r3, r0
 800045c:	2b00      	cmp	r3, #0
 800045e:	d001      	beq.n	8000464 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000460:	f000 f8e2 	bl	8000628 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000464:	233f      	movs	r3, #63	; 0x3f
 8000466:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800046a:	2300      	movs	r3, #0
 800046c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000470:	2300      	movs	r3, #0
 8000472:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000476:	2300      	movs	r3, #0
 8000478:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800047c:	2300      	movs	r3, #0
 800047e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000482:	2300      	movs	r3, #0
 8000484:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000488:	2300      	movs	r3, #0
 800048a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800048e:	2300      	movs	r3, #0
 8000490:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000494:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000498:	2100      	movs	r1, #0
 800049a:	4618      	mov	r0, r3
 800049c:	f001 fa08 	bl	80018b0 <HAL_RCC_ClockConfig>
 80004a0:	4603      	mov	r3, r0
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d001      	beq.n	80004aa <SystemClock_Config+0x12e>
  {
    Error_Handler();
 80004a6:	f000 f8bf 	bl	8000628 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 80004aa:	f107 0308 	add.w	r3, r7, #8
 80004ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80004b2:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 80004b4:	f107 0308 	add.w	r3, r7, #8
 80004b8:	2200      	movs	r2, #0
 80004ba:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80004bc:	f107 0308 	add.w	r3, r7, #8
 80004c0:	4618      	mov	r0, r3
 80004c2:	f001 fd4d 	bl	8001f60 <HAL_RCCEx_PeriphCLKConfig>
 80004c6:	4603      	mov	r3, r0
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d001      	beq.n	80004d0 <SystemClock_Config+0x154>
  {
    Error_Handler();
 80004cc:	f000 f8ac 	bl	8000628 <Error_Handler>
  }
}
 80004d0:	bf00      	nop
 80004d2:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	bf00      	nop
 80004dc:	58000400 	.word	0x58000400
 80004e0:	58024800 	.word	0x58024800

080004e4 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 80004e4:	b480      	push	{r7}
 80004e6:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80004e8:	4b0d      	ldr	r3, [pc, #52]	; (8000520 <MX_SDMMC1_SD_Init+0x3c>)
 80004ea:	4a0e      	ldr	r2, [pc, #56]	; (8000524 <MX_SDMMC1_SD_Init+0x40>)
 80004ec:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80004ee:	4b0c      	ldr	r3, [pc, #48]	; (8000520 <MX_SDMMC1_SD_Init+0x3c>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80004f4:	4b0a      	ldr	r3, [pc, #40]	; (8000520 <MX_SDMMC1_SD_Init+0x3c>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80004fa:	4b09      	ldr	r3, [pc, #36]	; (8000520 <MX_SDMMC1_SD_Init+0x3c>)
 80004fc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000500:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000502:	4b07      	ldr	r3, [pc, #28]	; (8000520 <MX_SDMMC1_SD_Init+0x3c>)
 8000504:	2200      	movs	r2, #0
 8000506:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 8000508:	4b05      	ldr	r3, [pc, #20]	; (8000520 <MX_SDMMC1_SD_Init+0x3c>)
 800050a:	2200      	movs	r2, #0
 800050c:	615a      	str	r2, [r3, #20]
  hsd1.Init.TranceiverPresent = SDMMC_TRANSCEIVER_NOT_PRESENT;
 800050e:	4b04      	ldr	r3, [pc, #16]	; (8000520 <MX_SDMMC1_SD_Init+0x3c>)
 8000510:	2201      	movs	r2, #1
 8000512:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000514:	bf00      	nop
 8000516:	46bd      	mov	sp, r7
 8000518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop
 8000520:	24001090 	.word	0x24001090
 8000524:	52007000 	.word	0x52007000

08000528 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b08a      	sub	sp, #40	; 0x28
 800052c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800052e:	f107 0314 	add.w	r3, r7, #20
 8000532:	2200      	movs	r2, #0
 8000534:	601a      	str	r2, [r3, #0]
 8000536:	605a      	str	r2, [r3, #4]
 8000538:	609a      	str	r2, [r3, #8]
 800053a:	60da      	str	r2, [r3, #12]
 800053c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800053e:	4b37      	ldr	r3, [pc, #220]	; (800061c <MX_GPIO_Init+0xf4>)
 8000540:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000544:	4a35      	ldr	r2, [pc, #212]	; (800061c <MX_GPIO_Init+0xf4>)
 8000546:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800054a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800054e:	4b33      	ldr	r3, [pc, #204]	; (800061c <MX_GPIO_Init+0xf4>)
 8000550:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000554:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000558:	613b      	str	r3, [r7, #16]
 800055a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800055c:	4b2f      	ldr	r3, [pc, #188]	; (800061c <MX_GPIO_Init+0xf4>)
 800055e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000562:	4a2e      	ldr	r2, [pc, #184]	; (800061c <MX_GPIO_Init+0xf4>)
 8000564:	f043 0302 	orr.w	r3, r3, #2
 8000568:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800056c:	4b2b      	ldr	r3, [pc, #172]	; (800061c <MX_GPIO_Init+0xf4>)
 800056e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000572:	f003 0302 	and.w	r3, r3, #2
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800057a:	4b28      	ldr	r3, [pc, #160]	; (800061c <MX_GPIO_Init+0xf4>)
 800057c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000580:	4a26      	ldr	r2, [pc, #152]	; (800061c <MX_GPIO_Init+0xf4>)
 8000582:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000586:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800058a:	4b24      	ldr	r3, [pc, #144]	; (800061c <MX_GPIO_Init+0xf4>)
 800058c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000590:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000594:	60bb      	str	r3, [r7, #8]
 8000596:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000598:	4b20      	ldr	r3, [pc, #128]	; (800061c <MX_GPIO_Init+0xf4>)
 800059a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800059e:	4a1f      	ldr	r2, [pc, #124]	; (800061c <MX_GPIO_Init+0xf4>)
 80005a0:	f043 0304 	orr.w	r3, r3, #4
 80005a4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005a8:	4b1c      	ldr	r3, [pc, #112]	; (800061c <MX_GPIO_Init+0xf4>)
 80005aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005ae:	f003 0304 	and.w	r3, r3, #4
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005b6:	4b19      	ldr	r3, [pc, #100]	; (800061c <MX_GPIO_Init+0xf4>)
 80005b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005bc:	4a17      	ldr	r2, [pc, #92]	; (800061c <MX_GPIO_Init+0xf4>)
 80005be:	f043 0308 	orr.w	r3, r3, #8
 80005c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005c6:	4b15      	ldr	r3, [pc, #84]	; (800061c <MX_GPIO_Init+0xf4>)
 80005c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005cc:	f003 0308 	and.w	r3, r3, #8
 80005d0:	603b      	str	r3, [r7, #0]
 80005d2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80005d4:	2200      	movs	r2, #0
 80005d6:	2101      	movs	r1, #1
 80005d8:	4811      	ldr	r0, [pc, #68]	; (8000620 <MX_GPIO_Init+0xf8>)
 80005da:	f000 fceb 	bl	8000fb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80005de:	2301      	movs	r3, #1
 80005e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e2:	2301      	movs	r3, #1
 80005e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e6:	2300      	movs	r3, #0
 80005e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ea:	2300      	movs	r3, #0
 80005ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005ee:	f107 0314 	add.w	r3, r7, #20
 80005f2:	4619      	mov	r1, r3
 80005f4:	480a      	ldr	r0, [pc, #40]	; (8000620 <MX_GPIO_Init+0xf8>)
 80005f6:	f000 fb2d 	bl	8000c54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80005fa:	2304      	movs	r3, #4
 80005fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005fe:	2300      	movs	r3, #0
 8000600:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000602:	2300      	movs	r3, #0
 8000604:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000606:	f107 0314 	add.w	r3, r7, #20
 800060a:	4619      	mov	r1, r3
 800060c:	4805      	ldr	r0, [pc, #20]	; (8000624 <MX_GPIO_Init+0xfc>)
 800060e:	f000 fb21 	bl	8000c54 <HAL_GPIO_Init>

}
 8000612:	bf00      	nop
 8000614:	3728      	adds	r7, #40	; 0x28
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	58024400 	.word	0x58024400
 8000620:	58020400 	.word	0x58020400
 8000624:	58021800 	.word	0x58021800

08000628 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800062c:	bf00      	nop
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
	...

08000638 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800063e:	4b0a      	ldr	r3, [pc, #40]	; (8000668 <HAL_MspInit+0x30>)
 8000640:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000644:	4a08      	ldr	r2, [pc, #32]	; (8000668 <HAL_MspInit+0x30>)
 8000646:	f043 0302 	orr.w	r3, r3, #2
 800064a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800064e:	4b06      	ldr	r3, [pc, #24]	; (8000668 <HAL_MspInit+0x30>)
 8000650:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000654:	f003 0302 	and.w	r3, r3, #2
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800065c:	bf00      	nop
 800065e:	370c      	adds	r7, #12
 8000660:	46bd      	mov	sp, r7
 8000662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000666:	4770      	bx	lr
 8000668:	58024400 	.word	0x58024400

0800066c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b08a      	sub	sp, #40	; 0x28
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000674:	f107 0314 	add.w	r3, r7, #20
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
 800067c:	605a      	str	r2, [r3, #4]
 800067e:	609a      	str	r2, [r3, #8]
 8000680:	60da      	str	r2, [r3, #12]
 8000682:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a2a      	ldr	r2, [pc, #168]	; (8000734 <HAL_SD_MspInit+0xc8>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d14d      	bne.n	800072a <HAL_SD_MspInit+0xbe>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800068e:	4b2a      	ldr	r3, [pc, #168]	; (8000738 <HAL_SD_MspInit+0xcc>)
 8000690:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000694:	4a28      	ldr	r2, [pc, #160]	; (8000738 <HAL_SD_MspInit+0xcc>)
 8000696:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800069a:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 800069e:	4b26      	ldr	r3, [pc, #152]	; (8000738 <HAL_SD_MspInit+0xcc>)
 80006a0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80006a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006a8:	613b      	str	r3, [r7, #16]
 80006aa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ac:	4b22      	ldr	r3, [pc, #136]	; (8000738 <HAL_SD_MspInit+0xcc>)
 80006ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006b2:	4a21      	ldr	r2, [pc, #132]	; (8000738 <HAL_SD_MspInit+0xcc>)
 80006b4:	f043 0304 	orr.w	r3, r3, #4
 80006b8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80006bc:	4b1e      	ldr	r3, [pc, #120]	; (8000738 <HAL_SD_MspInit+0xcc>)
 80006be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006c2:	f003 0304 	and.w	r3, r3, #4
 80006c6:	60fb      	str	r3, [r7, #12]
 80006c8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80006ca:	4b1b      	ldr	r3, [pc, #108]	; (8000738 <HAL_SD_MspInit+0xcc>)
 80006cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006d0:	4a19      	ldr	r2, [pc, #100]	; (8000738 <HAL_SD_MspInit+0xcc>)
 80006d2:	f043 0308 	orr.w	r3, r3, #8
 80006d6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80006da:	4b17      	ldr	r3, [pc, #92]	; (8000738 <HAL_SD_MspInit+0xcc>)
 80006dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006e0:	f003 0308 	and.w	r3, r3, #8
 80006e4:	60bb      	str	r3, [r7, #8]
 80006e6:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80006e8:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80006ec:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ee:	2302      	movs	r3, #2
 80006f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f2:	2300      	movs	r3, #0
 80006f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006f6:	2303      	movs	r3, #3
 80006f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80006fa:	230c      	movs	r3, #12
 80006fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006fe:	f107 0314 	add.w	r3, r7, #20
 8000702:	4619      	mov	r1, r3
 8000704:	480d      	ldr	r0, [pc, #52]	; (800073c <HAL_SD_MspInit+0xd0>)
 8000706:	f000 faa5 	bl	8000c54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800070a:	2304      	movs	r3, #4
 800070c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800070e:	2302      	movs	r3, #2
 8000710:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000712:	2300      	movs	r3, #0
 8000714:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000716:	2303      	movs	r3, #3
 8000718:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 800071a:	230c      	movs	r3, #12
 800071c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	4619      	mov	r1, r3
 8000724:	4806      	ldr	r0, [pc, #24]	; (8000740 <HAL_SD_MspInit+0xd4>)
 8000726:	f000 fa95 	bl	8000c54 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 800072a:	bf00      	nop
 800072c:	3728      	adds	r7, #40	; 0x28
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	52007000 	.word	0x52007000
 8000738:	58024400 	.word	0x58024400
 800073c:	58020800 	.word	0x58020800
 8000740:	58020c00 	.word	0x58020c00

08000744 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000748:	bf00      	nop
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr

08000752 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000752:	b480      	push	{r7}
 8000754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000756:	e7fe      	b.n	8000756 <HardFault_Handler+0x4>

08000758 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800075c:	e7fe      	b.n	800075c <MemManage_Handler+0x4>

0800075e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800075e:	b480      	push	{r7}
 8000760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000762:	e7fe      	b.n	8000762 <BusFault_Handler+0x4>

08000764 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000768:	e7fe      	b.n	8000768 <UsageFault_Handler+0x4>

0800076a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800076a:	b480      	push	{r7}
 800076c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800076e:	bf00      	nop
 8000770:	46bd      	mov	sp, r7
 8000772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000776:	4770      	bx	lr

08000778 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800077c:	bf00      	nop
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr

08000786 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000786:	b480      	push	{r7}
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800078a:	bf00      	nop
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr

08000794 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000798:	f000 f92a 	bl	80009f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800079c:	bf00      	nop
 800079e:	bd80      	pop	{r7, pc}

080007a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80007a4:	4b39      	ldr	r3, [pc, #228]	; (800088c <SystemInit+0xec>)
 80007a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007aa:	4a38      	ldr	r2, [pc, #224]	; (800088c <SystemInit+0xec>)
 80007ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80007b4:	4b36      	ldr	r3, [pc, #216]	; (8000890 <SystemInit+0xf0>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	f003 030f 	and.w	r3, r3, #15
 80007bc:	2b06      	cmp	r3, #6
 80007be:	d807      	bhi.n	80007d0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80007c0:	4b33      	ldr	r3, [pc, #204]	; (8000890 <SystemInit+0xf0>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	f023 030f 	bic.w	r3, r3, #15
 80007c8:	4a31      	ldr	r2, [pc, #196]	; (8000890 <SystemInit+0xf0>)
 80007ca:	f043 0307 	orr.w	r3, r3, #7
 80007ce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80007d0:	4b30      	ldr	r3, [pc, #192]	; (8000894 <SystemInit+0xf4>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a2f      	ldr	r2, [pc, #188]	; (8000894 <SystemInit+0xf4>)
 80007d6:	f043 0301 	orr.w	r3, r3, #1
 80007da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80007dc:	4b2d      	ldr	r3, [pc, #180]	; (8000894 <SystemInit+0xf4>)
 80007de:	2200      	movs	r2, #0
 80007e0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80007e2:	4b2c      	ldr	r3, [pc, #176]	; (8000894 <SystemInit+0xf4>)
 80007e4:	681a      	ldr	r2, [r3, #0]
 80007e6:	492b      	ldr	r1, [pc, #172]	; (8000894 <SystemInit+0xf4>)
 80007e8:	4b2b      	ldr	r3, [pc, #172]	; (8000898 <SystemInit+0xf8>)
 80007ea:	4013      	ands	r3, r2
 80007ec:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80007ee:	4b28      	ldr	r3, [pc, #160]	; (8000890 <SystemInit+0xf0>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	f003 030f 	and.w	r3, r3, #15
 80007f6:	2b07      	cmp	r3, #7
 80007f8:	d907      	bls.n	800080a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80007fa:	4b25      	ldr	r3, [pc, #148]	; (8000890 <SystemInit+0xf0>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	f023 030f 	bic.w	r3, r3, #15
 8000802:	4a23      	ldr	r2, [pc, #140]	; (8000890 <SystemInit+0xf0>)
 8000804:	f043 0307 	orr.w	r3, r3, #7
 8000808:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800080a:	4b22      	ldr	r3, [pc, #136]	; (8000894 <SystemInit+0xf4>)
 800080c:	2200      	movs	r2, #0
 800080e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000810:	4b20      	ldr	r3, [pc, #128]	; (8000894 <SystemInit+0xf4>)
 8000812:	2200      	movs	r2, #0
 8000814:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000816:	4b1f      	ldr	r3, [pc, #124]	; (8000894 <SystemInit+0xf4>)
 8000818:	2200      	movs	r2, #0
 800081a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800081c:	4b1d      	ldr	r3, [pc, #116]	; (8000894 <SystemInit+0xf4>)
 800081e:	4a1f      	ldr	r2, [pc, #124]	; (800089c <SystemInit+0xfc>)
 8000820:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000822:	4b1c      	ldr	r3, [pc, #112]	; (8000894 <SystemInit+0xf4>)
 8000824:	4a1e      	ldr	r2, [pc, #120]	; (80008a0 <SystemInit+0x100>)
 8000826:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000828:	4b1a      	ldr	r3, [pc, #104]	; (8000894 <SystemInit+0xf4>)
 800082a:	4a1e      	ldr	r2, [pc, #120]	; (80008a4 <SystemInit+0x104>)
 800082c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800082e:	4b19      	ldr	r3, [pc, #100]	; (8000894 <SystemInit+0xf4>)
 8000830:	2200      	movs	r2, #0
 8000832:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000834:	4b17      	ldr	r3, [pc, #92]	; (8000894 <SystemInit+0xf4>)
 8000836:	4a1b      	ldr	r2, [pc, #108]	; (80008a4 <SystemInit+0x104>)
 8000838:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800083a:	4b16      	ldr	r3, [pc, #88]	; (8000894 <SystemInit+0xf4>)
 800083c:	2200      	movs	r2, #0
 800083e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000840:	4b14      	ldr	r3, [pc, #80]	; (8000894 <SystemInit+0xf4>)
 8000842:	4a18      	ldr	r2, [pc, #96]	; (80008a4 <SystemInit+0x104>)
 8000844:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000846:	4b13      	ldr	r3, [pc, #76]	; (8000894 <SystemInit+0xf4>)
 8000848:	2200      	movs	r2, #0
 800084a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800084c:	4b11      	ldr	r3, [pc, #68]	; (8000894 <SystemInit+0xf4>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a10      	ldr	r2, [pc, #64]	; (8000894 <SystemInit+0xf4>)
 8000852:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000856:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000858:	4b0e      	ldr	r3, [pc, #56]	; (8000894 <SystemInit+0xf4>)
 800085a:	2200      	movs	r2, #0
 800085c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800085e:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <SystemInit+0x108>)
 8000860:	681a      	ldr	r2, [r3, #0]
 8000862:	4b12      	ldr	r3, [pc, #72]	; (80008ac <SystemInit+0x10c>)
 8000864:	4013      	ands	r3, r2
 8000866:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800086a:	d202      	bcs.n	8000872 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800086c:	4b10      	ldr	r3, [pc, #64]	; (80008b0 <SystemInit+0x110>)
 800086e:	2201      	movs	r2, #1
 8000870:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000872:	4b10      	ldr	r3, [pc, #64]	; (80008b4 <SystemInit+0x114>)
 8000874:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000878:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800087a:	4b04      	ldr	r3, [pc, #16]	; (800088c <SystemInit+0xec>)
 800087c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000880:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8000882:	bf00      	nop
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	e000ed00 	.word	0xe000ed00
 8000890:	52002000 	.word	0x52002000
 8000894:	58024400 	.word	0x58024400
 8000898:	eaf6ed7f 	.word	0xeaf6ed7f
 800089c:	02020200 	.word	0x02020200
 80008a0:	01ff0000 	.word	0x01ff0000
 80008a4:	01010280 	.word	0x01010280
 80008a8:	5c001000 	.word	0x5c001000
 80008ac:	ffff0000 	.word	0xffff0000
 80008b0:	51008108 	.word	0x51008108
 80008b4:	52004000 	.word	0x52004000

080008b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80008b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80008f0 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80008bc:	f7ff ff70 	bl	80007a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80008c0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80008c2:	e003      	b.n	80008cc <LoopCopyDataInit>

080008c4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80008c4:	4b0b      	ldr	r3, [pc, #44]	; (80008f4 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 80008c6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80008c8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80008ca:	3104      	adds	r1, #4

080008cc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80008cc:	480a      	ldr	r0, [pc, #40]	; (80008f8 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80008ce:	4b0b      	ldr	r3, [pc, #44]	; (80008fc <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80008d0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80008d2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80008d4:	d3f6      	bcc.n	80008c4 <CopyDataInit>
  ldr  r2, =_sbss
 80008d6:	4a0a      	ldr	r2, [pc, #40]	; (8000900 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80008d8:	e002      	b.n	80008e0 <LoopFillZerobss>

080008da <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80008da:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80008dc:	f842 3b04 	str.w	r3, [r2], #4

080008e0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80008e0:	4b08      	ldr	r3, [pc, #32]	; (8000904 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80008e2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80008e4:	d3f9      	bcc.n	80008da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008e6:	f007 ffcf 	bl	8008888 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008ea:	f7ff fcf5 	bl	80002d8 <main>
  bx  lr    
 80008ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80008f0:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 80008f4:	08008a04 	.word	0x08008a04
  ldr  r0, =_sdata
 80008f8:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80008fc:	24000010 	.word	0x24000010
  ldr  r2, =_sbss
 8000900:	24000010 	.word	0x24000010
  ldr  r3, = _ebss
 8000904:	240041b8 	.word	0x240041b8

08000908 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000908:	e7fe      	b.n	8000908 <ADC3_IRQHandler>
	...

0800090c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000912:	2003      	movs	r0, #3
 8000914:	f000 f96c 	bl	8000bf0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000918:	f001 f980 	bl	8001c1c <HAL_RCC_GetSysClockFreq>
 800091c:	4601      	mov	r1, r0
 800091e:	4b15      	ldr	r3, [pc, #84]	; (8000974 <HAL_Init+0x68>)
 8000920:	699b      	ldr	r3, [r3, #24]
 8000922:	0a1b      	lsrs	r3, r3, #8
 8000924:	f003 030f 	and.w	r3, r3, #15
 8000928:	4a13      	ldr	r2, [pc, #76]	; (8000978 <HAL_Init+0x6c>)
 800092a:	5cd3      	ldrb	r3, [r2, r3]
 800092c:	f003 031f 	and.w	r3, r3, #31
 8000930:	fa21 f303 	lsr.w	r3, r1, r3
 8000934:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000936:	4b0f      	ldr	r3, [pc, #60]	; (8000974 <HAL_Init+0x68>)
 8000938:	699b      	ldr	r3, [r3, #24]
 800093a:	f003 030f 	and.w	r3, r3, #15
 800093e:	4a0e      	ldr	r2, [pc, #56]	; (8000978 <HAL_Init+0x6c>)
 8000940:	5cd3      	ldrb	r3, [r2, r3]
 8000942:	f003 031f 	and.w	r3, r3, #31
 8000946:	687a      	ldr	r2, [r7, #4]
 8000948:	fa22 f303 	lsr.w	r3, r2, r3
 800094c:	4a0b      	ldr	r2, [pc, #44]	; (800097c <HAL_Init+0x70>)
 800094e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000950:	4a0b      	ldr	r2, [pc, #44]	; (8000980 <HAL_Init+0x74>)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000956:	2000      	movs	r0, #0
 8000958:	f000 f814 	bl	8000984 <HAL_InitTick>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000962:	2301      	movs	r3, #1
 8000964:	e002      	b.n	800096c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000966:	f7ff fe67 	bl	8000638 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800096a:	2300      	movs	r3, #0
}
 800096c:	4618      	mov	r0, r3
 800096e:	3708      	adds	r7, #8
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	58024400 	.word	0x58024400
 8000978:	08008958 	.word	0x08008958
 800097c:	24000004 	.word	0x24000004
 8000980:	24000000 	.word	0x24000000

08000984 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800098c:	4b15      	ldr	r3, [pc, #84]	; (80009e4 <HAL_InitTick+0x60>)
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d101      	bne.n	8000998 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000994:	2301      	movs	r3, #1
 8000996:	e021      	b.n	80009dc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000998:	4b13      	ldr	r3, [pc, #76]	; (80009e8 <HAL_InitTick+0x64>)
 800099a:	681a      	ldr	r2, [r3, #0]
 800099c:	4b11      	ldr	r3, [pc, #68]	; (80009e4 <HAL_InitTick+0x60>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	4619      	mov	r1, r3
 80009a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80009aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ae:	4618      	mov	r0, r3
 80009b0:	f000 f943 	bl	8000c3a <HAL_SYSTICK_Config>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80009ba:	2301      	movs	r3, #1
 80009bc:	e00e      	b.n	80009dc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	2b0f      	cmp	r3, #15
 80009c2:	d80a      	bhi.n	80009da <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009c4:	2200      	movs	r2, #0
 80009c6:	6879      	ldr	r1, [r7, #4]
 80009c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009cc:	f000 f91b 	bl	8000c06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009d0:	4a06      	ldr	r2, [pc, #24]	; (80009ec <HAL_InitTick+0x68>)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009d6:	2300      	movs	r3, #0
 80009d8:	e000      	b.n	80009dc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80009da:	2301      	movs	r3, #1
}
 80009dc:	4618      	mov	r0, r3
 80009de:	3708      	adds	r7, #8
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	2400000c 	.word	0x2400000c
 80009e8:	24000000 	.word	0x24000000
 80009ec:	24000008 	.word	0x24000008

080009f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80009f4:	4b06      	ldr	r3, [pc, #24]	; (8000a10 <HAL_IncTick+0x20>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	461a      	mov	r2, r3
 80009fa:	4b06      	ldr	r3, [pc, #24]	; (8000a14 <HAL_IncTick+0x24>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4413      	add	r3, r2
 8000a00:	4a04      	ldr	r2, [pc, #16]	; (8000a14 <HAL_IncTick+0x24>)
 8000a02:	6013      	str	r3, [r2, #0]
}
 8000a04:	bf00      	nop
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	2400000c 	.word	0x2400000c
 8000a14:	24002148 	.word	0x24002148

08000a18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a1c:	4b03      	ldr	r3, [pc, #12]	; (8000a2c <HAL_GetTick+0x14>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	24002148 	.word	0x24002148

08000a30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a38:	f7ff ffee 	bl	8000a18 <HAL_GetTick>
 8000a3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000a48:	d005      	beq.n	8000a56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a4a:	4b09      	ldr	r3, [pc, #36]	; (8000a70 <HAL_Delay+0x40>)
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	461a      	mov	r2, r3
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	4413      	add	r3, r2
 8000a54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a56:	bf00      	nop
 8000a58:	f7ff ffde 	bl	8000a18 <HAL_GetTick>
 8000a5c:	4602      	mov	r2, r0
 8000a5e:	68bb      	ldr	r3, [r7, #8]
 8000a60:	1ad3      	subs	r3, r2, r3
 8000a62:	68fa      	ldr	r2, [r7, #12]
 8000a64:	429a      	cmp	r2, r3
 8000a66:	d8f7      	bhi.n	8000a58 <HAL_Delay+0x28>
  {
  }
}
 8000a68:	bf00      	nop
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	2400000c 	.word	0x2400000c

08000a74 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000a78:	4b03      	ldr	r3, [pc, #12]	; (8000a88 <HAL_GetREVID+0x14>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	0c1b      	lsrs	r3, r3, #16
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr
 8000a88:	5c001000 	.word	0x5c001000

08000a8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b085      	sub	sp, #20
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	f003 0307 	and.w	r3, r3, #7
 8000a9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a9c:	4b0b      	ldr	r3, [pc, #44]	; (8000acc <__NVIC_SetPriorityGrouping+0x40>)
 8000a9e:	68db      	ldr	r3, [r3, #12]
 8000aa0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aa2:	68ba      	ldr	r2, [r7, #8]
 8000aa4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000ab4:	4b06      	ldr	r3, [pc, #24]	; (8000ad0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aba:	4a04      	ldr	r2, [pc, #16]	; (8000acc <__NVIC_SetPriorityGrouping+0x40>)
 8000abc:	68bb      	ldr	r3, [r7, #8]
 8000abe:	60d3      	str	r3, [r2, #12]
}
 8000ac0:	bf00      	nop
 8000ac2:	3714      	adds	r7, #20
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aca:	4770      	bx	lr
 8000acc:	e000ed00 	.word	0xe000ed00
 8000ad0:	05fa0000 	.word	0x05fa0000

08000ad4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ad8:	4b04      	ldr	r3, [pc, #16]	; (8000aec <__NVIC_GetPriorityGrouping+0x18>)
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	0a1b      	lsrs	r3, r3, #8
 8000ade:	f003 0307 	and.w	r3, r3, #7
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aea:	4770      	bx	lr
 8000aec:	e000ed00 	.word	0xe000ed00

08000af0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4603      	mov	r3, r0
 8000af8:	6039      	str	r1, [r7, #0]
 8000afa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000afc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	db0a      	blt.n	8000b1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	b2da      	uxtb	r2, r3
 8000b08:	490c      	ldr	r1, [pc, #48]	; (8000b3c <__NVIC_SetPriority+0x4c>)
 8000b0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b0e:	0112      	lsls	r2, r2, #4
 8000b10:	b2d2      	uxtb	r2, r2
 8000b12:	440b      	add	r3, r1
 8000b14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b18:	e00a      	b.n	8000b30 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	b2da      	uxtb	r2, r3
 8000b1e:	4908      	ldr	r1, [pc, #32]	; (8000b40 <__NVIC_SetPriority+0x50>)
 8000b20:	88fb      	ldrh	r3, [r7, #6]
 8000b22:	f003 030f 	and.w	r3, r3, #15
 8000b26:	3b04      	subs	r3, #4
 8000b28:	0112      	lsls	r2, r2, #4
 8000b2a:	b2d2      	uxtb	r2, r2
 8000b2c:	440b      	add	r3, r1
 8000b2e:	761a      	strb	r2, [r3, #24]
}
 8000b30:	bf00      	nop
 8000b32:	370c      	adds	r7, #12
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr
 8000b3c:	e000e100 	.word	0xe000e100
 8000b40:	e000ed00 	.word	0xe000ed00

08000b44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b089      	sub	sp, #36	; 0x24
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	60f8      	str	r0, [r7, #12]
 8000b4c:	60b9      	str	r1, [r7, #8]
 8000b4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	f003 0307 	and.w	r3, r3, #7
 8000b56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b58:	69fb      	ldr	r3, [r7, #28]
 8000b5a:	f1c3 0307 	rsb	r3, r3, #7
 8000b5e:	2b04      	cmp	r3, #4
 8000b60:	bf28      	it	cs
 8000b62:	2304      	movcs	r3, #4
 8000b64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b66:	69fb      	ldr	r3, [r7, #28]
 8000b68:	3304      	adds	r3, #4
 8000b6a:	2b06      	cmp	r3, #6
 8000b6c:	d902      	bls.n	8000b74 <NVIC_EncodePriority+0x30>
 8000b6e:	69fb      	ldr	r3, [r7, #28]
 8000b70:	3b03      	subs	r3, #3
 8000b72:	e000      	b.n	8000b76 <NVIC_EncodePriority+0x32>
 8000b74:	2300      	movs	r3, #0
 8000b76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b78:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000b7c:	69bb      	ldr	r3, [r7, #24]
 8000b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b82:	43da      	mvns	r2, r3
 8000b84:	68bb      	ldr	r3, [r7, #8]
 8000b86:	401a      	ands	r2, r3
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b8c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	fa01 f303 	lsl.w	r3, r1, r3
 8000b96:	43d9      	mvns	r1, r3
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b9c:	4313      	orrs	r3, r2
         );
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3724      	adds	r7, #36	; 0x24
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
	...

08000bac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	3b01      	subs	r3, #1
 8000bb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000bbc:	d301      	bcc.n	8000bc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	e00f      	b.n	8000be2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bc2:	4a0a      	ldr	r2, [pc, #40]	; (8000bec <SysTick_Config+0x40>)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	3b01      	subs	r3, #1
 8000bc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bca:	210f      	movs	r1, #15
 8000bcc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bd0:	f7ff ff8e 	bl	8000af0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bd4:	4b05      	ldr	r3, [pc, #20]	; (8000bec <SysTick_Config+0x40>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bda:	4b04      	ldr	r3, [pc, #16]	; (8000bec <SysTick_Config+0x40>)
 8000bdc:	2207      	movs	r2, #7
 8000bde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000be0:	2300      	movs	r3, #0
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	e000e010 	.word	0xe000e010

08000bf0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bf8:	6878      	ldr	r0, [r7, #4]
 8000bfa:	f7ff ff47 	bl	8000a8c <__NVIC_SetPriorityGrouping>
}
 8000bfe:	bf00      	nop
 8000c00:	3708      	adds	r7, #8
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}

08000c06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c06:	b580      	push	{r7, lr}
 8000c08:	b086      	sub	sp, #24
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	60b9      	str	r1, [r7, #8]
 8000c10:	607a      	str	r2, [r7, #4]
 8000c12:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c14:	f7ff ff5e 	bl	8000ad4 <__NVIC_GetPriorityGrouping>
 8000c18:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c1a:	687a      	ldr	r2, [r7, #4]
 8000c1c:	68b9      	ldr	r1, [r7, #8]
 8000c1e:	6978      	ldr	r0, [r7, #20]
 8000c20:	f7ff ff90 	bl	8000b44 <NVIC_EncodePriority>
 8000c24:	4602      	mov	r2, r0
 8000c26:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c2a:	4611      	mov	r1, r2
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff ff5f 	bl	8000af0 <__NVIC_SetPriority>
}
 8000c32:	bf00      	nop
 8000c34:	3718      	adds	r7, #24
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}

08000c3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	b082      	sub	sp, #8
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c42:	6878      	ldr	r0, [r7, #4]
 8000c44:	f7ff ffb2 	bl	8000bac <SysTick_Config>
 8000c48:	4603      	mov	r3, r0
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
	...

08000c54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b089      	sub	sp, #36	; 0x24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000c62:	4b89      	ldr	r3, [pc, #548]	; (8000e88 <HAL_GPIO_Init+0x234>)
 8000c64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000c66:	e194      	b.n	8000f92 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	2101      	movs	r1, #1
 8000c6e:	69fb      	ldr	r3, [r7, #28]
 8000c70:	fa01 f303 	lsl.w	r3, r1, r3
 8000c74:	4013      	ands	r3, r2
 8000c76:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000c78:	693b      	ldr	r3, [r7, #16]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	f000 8186 	beq.w	8000f8c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d00b      	beq.n	8000ca0 <HAL_GPIO_Init+0x4c>
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	2b02      	cmp	r3, #2
 8000c8e:	d007      	beq.n	8000ca0 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c94:	2b11      	cmp	r3, #17
 8000c96:	d003      	beq.n	8000ca0 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	2b12      	cmp	r3, #18
 8000c9e:	d130      	bne.n	8000d02 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	689b      	ldr	r3, [r3, #8]
 8000ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000ca6:	69fb      	ldr	r3, [r7, #28]
 8000ca8:	005b      	lsls	r3, r3, #1
 8000caa:	2203      	movs	r2, #3
 8000cac:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb0:	43db      	mvns	r3, r3
 8000cb2:	69ba      	ldr	r2, [r7, #24]
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	68da      	ldr	r2, [r3, #12]
 8000cbc:	69fb      	ldr	r3, [r7, #28]
 8000cbe:	005b      	lsls	r3, r3, #1
 8000cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc4:	69ba      	ldr	r2, [r7, #24]
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	69ba      	ldr	r2, [r7, #24]
 8000cce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	69fb      	ldr	r3, [r7, #28]
 8000cda:	fa02 f303 	lsl.w	r3, r2, r3
 8000cde:	43db      	mvns	r3, r3
 8000ce0:	69ba      	ldr	r2, [r7, #24]
 8000ce2:	4013      	ands	r3, r2
 8000ce4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	091b      	lsrs	r3, r3, #4
 8000cec:	f003 0201 	and.w	r2, r3, #1
 8000cf0:	69fb      	ldr	r3, [r7, #28]
 8000cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf6:	69ba      	ldr	r2, [r7, #24]
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	69ba      	ldr	r2, [r7, #24]
 8000d00:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	68db      	ldr	r3, [r3, #12]
 8000d06:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000d08:	69fb      	ldr	r3, [r7, #28]
 8000d0a:	005b      	lsls	r3, r3, #1
 8000d0c:	2203      	movs	r2, #3
 8000d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d12:	43db      	mvns	r3, r3
 8000d14:	69ba      	ldr	r2, [r7, #24]
 8000d16:	4013      	ands	r3, r2
 8000d18:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	689a      	ldr	r2, [r3, #8]
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	005b      	lsls	r3, r3, #1
 8000d22:	fa02 f303 	lsl.w	r3, r2, r3
 8000d26:	69ba      	ldr	r2, [r7, #24]
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	69ba      	ldr	r2, [r7, #24]
 8000d30:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	2b02      	cmp	r3, #2
 8000d38:	d003      	beq.n	8000d42 <HAL_GPIO_Init+0xee>
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	2b12      	cmp	r3, #18
 8000d40:	d123      	bne.n	8000d8a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d42:	69fb      	ldr	r3, [r7, #28]
 8000d44:	08da      	lsrs	r2, r3, #3
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	3208      	adds	r2, #8
 8000d4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000d50:	69fb      	ldr	r3, [r7, #28]
 8000d52:	f003 0307 	and.w	r3, r3, #7
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	220f      	movs	r2, #15
 8000d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5e:	43db      	mvns	r3, r3
 8000d60:	69ba      	ldr	r2, [r7, #24]
 8000d62:	4013      	ands	r3, r2
 8000d64:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	691a      	ldr	r2, [r3, #16]
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	f003 0307 	and.w	r3, r3, #7
 8000d70:	009b      	lsls	r3, r3, #2
 8000d72:	fa02 f303 	lsl.w	r3, r2, r3
 8000d76:	69ba      	ldr	r2, [r7, #24]
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000d7c:	69fb      	ldr	r3, [r7, #28]
 8000d7e:	08da      	lsrs	r2, r3, #3
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	3208      	adds	r2, #8
 8000d84:	69b9      	ldr	r1, [r7, #24]
 8000d86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000d90:	69fb      	ldr	r3, [r7, #28]
 8000d92:	005b      	lsls	r3, r3, #1
 8000d94:	2203      	movs	r2, #3
 8000d96:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9a:	43db      	mvns	r3, r3
 8000d9c:	69ba      	ldr	r2, [r7, #24]
 8000d9e:	4013      	ands	r3, r2
 8000da0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	f003 0203 	and.w	r2, r3, #3
 8000daa:	69fb      	ldr	r3, [r7, #28]
 8000dac:	005b      	lsls	r3, r3, #1
 8000dae:	fa02 f303 	lsl.w	r3, r2, r3
 8000db2:	69ba      	ldr	r2, [r7, #24]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	69ba      	ldr	r2, [r7, #24]
 8000dbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	f000 80e0 	beq.w	8000f8c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dcc:	4b2f      	ldr	r3, [pc, #188]	; (8000e8c <HAL_GPIO_Init+0x238>)
 8000dce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000dd2:	4a2e      	ldr	r2, [pc, #184]	; (8000e8c <HAL_GPIO_Init+0x238>)
 8000dd4:	f043 0302 	orr.w	r3, r3, #2
 8000dd8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000ddc:	4b2b      	ldr	r3, [pc, #172]	; (8000e8c <HAL_GPIO_Init+0x238>)
 8000dde:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000de2:	f003 0302 	and.w	r3, r3, #2
 8000de6:	60fb      	str	r3, [r7, #12]
 8000de8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000dea:	4a29      	ldr	r2, [pc, #164]	; (8000e90 <HAL_GPIO_Init+0x23c>)
 8000dec:	69fb      	ldr	r3, [r7, #28]
 8000dee:	089b      	lsrs	r3, r3, #2
 8000df0:	3302      	adds	r3, #2
 8000df2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000df6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000df8:	69fb      	ldr	r3, [r7, #28]
 8000dfa:	f003 0303 	and.w	r3, r3, #3
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	220f      	movs	r2, #15
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	43db      	mvns	r3, r3
 8000e08:	69ba      	ldr	r2, [r7, #24]
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4a20      	ldr	r2, [pc, #128]	; (8000e94 <HAL_GPIO_Init+0x240>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d052      	beq.n	8000ebc <HAL_GPIO_Init+0x268>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4a1f      	ldr	r2, [pc, #124]	; (8000e98 <HAL_GPIO_Init+0x244>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d031      	beq.n	8000e82 <HAL_GPIO_Init+0x22e>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	4a1e      	ldr	r2, [pc, #120]	; (8000e9c <HAL_GPIO_Init+0x248>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d02b      	beq.n	8000e7e <HAL_GPIO_Init+0x22a>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4a1d      	ldr	r2, [pc, #116]	; (8000ea0 <HAL_GPIO_Init+0x24c>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d025      	beq.n	8000e7a <HAL_GPIO_Init+0x226>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4a1c      	ldr	r2, [pc, #112]	; (8000ea4 <HAL_GPIO_Init+0x250>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d01f      	beq.n	8000e76 <HAL_GPIO_Init+0x222>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4a1b      	ldr	r2, [pc, #108]	; (8000ea8 <HAL_GPIO_Init+0x254>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d019      	beq.n	8000e72 <HAL_GPIO_Init+0x21e>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4a1a      	ldr	r2, [pc, #104]	; (8000eac <HAL_GPIO_Init+0x258>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d013      	beq.n	8000e6e <HAL_GPIO_Init+0x21a>
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	4a19      	ldr	r2, [pc, #100]	; (8000eb0 <HAL_GPIO_Init+0x25c>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d00d      	beq.n	8000e6a <HAL_GPIO_Init+0x216>
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	4a18      	ldr	r2, [pc, #96]	; (8000eb4 <HAL_GPIO_Init+0x260>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d007      	beq.n	8000e66 <HAL_GPIO_Init+0x212>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4a17      	ldr	r2, [pc, #92]	; (8000eb8 <HAL_GPIO_Init+0x264>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d101      	bne.n	8000e62 <HAL_GPIO_Init+0x20e>
 8000e5e:	2309      	movs	r3, #9
 8000e60:	e02d      	b.n	8000ebe <HAL_GPIO_Init+0x26a>
 8000e62:	230a      	movs	r3, #10
 8000e64:	e02b      	b.n	8000ebe <HAL_GPIO_Init+0x26a>
 8000e66:	2308      	movs	r3, #8
 8000e68:	e029      	b.n	8000ebe <HAL_GPIO_Init+0x26a>
 8000e6a:	2307      	movs	r3, #7
 8000e6c:	e027      	b.n	8000ebe <HAL_GPIO_Init+0x26a>
 8000e6e:	2306      	movs	r3, #6
 8000e70:	e025      	b.n	8000ebe <HAL_GPIO_Init+0x26a>
 8000e72:	2305      	movs	r3, #5
 8000e74:	e023      	b.n	8000ebe <HAL_GPIO_Init+0x26a>
 8000e76:	2304      	movs	r3, #4
 8000e78:	e021      	b.n	8000ebe <HAL_GPIO_Init+0x26a>
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	e01f      	b.n	8000ebe <HAL_GPIO_Init+0x26a>
 8000e7e:	2302      	movs	r3, #2
 8000e80:	e01d      	b.n	8000ebe <HAL_GPIO_Init+0x26a>
 8000e82:	2301      	movs	r3, #1
 8000e84:	e01b      	b.n	8000ebe <HAL_GPIO_Init+0x26a>
 8000e86:	bf00      	nop
 8000e88:	58000080 	.word	0x58000080
 8000e8c:	58024400 	.word	0x58024400
 8000e90:	58000400 	.word	0x58000400
 8000e94:	58020000 	.word	0x58020000
 8000e98:	58020400 	.word	0x58020400
 8000e9c:	58020800 	.word	0x58020800
 8000ea0:	58020c00 	.word	0x58020c00
 8000ea4:	58021000 	.word	0x58021000
 8000ea8:	58021400 	.word	0x58021400
 8000eac:	58021800 	.word	0x58021800
 8000eb0:	58021c00 	.word	0x58021c00
 8000eb4:	58022000 	.word	0x58022000
 8000eb8:	58022400 	.word	0x58022400
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	69fa      	ldr	r2, [r7, #28]
 8000ec0:	f002 0203 	and.w	r2, r2, #3
 8000ec4:	0092      	lsls	r2, r2, #2
 8000ec6:	4093      	lsls	r3, r2
 8000ec8:	69ba      	ldr	r2, [r7, #24]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ece:	4938      	ldr	r1, [pc, #224]	; (8000fb0 <HAL_GPIO_Init+0x35c>)
 8000ed0:	69fb      	ldr	r3, [r7, #28]
 8000ed2:	089b      	lsrs	r3, r3, #2
 8000ed4:	3302      	adds	r3, #2
 8000ed6:	69ba      	ldr	r2, [r7, #24]
 8000ed8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	43db      	mvns	r3, r3
 8000ee6:	69ba      	ldr	r2, [r7, #24]
 8000ee8:	4013      	ands	r3, r2
 8000eea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d003      	beq.n	8000f00 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000ef8:	69ba      	ldr	r2, [r7, #24]
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	69ba      	ldr	r2, [r7, #24]
 8000f04:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	43db      	mvns	r3, r3
 8000f10:	69ba      	ldr	r2, [r7, #24]
 8000f12:	4013      	ands	r3, r2
 8000f14:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d003      	beq.n	8000f2a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000f22:	69ba      	ldr	r2, [r7, #24]
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	4313      	orrs	r3, r2
 8000f28:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	69ba      	ldr	r2, [r7, #24]
 8000f2e:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000f38:	693b      	ldr	r3, [r7, #16]
 8000f3a:	43db      	mvns	r3, r3
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	4013      	ands	r3, r2
 8000f40:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d003      	beq.n	8000f56 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	693b      	ldr	r3, [r7, #16]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8000f56:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000f5a:	69bb      	ldr	r3, [r7, #24]
 8000f5c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000f5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	43db      	mvns	r3, r3
 8000f6a:	69ba      	ldr	r2, [r7, #24]
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d003      	beq.n	8000f84 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	4313      	orrs	r3, r2
 8000f82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8000f84:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	fa22 f303 	lsr.w	r3, r2, r3
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	f47f ae63 	bne.w	8000c68 <HAL_GPIO_Init+0x14>
  }
}
 8000fa2:	bf00      	nop
 8000fa4:	3724      	adds	r7, #36	; 0x24
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	58000400 	.word	0x58000400

08000fb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	807b      	strh	r3, [r7, #2]
 8000fc0:	4613      	mov	r3, r2
 8000fc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fc4:	787b      	ldrb	r3, [r7, #1]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d003      	beq.n	8000fd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fca:	887a      	ldrh	r2, [r7, #2]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8000fd0:	e003      	b.n	8000fda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000fd2:	887b      	ldrh	r3, [r7, #2]
 8000fd4:	041a      	lsls	r2, r3, #16
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	619a      	str	r2, [r3, #24]
}
 8000fda:	bf00      	nop
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr

08000fe6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	b083      	sub	sp, #12
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]
 8000fee:	460b      	mov	r3, r1
 8000ff0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	695a      	ldr	r2, [r3, #20]
 8000ff6:	887b      	ldrh	r3, [r7, #2]
 8000ff8:	401a      	ands	r2, r3
 8000ffa:	887b      	ldrh	r3, [r7, #2]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	d104      	bne.n	800100a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001000:	887b      	ldrh	r3, [r7, #2]
 8001002:	041a      	lsls	r2, r3, #16
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001008:	e002      	b.n	8001010 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800100a:	887a      	ldrh	r2, [r7, #2]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	619a      	str	r2, [r3, #24]
}
 8001010:	bf00      	nop
 8001012:	370c      	adds	r7, #12
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr

0800101c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001024:	4b19      	ldr	r3, [pc, #100]	; (800108c <HAL_PWREx_ConfigSupply+0x70>)
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	f003 0304 	and.w	r3, r3, #4
 800102c:	2b04      	cmp	r3, #4
 800102e:	d00a      	beq.n	8001046 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001030:	4b16      	ldr	r3, [pc, #88]	; (800108c <HAL_PWREx_ConfigSupply+0x70>)
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	f003 0307 	and.w	r3, r3, #7
 8001038:	687a      	ldr	r2, [r7, #4]
 800103a:	429a      	cmp	r2, r3
 800103c:	d001      	beq.n	8001042 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	e01f      	b.n	8001082 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001042:	2300      	movs	r3, #0
 8001044:	e01d      	b.n	8001082 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001046:	4b11      	ldr	r3, [pc, #68]	; (800108c <HAL_PWREx_ConfigSupply+0x70>)
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	f023 0207 	bic.w	r2, r3, #7
 800104e:	490f      	ldr	r1, [pc, #60]	; (800108c <HAL_PWREx_ConfigSupply+0x70>)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	4313      	orrs	r3, r2
 8001054:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001056:	f7ff fcdf 	bl	8000a18 <HAL_GetTick>
 800105a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800105c:	e009      	b.n	8001072 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800105e:	f7ff fcdb 	bl	8000a18 <HAL_GetTick>
 8001062:	4602      	mov	r2, r0
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	1ad3      	subs	r3, r2, r3
 8001068:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800106c:	d901      	bls.n	8001072 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	e007      	b.n	8001082 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001072:	4b06      	ldr	r3, [pc, #24]	; (800108c <HAL_PWREx_ConfigSupply+0x70>)
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800107a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800107e:	d1ee      	bne.n	800105e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001080:	2300      	movs	r3, #0
}
 8001082:	4618      	mov	r0, r3
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	58024800 	.word	0x58024800

08001090 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b08c      	sub	sp, #48	; 0x30
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d101      	bne.n	80010a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e3ff      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	f000 8087 	beq.w	80011be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80010b0:	4b99      	ldr	r3, [pc, #612]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80010b2:	691b      	ldr	r3, [r3, #16]
 80010b4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80010b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80010ba:	4b97      	ldr	r3, [pc, #604]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80010bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010be:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80010c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010c2:	2b10      	cmp	r3, #16
 80010c4:	d007      	beq.n	80010d6 <HAL_RCC_OscConfig+0x46>
 80010c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010c8:	2b18      	cmp	r3, #24
 80010ca:	d110      	bne.n	80010ee <HAL_RCC_OscConfig+0x5e>
 80010cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010ce:	f003 0303 	and.w	r3, r3, #3
 80010d2:	2b02      	cmp	r3, #2
 80010d4:	d10b      	bne.n	80010ee <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010d6:	4b90      	ldr	r3, [pc, #576]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d06c      	beq.n	80011bc <HAL_RCC_OscConfig+0x12c>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d168      	bne.n	80011bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	e3d9      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010f6:	d106      	bne.n	8001106 <HAL_RCC_OscConfig+0x76>
 80010f8:	4b87      	ldr	r3, [pc, #540]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a86      	ldr	r2, [pc, #536]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80010fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001102:	6013      	str	r3, [r2, #0]
 8001104:	e02e      	b.n	8001164 <HAL_RCC_OscConfig+0xd4>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d10c      	bne.n	8001128 <HAL_RCC_OscConfig+0x98>
 800110e:	4b82      	ldr	r3, [pc, #520]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a81      	ldr	r2, [pc, #516]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 8001114:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001118:	6013      	str	r3, [r2, #0]
 800111a:	4b7f      	ldr	r3, [pc, #508]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a7e      	ldr	r2, [pc, #504]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 8001120:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001124:	6013      	str	r3, [r2, #0]
 8001126:	e01d      	b.n	8001164 <HAL_RCC_OscConfig+0xd4>
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001130:	d10c      	bne.n	800114c <HAL_RCC_OscConfig+0xbc>
 8001132:	4b79      	ldr	r3, [pc, #484]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4a78      	ldr	r2, [pc, #480]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 8001138:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800113c:	6013      	str	r3, [r2, #0]
 800113e:	4b76      	ldr	r3, [pc, #472]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4a75      	ldr	r2, [pc, #468]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 8001144:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001148:	6013      	str	r3, [r2, #0]
 800114a:	e00b      	b.n	8001164 <HAL_RCC_OscConfig+0xd4>
 800114c:	4b72      	ldr	r3, [pc, #456]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a71      	ldr	r2, [pc, #452]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 8001152:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001156:	6013      	str	r3, [r2, #0]
 8001158:	4b6f      	ldr	r3, [pc, #444]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a6e      	ldr	r2, [pc, #440]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 800115e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001162:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d013      	beq.n	8001194 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800116c:	f7ff fc54 	bl	8000a18 <HAL_GetTick>
 8001170:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001172:	e008      	b.n	8001186 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001174:	f7ff fc50 	bl	8000a18 <HAL_GetTick>
 8001178:	4602      	mov	r2, r0
 800117a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	2b64      	cmp	r3, #100	; 0x64
 8001180:	d901      	bls.n	8001186 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001182:	2303      	movs	r3, #3
 8001184:	e38d      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001186:	4b64      	ldr	r3, [pc, #400]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800118e:	2b00      	cmp	r3, #0
 8001190:	d0f0      	beq.n	8001174 <HAL_RCC_OscConfig+0xe4>
 8001192:	e014      	b.n	80011be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001194:	f7ff fc40 	bl	8000a18 <HAL_GetTick>
 8001198:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800119a:	e008      	b.n	80011ae <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800119c:	f7ff fc3c 	bl	8000a18 <HAL_GetTick>
 80011a0:	4602      	mov	r2, r0
 80011a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	2b64      	cmp	r3, #100	; 0x64
 80011a8:	d901      	bls.n	80011ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80011aa:	2303      	movs	r3, #3
 80011ac:	e379      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80011ae:	4b5a      	ldr	r3, [pc, #360]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d1f0      	bne.n	800119c <HAL_RCC_OscConfig+0x10c>
 80011ba:	e000      	b.n	80011be <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0302 	and.w	r3, r3, #2
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	f000 80ae 	beq.w	8001328 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011cc:	4b52      	ldr	r3, [pc, #328]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80011ce:	691b      	ldr	r3, [r3, #16]
 80011d0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80011d4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80011d6:	4b50      	ldr	r3, [pc, #320]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80011d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011da:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80011dc:	6a3b      	ldr	r3, [r7, #32]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d007      	beq.n	80011f2 <HAL_RCC_OscConfig+0x162>
 80011e2:	6a3b      	ldr	r3, [r7, #32]
 80011e4:	2b18      	cmp	r3, #24
 80011e6:	d13a      	bne.n	800125e <HAL_RCC_OscConfig+0x1ce>
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	f003 0303 	and.w	r3, r3, #3
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d135      	bne.n	800125e <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011f2:	4b49      	ldr	r3, [pc, #292]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 0304 	and.w	r3, r3, #4
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d005      	beq.n	800120a <HAL_RCC_OscConfig+0x17a>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	68db      	ldr	r3, [r3, #12]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d101      	bne.n	800120a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001206:	2301      	movs	r3, #1
 8001208:	e34b      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800120a:	f7ff fc33 	bl	8000a74 <HAL_GetREVID>
 800120e:	4602      	mov	r2, r0
 8001210:	f241 0303 	movw	r3, #4099	; 0x1003
 8001214:	429a      	cmp	r2, r3
 8001216:	d817      	bhi.n	8001248 <HAL_RCC_OscConfig+0x1b8>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	691b      	ldr	r3, [r3, #16]
 800121c:	2b40      	cmp	r3, #64	; 0x40
 800121e:	d108      	bne.n	8001232 <HAL_RCC_OscConfig+0x1a2>
 8001220:	4b3d      	ldr	r3, [pc, #244]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001228:	4a3b      	ldr	r2, [pc, #236]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 800122a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800122e:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001230:	e07a      	b.n	8001328 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001232:	4b39      	ldr	r3, [pc, #228]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	691b      	ldr	r3, [r3, #16]
 800123e:	031b      	lsls	r3, r3, #12
 8001240:	4935      	ldr	r1, [pc, #212]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 8001242:	4313      	orrs	r3, r2
 8001244:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001246:	e06f      	b.n	8001328 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001248:	4b33      	ldr	r3, [pc, #204]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	691b      	ldr	r3, [r3, #16]
 8001254:	061b      	lsls	r3, r3, #24
 8001256:	4930      	ldr	r1, [pc, #192]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 8001258:	4313      	orrs	r3, r2
 800125a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800125c:	e064      	b.n	8001328 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	68db      	ldr	r3, [r3, #12]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d045      	beq.n	80012f2 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001266:	4b2c      	ldr	r3, [pc, #176]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f023 0219 	bic.w	r2, r3, #25
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	68db      	ldr	r3, [r3, #12]
 8001272:	4929      	ldr	r1, [pc, #164]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 8001274:	4313      	orrs	r3, r2
 8001276:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001278:	f7ff fbce 	bl	8000a18 <HAL_GetTick>
 800127c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800127e:	e008      	b.n	8001292 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001280:	f7ff fbca 	bl	8000a18 <HAL_GetTick>
 8001284:	4602      	mov	r2, r0
 8001286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	2b02      	cmp	r3, #2
 800128c:	d901      	bls.n	8001292 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 800128e:	2303      	movs	r3, #3
 8001290:	e307      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001292:	4b21      	ldr	r3, [pc, #132]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f003 0304 	and.w	r3, r3, #4
 800129a:	2b00      	cmp	r3, #0
 800129c:	d0f0      	beq.n	8001280 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800129e:	f7ff fbe9 	bl	8000a74 <HAL_GetREVID>
 80012a2:	4602      	mov	r2, r0
 80012a4:	f241 0303 	movw	r3, #4099	; 0x1003
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d817      	bhi.n	80012dc <HAL_RCC_OscConfig+0x24c>
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	691b      	ldr	r3, [r3, #16]
 80012b0:	2b40      	cmp	r3, #64	; 0x40
 80012b2:	d108      	bne.n	80012c6 <HAL_RCC_OscConfig+0x236>
 80012b4:	4b18      	ldr	r3, [pc, #96]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80012bc:	4a16      	ldr	r2, [pc, #88]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80012be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012c2:	6053      	str	r3, [r2, #4]
 80012c4:	e030      	b.n	8001328 <HAL_RCC_OscConfig+0x298>
 80012c6:	4b14      	ldr	r3, [pc, #80]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	691b      	ldr	r3, [r3, #16]
 80012d2:	031b      	lsls	r3, r3, #12
 80012d4:	4910      	ldr	r1, [pc, #64]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80012d6:	4313      	orrs	r3, r2
 80012d8:	604b      	str	r3, [r1, #4]
 80012da:	e025      	b.n	8001328 <HAL_RCC_OscConfig+0x298>
 80012dc:	4b0e      	ldr	r3, [pc, #56]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	691b      	ldr	r3, [r3, #16]
 80012e8:	061b      	lsls	r3, r3, #24
 80012ea:	490b      	ldr	r1, [pc, #44]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80012ec:	4313      	orrs	r3, r2
 80012ee:	604b      	str	r3, [r1, #4]
 80012f0:	e01a      	b.n	8001328 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012f2:	4b09      	ldr	r3, [pc, #36]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a08      	ldr	r2, [pc, #32]	; (8001318 <HAL_RCC_OscConfig+0x288>)
 80012f8:	f023 0301 	bic.w	r3, r3, #1
 80012fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012fe:	f7ff fb8b 	bl	8000a18 <HAL_GetTick>
 8001302:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001304:	e00a      	b.n	800131c <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001306:	f7ff fb87 	bl	8000a18 <HAL_GetTick>
 800130a:	4602      	mov	r2, r0
 800130c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	2b02      	cmp	r3, #2
 8001312:	d903      	bls.n	800131c <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8001314:	2303      	movs	r3, #3
 8001316:	e2c4      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
 8001318:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800131c:	4ba4      	ldr	r3, [pc, #656]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0304 	and.w	r3, r3, #4
 8001324:	2b00      	cmp	r3, #0
 8001326:	d1ee      	bne.n	8001306 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 0310 	and.w	r3, r3, #16
 8001330:	2b00      	cmp	r3, #0
 8001332:	f000 80a9 	beq.w	8001488 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001336:	4b9e      	ldr	r3, [pc, #632]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 8001338:	691b      	ldr	r3, [r3, #16]
 800133a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800133e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001340:	4b9b      	ldr	r3, [pc, #620]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 8001342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001344:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	2b08      	cmp	r3, #8
 800134a:	d007      	beq.n	800135c <HAL_RCC_OscConfig+0x2cc>
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	2b18      	cmp	r3, #24
 8001350:	d13a      	bne.n	80013c8 <HAL_RCC_OscConfig+0x338>
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	f003 0303 	and.w	r3, r3, #3
 8001358:	2b01      	cmp	r3, #1
 800135a:	d135      	bne.n	80013c8 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800135c:	4b94      	ldr	r3, [pc, #592]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001364:	2b00      	cmp	r3, #0
 8001366:	d005      	beq.n	8001374 <HAL_RCC_OscConfig+0x2e4>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	69db      	ldr	r3, [r3, #28]
 800136c:	2b80      	cmp	r3, #128	; 0x80
 800136e:	d001      	beq.n	8001374 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	e296      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001374:	f7ff fb7e 	bl	8000a74 <HAL_GetREVID>
 8001378:	4602      	mov	r2, r0
 800137a:	f241 0303 	movw	r3, #4099	; 0x1003
 800137e:	429a      	cmp	r2, r3
 8001380:	d817      	bhi.n	80013b2 <HAL_RCC_OscConfig+0x322>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6a1b      	ldr	r3, [r3, #32]
 8001386:	2b20      	cmp	r3, #32
 8001388:	d108      	bne.n	800139c <HAL_RCC_OscConfig+0x30c>
 800138a:	4b89      	ldr	r3, [pc, #548]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001392:	4a87      	ldr	r2, [pc, #540]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 8001394:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001398:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800139a:	e075      	b.n	8001488 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800139c:	4b84      	ldr	r3, [pc, #528]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6a1b      	ldr	r3, [r3, #32]
 80013a8:	069b      	lsls	r3, r3, #26
 80013aa:	4981      	ldr	r1, [pc, #516]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 80013ac:	4313      	orrs	r3, r2
 80013ae:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013b0:	e06a      	b.n	8001488 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80013b2:	4b7f      	ldr	r3, [pc, #508]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 80013b4:	68db      	ldr	r3, [r3, #12]
 80013b6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6a1b      	ldr	r3, [r3, #32]
 80013be:	061b      	lsls	r3, r3, #24
 80013c0:	497b      	ldr	r1, [pc, #492]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 80013c2:	4313      	orrs	r3, r2
 80013c4:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013c6:	e05f      	b.n	8001488 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	69db      	ldr	r3, [r3, #28]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d042      	beq.n	8001456 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80013d0:	4b77      	ldr	r3, [pc, #476]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a76      	ldr	r2, [pc, #472]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 80013d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013dc:	f7ff fb1c 	bl	8000a18 <HAL_GetTick>
 80013e0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80013e2:	e008      	b.n	80013f6 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80013e4:	f7ff fb18 	bl	8000a18 <HAL_GetTick>
 80013e8:	4602      	mov	r2, r0
 80013ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	d901      	bls.n	80013f6 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80013f2:	2303      	movs	r3, #3
 80013f4:	e255      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80013f6:	4b6e      	ldr	r3, [pc, #440]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d0f0      	beq.n	80013e4 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001402:	f7ff fb37 	bl	8000a74 <HAL_GetREVID>
 8001406:	4602      	mov	r2, r0
 8001408:	f241 0303 	movw	r3, #4099	; 0x1003
 800140c:	429a      	cmp	r2, r3
 800140e:	d817      	bhi.n	8001440 <HAL_RCC_OscConfig+0x3b0>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6a1b      	ldr	r3, [r3, #32]
 8001414:	2b20      	cmp	r3, #32
 8001416:	d108      	bne.n	800142a <HAL_RCC_OscConfig+0x39a>
 8001418:	4b65      	ldr	r3, [pc, #404]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001420:	4a63      	ldr	r2, [pc, #396]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 8001422:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001426:	6053      	str	r3, [r2, #4]
 8001428:	e02e      	b.n	8001488 <HAL_RCC_OscConfig+0x3f8>
 800142a:	4b61      	ldr	r3, [pc, #388]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6a1b      	ldr	r3, [r3, #32]
 8001436:	069b      	lsls	r3, r3, #26
 8001438:	495d      	ldr	r1, [pc, #372]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 800143a:	4313      	orrs	r3, r2
 800143c:	604b      	str	r3, [r1, #4]
 800143e:	e023      	b.n	8001488 <HAL_RCC_OscConfig+0x3f8>
 8001440:	4b5b      	ldr	r3, [pc, #364]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6a1b      	ldr	r3, [r3, #32]
 800144c:	061b      	lsls	r3, r3, #24
 800144e:	4958      	ldr	r1, [pc, #352]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 8001450:	4313      	orrs	r3, r2
 8001452:	60cb      	str	r3, [r1, #12]
 8001454:	e018      	b.n	8001488 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001456:	4b56      	ldr	r3, [pc, #344]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a55      	ldr	r2, [pc, #340]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 800145c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001460:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001462:	f7ff fad9 	bl	8000a18 <HAL_GetTick>
 8001466:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001468:	e008      	b.n	800147c <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800146a:	f7ff fad5 	bl	8000a18 <HAL_GetTick>
 800146e:	4602      	mov	r2, r0
 8001470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001472:	1ad3      	subs	r3, r2, r3
 8001474:	2b02      	cmp	r3, #2
 8001476:	d901      	bls.n	800147c <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8001478:	2303      	movs	r3, #3
 800147a:	e212      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800147c:	4b4c      	ldr	r3, [pc, #304]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001484:	2b00      	cmp	r3, #0
 8001486:	d1f0      	bne.n	800146a <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0308 	and.w	r3, r3, #8
 8001490:	2b00      	cmp	r3, #0
 8001492:	d036      	beq.n	8001502 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	695b      	ldr	r3, [r3, #20]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d019      	beq.n	80014d0 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800149c:	4b44      	ldr	r3, [pc, #272]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 800149e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014a0:	4a43      	ldr	r2, [pc, #268]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 80014a2:	f043 0301 	orr.w	r3, r3, #1
 80014a6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014a8:	f7ff fab6 	bl	8000a18 <HAL_GetTick>
 80014ac:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80014ae:	e008      	b.n	80014c2 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014b0:	f7ff fab2 	bl	8000a18 <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	d901      	bls.n	80014c2 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	e1ef      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80014c2:	4b3b      	ldr	r3, [pc, #236]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 80014c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014c6:	f003 0302 	and.w	r3, r3, #2
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d0f0      	beq.n	80014b0 <HAL_RCC_OscConfig+0x420>
 80014ce:	e018      	b.n	8001502 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014d0:	4b37      	ldr	r3, [pc, #220]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 80014d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014d4:	4a36      	ldr	r2, [pc, #216]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 80014d6:	f023 0301 	bic.w	r3, r3, #1
 80014da:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014dc:	f7ff fa9c 	bl	8000a18 <HAL_GetTick>
 80014e0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80014e2:	e008      	b.n	80014f6 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014e4:	f7ff fa98 	bl	8000a18 <HAL_GetTick>
 80014e8:	4602      	mov	r2, r0
 80014ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	2b02      	cmp	r3, #2
 80014f0:	d901      	bls.n	80014f6 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 80014f2:	2303      	movs	r3, #3
 80014f4:	e1d5      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80014f6:	4b2e      	ldr	r3, [pc, #184]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 80014f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014fa:	f003 0302 	and.w	r3, r3, #2
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d1f0      	bne.n	80014e4 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f003 0320 	and.w	r3, r3, #32
 800150a:	2b00      	cmp	r3, #0
 800150c:	d036      	beq.n	800157c <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	699b      	ldr	r3, [r3, #24]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d019      	beq.n	800154a <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001516:	4b26      	ldr	r3, [pc, #152]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a25      	ldr	r2, [pc, #148]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 800151c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001520:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001522:	f7ff fa79 	bl	8000a18 <HAL_GetTick>
 8001526:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001528:	e008      	b.n	800153c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800152a:	f7ff fa75 	bl	8000a18 <HAL_GetTick>
 800152e:	4602      	mov	r2, r0
 8001530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001532:	1ad3      	subs	r3, r2, r3
 8001534:	2b02      	cmp	r3, #2
 8001536:	d901      	bls.n	800153c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8001538:	2303      	movs	r3, #3
 800153a:	e1b2      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800153c:	4b1c      	ldr	r3, [pc, #112]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001544:	2b00      	cmp	r3, #0
 8001546:	d0f0      	beq.n	800152a <HAL_RCC_OscConfig+0x49a>
 8001548:	e018      	b.n	800157c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800154a:	4b19      	ldr	r3, [pc, #100]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a18      	ldr	r2, [pc, #96]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 8001550:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001554:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001556:	f7ff fa5f 	bl	8000a18 <HAL_GetTick>
 800155a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800155c:	e008      	b.n	8001570 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800155e:	f7ff fa5b 	bl	8000a18 <HAL_GetTick>
 8001562:	4602      	mov	r2, r0
 8001564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	2b02      	cmp	r3, #2
 800156a:	d901      	bls.n	8001570 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	e198      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001570:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <HAL_RCC_OscConfig+0x520>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001578:	2b00      	cmp	r3, #0
 800157a:	d1f0      	bne.n	800155e <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f003 0304 	and.w	r3, r3, #4
 8001584:	2b00      	cmp	r3, #0
 8001586:	f000 8085 	beq.w	8001694 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800158a:	4b0a      	ldr	r3, [pc, #40]	; (80015b4 <HAL_RCC_OscConfig+0x524>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a09      	ldr	r2, [pc, #36]	; (80015b4 <HAL_RCC_OscConfig+0x524>)
 8001590:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001594:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001596:	f7ff fa3f 	bl	8000a18 <HAL_GetTick>
 800159a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800159c:	e00c      	b.n	80015b8 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800159e:	f7ff fa3b 	bl	8000a18 <HAL_GetTick>
 80015a2:	4602      	mov	r2, r0
 80015a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	2b64      	cmp	r3, #100	; 0x64
 80015aa:	d905      	bls.n	80015b8 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 80015ac:	2303      	movs	r3, #3
 80015ae:	e178      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
 80015b0:	58024400 	.word	0x58024400
 80015b4:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80015b8:	4b96      	ldr	r3, [pc, #600]	; (8001814 <HAL_RCC_OscConfig+0x784>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d0ec      	beq.n	800159e <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d106      	bne.n	80015da <HAL_RCC_OscConfig+0x54a>
 80015cc:	4b92      	ldr	r3, [pc, #584]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80015ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015d0:	4a91      	ldr	r2, [pc, #580]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80015d2:	f043 0301 	orr.w	r3, r3, #1
 80015d6:	6713      	str	r3, [r2, #112]	; 0x70
 80015d8:	e02d      	b.n	8001636 <HAL_RCC_OscConfig+0x5a6>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d10c      	bne.n	80015fc <HAL_RCC_OscConfig+0x56c>
 80015e2:	4b8d      	ldr	r3, [pc, #564]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80015e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015e6:	4a8c      	ldr	r2, [pc, #560]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80015e8:	f023 0301 	bic.w	r3, r3, #1
 80015ec:	6713      	str	r3, [r2, #112]	; 0x70
 80015ee:	4b8a      	ldr	r3, [pc, #552]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80015f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015f2:	4a89      	ldr	r2, [pc, #548]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80015f4:	f023 0304 	bic.w	r3, r3, #4
 80015f8:	6713      	str	r3, [r2, #112]	; 0x70
 80015fa:	e01c      	b.n	8001636 <HAL_RCC_OscConfig+0x5a6>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	2b05      	cmp	r3, #5
 8001602:	d10c      	bne.n	800161e <HAL_RCC_OscConfig+0x58e>
 8001604:	4b84      	ldr	r3, [pc, #528]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 8001606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001608:	4a83      	ldr	r2, [pc, #524]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 800160a:	f043 0304 	orr.w	r3, r3, #4
 800160e:	6713      	str	r3, [r2, #112]	; 0x70
 8001610:	4b81      	ldr	r3, [pc, #516]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 8001612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001614:	4a80      	ldr	r2, [pc, #512]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 8001616:	f043 0301 	orr.w	r3, r3, #1
 800161a:	6713      	str	r3, [r2, #112]	; 0x70
 800161c:	e00b      	b.n	8001636 <HAL_RCC_OscConfig+0x5a6>
 800161e:	4b7e      	ldr	r3, [pc, #504]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 8001620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001622:	4a7d      	ldr	r2, [pc, #500]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 8001624:	f023 0301 	bic.w	r3, r3, #1
 8001628:	6713      	str	r3, [r2, #112]	; 0x70
 800162a:	4b7b      	ldr	r3, [pc, #492]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 800162c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800162e:	4a7a      	ldr	r2, [pc, #488]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 8001630:	f023 0304 	bic.w	r3, r3, #4
 8001634:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d015      	beq.n	800166a <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800163e:	f7ff f9eb 	bl	8000a18 <HAL_GetTick>
 8001642:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001644:	e00a      	b.n	800165c <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001646:	f7ff f9e7 	bl	8000a18 <HAL_GetTick>
 800164a:	4602      	mov	r2, r0
 800164c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	f241 3288 	movw	r2, #5000	; 0x1388
 8001654:	4293      	cmp	r3, r2
 8001656:	d901      	bls.n	800165c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e122      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800165c:	4b6e      	ldr	r3, [pc, #440]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 800165e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001660:	f003 0302 	and.w	r3, r3, #2
 8001664:	2b00      	cmp	r3, #0
 8001666:	d0ee      	beq.n	8001646 <HAL_RCC_OscConfig+0x5b6>
 8001668:	e014      	b.n	8001694 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800166a:	f7ff f9d5 	bl	8000a18 <HAL_GetTick>
 800166e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001670:	e00a      	b.n	8001688 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001672:	f7ff f9d1 	bl	8000a18 <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001680:	4293      	cmp	r3, r2
 8001682:	d901      	bls.n	8001688 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e10c      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001688:	4b63      	ldr	r3, [pc, #396]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 800168a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800168c:	f003 0302 	and.w	r3, r3, #2
 8001690:	2b00      	cmp	r3, #0
 8001692:	d1ee      	bne.n	8001672 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001698:	2b00      	cmp	r3, #0
 800169a:	f000 8101 	beq.w	80018a0 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800169e:	4b5e      	ldr	r3, [pc, #376]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80016a0:	691b      	ldr	r3, [r3, #16]
 80016a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80016a6:	2b18      	cmp	r3, #24
 80016a8:	f000 80bc 	beq.w	8001824 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	f040 8095 	bne.w	80017e0 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016b6:	4b58      	ldr	r3, [pc, #352]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a57      	ldr	r2, [pc, #348]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80016bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80016c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016c2:	f7ff f9a9 	bl	8000a18 <HAL_GetTick>
 80016c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80016c8:	e008      	b.n	80016dc <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016ca:	f7ff f9a5 	bl	8000a18 <HAL_GetTick>
 80016ce:	4602      	mov	r2, r0
 80016d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d901      	bls.n	80016dc <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 80016d8:	2303      	movs	r3, #3
 80016da:	e0e2      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80016dc:	4b4e      	ldr	r3, [pc, #312]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d1f0      	bne.n	80016ca <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016e8:	4b4b      	ldr	r3, [pc, #300]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80016ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80016ec:	4b4b      	ldr	r3, [pc, #300]	; (800181c <HAL_RCC_OscConfig+0x78c>)
 80016ee:	4013      	ands	r3, r2
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80016f8:	0112      	lsls	r2, r2, #4
 80016fa:	430a      	orrs	r2, r1
 80016fc:	4946      	ldr	r1, [pc, #280]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80016fe:	4313      	orrs	r3, r2
 8001700:	628b      	str	r3, [r1, #40]	; 0x28
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001706:	3b01      	subs	r3, #1
 8001708:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001710:	3b01      	subs	r3, #1
 8001712:	025b      	lsls	r3, r3, #9
 8001714:	b29b      	uxth	r3, r3
 8001716:	431a      	orrs	r2, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800171c:	3b01      	subs	r3, #1
 800171e:	041b      	lsls	r3, r3, #16
 8001720:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001724:	431a      	orrs	r2, r3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800172a:	3b01      	subs	r3, #1
 800172c:	061b      	lsls	r3, r3, #24
 800172e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001732:	4939      	ldr	r1, [pc, #228]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 8001734:	4313      	orrs	r3, r2
 8001736:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8001738:	4b37      	ldr	r3, [pc, #220]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 800173a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800173c:	4a36      	ldr	r2, [pc, #216]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 800173e:	f023 0301 	bic.w	r3, r3, #1
 8001742:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001744:	4b34      	ldr	r3, [pc, #208]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 8001746:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001748:	4b35      	ldr	r3, [pc, #212]	; (8001820 <HAL_RCC_OscConfig+0x790>)
 800174a:	4013      	ands	r3, r2
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001750:	00d2      	lsls	r2, r2, #3
 8001752:	4931      	ldr	r1, [pc, #196]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 8001754:	4313      	orrs	r3, r2
 8001756:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001758:	4b2f      	ldr	r3, [pc, #188]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 800175a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800175c:	f023 020c 	bic.w	r2, r3, #12
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001764:	492c      	ldr	r1, [pc, #176]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 8001766:	4313      	orrs	r3, r2
 8001768:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800176a:	4b2b      	ldr	r3, [pc, #172]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 800176c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800176e:	f023 0202 	bic.w	r2, r3, #2
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001776:	4928      	ldr	r1, [pc, #160]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 8001778:	4313      	orrs	r3, r2
 800177a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800177c:	4b26      	ldr	r3, [pc, #152]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 800177e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001780:	4a25      	ldr	r2, [pc, #148]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 8001782:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001786:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001788:	4b23      	ldr	r3, [pc, #140]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 800178a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800178c:	4a22      	ldr	r2, [pc, #136]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 800178e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001792:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001794:	4b20      	ldr	r3, [pc, #128]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 8001796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001798:	4a1f      	ldr	r2, [pc, #124]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 800179a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800179e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80017a0:	4b1d      	ldr	r3, [pc, #116]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80017a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017a4:	4a1c      	ldr	r2, [pc, #112]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80017a6:	f043 0301 	orr.w	r3, r3, #1
 80017aa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017ac:	4b1a      	ldr	r3, [pc, #104]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a19      	ldr	r2, [pc, #100]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80017b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80017b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b8:	f7ff f92e 	bl	8000a18 <HAL_GetTick>
 80017bc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80017be:	e008      	b.n	80017d2 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017c0:	f7ff f92a 	bl	8000a18 <HAL_GetTick>
 80017c4:	4602      	mov	r2, r0
 80017c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d901      	bls.n	80017d2 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	e067      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80017d2:	4b11      	ldr	r3, [pc, #68]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d0f0      	beq.n	80017c0 <HAL_RCC_OscConfig+0x730>
 80017de:	e05f      	b.n	80018a0 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017e0:	4b0d      	ldr	r3, [pc, #52]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a0c      	ldr	r2, [pc, #48]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 80017e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80017ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ec:	f7ff f914 	bl	8000a18 <HAL_GetTick>
 80017f0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80017f2:	e008      	b.n	8001806 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017f4:	f7ff f910 	bl	8000a18 <HAL_GetTick>
 80017f8:	4602      	mov	r2, r0
 80017fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d901      	bls.n	8001806 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8001802:	2303      	movs	r3, #3
 8001804:	e04d      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001806:	4b04      	ldr	r3, [pc, #16]	; (8001818 <HAL_RCC_OscConfig+0x788>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800180e:	2b00      	cmp	r3, #0
 8001810:	d1f0      	bne.n	80017f4 <HAL_RCC_OscConfig+0x764>
 8001812:	e045      	b.n	80018a0 <HAL_RCC_OscConfig+0x810>
 8001814:	58024800 	.word	0x58024800
 8001818:	58024400 	.word	0x58024400
 800181c:	fffffc0c 	.word	0xfffffc0c
 8001820:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001824:	4b21      	ldr	r3, [pc, #132]	; (80018ac <HAL_RCC_OscConfig+0x81c>)
 8001826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001828:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800182a:	4b20      	ldr	r3, [pc, #128]	; (80018ac <HAL_RCC_OscConfig+0x81c>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001834:	2b01      	cmp	r3, #1
 8001836:	d031      	beq.n	800189c <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	f003 0203 	and.w	r2, r3, #3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001842:	429a      	cmp	r2, r3
 8001844:	d12a      	bne.n	800189c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	091b      	lsrs	r3, r3, #4
 800184a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001852:	429a      	cmp	r2, r3
 8001854:	d122      	bne.n	800189c <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001860:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001862:	429a      	cmp	r2, r3
 8001864:	d11a      	bne.n	800189c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	0a5b      	lsrs	r3, r3, #9
 800186a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001872:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001874:	429a      	cmp	r2, r3
 8001876:	d111      	bne.n	800189c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	0c1b      	lsrs	r3, r3, #16
 800187c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001884:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001886:	429a      	cmp	r2, r3
 8001888:	d108      	bne.n	800189c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	0e1b      	lsrs	r3, r3, #24
 800188e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001896:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001898:	429a      	cmp	r2, r3
 800189a:	d001      	beq.n	80018a0 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e000      	b.n	80018a2 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 80018a0:	2300      	movs	r3, #0
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3730      	adds	r7, #48	; 0x30
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	58024400 	.word	0x58024400

080018b0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d101      	bne.n	80018c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e19c      	b.n	8001bfe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018c4:	4b8a      	ldr	r3, [pc, #552]	; (8001af0 <HAL_RCC_ClockConfig+0x240>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 030f 	and.w	r3, r3, #15
 80018cc:	683a      	ldr	r2, [r7, #0]
 80018ce:	429a      	cmp	r2, r3
 80018d0:	d910      	bls.n	80018f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018d2:	4b87      	ldr	r3, [pc, #540]	; (8001af0 <HAL_RCC_ClockConfig+0x240>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f023 020f 	bic.w	r2, r3, #15
 80018da:	4985      	ldr	r1, [pc, #532]	; (8001af0 <HAL_RCC_ClockConfig+0x240>)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	4313      	orrs	r3, r2
 80018e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018e2:	4b83      	ldr	r3, [pc, #524]	; (8001af0 <HAL_RCC_ClockConfig+0x240>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 030f 	and.w	r3, r3, #15
 80018ea:	683a      	ldr	r2, [r7, #0]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d001      	beq.n	80018f4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e184      	b.n	8001bfe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 0304 	and.w	r3, r3, #4
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d010      	beq.n	8001922 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	691a      	ldr	r2, [r3, #16]
 8001904:	4b7b      	ldr	r3, [pc, #492]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800190c:	429a      	cmp	r2, r3
 800190e:	d908      	bls.n	8001922 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001910:	4b78      	ldr	r3, [pc, #480]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	691b      	ldr	r3, [r3, #16]
 800191c:	4975      	ldr	r1, [pc, #468]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 800191e:	4313      	orrs	r3, r2
 8001920:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0308 	and.w	r3, r3, #8
 800192a:	2b00      	cmp	r3, #0
 800192c:	d010      	beq.n	8001950 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	695a      	ldr	r2, [r3, #20]
 8001932:	4b70      	ldr	r3, [pc, #448]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 8001934:	69db      	ldr	r3, [r3, #28]
 8001936:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800193a:	429a      	cmp	r2, r3
 800193c:	d908      	bls.n	8001950 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800193e:	4b6d      	ldr	r3, [pc, #436]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 8001940:	69db      	ldr	r3, [r3, #28]
 8001942:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	695b      	ldr	r3, [r3, #20]
 800194a:	496a      	ldr	r1, [pc, #424]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 800194c:	4313      	orrs	r3, r2
 800194e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 0310 	and.w	r3, r3, #16
 8001958:	2b00      	cmp	r3, #0
 800195a:	d010      	beq.n	800197e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	699a      	ldr	r2, [r3, #24]
 8001960:	4b64      	ldr	r3, [pc, #400]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 8001962:	69db      	ldr	r3, [r3, #28]
 8001964:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001968:	429a      	cmp	r2, r3
 800196a:	d908      	bls.n	800197e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800196c:	4b61      	ldr	r3, [pc, #388]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 800196e:	69db      	ldr	r3, [r3, #28]
 8001970:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	699b      	ldr	r3, [r3, #24]
 8001978:	495e      	ldr	r1, [pc, #376]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 800197a:	4313      	orrs	r3, r2
 800197c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0320 	and.w	r3, r3, #32
 8001986:	2b00      	cmp	r3, #0
 8001988:	d010      	beq.n	80019ac <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	69da      	ldr	r2, [r3, #28]
 800198e:	4b59      	ldr	r3, [pc, #356]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 8001990:	6a1b      	ldr	r3, [r3, #32]
 8001992:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001996:	429a      	cmp	r2, r3
 8001998:	d908      	bls.n	80019ac <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800199a:	4b56      	ldr	r3, [pc, #344]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 800199c:	6a1b      	ldr	r3, [r3, #32]
 800199e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	4953      	ldr	r1, [pc, #332]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 80019a8:	4313      	orrs	r3, r2
 80019aa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d010      	beq.n	80019da <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	68da      	ldr	r2, [r3, #12]
 80019bc:	4b4d      	ldr	r3, [pc, #308]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	f003 030f 	and.w	r3, r3, #15
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d908      	bls.n	80019da <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019c8:	4b4a      	ldr	r3, [pc, #296]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 80019ca:	699b      	ldr	r3, [r3, #24]
 80019cc:	f023 020f 	bic.w	r2, r3, #15
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	4947      	ldr	r1, [pc, #284]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 80019d6:	4313      	orrs	r3, r2
 80019d8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 0301 	and.w	r3, r3, #1
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d055      	beq.n	8001a92 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80019e6:	4b43      	ldr	r3, [pc, #268]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	4940      	ldr	r1, [pc, #256]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 80019f4:	4313      	orrs	r3, r2
 80019f6:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d107      	bne.n	8001a10 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a00:	4b3c      	ldr	r3, [pc, #240]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d121      	bne.n	8001a50 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e0f6      	b.n	8001bfe <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	2b03      	cmp	r3, #3
 8001a16:	d107      	bne.n	8001a28 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a18:	4b36      	ldr	r3, [pc, #216]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d115      	bne.n	8001a50 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e0ea      	b.n	8001bfe <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d107      	bne.n	8001a40 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001a30:	4b30      	ldr	r3, [pc, #192]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d109      	bne.n	8001a50 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e0de      	b.n	8001bfe <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a40:	4b2c      	ldr	r3, [pc, #176]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 0304 	and.w	r3, r3, #4
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d101      	bne.n	8001a50 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e0d6      	b.n	8001bfe <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a50:	4b28      	ldr	r3, [pc, #160]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 8001a52:	691b      	ldr	r3, [r3, #16]
 8001a54:	f023 0207 	bic.w	r2, r3, #7
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	4925      	ldr	r1, [pc, #148]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a62:	f7fe ffd9 	bl	8000a18 <HAL_GetTick>
 8001a66:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a68:	e00a      	b.n	8001a80 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a6a:	f7fe ffd5 	bl	8000a18 <HAL_GetTick>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d901      	bls.n	8001a80 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e0be      	b.n	8001bfe <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a80:	4b1c      	ldr	r3, [pc, #112]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 8001a82:	691b      	ldr	r3, [r3, #16]
 8001a84:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	00db      	lsls	r3, r3, #3
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d1eb      	bne.n	8001a6a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f003 0302 	and.w	r3, r3, #2
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d010      	beq.n	8001ac0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	68da      	ldr	r2, [r3, #12]
 8001aa2:	4b14      	ldr	r3, [pc, #80]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 8001aa4:	699b      	ldr	r3, [r3, #24]
 8001aa6:	f003 030f 	and.w	r3, r3, #15
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d208      	bcs.n	8001ac0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001aae:	4b11      	ldr	r3, [pc, #68]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 8001ab0:	699b      	ldr	r3, [r3, #24]
 8001ab2:	f023 020f 	bic.w	r2, r3, #15
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	68db      	ldr	r3, [r3, #12]
 8001aba:	490e      	ldr	r1, [pc, #56]	; (8001af4 <HAL_RCC_ClockConfig+0x244>)
 8001abc:	4313      	orrs	r3, r2
 8001abe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ac0:	4b0b      	ldr	r3, [pc, #44]	; (8001af0 <HAL_RCC_ClockConfig+0x240>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 030f 	and.w	r3, r3, #15
 8001ac8:	683a      	ldr	r2, [r7, #0]
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d214      	bcs.n	8001af8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ace:	4b08      	ldr	r3, [pc, #32]	; (8001af0 <HAL_RCC_ClockConfig+0x240>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f023 020f 	bic.w	r2, r3, #15
 8001ad6:	4906      	ldr	r1, [pc, #24]	; (8001af0 <HAL_RCC_ClockConfig+0x240>)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ade:	4b04      	ldr	r3, [pc, #16]	; (8001af0 <HAL_RCC_ClockConfig+0x240>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 030f 	and.w	r3, r3, #15
 8001ae6:	683a      	ldr	r2, [r7, #0]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d005      	beq.n	8001af8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e086      	b.n	8001bfe <HAL_RCC_ClockConfig+0x34e>
 8001af0:	52002000 	.word	0x52002000
 8001af4:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0304 	and.w	r3, r3, #4
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d010      	beq.n	8001b26 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	691a      	ldr	r2, [r3, #16]
 8001b08:	4b3f      	ldr	r3, [pc, #252]	; (8001c08 <HAL_RCC_ClockConfig+0x358>)
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d208      	bcs.n	8001b26 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001b14:	4b3c      	ldr	r3, [pc, #240]	; (8001c08 <HAL_RCC_ClockConfig+0x358>)
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	691b      	ldr	r3, [r3, #16]
 8001b20:	4939      	ldr	r1, [pc, #228]	; (8001c08 <HAL_RCC_ClockConfig+0x358>)
 8001b22:	4313      	orrs	r3, r2
 8001b24:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0308 	and.w	r3, r3, #8
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d010      	beq.n	8001b54 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	695a      	ldr	r2, [r3, #20]
 8001b36:	4b34      	ldr	r3, [pc, #208]	; (8001c08 <HAL_RCC_ClockConfig+0x358>)
 8001b38:	69db      	ldr	r3, [r3, #28]
 8001b3a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d208      	bcs.n	8001b54 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001b42:	4b31      	ldr	r3, [pc, #196]	; (8001c08 <HAL_RCC_ClockConfig+0x358>)
 8001b44:	69db      	ldr	r3, [r3, #28]
 8001b46:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	695b      	ldr	r3, [r3, #20]
 8001b4e:	492e      	ldr	r1, [pc, #184]	; (8001c08 <HAL_RCC_ClockConfig+0x358>)
 8001b50:	4313      	orrs	r3, r2
 8001b52:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f003 0310 	and.w	r3, r3, #16
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d010      	beq.n	8001b82 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	699a      	ldr	r2, [r3, #24]
 8001b64:	4b28      	ldr	r3, [pc, #160]	; (8001c08 <HAL_RCC_ClockConfig+0x358>)
 8001b66:	69db      	ldr	r3, [r3, #28]
 8001b68:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d208      	bcs.n	8001b82 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001b70:	4b25      	ldr	r3, [pc, #148]	; (8001c08 <HAL_RCC_ClockConfig+0x358>)
 8001b72:	69db      	ldr	r3, [r3, #28]
 8001b74:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	699b      	ldr	r3, [r3, #24]
 8001b7c:	4922      	ldr	r1, [pc, #136]	; (8001c08 <HAL_RCC_ClockConfig+0x358>)
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0320 	and.w	r3, r3, #32
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d010      	beq.n	8001bb0 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	69da      	ldr	r2, [r3, #28]
 8001b92:	4b1d      	ldr	r3, [pc, #116]	; (8001c08 <HAL_RCC_ClockConfig+0x358>)
 8001b94:	6a1b      	ldr	r3, [r3, #32]
 8001b96:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d208      	bcs.n	8001bb0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001b9e:	4b1a      	ldr	r3, [pc, #104]	; (8001c08 <HAL_RCC_ClockConfig+0x358>)
 8001ba0:	6a1b      	ldr	r3, [r3, #32]
 8001ba2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	4917      	ldr	r1, [pc, #92]	; (8001c08 <HAL_RCC_ClockConfig+0x358>)
 8001bac:	4313      	orrs	r3, r2
 8001bae:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001bb0:	f000 f834 	bl	8001c1c <HAL_RCC_GetSysClockFreq>
 8001bb4:	4601      	mov	r1, r0
 8001bb6:	4b14      	ldr	r3, [pc, #80]	; (8001c08 <HAL_RCC_ClockConfig+0x358>)
 8001bb8:	699b      	ldr	r3, [r3, #24]
 8001bba:	0a1b      	lsrs	r3, r3, #8
 8001bbc:	f003 030f 	and.w	r3, r3, #15
 8001bc0:	4a12      	ldr	r2, [pc, #72]	; (8001c0c <HAL_RCC_ClockConfig+0x35c>)
 8001bc2:	5cd3      	ldrb	r3, [r2, r3]
 8001bc4:	f003 031f 	and.w	r3, r3, #31
 8001bc8:	fa21 f303 	lsr.w	r3, r1, r3
 8001bcc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001bce:	4b0e      	ldr	r3, [pc, #56]	; (8001c08 <HAL_RCC_ClockConfig+0x358>)
 8001bd0:	699b      	ldr	r3, [r3, #24]
 8001bd2:	f003 030f 	and.w	r3, r3, #15
 8001bd6:	4a0d      	ldr	r2, [pc, #52]	; (8001c0c <HAL_RCC_ClockConfig+0x35c>)
 8001bd8:	5cd3      	ldrb	r3, [r2, r3]
 8001bda:	f003 031f 	and.w	r3, r3, #31
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	fa22 f303 	lsr.w	r3, r2, r3
 8001be4:	4a0a      	ldr	r2, [pc, #40]	; (8001c10 <HAL_RCC_ClockConfig+0x360>)
 8001be6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001be8:	4a0a      	ldr	r2, [pc, #40]	; (8001c14 <HAL_RCC_ClockConfig+0x364>)
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8001bee:	4b0a      	ldr	r3, [pc, #40]	; (8001c18 <HAL_RCC_ClockConfig+0x368>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7fe fec6 	bl	8000984 <HAL_InitTick>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3718      	adds	r7, #24
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	58024400 	.word	0x58024400
 8001c0c:	08008958 	.word	0x08008958
 8001c10:	24000004 	.word	0x24000004
 8001c14:	24000000 	.word	0x24000000
 8001c18:	24000008 	.word	0x24000008

08001c1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b089      	sub	sp, #36	; 0x24
 8001c20:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c22:	4baf      	ldr	r3, [pc, #700]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001c24:	691b      	ldr	r3, [r3, #16]
 8001c26:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c2a:	2b18      	cmp	r3, #24
 8001c2c:	f200 814e 	bhi.w	8001ecc <HAL_RCC_GetSysClockFreq+0x2b0>
 8001c30:	a201      	add	r2, pc, #4	; (adr r2, 8001c38 <HAL_RCC_GetSysClockFreq+0x1c>)
 8001c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c36:	bf00      	nop
 8001c38:	08001c9d 	.word	0x08001c9d
 8001c3c:	08001ecd 	.word	0x08001ecd
 8001c40:	08001ecd 	.word	0x08001ecd
 8001c44:	08001ecd 	.word	0x08001ecd
 8001c48:	08001ecd 	.word	0x08001ecd
 8001c4c:	08001ecd 	.word	0x08001ecd
 8001c50:	08001ecd 	.word	0x08001ecd
 8001c54:	08001ecd 	.word	0x08001ecd
 8001c58:	08001cc3 	.word	0x08001cc3
 8001c5c:	08001ecd 	.word	0x08001ecd
 8001c60:	08001ecd 	.word	0x08001ecd
 8001c64:	08001ecd 	.word	0x08001ecd
 8001c68:	08001ecd 	.word	0x08001ecd
 8001c6c:	08001ecd 	.word	0x08001ecd
 8001c70:	08001ecd 	.word	0x08001ecd
 8001c74:	08001ecd 	.word	0x08001ecd
 8001c78:	08001cc9 	.word	0x08001cc9
 8001c7c:	08001ecd 	.word	0x08001ecd
 8001c80:	08001ecd 	.word	0x08001ecd
 8001c84:	08001ecd 	.word	0x08001ecd
 8001c88:	08001ecd 	.word	0x08001ecd
 8001c8c:	08001ecd 	.word	0x08001ecd
 8001c90:	08001ecd 	.word	0x08001ecd
 8001c94:	08001ecd 	.word	0x08001ecd
 8001c98:	08001ccf 	.word	0x08001ccf
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001c9c:	4b90      	ldr	r3, [pc, #576]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0320 	and.w	r3, r3, #32
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d009      	beq.n	8001cbc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001ca8:	4b8d      	ldr	r3, [pc, #564]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	08db      	lsrs	r3, r3, #3
 8001cae:	f003 0303 	and.w	r3, r3, #3
 8001cb2:	4a8c      	ldr	r2, [pc, #560]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8001cb4:	fa22 f303 	lsr.w	r3, r2, r3
 8001cb8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8001cba:	e10a      	b.n	8001ed2 <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001cbc:	4b89      	ldr	r3, [pc, #548]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8001cbe:	61bb      	str	r3, [r7, #24]
    break;
 8001cc0:	e107      	b.n	8001ed2 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8001cc2:	4b89      	ldr	r3, [pc, #548]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8001cc4:	61bb      	str	r3, [r7, #24]
    break;
 8001cc6:	e104      	b.n	8001ed2 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8001cc8:	4b88      	ldr	r3, [pc, #544]	; (8001eec <HAL_RCC_GetSysClockFreq+0x2d0>)
 8001cca:	61bb      	str	r3, [r7, #24]
    break;
 8001ccc:	e101      	b.n	8001ed2 <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001cce:	4b84      	ldr	r3, [pc, #528]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cd2:	f003 0303 	and.w	r3, r3, #3
 8001cd6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001cd8:	4b81      	ldr	r3, [pc, #516]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cdc:	091b      	lsrs	r3, r3, #4
 8001cde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ce2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001ce4:	4b7e      	ldr	r3, [pc, #504]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ce8:	f003 0301 	and.w	r3, r3, #1
 8001cec:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001cee:	4b7c      	ldr	r3, [pc, #496]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cf2:	08db      	lsrs	r3, r3, #3
 8001cf4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001cf8:	68fa      	ldr	r2, [r7, #12]
 8001cfa:	fb02 f303 	mul.w	r3, r2, r3
 8001cfe:	ee07 3a90 	vmov	s15, r3
 8001d02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d06:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	f000 80da 	beq.w	8001ec6 <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d05a      	beq.n	8001dce <HAL_RCC_GetSysClockFreq+0x1b2>
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d302      	bcc.n	8001d22 <HAL_RCC_GetSysClockFreq+0x106>
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d078      	beq.n	8001e12 <HAL_RCC_GetSysClockFreq+0x1f6>
 8001d20:	e099      	b.n	8001e56 <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001d22:	4b6f      	ldr	r3, [pc, #444]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0320 	and.w	r3, r3, #32
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d02d      	beq.n	8001d8a <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001d2e:	4b6c      	ldr	r3, [pc, #432]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	08db      	lsrs	r3, r3, #3
 8001d34:	f003 0303 	and.w	r3, r3, #3
 8001d38:	4a6a      	ldr	r2, [pc, #424]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8001d3a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d3e:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	ee07 3a90 	vmov	s15, r3
 8001d46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	ee07 3a90 	vmov	s15, r3
 8001d50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001d58:	4b61      	ldr	r3, [pc, #388]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d60:	ee07 3a90 	vmov	s15, r3
 8001d64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001d68:	ed97 6a02 	vldr	s12, [r7, #8]
 8001d6c:	eddf 5a60 	vldr	s11, [pc, #384]	; 8001ef0 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001d70:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001d74:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001d78:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001d7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001d80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d84:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8001d88:	e087      	b.n	8001e9a <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	ee07 3a90 	vmov	s15, r3
 8001d90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d94:	eddf 6a57 	vldr	s13, [pc, #348]	; 8001ef4 <HAL_RCC_GetSysClockFreq+0x2d8>
 8001d98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001d9c:	4b50      	ldr	r3, [pc, #320]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001da4:	ee07 3a90 	vmov	s15, r3
 8001da8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001dac:	ed97 6a02 	vldr	s12, [r7, #8]
 8001db0:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8001ef0 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001db4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001db8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001dbc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001dc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001dc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dc8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001dcc:	e065      	b.n	8001e9a <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	ee07 3a90 	vmov	s15, r3
 8001dd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dd8:	eddf 6a47 	vldr	s13, [pc, #284]	; 8001ef8 <HAL_RCC_GetSysClockFreq+0x2dc>
 8001ddc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001de0:	4b3f      	ldr	r3, [pc, #252]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001de8:	ee07 3a90 	vmov	s15, r3
 8001dec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001df0:	ed97 6a02 	vldr	s12, [r7, #8]
 8001df4:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8001ef0 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001df8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001dfc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e00:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e0c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001e10:	e043      	b.n	8001e9a <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	ee07 3a90 	vmov	s15, r3
 8001e18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e1c:	eddf 6a37 	vldr	s13, [pc, #220]	; 8001efc <HAL_RCC_GetSysClockFreq+0x2e0>
 8001e20:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e24:	4b2e      	ldr	r3, [pc, #184]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e2c:	ee07 3a90 	vmov	s15, r3
 8001e30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e34:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e38:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8001ef0 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001e3c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e40:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e44:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e48:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e50:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001e54:	e021      	b.n	8001e9a <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	ee07 3a90 	vmov	s15, r3
 8001e5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e60:	eddf 6a25 	vldr	s13, [pc, #148]	; 8001ef8 <HAL_RCC_GetSysClockFreq+0x2dc>
 8001e64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e68:	4b1d      	ldr	r3, [pc, #116]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e70:	ee07 3a90 	vmov	s15, r3
 8001e74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e78:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e7c:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8001ef0 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001e80:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e84:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e88:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e94:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001e98:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8001e9a:	4b11      	ldr	r3, [pc, #68]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9e:	0a5b      	lsrs	r3, r3, #9
 8001ea0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ea4:	3301      	adds	r3, #1
 8001ea6:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	ee07 3a90 	vmov	s15, r3
 8001eae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001eb2:	edd7 6a07 	vldr	s13, [r7, #28]
 8001eb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001eba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ebe:	ee17 3a90 	vmov	r3, s15
 8001ec2:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8001ec4:	e005      	b.n	8001ed2 <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	61bb      	str	r3, [r7, #24]
    break;
 8001eca:	e002      	b.n	8001ed2 <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8001ecc:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8001ece:	61bb      	str	r3, [r7, #24]
    break;
 8001ed0:	bf00      	nop
  }

  return sysclockfreq;
 8001ed2:	69bb      	ldr	r3, [r7, #24]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3724      	adds	r7, #36	; 0x24
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	58024400 	.word	0x58024400
 8001ee4:	03d09000 	.word	0x03d09000
 8001ee8:	003d0900 	.word	0x003d0900
 8001eec:	017d7840 	.word	0x017d7840
 8001ef0:	46000000 	.word	0x46000000
 8001ef4:	4c742400 	.word	0x4c742400
 8001ef8:	4a742400 	.word	0x4a742400
 8001efc:	4bbebc20 	.word	0x4bbebc20

08001f00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8001f06:	f7ff fe89 	bl	8001c1c <HAL_RCC_GetSysClockFreq>
 8001f0a:	4601      	mov	r1, r0
 8001f0c:	4b10      	ldr	r3, [pc, #64]	; (8001f50 <HAL_RCC_GetHCLKFreq+0x50>)
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	0a1b      	lsrs	r3, r3, #8
 8001f12:	f003 030f 	and.w	r3, r3, #15
 8001f16:	4a0f      	ldr	r2, [pc, #60]	; (8001f54 <HAL_RCC_GetHCLKFreq+0x54>)
 8001f18:	5cd3      	ldrb	r3, [r2, r3]
 8001f1a:	f003 031f 	and.w	r3, r3, #31
 8001f1e:	fa21 f303 	lsr.w	r3, r1, r3
 8001f22:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f24:	4b0a      	ldr	r3, [pc, #40]	; (8001f50 <HAL_RCC_GetHCLKFreq+0x50>)
 8001f26:	699b      	ldr	r3, [r3, #24]
 8001f28:	f003 030f 	and.w	r3, r3, #15
 8001f2c:	4a09      	ldr	r2, [pc, #36]	; (8001f54 <HAL_RCC_GetHCLKFreq+0x54>)
 8001f2e:	5cd3      	ldrb	r3, [r2, r3]
 8001f30:	f003 031f 	and.w	r3, r3, #31
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	fa22 f303 	lsr.w	r3, r2, r3
 8001f3a:	4a07      	ldr	r2, [pc, #28]	; (8001f58 <HAL_RCC_GetHCLKFreq+0x58>)
 8001f3c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001f3e:	4a07      	ldr	r2, [pc, #28]	; (8001f5c <HAL_RCC_GetHCLKFreq+0x5c>)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <HAL_RCC_GetHCLKFreq+0x58>)
 8001f46:	681b      	ldr	r3, [r3, #0]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3708      	adds	r7, #8
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	58024400 	.word	0x58024400
 8001f54:	08008958 	.word	0x08008958
 8001f58:	24000004 	.word	0x24000004
 8001f5c:	24000000 	.word	0x24000000

08001f60 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b086      	sub	sp, #24
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f68:	2300      	movs	r3, #0
 8001f6a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d03d      	beq.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001f80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001f84:	d013      	beq.n	8001fae <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8001f86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001f8a:	d802      	bhi.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d007      	beq.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001f90:	e01f      	b.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8001f92:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001f96:	d013      	beq.n	8001fc0 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8001f98:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8001f9c:	d01c      	beq.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8001f9e:	e018      	b.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001fa0:	4baf      	ldr	r3, [pc, #700]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8001fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa4:	4aae      	ldr	r2, [pc, #696]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8001fa6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001faa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8001fac:	e015      	b.n	8001fda <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	3304      	adds	r3, #4
 8001fb2:	2102      	movs	r1, #2
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f001 fd33 	bl	8003a20 <RCCEx_PLL2_Config>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8001fbe:	e00c      	b.n	8001fda <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3324      	adds	r3, #36	; 0x24
 8001fc4:	2102      	movs	r1, #2
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f001 fddc 	bl	8003b84 <RCCEx_PLL3_Config>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8001fd0:	e003      	b.n	8001fda <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	75fb      	strb	r3, [r7, #23]
      break;
 8001fd6:	e000      	b.n	8001fda <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8001fd8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001fda:	7dfb      	ldrb	r3, [r7, #23]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d109      	bne.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8001fe0:	4b9f      	ldr	r3, [pc, #636]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8001fe2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fe4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001fec:	499c      	ldr	r1, [pc, #624]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	650b      	str	r3, [r1, #80]	; 0x50
 8001ff2:	e001      	b.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001ff4:	7dfb      	ldrb	r3, [r7, #23]
 8001ff6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002000:	2b00      	cmp	r3, #0
 8002002:	d03d      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002008:	2b04      	cmp	r3, #4
 800200a:	d826      	bhi.n	800205a <HAL_RCCEx_PeriphCLKConfig+0xfa>
 800200c:	a201      	add	r2, pc, #4	; (adr r2, 8002014 <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 800200e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002012:	bf00      	nop
 8002014:	08002029 	.word	0x08002029
 8002018:	08002037 	.word	0x08002037
 800201c:	08002049 	.word	0x08002049
 8002020:	08002061 	.word	0x08002061
 8002024:	08002061 	.word	0x08002061
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002028:	4b8d      	ldr	r3, [pc, #564]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800202a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800202c:	4a8c      	ldr	r2, [pc, #560]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800202e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002032:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002034:	e015      	b.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	3304      	adds	r3, #4
 800203a:	2100      	movs	r1, #0
 800203c:	4618      	mov	r0, r3
 800203e:	f001 fcef 	bl	8003a20 <RCCEx_PLL2_Config>
 8002042:	4603      	mov	r3, r0
 8002044:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002046:	e00c      	b.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	3324      	adds	r3, #36	; 0x24
 800204c:	2100      	movs	r1, #0
 800204e:	4618      	mov	r0, r3
 8002050:	f001 fd98 	bl	8003b84 <RCCEx_PLL3_Config>
 8002054:	4603      	mov	r3, r0
 8002056:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002058:	e003      	b.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	75fb      	strb	r3, [r7, #23]
      break;
 800205e:	e000      	b.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 8002060:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002062:	7dfb      	ldrb	r3, [r7, #23]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d109      	bne.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002068:	4b7d      	ldr	r3, [pc, #500]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800206a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800206c:	f023 0207 	bic.w	r2, r3, #7
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002074:	497a      	ldr	r1, [pc, #488]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002076:	4313      	orrs	r3, r2
 8002078:	650b      	str	r3, [r1, #80]	; 0x50
 800207a:	e001      	b.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800207c:	7dfb      	ldrb	r3, [r7, #23]
 800207e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002088:	2b00      	cmp	r3, #0
 800208a:	d03e      	beq.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002090:	2b80      	cmp	r3, #128	; 0x80
 8002092:	d01c      	beq.n	80020ce <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8002094:	2b80      	cmp	r3, #128	; 0x80
 8002096:	d804      	bhi.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x142>
 8002098:	2b00      	cmp	r3, #0
 800209a:	d008      	beq.n	80020ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800209c:	2b40      	cmp	r3, #64	; 0x40
 800209e:	d00d      	beq.n	80020bc <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80020a0:	e01e      	b.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x180>
 80020a2:	2bc0      	cmp	r3, #192	; 0xc0
 80020a4:	d01f      	beq.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 80020a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020aa:	d01e      	beq.n	80020ea <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80020ac:	e018      	b.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80020ae:	4b6c      	ldr	r3, [pc, #432]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80020b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b2:	4a6b      	ldr	r2, [pc, #428]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80020b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020b8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80020ba:	e017      	b.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	3304      	adds	r3, #4
 80020c0:	2100      	movs	r1, #0
 80020c2:	4618      	mov	r0, r3
 80020c4:	f001 fcac 	bl	8003a20 <RCCEx_PLL2_Config>
 80020c8:	4603      	mov	r3, r0
 80020ca:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80020cc:	e00e      	b.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	3324      	adds	r3, #36	; 0x24
 80020d2:	2100      	movs	r1, #0
 80020d4:	4618      	mov	r0, r3
 80020d6:	f001 fd55 	bl	8003b84 <RCCEx_PLL3_Config>
 80020da:	4603      	mov	r3, r0
 80020dc:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80020de:	e005      	b.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	75fb      	strb	r3, [r7, #23]
      break;
 80020e4:	e002      	b.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 80020e6:	bf00      	nop
 80020e8:	e000      	b.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 80020ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 80020ec:	7dfb      	ldrb	r3, [r7, #23]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d109      	bne.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80020f2:	4b5b      	ldr	r3, [pc, #364]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80020f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020f6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020fe:	4958      	ldr	r1, [pc, #352]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002100:	4313      	orrs	r3, r2
 8002102:	650b      	str	r3, [r1, #80]	; 0x50
 8002104:	e001      	b.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002106:	7dfb      	ldrb	r3, [r7, #23]
 8002108:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002112:	2b00      	cmp	r3, #0
 8002114:	d044      	beq.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800211c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002120:	d01f      	beq.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8002122:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002126:	d805      	bhi.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8002128:	2b00      	cmp	r3, #0
 800212a:	d00a      	beq.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800212c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002130:	d00e      	beq.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 8002132:	e01f      	b.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x214>
 8002134:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002138:	d01f      	beq.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x21a>
 800213a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800213e:	d01e      	beq.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8002140:	e018      	b.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002142:	4b47      	ldr	r3, [pc, #284]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002146:	4a46      	ldr	r2, [pc, #280]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002148:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800214c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800214e:	e017      	b.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	3304      	adds	r3, #4
 8002154:	2100      	movs	r1, #0
 8002156:	4618      	mov	r0, r3
 8002158:	f001 fc62 	bl	8003a20 <RCCEx_PLL2_Config>
 800215c:	4603      	mov	r3, r0
 800215e:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8002160:	e00e      	b.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	3324      	adds	r3, #36	; 0x24
 8002166:	2100      	movs	r1, #0
 8002168:	4618      	mov	r0, r3
 800216a:	f001 fd0b 	bl	8003b84 <RCCEx_PLL3_Config>
 800216e:	4603      	mov	r3, r0
 8002170:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002172:	e005      	b.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	75fb      	strb	r3, [r7, #23]
      break;
 8002178:	e002      	b.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 800217a:	bf00      	nop
 800217c:	e000      	b.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 800217e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002180:	7dfb      	ldrb	r3, [r7, #23]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d10a      	bne.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002186:	4b36      	ldr	r3, [pc, #216]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800218a:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002194:	4932      	ldr	r1, [pc, #200]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002196:	4313      	orrs	r3, r2
 8002198:	658b      	str	r3, [r1, #88]	; 0x58
 800219a:	e001      	b.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800219c:	7dfb      	ldrb	r3, [r7, #23]
 800219e:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d044      	beq.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80021b2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80021b6:	d01f      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80021b8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80021bc:	d805      	bhi.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d00a      	beq.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0x278>
 80021c2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021c6:	d00e      	beq.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80021c8:	e01f      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 80021ca:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80021ce:	d01f      	beq.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80021d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80021d4:	d01e      	beq.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80021d6:	e018      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80021d8:	4b21      	ldr	r3, [pc, #132]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80021da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021dc:	4a20      	ldr	r2, [pc, #128]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80021de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021e2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80021e4:	e017      	b.n	8002216 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	3304      	adds	r3, #4
 80021ea:	2100      	movs	r1, #0
 80021ec:	4618      	mov	r0, r3
 80021ee:	f001 fc17 	bl	8003a20 <RCCEx_PLL2_Config>
 80021f2:	4603      	mov	r3, r0
 80021f4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80021f6:	e00e      	b.n	8002216 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	3324      	adds	r3, #36	; 0x24
 80021fc:	2100      	movs	r1, #0
 80021fe:	4618      	mov	r0, r3
 8002200:	f001 fcc0 	bl	8003b84 <RCCEx_PLL3_Config>
 8002204:	4603      	mov	r3, r0
 8002206:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002208:	e005      	b.n	8002216 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	75fb      	strb	r3, [r7, #23]
      break;
 800220e:	e002      	b.n	8002216 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8002210:	bf00      	nop
 8002212:	e000      	b.n	8002216 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8002214:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002216:	7dfb      	ldrb	r3, [r7, #23]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d10a      	bne.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800221c:	4b10      	ldr	r3, [pc, #64]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800221e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002220:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800222a:	490d      	ldr	r1, [pc, #52]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800222c:	4313      	orrs	r3, r2
 800222e:	658b      	str	r3, [r1, #88]	; 0x58
 8002230:	e001      	b.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002232:	7dfb      	ldrb	r3, [r7, #23]
 8002234:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d035      	beq.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002246:	2b10      	cmp	r3, #16
 8002248:	d00c      	beq.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x304>
 800224a:	2b10      	cmp	r3, #16
 800224c:	d802      	bhi.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 800224e:	2b00      	cmp	r3, #0
 8002250:	d01b      	beq.n	800228a <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8002252:	e017      	b.n	8002284 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8002254:	2b20      	cmp	r3, #32
 8002256:	d00c      	beq.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x312>
 8002258:	2b30      	cmp	r3, #48	; 0x30
 800225a:	d018      	beq.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x32e>
 800225c:	e012      	b.n	8002284 <HAL_RCCEx_PeriphCLKConfig+0x324>
 800225e:	bf00      	nop
 8002260:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002264:	4baf      	ldr	r3, [pc, #700]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002268:	4aae      	ldr	r2, [pc, #696]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800226a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800226e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8002270:	e00e      	b.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	3304      	adds	r3, #4
 8002276:	2102      	movs	r1, #2
 8002278:	4618      	mov	r0, r3
 800227a:	f001 fbd1 	bl	8003a20 <RCCEx_PLL2_Config>
 800227e:	4603      	mov	r3, r0
 8002280:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8002282:	e005      	b.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	75fb      	strb	r3, [r7, #23]
      break;
 8002288:	e002      	b.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 800228a:	bf00      	nop
 800228c:	e000      	b.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 800228e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002290:	7dfb      	ldrb	r3, [r7, #23]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d109      	bne.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002296:	4ba3      	ldr	r3, [pc, #652]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002298:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800229a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022a2:	49a0      	ldr	r1, [pc, #640]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80022a4:	4313      	orrs	r3, r2
 80022a6:	64cb      	str	r3, [r1, #76]	; 0x4c
 80022a8:	e001      	b.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022aa:	7dfb      	ldrb	r3, [r7, #23]
 80022ac:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d042      	beq.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022c2:	d01f      	beq.n	8002304 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 80022c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022c8:	d805      	bhi.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d00a      	beq.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x384>
 80022ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022d2:	d00e      	beq.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x392>
 80022d4:	e01f      	b.n	8002316 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 80022d6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80022da:	d01f      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80022dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80022e0:	d01e      	beq.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80022e2:	e018      	b.n	8002316 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80022e4:	4b8f      	ldr	r3, [pc, #572]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80022e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e8:	4a8e      	ldr	r2, [pc, #568]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80022ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022ee:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80022f0:	e017      	b.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	3304      	adds	r3, #4
 80022f6:	2100      	movs	r1, #0
 80022f8:	4618      	mov	r0, r3
 80022fa:	f001 fb91 	bl	8003a20 <RCCEx_PLL2_Config>
 80022fe:	4603      	mov	r3, r0
 8002300:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002302:	e00e      	b.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	3324      	adds	r3, #36	; 0x24
 8002308:	2100      	movs	r1, #0
 800230a:	4618      	mov	r0, r3
 800230c:	f001 fc3a 	bl	8003b84 <RCCEx_PLL3_Config>
 8002310:	4603      	mov	r3, r0
 8002312:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002314:	e005      	b.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	75fb      	strb	r3, [r7, #23]
      break;
 800231a:	e002      	b.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 800231c:	bf00      	nop
 800231e:	e000      	b.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8002320:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002322:	7dfb      	ldrb	r3, [r7, #23]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d109      	bne.n	800233c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002328:	4b7e      	ldr	r3, [pc, #504]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800232a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800232c:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002334:	497b      	ldr	r1, [pc, #492]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002336:	4313      	orrs	r3, r2
 8002338:	650b      	str	r3, [r1, #80]	; 0x50
 800233a:	e001      	b.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800233c:	7dfb      	ldrb	r3, [r7, #23]
 800233e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d042      	beq.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002350:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002354:	d01b      	beq.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002356:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800235a:	d805      	bhi.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800235c:	2b00      	cmp	r3, #0
 800235e:	d022      	beq.n	80023a6 <HAL_RCCEx_PeriphCLKConfig+0x446>
 8002360:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002364:	d00a      	beq.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002366:	e01b      	b.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x440>
 8002368:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800236c:	d01d      	beq.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0x44a>
 800236e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002372:	d01c      	beq.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8002374:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002378:	d01b      	beq.n	80023b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
 800237a:	e011      	b.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	3304      	adds	r3, #4
 8002380:	2101      	movs	r1, #1
 8002382:	4618      	mov	r0, r3
 8002384:	f001 fb4c 	bl	8003a20 <RCCEx_PLL2_Config>
 8002388:	4603      	mov	r3, r0
 800238a:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800238c:	e012      	b.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	3324      	adds	r3, #36	; 0x24
 8002392:	2101      	movs	r1, #1
 8002394:	4618      	mov	r0, r3
 8002396:	f001 fbf5 	bl	8003b84 <RCCEx_PLL3_Config>
 800239a:	4603      	mov	r3, r0
 800239c:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800239e:	e009      	b.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	75fb      	strb	r3, [r7, #23]
      break;
 80023a4:	e006      	b.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80023a6:	bf00      	nop
 80023a8:	e004      	b.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80023aa:	bf00      	nop
 80023ac:	e002      	b.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80023ae:	bf00      	nop
 80023b0:	e000      	b.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80023b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80023b4:	7dfb      	ldrb	r3, [r7, #23]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d109      	bne.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80023ba:	4b5a      	ldr	r3, [pc, #360]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80023bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023be:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023c6:	4957      	ldr	r1, [pc, #348]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80023c8:	4313      	orrs	r3, r2
 80023ca:	650b      	str	r3, [r1, #80]	; 0x50
 80023cc:	e001      	b.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023ce:	7dfb      	ldrb	r3, [r7, #23]
 80023d0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d044      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80023e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80023e8:	d01b      	beq.n	8002422 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80023ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80023ee:	d805      	bhi.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x49c>
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d022      	beq.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80023f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80023f8:	d00a      	beq.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80023fa:	e01b      	b.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 80023fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002400:	d01d      	beq.n	800243e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002402:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002406:	d01c      	beq.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 8002408:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800240c:	d01b      	beq.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800240e:	e011      	b.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	3304      	adds	r3, #4
 8002414:	2101      	movs	r1, #1
 8002416:	4618      	mov	r0, r3
 8002418:	f001 fb02 	bl	8003a20 <RCCEx_PLL2_Config>
 800241c:	4603      	mov	r3, r0
 800241e:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002420:	e012      	b.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	3324      	adds	r3, #36	; 0x24
 8002426:	2101      	movs	r1, #1
 8002428:	4618      	mov	r0, r3
 800242a:	f001 fbab 	bl	8003b84 <RCCEx_PLL3_Config>
 800242e:	4603      	mov	r3, r0
 8002430:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002432:	e009      	b.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	75fb      	strb	r3, [r7, #23]
      break;
 8002438:	e006      	b.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800243a:	bf00      	nop
 800243c:	e004      	b.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800243e:	bf00      	nop
 8002440:	e002      	b.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8002442:	bf00      	nop
 8002444:	e000      	b.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8002446:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002448:	7dfb      	ldrb	r3, [r7, #23]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d10a      	bne.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800244e:	4b35      	ldr	r3, [pc, #212]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002450:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002452:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800245c:	4931      	ldr	r1, [pc, #196]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800245e:	4313      	orrs	r3, r2
 8002460:	658b      	str	r3, [r1, #88]	; 0x58
 8002462:	e001      	b.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002464:	7dfb      	ldrb	r3, [r7, #23]
 8002466:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d02d      	beq.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002478:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800247c:	d005      	beq.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800247e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002482:	d009      	beq.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x538>
 8002484:	2b00      	cmp	r3, #0
 8002486:	d013      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8002488:	e00f      	b.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800248a:	4b26      	ldr	r3, [pc, #152]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800248c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800248e:	4a25      	ldr	r2, [pc, #148]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002490:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002494:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002496:	e00c      	b.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3304      	adds	r3, #4
 800249c:	2101      	movs	r1, #1
 800249e:	4618      	mov	r0, r3
 80024a0:	f001 fabe 	bl	8003a20 <RCCEx_PLL2_Config>
 80024a4:	4603      	mov	r3, r0
 80024a6:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80024a8:	e003      	b.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	75fb      	strb	r3, [r7, #23]
      break;
 80024ae:	e000      	b.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 80024b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80024b2:	7dfb      	ldrb	r3, [r7, #23]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d109      	bne.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80024b8:	4b1a      	ldr	r3, [pc, #104]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80024ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024bc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80024c4:	4917      	ldr	r1, [pc, #92]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80024c6:	4313      	orrs	r3, r2
 80024c8:	650b      	str	r3, [r1, #80]	; 0x50
 80024ca:	e001      	b.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024cc:	7dfb      	ldrb	r3, [r7, #23]
 80024ce:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d035      	beq.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e0:	2b03      	cmp	r3, #3
 80024e2:	d81b      	bhi.n	800251c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80024e4:	a201      	add	r2, pc, #4	; (adr r2, 80024ec <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 80024e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ea:	bf00      	nop
 80024ec:	08002529 	.word	0x08002529
 80024f0:	080024fd 	.word	0x080024fd
 80024f4:	0800250b 	.word	0x0800250b
 80024f8:	08002529 	.word	0x08002529
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80024fc:	4b09      	ldr	r3, [pc, #36]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80024fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002500:	4a08      	ldr	r2, [pc, #32]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002502:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002506:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002508:	e00f      	b.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	3304      	adds	r3, #4
 800250e:	2102      	movs	r1, #2
 8002510:	4618      	mov	r0, r3
 8002512:	f001 fa85 	bl	8003a20 <RCCEx_PLL2_Config>
 8002516:	4603      	mov	r3, r0
 8002518:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800251a:	e006      	b.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	75fb      	strb	r3, [r7, #23]
      break;
 8002520:	e003      	b.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8002522:	bf00      	nop
 8002524:	58024400 	.word	0x58024400
      break;
 8002528:	bf00      	nop
    }

    if(ret == HAL_OK)
 800252a:	7dfb      	ldrb	r3, [r7, #23]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d109      	bne.n	8002544 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002530:	4bba      	ldr	r3, [pc, #744]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002534:	f023 0203 	bic.w	r2, r3, #3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800253c:	49b7      	ldr	r1, [pc, #732]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800253e:	4313      	orrs	r3, r2
 8002540:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002542:	e001      	b.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002544:	7dfb      	ldrb	r3, [r7, #23]
 8002546:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002550:	2b00      	cmp	r3, #0
 8002552:	f000 8086 	beq.w	8002662 <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002556:	4bb2      	ldr	r3, [pc, #712]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4ab1      	ldr	r2, [pc, #708]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 800255c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002560:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002562:	f7fe fa59 	bl	8000a18 <HAL_GetTick>
 8002566:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002568:	e009      	b.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800256a:	f7fe fa55 	bl	8000a18 <HAL_GetTick>
 800256e:	4602      	mov	r2, r0
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	2b64      	cmp	r3, #100	; 0x64
 8002576:	d902      	bls.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	75fb      	strb	r3, [r7, #23]
        break;
 800257c:	e005      	b.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800257e:	4ba8      	ldr	r3, [pc, #672]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002586:	2b00      	cmp	r3, #0
 8002588:	d0ef      	beq.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 800258a:	7dfb      	ldrb	r3, [r7, #23]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d166      	bne.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002590:	4ba2      	ldr	r3, [pc, #648]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002592:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800259a:	4053      	eors	r3, r2
 800259c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d013      	beq.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025a4:	4b9d      	ldr	r3, [pc, #628]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80025a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025ac:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80025ae:	4b9b      	ldr	r3, [pc, #620]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80025b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025b2:	4a9a      	ldr	r2, [pc, #616]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80025b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025b8:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80025ba:	4b98      	ldr	r3, [pc, #608]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80025bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025be:	4a97      	ldr	r2, [pc, #604]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80025c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025c4:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80025c6:	4a95      	ldr	r2, [pc, #596]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80025d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025d6:	d115      	bne.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d8:	f7fe fa1e 	bl	8000a18 <HAL_GetTick>
 80025dc:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80025de:	e00b      	b.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025e0:	f7fe fa1a 	bl	8000a18 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d902      	bls.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	75fb      	strb	r3, [r7, #23]
            break;
 80025f6:	e005      	b.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80025f8:	4b88      	ldr	r3, [pc, #544]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80025fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025fc:	f003 0302 	and.w	r3, r3, #2
 8002600:	2b00      	cmp	r3, #0
 8002602:	d0ed      	beq.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 8002604:	7dfb      	ldrb	r3, [r7, #23]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d126      	bne.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002610:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002614:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002618:	d10d      	bne.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800261a:	4b80      	ldr	r3, [pc, #512]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002628:	0919      	lsrs	r1, r3, #4
 800262a:	4b7e      	ldr	r3, [pc, #504]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 800262c:	400b      	ands	r3, r1
 800262e:	497b      	ldr	r1, [pc, #492]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002630:	4313      	orrs	r3, r2
 8002632:	610b      	str	r3, [r1, #16]
 8002634:	e005      	b.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 8002636:	4b79      	ldr	r3, [pc, #484]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	4a78      	ldr	r2, [pc, #480]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800263c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002640:	6113      	str	r3, [r2, #16]
 8002642:	4b76      	ldr	r3, [pc, #472]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002644:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800264c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002650:	4972      	ldr	r1, [pc, #456]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002652:	4313      	orrs	r3, r2
 8002654:	670b      	str	r3, [r1, #112]	; 0x70
 8002656:	e004      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002658:	7dfb      	ldrb	r3, [r7, #23]
 800265a:	75bb      	strb	r3, [r7, #22]
 800265c:	e001      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800265e:	7dfb      	ldrb	r3, [r7, #23]
 8002660:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0301 	and.w	r3, r3, #1
 800266a:	2b00      	cmp	r3, #0
 800266c:	d07d      	beq.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002672:	2b28      	cmp	r3, #40	; 0x28
 8002674:	d866      	bhi.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8002676:	a201      	add	r2, pc, #4	; (adr r2, 800267c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8002678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800267c:	0800274b 	.word	0x0800274b
 8002680:	08002745 	.word	0x08002745
 8002684:	08002745 	.word	0x08002745
 8002688:	08002745 	.word	0x08002745
 800268c:	08002745 	.word	0x08002745
 8002690:	08002745 	.word	0x08002745
 8002694:	08002745 	.word	0x08002745
 8002698:	08002745 	.word	0x08002745
 800269c:	08002721 	.word	0x08002721
 80026a0:	08002745 	.word	0x08002745
 80026a4:	08002745 	.word	0x08002745
 80026a8:	08002745 	.word	0x08002745
 80026ac:	08002745 	.word	0x08002745
 80026b0:	08002745 	.word	0x08002745
 80026b4:	08002745 	.word	0x08002745
 80026b8:	08002745 	.word	0x08002745
 80026bc:	08002733 	.word	0x08002733
 80026c0:	08002745 	.word	0x08002745
 80026c4:	08002745 	.word	0x08002745
 80026c8:	08002745 	.word	0x08002745
 80026cc:	08002745 	.word	0x08002745
 80026d0:	08002745 	.word	0x08002745
 80026d4:	08002745 	.word	0x08002745
 80026d8:	08002745 	.word	0x08002745
 80026dc:	0800274b 	.word	0x0800274b
 80026e0:	08002745 	.word	0x08002745
 80026e4:	08002745 	.word	0x08002745
 80026e8:	08002745 	.word	0x08002745
 80026ec:	08002745 	.word	0x08002745
 80026f0:	08002745 	.word	0x08002745
 80026f4:	08002745 	.word	0x08002745
 80026f8:	08002745 	.word	0x08002745
 80026fc:	0800274b 	.word	0x0800274b
 8002700:	08002745 	.word	0x08002745
 8002704:	08002745 	.word	0x08002745
 8002708:	08002745 	.word	0x08002745
 800270c:	08002745 	.word	0x08002745
 8002710:	08002745 	.word	0x08002745
 8002714:	08002745 	.word	0x08002745
 8002718:	08002745 	.word	0x08002745
 800271c:	0800274b 	.word	0x0800274b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	3304      	adds	r3, #4
 8002724:	2101      	movs	r1, #1
 8002726:	4618      	mov	r0, r3
 8002728:	f001 f97a 	bl	8003a20 <RCCEx_PLL2_Config>
 800272c:	4603      	mov	r3, r0
 800272e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002730:	e00c      	b.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	3324      	adds	r3, #36	; 0x24
 8002736:	2101      	movs	r1, #1
 8002738:	4618      	mov	r0, r3
 800273a:	f001 fa23 	bl	8003b84 <RCCEx_PLL3_Config>
 800273e:	4603      	mov	r3, r0
 8002740:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002742:	e003      	b.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	75fb      	strb	r3, [r7, #23]
      break;
 8002748:	e000      	b.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 800274a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800274c:	7dfb      	ldrb	r3, [r7, #23]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d109      	bne.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002752:	4b32      	ldr	r3, [pc, #200]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002756:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800275e:	492f      	ldr	r1, [pc, #188]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002760:	4313      	orrs	r3, r2
 8002762:	654b      	str	r3, [r1, #84]	; 0x54
 8002764:	e001      	b.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002766:	7dfb      	ldrb	r3, [r7, #23]
 8002768:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	2b00      	cmp	r3, #0
 8002774:	d037      	beq.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800277a:	2b05      	cmp	r3, #5
 800277c:	d820      	bhi.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x860>
 800277e:	a201      	add	r2, pc, #4	; (adr r2, 8002784 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8002780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002784:	080027c7 	.word	0x080027c7
 8002788:	0800279d 	.word	0x0800279d
 800278c:	080027af 	.word	0x080027af
 8002790:	080027c7 	.word	0x080027c7
 8002794:	080027c7 	.word	0x080027c7
 8002798:	080027c7 	.word	0x080027c7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	3304      	adds	r3, #4
 80027a0:	2101      	movs	r1, #1
 80027a2:	4618      	mov	r0, r3
 80027a4:	f001 f93c 	bl	8003a20 <RCCEx_PLL2_Config>
 80027a8:	4603      	mov	r3, r0
 80027aa:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80027ac:	e00c      	b.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	3324      	adds	r3, #36	; 0x24
 80027b2:	2101      	movs	r1, #1
 80027b4:	4618      	mov	r0, r3
 80027b6:	f001 f9e5 	bl	8003b84 <RCCEx_PLL3_Config>
 80027ba:	4603      	mov	r3, r0
 80027bc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80027be:	e003      	b.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	75fb      	strb	r3, [r7, #23]
      break;
 80027c4:	e000      	b.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 80027c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80027c8:	7dfb      	ldrb	r3, [r7, #23]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d109      	bne.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80027ce:	4b13      	ldr	r3, [pc, #76]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80027d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027d2:	f023 0207 	bic.w	r2, r3, #7
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027da:	4910      	ldr	r1, [pc, #64]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	654b      	str	r3, [r1, #84]	; 0x54
 80027e0:	e001      	b.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027e2:	7dfb      	ldrb	r3, [r7, #23]
 80027e4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0304 	and.w	r3, r3, #4
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d040      	beq.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027f8:	2b05      	cmp	r3, #5
 80027fa:	d827      	bhi.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 80027fc:	a201      	add	r2, pc, #4	; (adr r2, 8002804 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 80027fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002802:	bf00      	nop
 8002804:	08002853 	.word	0x08002853
 8002808:	08002829 	.word	0x08002829
 800280c:	0800283b 	.word	0x0800283b
 8002810:	08002853 	.word	0x08002853
 8002814:	08002853 	.word	0x08002853
 8002818:	08002853 	.word	0x08002853
 800281c:	58024400 	.word	0x58024400
 8002820:	58024800 	.word	0x58024800
 8002824:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	3304      	adds	r3, #4
 800282c:	2101      	movs	r1, #1
 800282e:	4618      	mov	r0, r3
 8002830:	f001 f8f6 	bl	8003a20 <RCCEx_PLL2_Config>
 8002834:	4603      	mov	r3, r0
 8002836:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8002838:	e00c      	b.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	3324      	adds	r3, #36	; 0x24
 800283e:	2101      	movs	r1, #1
 8002840:	4618      	mov	r0, r3
 8002842:	f001 f99f 	bl	8003b84 <RCCEx_PLL3_Config>
 8002846:	4603      	mov	r3, r0
 8002848:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800284a:	e003      	b.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	75fb      	strb	r3, [r7, #23]
      break;
 8002850:	e000      	b.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 8002852:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002854:	7dfb      	ldrb	r3, [r7, #23]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d10a      	bne.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800285a:	4bb2      	ldr	r3, [pc, #712]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800285c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800285e:	f023 0207 	bic.w	r2, r3, #7
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002868:	49ae      	ldr	r1, [pc, #696]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800286a:	4313      	orrs	r3, r2
 800286c:	658b      	str	r3, [r1, #88]	; 0x58
 800286e:	e001      	b.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002870:	7dfb      	ldrb	r3, [r7, #23]
 8002872:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0320 	and.w	r3, r3, #32
 800287c:	2b00      	cmp	r3, #0
 800287e:	d044      	beq.n	800290a <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002886:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800288a:	d01b      	beq.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x964>
 800288c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002890:	d805      	bhi.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x93e>
 8002892:	2b00      	cmp	r3, #0
 8002894:	d022      	beq.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x97c>
 8002896:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800289a:	d00a      	beq.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x952>
 800289c:	e01b      	b.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x976>
 800289e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028a2:	d01d      	beq.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x980>
 80028a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028a8:	d01c      	beq.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x984>
 80028aa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80028ae:	d01b      	beq.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x988>
 80028b0:	e011      	b.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	3304      	adds	r3, #4
 80028b6:	2100      	movs	r1, #0
 80028b8:	4618      	mov	r0, r3
 80028ba:	f001 f8b1 	bl	8003a20 <RCCEx_PLL2_Config>
 80028be:	4603      	mov	r3, r0
 80028c0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80028c2:	e012      	b.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	3324      	adds	r3, #36	; 0x24
 80028c8:	2102      	movs	r1, #2
 80028ca:	4618      	mov	r0, r3
 80028cc:	f001 f95a 	bl	8003b84 <RCCEx_PLL3_Config>
 80028d0:	4603      	mov	r3, r0
 80028d2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80028d4:	e009      	b.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	75fb      	strb	r3, [r7, #23]
      break;
 80028da:	e006      	b.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80028dc:	bf00      	nop
 80028de:	e004      	b.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80028e0:	bf00      	nop
 80028e2:	e002      	b.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80028e4:	bf00      	nop
 80028e6:	e000      	b.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80028e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80028ea:	7dfb      	ldrb	r3, [r7, #23]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d10a      	bne.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80028f0:	4b8c      	ldr	r3, [pc, #560]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80028f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028f4:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80028fe:	4989      	ldr	r1, [pc, #548]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002900:	4313      	orrs	r3, r2
 8002902:	654b      	str	r3, [r1, #84]	; 0x54
 8002904:	e001      	b.n	800290a <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002906:	7dfb      	ldrb	r3, [r7, #23]
 8002908:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002912:	2b00      	cmp	r3, #0
 8002914:	d044      	beq.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800291c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002920:	d01b      	beq.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 8002922:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002926:	d805      	bhi.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 8002928:	2b00      	cmp	r3, #0
 800292a:	d022      	beq.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 800292c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002930:	d00a      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8002932:	e01b      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 8002934:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002938:	d01d      	beq.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 800293a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800293e:	d01c      	beq.n	800297a <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8002940:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002944:	d01b      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 8002946:	e011      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	3304      	adds	r3, #4
 800294c:	2100      	movs	r1, #0
 800294e:	4618      	mov	r0, r3
 8002950:	f001 f866 	bl	8003a20 <RCCEx_PLL2_Config>
 8002954:	4603      	mov	r3, r0
 8002956:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8002958:	e012      	b.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	3324      	adds	r3, #36	; 0x24
 800295e:	2102      	movs	r1, #2
 8002960:	4618      	mov	r0, r3
 8002962:	f001 f90f 	bl	8003b84 <RCCEx_PLL3_Config>
 8002966:	4603      	mov	r3, r0
 8002968:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800296a:	e009      	b.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	75fb      	strb	r3, [r7, #23]
      break;
 8002970:	e006      	b.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8002972:	bf00      	nop
 8002974:	e004      	b.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8002976:	bf00      	nop
 8002978:	e002      	b.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 800297a:	bf00      	nop
 800297c:	e000      	b.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 800297e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002980:	7dfb      	ldrb	r3, [r7, #23]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d10a      	bne.n	800299c <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002986:	4b67      	ldr	r3, [pc, #412]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002988:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800298a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002994:	4963      	ldr	r1, [pc, #396]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002996:	4313      	orrs	r3, r2
 8002998:	658b      	str	r3, [r1, #88]	; 0x58
 800299a:	e001      	b.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800299c:	7dfb      	ldrb	r3, [r7, #23]
 800299e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d044      	beq.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80029b2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029b6:	d01b      	beq.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0xa90>
 80029b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029bc:	d805      	bhi.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d022      	beq.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80029c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029c6:	d00a      	beq.n	80029de <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80029c8:	e01b      	b.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 80029ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029ce:	d01d      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0xaac>
 80029d0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80029d4:	d01c      	beq.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0xab0>
 80029d6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80029da:	d01b      	beq.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 80029dc:	e011      	b.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	3304      	adds	r3, #4
 80029e2:	2100      	movs	r1, #0
 80029e4:	4618      	mov	r0, r3
 80029e6:	f001 f81b 	bl	8003a20 <RCCEx_PLL2_Config>
 80029ea:	4603      	mov	r3, r0
 80029ec:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80029ee:	e012      	b.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3324      	adds	r3, #36	; 0x24
 80029f4:	2102      	movs	r1, #2
 80029f6:	4618      	mov	r0, r3
 80029f8:	f001 f8c4 	bl	8003b84 <RCCEx_PLL3_Config>
 80029fc:	4603      	mov	r3, r0
 80029fe:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8002a00:	e009      	b.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	75fb      	strb	r3, [r7, #23]
      break;
 8002a06:	e006      	b.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8002a08:	bf00      	nop
 8002a0a:	e004      	b.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8002a0c:	bf00      	nop
 8002a0e:	e002      	b.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8002a10:	bf00      	nop
 8002a12:	e000      	b.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8002a14:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a16:	7dfb      	ldrb	r3, [r7, #23]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d10a      	bne.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8002a1c:	4b41      	ldr	r3, [pc, #260]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a20:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002a2a:	493e      	ldr	r1, [pc, #248]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	658b      	str	r3, [r1, #88]	; 0x58
 8002a30:	e001      	b.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a32:	7dfb      	ldrb	r3, [r7, #23]
 8002a34:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0308 	and.w	r3, r3, #8
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d01a      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a4c:	d10a      	bne.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0xb04>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	3324      	adds	r3, #36	; 0x24
 8002a52:	2102      	movs	r1, #2
 8002a54:	4618      	mov	r0, r3
 8002a56:	f001 f895 	bl	8003b84 <RCCEx_PLL3_Config>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0xb04>
        {
          status = HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8002a64:	4b2f      	ldr	r3, [pc, #188]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002a66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a68:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a72:	492c      	ldr	r1, [pc, #176]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002a74:	4313      	orrs	r3, r2
 8002a76:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0310 	and.w	r3, r3, #16
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d01a      	beq.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a8e:	d10a      	bne.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0xb46>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	3324      	adds	r3, #36	; 0x24
 8002a94:	2102      	movs	r1, #2
 8002a96:	4618      	mov	r0, r3
 8002a98:	f001 f874 	bl	8003b84 <RCCEx_PLL3_Config>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0xb46>
      {
        status = HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002aa6:	4b1f      	ldr	r3, [pc, #124]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002aa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aaa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ab4:	491b      	ldr	r1, [pc, #108]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d032      	beq.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002acc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ad0:	d00d      	beq.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 8002ad2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ad6:	d016      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0xba6>
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d111      	bne.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0xba0>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	3304      	adds	r3, #4
 8002ae0:	2100      	movs	r1, #0
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f000 ff9c 	bl	8003a20 <RCCEx_PLL2_Config>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8002aec:	e00c      	b.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0xba8>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	3324      	adds	r3, #36	; 0x24
 8002af2:	2102      	movs	r1, #2
 8002af4:	4618      	mov	r0, r3
 8002af6:	f001 f845 	bl	8003b84 <RCCEx_PLL3_Config>
 8002afa:	4603      	mov	r3, r0
 8002afc:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8002afe:	e003      	b.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	75fb      	strb	r3, [r7, #23]
      break;
 8002b04:	e000      	b.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      break;
 8002b06:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b08:	7dfb      	ldrb	r3, [r7, #23]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d10c      	bne.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0xbc8>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b0e:	4b05      	ldr	r3, [pc, #20]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002b10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b12:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002b1c:	4901      	ldr	r1, [pc, #4]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	658b      	str	r3, [r1, #88]	; 0x58
 8002b22:	e003      	b.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 8002b24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b28:	7dfb      	ldrb	r3, [r7, #23]
 8002b2a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d02f      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0xc38>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b3e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002b42:	d00c      	beq.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8002b44:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002b48:	d015      	beq.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0xc16>
 8002b4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b4e:	d10f      	bne.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b50:	4b79      	ldr	r3, [pc, #484]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b54:	4a78      	ldr	r2, [pc, #480]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002b56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b5a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8002b5c:	e00c      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0xc18>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	3324      	adds	r3, #36	; 0x24
 8002b62:	2101      	movs	r1, #1
 8002b64:	4618      	mov	r0, r3
 8002b66:	f001 f80d 	bl	8003b84 <RCCEx_PLL3_Config>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8002b6e:	e003      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	75fb      	strb	r3, [r7, #23]
      break;
 8002b74:	e000      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      break;
 8002b76:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b78:	7dfb      	ldrb	r3, [r7, #23]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d10a      	bne.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b7e:	4b6e      	ldr	r3, [pc, #440]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b82:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b8c:	496a      	ldr	r1, [pc, #424]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	654b      	str	r3, [r1, #84]	; 0x54
 8002b92:	e001      	b.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0xc38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b94:	7dfb      	ldrb	r3, [r7, #23]
 8002b96:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d029      	beq.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0xc98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d003      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8002bac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bb0:	d007      	beq.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0xc62>
 8002bb2:	e00f      	b.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0xc74>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002bb4:	4b60      	ldr	r3, [pc, #384]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb8:	4a5f      	ldr	r2, [pc, #380]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002bba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bbe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8002bc0:	e00b      	b.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	3304      	adds	r3, #4
 8002bc6:	2102      	movs	r1, #2
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f000 ff29 	bl	8003a20 <RCCEx_PLL2_Config>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8002bd2:	e002      	b.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    default:
      ret = HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	75fb      	strb	r3, [r7, #23]
      break;
 8002bd8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bda:	7dfb      	ldrb	r3, [r7, #23]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d109      	bne.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0xc94>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8002be0:	4b55      	ldr	r3, [pc, #340]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002be2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002be4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bec:	4952      	ldr	r1, [pc, #328]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002bf2:	e001      	b.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0xc98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bf4:	7dfb      	ldrb	r3, [r7, #23]
 8002bf6:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d00a      	beq.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	3324      	adds	r3, #36	; 0x24
 8002c08:	2102      	movs	r1, #2
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f000 ffba 	bl	8003b84 <RCCEx_PLL3_Config>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d001      	beq.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      status=HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d02f      	beq.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0xd26>
  {

    switch(PeriphClkInit->RngClockSelection)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c2e:	d00c      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8002c30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c34:	d802      	bhi.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d011      	beq.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 8002c3a:	e00d      	b.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
 8002c3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c40:	d00f      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0xd02>
 8002c42:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002c46:	d00e      	beq.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0xd06>
 8002c48:	e006      	b.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c4a:	4b3b      	ldr	r3, [pc, #236]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c4e:	4a3a      	ldr	r2, [pc, #232]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002c50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c54:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8002c56:	e007      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	75fb      	strb	r3, [r7, #23]
      break;
 8002c5c:	e004      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8002c5e:	bf00      	nop
 8002c60:	e002      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8002c62:	bf00      	nop
 8002c64:	e000      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8002c66:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c68:	7dfb      	ldrb	r3, [r7, #23]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d109      	bne.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0xd22>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002c6e:	4b32      	ldr	r3, [pc, #200]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c72:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c7a:	492f      	ldr	r1, [pc, #188]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	654b      	str	r3, [r1, #84]	; 0x54
 8002c80:	e001      	b.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0xd26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c82:	7dfb      	ldrb	r3, [r7, #23]
 8002c84:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d008      	beq.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002c92:	4b29      	ldr	r3, [pc, #164]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002c94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c96:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c9e:	4926      	ldr	r1, [pc, #152]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d009      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8002cb0:	4b21      	ldr	r3, [pc, #132]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002cb2:	691b      	ldr	r3, [r3, #16]
 8002cb4:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002cbe:	491e      	ldr	r1, [pc, #120]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d008      	beq.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0xd82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002cd0:	4b19      	ldr	r3, [pc, #100]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002cd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cd4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002cdc:	4916      	ldr	r1, [pc, #88]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00d      	beq.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002cee:	4b12      	ldr	r3, [pc, #72]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002cf0:	691b      	ldr	r3, [r3, #16]
 8002cf2:	4a11      	ldr	r2, [pc, #68]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002cf4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002cf8:	6113      	str	r3, [r2, #16]
 8002cfa:	4b0f      	ldr	r3, [pc, #60]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002cfc:	691a      	ldr	r2, [r3, #16]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8002d04:	490c      	ldr	r1, [pc, #48]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002d06:	4313      	orrs	r3, r2
 8002d08:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	da08      	bge.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0xdc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8002d12:	4b09      	ldr	r3, [pc, #36]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002d14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d16:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d1e:	4906      	ldr	r1, [pc, #24]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002d20:	4313      	orrs	r3, r2
 8002d22:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8002d24:	7dbb      	ldrb	r3, [r7, #22]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d101      	bne.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0xdce>
  {
    return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	e000      	b.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  }
  return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3718      	adds	r7, #24
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	58024400 	.word	0x58024400

08002d3c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b090      	sub	sp, #64	; 0x40
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d4a:	d150      	bne.n	8002dee <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8002d4c:	4ba1      	ldr	r3, [pc, #644]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8002d4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d50:	f003 0307 	and.w	r3, r3, #7
 8002d54:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8002d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d58:	2b04      	cmp	r3, #4
 8002d5a:	d844      	bhi.n	8002de6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 8002d5c:	a201      	add	r2, pc, #4	; (adr r2, 8002d64 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 8002d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d62:	bf00      	nop
 8002d64:	08002d79 	.word	0x08002d79
 8002d68:	08002d89 	.word	0x08002d89
 8002d6c:	08002d99 	.word	0x08002d99
 8002d70:	08002de1 	.word	0x08002de1
 8002d74:	08002da9 	.word	0x08002da9
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8002d78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f000 fd03 	bl	8003788 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8002d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d84:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002d86:	e241      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002d88:	f107 0318 	add.w	r3, r7, #24
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f000 fa63 	bl	8003258 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002d96:	e239      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002d98:	f107 030c 	add.w	r3, r7, #12
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f000 fba7 	bl	80034f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002da6:	e231      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8002da8:	4b8a      	ldr	r3, [pc, #552]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8002daa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002db0:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8002db2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d102      	bne.n	8002dbe <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8002db8:	4b87      	ldr	r3, [pc, #540]	; (8002fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8002dba:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8002dbc:	e226      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8002dbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dc0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002dc4:	d102      	bne.n	8002dcc <HAL_RCCEx_GetPeriphCLKFreq+0x90>
            frequency = CSI_VALUE;
 8002dc6:	4b85      	ldr	r3, [pc, #532]	; (8002fdc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8002dc8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002dca:	e21f      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8002dcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002dd2:	d102      	bne.n	8002dda <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
            frequency = HSE_VALUE;
 8002dd4:	4b82      	ldr	r3, [pc, #520]	; (8002fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8002dd6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002dd8:	e218      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002dde:	e215      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8002de0:	4b80      	ldr	r3, [pc, #512]	; (8002fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8002de2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002de4:	e212      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      default :
        {
          frequency = 0;
 8002de6:	2300      	movs	r3, #0
 8002de8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002dea:	bf00      	nop
 8002dec:	e20e      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002df4:	d14f      	bne.n	8002e96 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8002df6:	4b77      	ldr	r3, [pc, #476]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8002df8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dfa:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8002dfe:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8002e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e02:	2b80      	cmp	r3, #128	; 0x80
 8002e04:	d01c      	beq.n	8002e40 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8002e06:	2b80      	cmp	r3, #128	; 0x80
 8002e08:	d804      	bhi.n	8002e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d008      	beq.n	8002e20 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 8002e0e:	2b40      	cmp	r3, #64	; 0x40
 8002e10:	d00e      	beq.n	8002e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8002e12:	e03c      	b.n	8002e8e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 8002e14:	2bc0      	cmp	r3, #192	; 0xc0
 8002e16:	d037      	beq.n	8002e88 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 8002e18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e1c:	d018      	beq.n	8002e50 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
 8002e1e:	e036      	b.n	8002e8e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
      {
      case 0: /* PLL1 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8002e20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e24:	4618      	mov	r0, r3
 8002e26:	f000 fcaf 	bl	8003788 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8002e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e2c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002e2e:	e1ed      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002e30:	f107 0318 	add.w	r3, r7, #24
 8002e34:	4618      	mov	r0, r3
 8002e36:	f000 fa0f 	bl	8003258 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002e3e:	e1e5      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002e40:	f107 030c 	add.w	r3, r7, #12
 8002e44:	4618      	mov	r0, r3
 8002e46:	f000 fb53 	bl	80034f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002e4e:	e1dd      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8002e50:	4b60      	ldr	r3, [pc, #384]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8002e52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e54:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e58:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8002e5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d102      	bne.n	8002e66 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8002e60:	4b5d      	ldr	r3, [pc, #372]	; (8002fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8002e62:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8002e64:	e1d2      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8002e66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e68:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e6c:	d102      	bne.n	8002e74 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
            frequency = CSI_VALUE;
 8002e6e:	4b5b      	ldr	r3, [pc, #364]	; (8002fdc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8002e70:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002e72:	e1cb      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8002e74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e7a:	d102      	bne.n	8002e82 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
            frequency = HSE_VALUE;
 8002e7c:	4b58      	ldr	r3, [pc, #352]	; (8002fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8002e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002e80:	e1c4      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 8002e82:	2300      	movs	r3, #0
 8002e84:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002e86:	e1c1      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8002e88:	4b56      	ldr	r3, [pc, #344]	; (8002fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8002e8a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002e8c:	e1be      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      default :
        {
          frequency = 0;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002e92:	bf00      	nop
 8002e94:	e1ba      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e9c:	d153      	bne.n	8002f46 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8002e9e:	4b4d      	ldr	r3, [pc, #308]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8002ea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ea2:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8002ea6:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8002ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eaa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eae:	d01f      	beq.n	8002ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
 8002eb0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eb4:	d805      	bhi.n	8002ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00a      	beq.n	8002ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 8002eba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002ebe:	d00f      	beq.n	8002ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8002ec0:	e03d      	b.n	8002f3e <HAL_RCCEx_GetPeriphCLKFreq+0x202>
 8002ec2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002ec6:	d037      	beq.n	8002f38 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 8002ec8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ecc:	d018      	beq.n	8002f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
 8002ece:	e036      	b.n	8002f3e <HAL_RCCEx_GetPeriphCLKFreq+0x202>
      {
      case 0: /* PLL1 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8002ed0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f000 fc57 	bl	8003788 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8002eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002edc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002ede:	e195      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_D3CCIPR_SAI4ASEL_0: /* PLLI2 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002ee0:	f107 0318 	add.w	r3, r7, #24
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f000 f9b7 	bl	8003258 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002eee:	e18d      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4ASEL_1: /* PLLI3 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002ef0:	f107 030c 	add.w	r3, r7, #12
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f000 fafb 	bl	80034f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002efe:	e185      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4ASEL_2: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8002f00:	4b34      	ldr	r3, [pc, #208]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8002f02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f04:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002f08:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8002f0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d102      	bne.n	8002f16 <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8002f10:	4b31      	ldr	r3, [pc, #196]	; (8002fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8002f12:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8002f14:	e17a      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8002f16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f18:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f1c:	d102      	bne.n	8002f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
            frequency = CSI_VALUE;
 8002f1e:	4b2f      	ldr	r3, [pc, #188]	; (8002fdc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8002f20:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002f22:	e173      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8002f24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f2a:	d102      	bne.n	8002f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
            frequency = HSE_VALUE;
 8002f2c:	4b2c      	ldr	r3, [pc, #176]	; (8002fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8002f2e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002f30:	e16c      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 8002f32:	2300      	movs	r3, #0
 8002f34:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002f36:	e169      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_D3CCIPR_SAI4ASEL_0 | RCC_D3CCIPR_SAI4ASEL_1 ): /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8002f38:	4b2a      	ldr	r3, [pc, #168]	; (8002fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8002f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002f3c:	e166      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002f42:	bf00      	nop
 8002f44:	e162      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f4c:	d15d      	bne.n	800300a <HAL_RCCEx_GetPeriphCLKFreq+0x2ce>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8002f4e:	4b21      	ldr	r3, [pc, #132]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8002f50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f52:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8002f56:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8002f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f5a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002f5e:	d01f      	beq.n	8002fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8002f60:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002f64:	d805      	bhi.n	8002f72 <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d00a      	beq.n	8002f80 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 8002f6a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f6e:	d00f      	beq.n	8002f90 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8002f70:	e047      	b.n	8003002 <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
 8002f72:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002f76:	d041      	beq.n	8002ffc <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
 8002f78:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f7c:	d018      	beq.n	8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 8002f7e:	e040      	b.n	8003002 <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
      {
      case 0: /* PLL1 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8002f80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f84:	4618      	mov	r0, r3
 8002f86:	f000 fbff 	bl	8003788 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8002f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f8c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002f8e:	e13d      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_D3CCIPR_SAI4BSEL_0: /* PLLI2 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002f90:	f107 0318 	add.w	r3, r7, #24
 8002f94:	4618      	mov	r0, r3
 8002f96:	f000 f95f 	bl	8003258 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002f9e:	e135      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4BSEL_1: /* PLLI3 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002fa0:	f107 030c 	add.w	r3, r7, #12
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f000 faa3 	bl	80034f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002fae:	e12d      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4BSEL_2: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8002fb0:	4b08      	ldr	r3, [pc, #32]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8002fb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fb4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002fb8:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8002fba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d102      	bne.n	8002fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8002fc0:	4b05      	ldr	r3, [pc, #20]	; (8002fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8002fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8002fc4:	e122      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8002fc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fc8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002fcc:	d10c      	bne.n	8002fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
            frequency = CSI_VALUE;
 8002fce:	4b03      	ldr	r3, [pc, #12]	; (8002fdc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8002fd0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002fd2:	e11b      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8002fd4:	58024400 	.word	0x58024400
 8002fd8:	03d09000 	.word	0x03d09000
 8002fdc:	003d0900 	.word	0x003d0900
 8002fe0:	017d7840 	.word	0x017d7840
 8002fe4:	00bb8000 	.word	0x00bb8000
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8002fe8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002fee:	d102      	bne.n	8002ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
            frequency = HSE_VALUE;
 8002ff0:	4b89      	ldr	r3, [pc, #548]	; (8003218 <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 8002ff2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002ff4:	e10a      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8002ffa:	e107      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_D3CCIPR_SAI4BSEL_0 | RCC_D3CCIPR_SAI4BSEL_1 ): /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8002ffc:	4b87      	ldr	r3, [pc, #540]	; (800321c <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>)
 8002ffe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8003000:	e104      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 8003002:	2300      	movs	r3, #0
 8003004:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8003006:	bf00      	nop
 8003008:	e100      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003010:	d153      	bne.n	80030ba <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8003012:	4b83      	ldr	r3, [pc, #524]	; (8003220 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 8003014:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003016:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800301a:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800301c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800301e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003022:	d01f      	beq.n	8003064 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8003024:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003028:	d805      	bhi.n	8003036 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00a      	beq.n	8003044 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 800302e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003032:	d00f      	beq.n	8003054 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8003034:	e03d      	b.n	80030b2 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 8003036:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800303a:	d037      	beq.n	80030ac <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 800303c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003040:	d018      	beq.n	8003074 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8003042:	e036      	b.n	80030b2 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003044:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003048:	4618      	mov	r0, r3
 800304a:	f000 fb9d 	bl	8003788 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800304e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003050:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8003052:	e0db      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003054:	f107 0318 	add.w	r3, r7, #24
 8003058:	4618      	mov	r0, r3
 800305a:	f000 f8fd 	bl	8003258 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800305e:	69bb      	ldr	r3, [r7, #24]
 8003060:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8003062:	e0d3      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003064:	f107 030c 	add.w	r3, r7, #12
 8003068:	4618      	mov	r0, r3
 800306a:	f000 fa41 	bl	80034f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8003072:	e0cb      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for I2S */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8003074:	4b6a      	ldr	r3, [pc, #424]	; (8003220 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 8003076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003078:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800307c:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 800307e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003080:	2b00      	cmp	r3, #0
 8003082:	d102      	bne.n	800308a <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8003084:	4b67      	ldr	r3, [pc, #412]	; (8003224 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8003086:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8003088:	e0c0      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800308a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800308c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003090:	d102      	bne.n	8003098 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            frequency = CSI_VALUE;
 8003092:	4b65      	ldr	r3, [pc, #404]	; (8003228 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8003094:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8003096:	e0b9      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8003098:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800309a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800309e:	d102      	bne.n	80030a6 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
            frequency = HSE_VALUE;
 80030a0:	4b5d      	ldr	r3, [pc, #372]	; (8003218 <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 80030a2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80030a4:	e0b2      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 80030a6:	2300      	movs	r3, #0
 80030a8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80030aa:	e0af      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80030ac:	4b5b      	ldr	r3, [pc, #364]	; (800321c <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>)
 80030ae:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80030b0:	e0ac      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      default :
        {
          frequency = 0;
 80030b2:	2300      	movs	r3, #0
 80030b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80030b6:	bf00      	nop
 80030b8:	e0a8      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80030c0:	d13d      	bne.n	800313e <HAL_RCCEx_GetPeriphCLKFreq+0x402>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 80030c2:	4b57      	ldr	r3, [pc, #348]	; (8003220 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 80030c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030c6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80030ca:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80030cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030d2:	d00c      	beq.n	80030ee <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 80030d4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80030d8:	d011      	beq.n	80030fe <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d12b      	bne.n	8003136 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80030de:	f107 0318 	add.w	r3, r7, #24
 80030e2:	4618      	mov	r0, r3
 80030e4:	f000 f8b8 	bl	8003258 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80030ec:	e08e      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80030ee:	f107 030c 	add.w	r3, r7, #12
 80030f2:	4618      	mov	r0, r3
 80030f4:	f000 f9fc 	bl	80034f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80030fc:	e086      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80030fe:	4b48      	ldr	r3, [pc, #288]	; (8003220 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 8003100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003102:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003106:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8003108:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800310a:	2b00      	cmp	r3, #0
 800310c:	d102      	bne.n	8003114 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 800310e:	4b45      	ldr	r3, [pc, #276]	; (8003224 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8003110:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8003112:	e07b      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8003114:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003116:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800311a:	d102      	bne.n	8003122 <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
            frequency = CSI_VALUE;
 800311c:	4b42      	ldr	r3, [pc, #264]	; (8003228 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800311e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8003120:	e074      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8003122:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003124:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003128:	d102      	bne.n	8003130 <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
            frequency = HSE_VALUE;
 800312a:	4b3b      	ldr	r3, [pc, #236]	; (8003218 <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 800312c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800312e:	e06d      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 8003130:	2300      	movs	r3, #0
 8003132:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8003134:	e06a      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 8003136:	2300      	movs	r3, #0
 8003138:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800313a:	bf00      	nop
 800313c:	e066      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003144:	d11f      	bne.n	8003186 <HAL_RCCEx_GetPeriphCLKFreq+0x44a>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8003146:	4b36      	ldr	r3, [pc, #216]	; (8003220 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 8003148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800314a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800314e:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8003150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003152:	2b00      	cmp	r3, #0
 8003154:	d003      	beq.n	800315e <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8003156:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800315a:	d008      	beq.n	800316e <HAL_RCCEx_GetPeriphCLKFreq+0x432>
 800315c:	e00f      	b.n	800317e <HAL_RCCEx_GetPeriphCLKFreq+0x442>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800315e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003162:	4618      	mov	r0, r3
 8003164:	f000 fb10 	bl	8003788 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8003168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800316a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800316c:	e04e      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800316e:	f107 0318 	add.w	r3, r7, #24
 8003172:	4618      	mov	r0, r3
 8003174:	f000 f870 	bl	8003258 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8003178:	6a3b      	ldr	r3, [r7, #32]
 800317a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800317c:	e046      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 800317e:	2300      	movs	r3, #0
 8003180:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8003182:	bf00      	nop
 8003184:	e042      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800318c:	d13c      	bne.n	8003208 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800318e:	4b24      	ldr	r3, [pc, #144]	; (8003220 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 8003190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003192:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8003196:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8003198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800319a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800319e:	d01e      	beq.n	80031de <HAL_RCCEx_GetPeriphCLKFreq+0x4a2>
 80031a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80031a4:	d805      	bhi.n	80031b2 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d00d      	beq.n	80031c6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80031aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80031ae:	d00e      	beq.n	80031ce <HAL_RCCEx_GetPeriphCLKFreq+0x492>
 80031b0:	e026      	b.n	8003200 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 80031b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031b6:	d01d      	beq.n	80031f4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 80031b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80031bc:	d01d      	beq.n	80031fa <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 80031be:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80031c2:	d014      	beq.n	80031ee <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 80031c4:	e01c      	b.n	8003200 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80031c6:	f000 f831 	bl	800322c <HAL_RCCEx_GetD3PCLK1Freq>
 80031ca:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 80031cc:	e01e      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80031ce:	f107 0318 	add.w	r3, r7, #24
 80031d2:	4618      	mov	r0, r3
 80031d4:	f000 f840 	bl	8003258 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80031dc:	e016      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80031de:	f107 030c 	add.w	r3, r7, #12
 80031e2:	4618      	mov	r0, r3
 80031e4:	f000 f984 	bl	80034f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80031ec:	e00e      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
          frequency = HSI_VALUE;
 80031ee:	4b0d      	ldr	r3, [pc, #52]	; (8003224 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80031f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80031f2:	e00b      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
          frequency = CSI_VALUE;
 80031f4:	4b0c      	ldr	r3, [pc, #48]	; (8003228 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80031f6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80031f8:	e008      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
          frequency = HSE_VALUE;
 80031fa:	4b07      	ldr	r3, [pc, #28]	; (8003218 <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 80031fc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80031fe:	e005      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8003200:	2300      	movs	r3, #0
 8003202:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8003204:	bf00      	nop
 8003206:	e001      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else
    {
      frequency = 0;
 8003208:	2300      	movs	r3, #0
 800320a:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 800320c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800320e:	4618      	mov	r0, r3
 8003210:	3740      	adds	r7, #64	; 0x40
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	017d7840 	.word	0x017d7840
 800321c:	00bb8000 	.word	0x00bb8000
 8003220:	58024400 	.word	0x58024400
 8003224:	03d09000 	.word	0x03d09000
 8003228:	003d0900 	.word	0x003d0900

0800322c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003230:	f7fe fe66 	bl	8001f00 <HAL_RCC_GetHCLKFreq>
 8003234:	4601      	mov	r1, r0
 8003236:	4b06      	ldr	r3, [pc, #24]	; (8003250 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003238:	6a1b      	ldr	r3, [r3, #32]
 800323a:	091b      	lsrs	r3, r3, #4
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	4a04      	ldr	r2, [pc, #16]	; (8003254 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003242:	5cd3      	ldrb	r3, [r2, r3]
 8003244:	f003 031f 	and.w	r3, r3, #31
 8003248:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800324c:	4618      	mov	r0, r3
 800324e:	bd80      	pop	{r7, pc}
 8003250:	58024400 	.word	0x58024400
 8003254:	08008958 	.word	0x08008958

08003258 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8003258:	b480      	push	{r7}
 800325a:	b089      	sub	sp, #36	; 0x24
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003260:	4b9d      	ldr	r3, [pc, #628]	; (80034d8 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003264:	f003 0303 	and.w	r3, r3, #3
 8003268:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800326a:	4b9b      	ldr	r3, [pc, #620]	; (80034d8 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800326c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326e:	0b1b      	lsrs	r3, r3, #12
 8003270:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003274:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003276:	4b98      	ldr	r3, [pc, #608]	; (80034d8 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800327a:	091b      	lsrs	r3, r3, #4
 800327c:	f003 0301 	and.w	r3, r3, #1
 8003280:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8003282:	4b95      	ldr	r3, [pc, #596]	; (80034d8 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003284:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003286:	08db      	lsrs	r3, r3, #3
 8003288:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800328c:	693a      	ldr	r2, [r7, #16]
 800328e:	fb02 f303 	mul.w	r3, r2, r3
 8003292:	ee07 3a90 	vmov	s15, r3
 8003296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800329a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	f000 810a 	beq.w	80034ba <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d05a      	beq.n	8003362 <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d302      	bcc.n	80032b6 <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d078      	beq.n	80033a6 <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 80032b4:	e099      	b.n	80033ea <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80032b6:	4b88      	ldr	r3, [pc, #544]	; (80034d8 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0320 	and.w	r3, r3, #32
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d02d      	beq.n	800331e <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80032c2:	4b85      	ldr	r3, [pc, #532]	; (80034d8 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	08db      	lsrs	r3, r3, #3
 80032c8:	f003 0303 	and.w	r3, r3, #3
 80032cc:	4a83      	ldr	r2, [pc, #524]	; (80034dc <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 80032ce:	fa22 f303 	lsr.w	r3, r2, r3
 80032d2:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	ee07 3a90 	vmov	s15, r3
 80032da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	ee07 3a90 	vmov	s15, r3
 80032e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032ec:	4b7a      	ldr	r3, [pc, #488]	; (80034d8 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80032ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032f4:	ee07 3a90 	vmov	s15, r3
 80032f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032fc:	ed97 6a03 	vldr	s12, [r7, #12]
 8003300:	eddf 5a77 	vldr	s11, [pc, #476]	; 80034e0 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8003304:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003308:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800330c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003310:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003314:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003318:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800331c:	e087      	b.n	800342e <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	ee07 3a90 	vmov	s15, r3
 8003324:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003328:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80034e4 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 800332c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003330:	4b69      	ldr	r3, [pc, #420]	; (80034d8 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003334:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003338:	ee07 3a90 	vmov	s15, r3
 800333c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003340:	ed97 6a03 	vldr	s12, [r7, #12]
 8003344:	eddf 5a66 	vldr	s11, [pc, #408]	; 80034e0 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8003348:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800334c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003350:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003354:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003358:	ee67 7a27 	vmul.f32	s15, s14, s15
 800335c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003360:	e065      	b.n	800342e <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	ee07 3a90 	vmov	s15, r3
 8003368:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800336c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80034e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8003370:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003374:	4b58      	ldr	r3, [pc, #352]	; (80034d8 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003378:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800337c:	ee07 3a90 	vmov	s15, r3
 8003380:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003384:	ed97 6a03 	vldr	s12, [r7, #12]
 8003388:	eddf 5a55 	vldr	s11, [pc, #340]	; 80034e0 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 800338c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003390:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003394:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003398:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800339c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033a0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80033a4:	e043      	b.n	800342e <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	ee07 3a90 	vmov	s15, r3
 80033ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033b0:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80034ec <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 80033b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033b8:	4b47      	ldr	r3, [pc, #284]	; (80034d8 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80033ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033c0:	ee07 3a90 	vmov	s15, r3
 80033c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033c8:	ed97 6a03 	vldr	s12, [r7, #12]
 80033cc:	eddf 5a44 	vldr	s11, [pc, #272]	; 80034e0 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80033d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033d8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80033dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033e4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80033e8:	e021      	b.n	800342e <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	ee07 3a90 	vmov	s15, r3
 80033f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033f4:	eddf 6a3c 	vldr	s13, [pc, #240]	; 80034e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 80033f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033fc:	4b36      	ldr	r3, [pc, #216]	; (80034d8 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80033fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003400:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003404:	ee07 3a90 	vmov	s15, r3
 8003408:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800340c:	ed97 6a03 	vldr	s12, [r7, #12]
 8003410:	eddf 5a33 	vldr	s11, [pc, #204]	; 80034e0 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8003414:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003418:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800341c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003420:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003424:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003428:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800342c:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800342e:	4b2a      	ldr	r3, [pc, #168]	; (80034d8 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003432:	0a5b      	lsrs	r3, r3, #9
 8003434:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003438:	ee07 3a90 	vmov	s15, r3
 800343c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003440:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003444:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003448:	edd7 6a07 	vldr	s13, [r7, #28]
 800344c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003450:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003454:	ee17 2a90 	vmov	r2, s15
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800345c:	4b1e      	ldr	r3, [pc, #120]	; (80034d8 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800345e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003460:	0c1b      	lsrs	r3, r3, #16
 8003462:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003466:	ee07 3a90 	vmov	s15, r3
 800346a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800346e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003472:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003476:	edd7 6a07 	vldr	s13, [r7, #28]
 800347a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800347e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003482:	ee17 2a90 	vmov	r2, s15
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800348a:	4b13      	ldr	r3, [pc, #76]	; (80034d8 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800348c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800348e:	0e1b      	lsrs	r3, r3, #24
 8003490:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003494:	ee07 3a90 	vmov	s15, r3
 8003498:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800349c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80034a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80034a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80034a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034b0:	ee17 2a90 	vmov	r2, s15
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80034b8:	e008      	b.n	80034cc <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	609a      	str	r2, [r3, #8]
}
 80034cc:	bf00      	nop
 80034ce:	3724      	adds	r7, #36	; 0x24
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr
 80034d8:	58024400 	.word	0x58024400
 80034dc:	03d09000 	.word	0x03d09000
 80034e0:	46000000 	.word	0x46000000
 80034e4:	4c742400 	.word	0x4c742400
 80034e8:	4a742400 	.word	0x4a742400
 80034ec:	4bbebc20 	.word	0x4bbebc20

080034f0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b089      	sub	sp, #36	; 0x24
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80034f8:	4b9d      	ldr	r3, [pc, #628]	; (8003770 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80034fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fc:	f003 0303 	and.w	r3, r3, #3
 8003500:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8003502:	4b9b      	ldr	r3, [pc, #620]	; (8003770 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003506:	0d1b      	lsrs	r3, r3, #20
 8003508:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800350c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800350e:	4b98      	ldr	r3, [pc, #608]	; (8003770 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003512:	0a1b      	lsrs	r3, r3, #8
 8003514:	f003 0301 	and.w	r3, r3, #1
 8003518:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800351a:	4b95      	ldr	r3, [pc, #596]	; (8003770 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800351c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800351e:	08db      	lsrs	r3, r3, #3
 8003520:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003524:	693a      	ldr	r2, [r7, #16]
 8003526:	fb02 f303 	mul.w	r3, r2, r3
 800352a:	ee07 3a90 	vmov	s15, r3
 800352e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003532:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	2b00      	cmp	r3, #0
 800353a:	f000 810a 	beq.w	8003752 <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	2b01      	cmp	r3, #1
 8003542:	d05a      	beq.n	80035fa <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8003544:	2b01      	cmp	r3, #1
 8003546:	d302      	bcc.n	800354e <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8003548:	2b02      	cmp	r3, #2
 800354a:	d078      	beq.n	800363e <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 800354c:	e099      	b.n	8003682 <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800354e:	4b88      	ldr	r3, [pc, #544]	; (8003770 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0320 	and.w	r3, r3, #32
 8003556:	2b00      	cmp	r3, #0
 8003558:	d02d      	beq.n	80035b6 <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800355a:	4b85      	ldr	r3, [pc, #532]	; (8003770 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	08db      	lsrs	r3, r3, #3
 8003560:	f003 0303 	and.w	r3, r3, #3
 8003564:	4a83      	ldr	r2, [pc, #524]	; (8003774 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8003566:	fa22 f303 	lsr.w	r3, r2, r3
 800356a:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	ee07 3a90 	vmov	s15, r3
 8003572:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	ee07 3a90 	vmov	s15, r3
 800357c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003580:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003584:	4b7a      	ldr	r3, [pc, #488]	; (8003770 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003588:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800358c:	ee07 3a90 	vmov	s15, r3
 8003590:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003594:	ed97 6a03 	vldr	s12, [r7, #12]
 8003598:	eddf 5a77 	vldr	s11, [pc, #476]	; 8003778 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 800359c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80035a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035b0:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80035b4:	e087      	b.n	80036c6 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	ee07 3a90 	vmov	s15, r3
 80035bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035c0:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800377c <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 80035c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035c8:	4b69      	ldr	r3, [pc, #420]	; (8003770 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80035ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035d0:	ee07 3a90 	vmov	s15, r3
 80035d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035d8:	ed97 6a03 	vldr	s12, [r7, #12]
 80035dc:	eddf 5a66 	vldr	s11, [pc, #408]	; 8003778 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 80035e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80035ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035f4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80035f8:	e065      	b.n	80036c6 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	ee07 3a90 	vmov	s15, r3
 8003600:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003604:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8003780 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8003608:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800360c:	4b58      	ldr	r3, [pc, #352]	; (8003770 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800360e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003610:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003614:	ee07 3a90 	vmov	s15, r3
 8003618:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800361c:	ed97 6a03 	vldr	s12, [r7, #12]
 8003620:	eddf 5a55 	vldr	s11, [pc, #340]	; 8003778 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8003624:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003628:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800362c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003630:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003634:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003638:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800363c:	e043      	b.n	80036c6 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	ee07 3a90 	vmov	s15, r3
 8003644:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003648:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8003784 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 800364c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003650:	4b47      	ldr	r3, [pc, #284]	; (8003770 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003654:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003658:	ee07 3a90 	vmov	s15, r3
 800365c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003660:	ed97 6a03 	vldr	s12, [r7, #12]
 8003664:	eddf 5a44 	vldr	s11, [pc, #272]	; 8003778 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8003668:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800366c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003670:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003674:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003678:	ee67 7a27 	vmul.f32	s15, s14, s15
 800367c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003680:	e021      	b.n	80036c6 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	ee07 3a90 	vmov	s15, r3
 8003688:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800368c:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8003780 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8003690:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003694:	4b36      	ldr	r3, [pc, #216]	; (8003770 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003698:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800369c:	ee07 3a90 	vmov	s15, r3
 80036a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036a4:	ed97 6a03 	vldr	s12, [r7, #12]
 80036a8:	eddf 5a33 	vldr	s11, [pc, #204]	; 8003778 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 80036ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036b4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80036b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036c0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80036c4:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80036c6:	4b2a      	ldr	r3, [pc, #168]	; (8003770 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80036c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ca:	0a5b      	lsrs	r3, r3, #9
 80036cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036d0:	ee07 3a90 	vmov	s15, r3
 80036d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036d8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80036dc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80036e0:	edd7 6a07 	vldr	s13, [r7, #28]
 80036e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036ec:	ee17 2a90 	vmov	r2, s15
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80036f4:	4b1e      	ldr	r3, [pc, #120]	; (8003770 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80036f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f8:	0c1b      	lsrs	r3, r3, #16
 80036fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036fe:	ee07 3a90 	vmov	s15, r3
 8003702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003706:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800370a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800370e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003712:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003716:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800371a:	ee17 2a90 	vmov	r2, s15
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8003722:	4b13      	ldr	r3, [pc, #76]	; (8003770 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003726:	0e1b      	lsrs	r3, r3, #24
 8003728:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800372c:	ee07 3a90 	vmov	s15, r3
 8003730:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003734:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003738:	ee37 7a87 	vadd.f32	s14, s15, s14
 800373c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003740:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003744:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003748:	ee17 2a90 	vmov	r2, s15
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003750:	e008      	b.n	8003764 <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	609a      	str	r2, [r3, #8]
}
 8003764:	bf00      	nop
 8003766:	3724      	adds	r7, #36	; 0x24
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr
 8003770:	58024400 	.word	0x58024400
 8003774:	03d09000 	.word	0x03d09000
 8003778:	46000000 	.word	0x46000000
 800377c:	4c742400 	.word	0x4c742400
 8003780:	4a742400 	.word	0x4a742400
 8003784:	4bbebc20 	.word	0x4bbebc20

08003788 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8003788:	b480      	push	{r7}
 800378a:	b089      	sub	sp, #36	; 0x24
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003790:	4b9d      	ldr	r3, [pc, #628]	; (8003a08 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8003792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003794:	f003 0303 	and.w	r3, r3, #3
 8003798:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800379a:	4b9b      	ldr	r3, [pc, #620]	; (8003a08 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800379c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800379e:	091b      	lsrs	r3, r3, #4
 80037a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037a4:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80037a6:	4b98      	ldr	r3, [pc, #608]	; (8003a08 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80037a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80037b0:	4b95      	ldr	r3, [pc, #596]	; (8003a08 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80037b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037b4:	08db      	lsrs	r3, r3, #3
 80037b6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80037ba:	693a      	ldr	r2, [r7, #16]
 80037bc:	fb02 f303 	mul.w	r3, r2, r3
 80037c0:	ee07 3a90 	vmov	s15, r3
 80037c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037c8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	f000 810a 	beq.w	80039e8 <HAL_RCCEx_GetPLL1ClockFreq+0x260>
  {
    switch (pllsource)
 80037d4:	69bb      	ldr	r3, [r7, #24]
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d05a      	beq.n	8003890 <HAL_RCCEx_GetPLL1ClockFreq+0x108>
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d302      	bcc.n	80037e4 <HAL_RCCEx_GetPLL1ClockFreq+0x5c>
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d078      	beq.n	80038d4 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 80037e2:	e099      	b.n	8003918 <HAL_RCCEx_GetPLL1ClockFreq+0x190>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80037e4:	4b88      	ldr	r3, [pc, #544]	; (8003a08 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0320 	and.w	r3, r3, #32
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d02d      	beq.n	800384c <HAL_RCCEx_GetPLL1ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80037f0:	4b85      	ldr	r3, [pc, #532]	; (8003a08 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	08db      	lsrs	r3, r3, #3
 80037f6:	f003 0303 	and.w	r3, r3, #3
 80037fa:	4a84      	ldr	r2, [pc, #528]	; (8003a0c <HAL_RCCEx_GetPLL1ClockFreq+0x284>)
 80037fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003800:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	ee07 3a90 	vmov	s15, r3
 8003808:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	ee07 3a90 	vmov	s15, r3
 8003812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003816:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800381a:	4b7b      	ldr	r3, [pc, #492]	; (8003a08 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800381c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003822:	ee07 3a90 	vmov	s15, r3
 8003826:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800382a:	ed97 6a03 	vldr	s12, [r7, #12]
 800382e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003a10 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8003832:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003836:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800383a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800383e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003846:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800384a:	e087      	b.n	800395c <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	ee07 3a90 	vmov	s15, r3
 8003852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003856:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003a14 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>
 800385a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800385e:	4b6a      	ldr	r3, [pc, #424]	; (8003a08 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8003860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003862:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003866:	ee07 3a90 	vmov	s15, r3
 800386a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800386e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003872:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003a10 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8003876:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800387a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800387e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003882:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800388a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800388e:	e065      	b.n	800395c <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	ee07 3a90 	vmov	s15, r3
 8003896:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800389a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003a18 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 800389e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038a2:	4b59      	ldr	r3, [pc, #356]	; (8003a08 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80038a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038aa:	ee07 3a90 	vmov	s15, r3
 80038ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80038b6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003a10 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 80038ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80038c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038ce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80038d2:	e043      	b.n	800395c <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	ee07 3a90 	vmov	s15, r3
 80038da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038de:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003a1c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80038e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038e6:	4b48      	ldr	r3, [pc, #288]	; (8003a08 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80038e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038ee:	ee07 3a90 	vmov	s15, r3
 80038f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80038fa:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003a10 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 80038fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003902:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003906:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800390a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800390e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003912:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003916:	e021      	b.n	800395c <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    default:
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	ee07 3a90 	vmov	s15, r3
 800391e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003922:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003a18 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 8003926:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800392a:	4b37      	ldr	r3, [pc, #220]	; (8003a08 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800392c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800392e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003932:	ee07 3a90 	vmov	s15, r3
 8003936:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800393a:	ed97 6a03 	vldr	s12, [r7, #12]
 800393e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003a10 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8003942:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003946:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800394a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800394e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003952:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003956:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800395a:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800395c:	4b2a      	ldr	r3, [pc, #168]	; (8003a08 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800395e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003960:	0a5b      	lsrs	r3, r3, #9
 8003962:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003966:	ee07 3a90 	vmov	s15, r3
 800396a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800396e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003972:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003976:	edd7 6a07 	vldr	s13, [r7, #28]
 800397a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800397e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003982:	ee17 2a90 	vmov	r2, s15
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800398a:	4b1f      	ldr	r3, [pc, #124]	; (8003a08 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800398c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398e:	0c1b      	lsrs	r3, r3, #16
 8003990:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003994:	ee07 3a90 	vmov	s15, r3
 8003998:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800399c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80039a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80039a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80039a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039b0:	ee17 2a90 	vmov	r2, s15
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 80039b8:	4b13      	ldr	r3, [pc, #76]	; (8003a08 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80039ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039bc:	0e1b      	lsrs	r3, r3, #24
 80039be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039c2:	ee07 3a90 	vmov	s15, r3
 80039c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80039ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80039d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80039d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039de:	ee17 2a90 	vmov	r2, s15
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80039e6:	e008      	b.n	80039fa <HAL_RCCEx_GetPLL1ClockFreq+0x272>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	609a      	str	r2, [r3, #8]
}
 80039fa:	bf00      	nop
 80039fc:	3724      	adds	r7, #36	; 0x24
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	58024400 	.word	0x58024400
 8003a0c:	03d09000 	.word	0x03d09000
 8003a10:	46000000 	.word	0x46000000
 8003a14:	4c742400 	.word	0x4c742400
 8003a18:	4a742400 	.word	0x4a742400
 8003a1c:	4bbebc20 	.word	0x4bbebc20

08003a20 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003a2e:	4b53      	ldr	r3, [pc, #332]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a32:	f003 0303 	and.w	r3, r3, #3
 8003a36:	2b03      	cmp	r3, #3
 8003a38:	d101      	bne.n	8003a3e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e099      	b.n	8003b72 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003a3e:	4b4f      	ldr	r3, [pc, #316]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a4e      	ldr	r2, [pc, #312]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003a44:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003a48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a4a:	f7fc ffe5 	bl	8000a18 <HAL_GetTick>
 8003a4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003a50:	e008      	b.n	8003a64 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003a52:	f7fc ffe1 	bl	8000a18 <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d901      	bls.n	8003a64 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e086      	b.n	8003b72 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003a64:	4b45      	ldr	r3, [pc, #276]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d1f0      	bne.n	8003a52 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003a70:	4b42      	ldr	r3, [pc, #264]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a74:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	031b      	lsls	r3, r3, #12
 8003a7e:	493f      	ldr	r1, [pc, #252]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003a80:	4313      	orrs	r3, r2
 8003a82:	628b      	str	r3, [r1, #40]	; 0x28
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	3b01      	subs	r3, #1
 8003a8a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	3b01      	subs	r3, #1
 8003a94:	025b      	lsls	r3, r3, #9
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	431a      	orrs	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68db      	ldr	r3, [r3, #12]
 8003a9e:	3b01      	subs	r3, #1
 8003aa0:	041b      	lsls	r3, r3, #16
 8003aa2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003aa6:	431a      	orrs	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	3b01      	subs	r3, #1
 8003aae:	061b      	lsls	r3, r3, #24
 8003ab0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003ab4:	4931      	ldr	r1, [pc, #196]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003aba:	4b30      	ldr	r3, [pc, #192]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003abe:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	492d      	ldr	r1, [pc, #180]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003acc:	4b2b      	ldr	r3, [pc, #172]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad0:	f023 0220 	bic.w	r2, r3, #32
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	4928      	ldr	r1, [pc, #160]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003ade:	4b27      	ldr	r3, [pc, #156]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae2:	4a26      	ldr	r2, [pc, #152]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003ae4:	f023 0310 	bic.w	r3, r3, #16
 8003ae8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003aea:	4b24      	ldr	r3, [pc, #144]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003aec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003aee:	4b24      	ldr	r3, [pc, #144]	; (8003b80 <RCCEx_PLL2_Config+0x160>)
 8003af0:	4013      	ands	r3, r2
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	69d2      	ldr	r2, [r2, #28]
 8003af6:	00d2      	lsls	r2, r2, #3
 8003af8:	4920      	ldr	r1, [pc, #128]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003afa:	4313      	orrs	r3, r2
 8003afc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003afe:	4b1f      	ldr	r3, [pc, #124]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b02:	4a1e      	ldr	r2, [pc, #120]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003b04:	f043 0310 	orr.w	r3, r3, #16
 8003b08:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d106      	bne.n	8003b1e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003b10:	4b1a      	ldr	r3, [pc, #104]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b14:	4a19      	ldr	r2, [pc, #100]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003b16:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003b1a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003b1c:	e00f      	b.n	8003b3e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d106      	bne.n	8003b32 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003b24:	4b15      	ldr	r3, [pc, #84]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b28:	4a14      	ldr	r2, [pc, #80]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003b2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b2e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003b30:	e005      	b.n	8003b3e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003b32:	4b12      	ldr	r3, [pc, #72]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b36:	4a11      	ldr	r2, [pc, #68]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003b38:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003b3c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003b3e:	4b0f      	ldr	r3, [pc, #60]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a0e      	ldr	r2, [pc, #56]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003b44:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b4a:	f7fc ff65 	bl	8000a18 <HAL_GetTick>
 8003b4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003b50:	e008      	b.n	8003b64 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003b52:	f7fc ff61 	bl	8000a18 <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d901      	bls.n	8003b64 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	e006      	b.n	8003b72 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003b64:	4b05      	ldr	r3, [pc, #20]	; (8003b7c <RCCEx_PLL2_Config+0x15c>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d0f0      	beq.n	8003b52 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3710      	adds	r7, #16
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	58024400 	.word	0x58024400
 8003b80:	ffff0007 	.word	0xffff0007

08003b84 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003b92:	4b53      	ldr	r3, [pc, #332]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b96:	f003 0303 	and.w	r3, r3, #3
 8003b9a:	2b03      	cmp	r3, #3
 8003b9c:	d101      	bne.n	8003ba2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e099      	b.n	8003cd6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003ba2:	4b4f      	ldr	r3, [pc, #316]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a4e      	ldr	r2, [pc, #312]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003ba8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bae:	f7fc ff33 	bl	8000a18 <HAL_GetTick>
 8003bb2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003bb4:	e008      	b.n	8003bc8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003bb6:	f7fc ff2f 	bl	8000a18 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d901      	bls.n	8003bc8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e086      	b.n	8003cd6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003bc8:	4b45      	ldr	r3, [pc, #276]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d1f0      	bne.n	8003bb6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003bd4:	4b42      	ldr	r3, [pc, #264]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	051b      	lsls	r3, r3, #20
 8003be2:	493f      	ldr	r1, [pc, #252]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	628b      	str	r3, [r1, #40]	; 0x28
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	3b01      	subs	r3, #1
 8003bee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	3b01      	subs	r3, #1
 8003bf8:	025b      	lsls	r3, r3, #9
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	431a      	orrs	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	3b01      	subs	r3, #1
 8003c04:	041b      	lsls	r3, r3, #16
 8003c06:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003c0a:	431a      	orrs	r2, r3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	691b      	ldr	r3, [r3, #16]
 8003c10:	3b01      	subs	r3, #1
 8003c12:	061b      	lsls	r3, r3, #24
 8003c14:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003c18:	4931      	ldr	r1, [pc, #196]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003c1e:	4b30      	ldr	r3, [pc, #192]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c22:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	695b      	ldr	r3, [r3, #20]
 8003c2a:	492d      	ldr	r1, [pc, #180]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003c30:	4b2b      	ldr	r3, [pc, #172]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c34:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	699b      	ldr	r3, [r3, #24]
 8003c3c:	4928      	ldr	r1, [pc, #160]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003c42:	4b27      	ldr	r3, [pc, #156]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c46:	4a26      	ldr	r2, [pc, #152]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c4c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003c4e:	4b24      	ldr	r3, [pc, #144]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c52:	4b24      	ldr	r3, [pc, #144]	; (8003ce4 <RCCEx_PLL3_Config+0x160>)
 8003c54:	4013      	ands	r3, r2
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	69d2      	ldr	r2, [r2, #28]
 8003c5a:	00d2      	lsls	r2, r2, #3
 8003c5c:	4920      	ldr	r1, [pc, #128]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003c62:	4b1f      	ldr	r3, [pc, #124]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c66:	4a1e      	ldr	r2, [pc, #120]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c6c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d106      	bne.n	8003c82 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003c74:	4b1a      	ldr	r3, [pc, #104]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c78:	4a19      	ldr	r2, [pc, #100]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c7a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003c7e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003c80:	e00f      	b.n	8003ca2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d106      	bne.n	8003c96 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003c88:	4b15      	ldr	r3, [pc, #84]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8c:	4a14      	ldr	r2, [pc, #80]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c8e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003c92:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003c94:	e005      	b.n	8003ca2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003c96:	4b12      	ldr	r3, [pc, #72]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c9a:	4a11      	ldr	r2, [pc, #68]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003c9c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ca0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003ca2:	4b0f      	ldr	r3, [pc, #60]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a0e      	ldr	r2, [pc, #56]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003ca8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cae:	f7fc feb3 	bl	8000a18 <HAL_GetTick>
 8003cb2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003cb4:	e008      	b.n	8003cc8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003cb6:	f7fc feaf 	bl	8000a18 <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d901      	bls.n	8003cc8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003cc4:	2303      	movs	r3, #3
 8003cc6:	e006      	b.n	8003cd6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003cc8:	4b05      	ldr	r3, [pc, #20]	; (8003ce0 <RCCEx_PLL3_Config+0x15c>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d0f0      	beq.n	8003cb6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8003cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	58024400 	.word	0x58024400
 8003ce4:	ffff0007 	.word	0xffff0007

08003ce8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b08a      	sub	sp, #40	; 0x28
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  HAL_SD_CardStatusTypeDef CardStatus;
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d101      	bne.n	8003cfa <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e07c      	b.n	8003df4 <HAL_SD_Init+0x10c>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d10c      	bne.n	8003d20 <HAL_SD_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	771a      	strb	r2, [r3, #28]

#if (USE_SD_TRANSCEIVER != 0U)
    /* Force  SDMMC_TRANSCEIVER_PRESENT for Legacy usage */
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_UNKNOWN)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	699b      	ldr	r3, [r3, #24]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d102      	bne.n	8003d1a <HAL_SD_Init+0x32>
    {
      hsd->Init.TranceiverPresent = SDMMC_TRANSCEIVER_PRESENT;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2202      	movs	r2, #2
 8003d18:	619a      	str	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f7fc fca6 	bl	800066c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2203      	movs	r2, #3
 8003d24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f000 f867 	bl	8003dfc <HAL_SD_InitCard>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d001      	beq.n	8003d38 <HAL_SD_Init+0x50>
  {
    return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e05d      	b.n	8003df4 <HAL_SD_Init+0x10c>
  }

  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8003d38:	f107 0308 	add.w	r3, r7, #8
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 fdbe 	bl	80048c0 <HAL_SD_GetCardStatus>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d001      	beq.n	8003d4e <HAL_SD_Init+0x66>
  {
    return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e052      	b.n	8003df4 <HAL_SD_Init+0x10c>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8003d4e:	7e3b      	ldrb	r3, [r7, #24]
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 8003d54:	7e7b      	ldrb	r3, [r7, #25]
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d10a      	bne.n	8003d78 <HAL_SD_Init+0x90>
 8003d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d102      	bne.n	8003d6e <HAL_SD_Init+0x86>
 8003d68:	6a3b      	ldr	r3, [r7, #32]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d004      	beq.n	8003d78 <HAL_SD_Init+0x90>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d74:	65da      	str	r2, [r3, #92]	; 0x5c
 8003d76:	e00b      	b.n	8003d90 <HAL_SD_Init+0xa8>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d104      	bne.n	8003d8a <HAL_SD_Init+0xa2>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d86:	65da      	str	r2, [r3, #92]	; 0x5c
 8003d88:	e002      	b.n	8003d90 <HAL_SD_Init+0xa8>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }
  /* Configure the bus wide */
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	4619      	mov	r1, r3
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f000 fe74 	bl	8004a84 <HAL_SD_ConfigWideBusOperation>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <HAL_SD_Init+0xbe>
  {
    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e026      	b.n	8003df4 <HAL_SD_Init+0x10c>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8003da6:	f7fc fe37 	bl	8000a18 <HAL_GetTick>
 8003daa:	61f8      	str	r0, [r7, #28]
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8003dac:	e011      	b.n	8003dd2 <HAL_SD_Init+0xea>
  {
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 8003dae:	f7fc fe33 	bl	8000a18 <HAL_GetTick>
 8003db2:	4602      	mov	r2, r0
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003dbc:	d109      	bne.n	8003dd2 <HAL_SD_Init+0xea>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003dc4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e010      	b.n	8003df4 <HAL_SD_Init+0x10c>
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f000 ff00 	bl	8004bd8 <HAL_SD_GetCardState>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b04      	cmp	r3, #4
 8003ddc:	d1e7      	bne.n	8003dae <HAL_SD_Init+0xc6>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2200      	movs	r2, #0
 8003de2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003df2:	2300      	movs	r3, #0
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3728      	adds	r7, #40	; 0x28
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003dfc:	b5b0      	push	{r4, r5, r7, lr}
 8003dfe:	b08e      	sub	sp, #56	; 0x38
 8003e00:	af04      	add	r7, sp, #16
 8003e02:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8003e04:	2300      	movs	r3, #0
 8003e06:	60bb      	str	r3, [r7, #8]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	60fb      	str	r3, [r7, #12]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	613b      	str	r3, [r7, #16]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8003e10:	2300      	movs	r3, #0
 8003e12:	617b      	str	r3, [r7, #20]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8003e14:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003e18:	f7fe ff90 	bl	8002d3c <HAL_RCCEx_GetPeriphCLKFreq>
 8003e1c:	6278      	str	r0, [r7, #36]	; 0x24
  Init.ClockDiv = sdmmc_clk/(2U*400000U);
 8003e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e20:	0a1b      	lsrs	r3, r3, #8
 8003e22:	4a40      	ldr	r2, [pc, #256]	; (8003f24 <HAL_SD_InitCard+0x128>)
 8003e24:	fba2 2303 	umull	r2, r3, r2, r3
 8003e28:	091b      	lsrs	r3, r3, #4
 8003e2a:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
  if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	699b      	ldr	r3, [r3, #24]
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d107      	bne.n	8003e44 <HAL_SD_InitCard+0x48>
  {
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f042 0210 	orr.w	r2, r2, #16
 8003e42:	601a      	str	r2, [r3, #0]
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681d      	ldr	r5, [r3, #0]
 8003e48:	466c      	mov	r4, sp
 8003e4a:	f107 0314 	add.w	r3, r7, #20
 8003e4e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003e52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003e56:	f107 0308 	add.w	r3, r7, #8
 8003e5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e5c:	4628      	mov	r0, r5
 8003e5e:	f001 faff 	bl	8005460 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4618      	mov	r0, r3
 8003e68:	f001 fb42 	bl	80054f0 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	005b      	lsls	r3, r3, #1
 8003e70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e76:	627b      	str	r3, [r7, #36]	; 0x24

  if(sdmmc_clk != 0U)
 8003e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d008      	beq.n	8003e90 <HAL_SD_InitCard+0x94>
  {
    HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 8003e7e:	4a2a      	ldr	r2, [pc, #168]	; (8003f28 <HAL_SD_InitCard+0x12c>)
 8003e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e86:	3301      	adds	r3, #1
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7fc fdd1 	bl	8000a30 <HAL_Delay>
 8003e8e:	e002      	b.n	8003e96 <HAL_SD_InitCard+0x9a>
  }
  else
  {
    HAL_Delay(2U);
 8003e90:	2002      	movs	r0, #2
 8003e92:	f7fc fdcd 	bl	8000a30 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f000 ff7c 	bl	8004d94 <SD_PowerON>
 8003e9c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003e9e:	6a3b      	ldr	r3, [r7, #32]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d00b      	beq.n	8003ebc <HAL_SD_InitCard+0xc0>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003eb0:	6a3b      	ldr	r3, [r7, #32]
 8003eb2:	431a      	orrs	r2, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e02e      	b.n	8003f1a <HAL_SD_InitCard+0x11e>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f000 feab 	bl	8004c18 <SD_InitCard>
 8003ec2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003ec4:	6a3b      	ldr	r3, [r7, #32]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00b      	beq.n	8003ee2 <HAL_SD_InitCard+0xe6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ed6:	6a3b      	ldr	r3, [r7, #32]
 8003ed8:	431a      	orrs	r2, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e01b      	b.n	8003f1a <HAL_SD_InitCard+0x11e>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003eea:	4618      	mov	r0, r3
 8003eec:	f001 fb96 	bl	800561c <SDMMC_CmdBlockLength>
 8003ef0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003ef2:	6a3b      	ldr	r3, [r7, #32]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d00f      	beq.n	8003f18 <HAL_SD_InitCard+0x11c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a0b      	ldr	r2, [pc, #44]	; (8003f2c <HAL_SD_InitCard+0x130>)
 8003efe:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f04:	6a3b      	ldr	r3, [r7, #32]
 8003f06:	431a      	orrs	r2, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e000      	b.n	8003f1a <HAL_SD_InitCard+0x11e>
  }

  return HAL_OK;
 8003f18:	2300      	movs	r3, #0
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3728      	adds	r7, #40	; 0x28
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bdb0      	pop	{r4, r5, r7, pc}
 8003f22:	bf00      	nop
 8003f24:	014f8b59 	.word	0x014f8b59
 8003f28:	00012110 	.word	0x00012110
 8003f2c:	1fe00fff 	.word	0x1fe00fff

08003f30 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b092      	sub	sp, #72	; 0x48
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	60f8      	str	r0, [r7, #12]
 8003f38:	60b9      	str	r1, [r7, #8]
 8003f3a:	607a      	str	r2, [r7, #4]
 8003f3c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003f3e:	f7fc fd6b 	bl	8000a18 <HAL_GetTick>
 8003f42:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d107      	bne.n	8003f62 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f56:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e167      	b.n	8004232 <HAL_SD_ReadBlocks+0x302>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	f040 815a 	bne.w	8004224 <HAL_SD_ReadBlocks+0x2f4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2200      	movs	r2, #0
 8003f74:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003f76:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	441a      	add	r2, r3
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d907      	bls.n	8003f94 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f88:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e14e      	b.n	8004232 <HAL_SD_ReadBlocks+0x302>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2203      	movs	r2, #3
 8003f98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d002      	beq.n	8003fb2 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8003fac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fae:	025b      	lsls	r3, r3, #9
 8003fb0:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003fb2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003fb6:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	025b      	lsls	r3, r3, #9
 8003fbc:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8003fbe:	2390      	movs	r3, #144	; 0x90
 8003fc0:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8003fc2:	2302      	movs	r3, #2
 8003fc4:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f107 0214 	add.w	r2, r7, #20
 8003fd6:	4611      	mov	r1, r2
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f001 faf3 	bl	80055c4 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68da      	ldr	r2, [r3, #12]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003fec:	60da      	str	r2, [r3, #12]

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d90a      	bls.n	800400a <HAL_SD_ReadBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004000:	4618      	mov	r0, r3
 8004002:	f001 fb51 	bl	80056a8 <SDMMC_CmdReadMultiBlock>
 8004006:	6478      	str	r0, [r7, #68]	; 0x44
 8004008:	e009      	b.n	800401e <HAL_SD_ReadBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2201      	movs	r2, #1
 800400e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004016:	4618      	mov	r0, r3
 8004018:	f001 fb23 	bl	8005662 <SDMMC_CmdReadSingleBlock>
 800401c:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800401e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004020:	2b00      	cmp	r3, #0
 8004022:	d012      	beq.n	800404a <HAL_SD_ReadBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a84      	ldr	r2, [pc, #528]	; (800423c <HAL_SD_ReadBlocks+0x30c>)
 800402a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004030:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004032:	431a      	orrs	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2200      	movs	r2, #0
 8004044:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e0f3      	b.n	8004232 <HAL_SD_ReadBlocks+0x302>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800404e:	e058      	b.n	8004102 <HAL_SD_ReadBlocks+0x1d2>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= 32U))
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004056:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d033      	beq.n	80040c6 <HAL_SD_ReadBlocks+0x196>
 800405e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004060:	2b1f      	cmp	r3, #31
 8004062:	d930      	bls.n	80040c6 <HAL_SD_ReadBlocks+0x196>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8004064:	2300      	movs	r3, #0
 8004066:	643b      	str	r3, [r7, #64]	; 0x40
 8004068:	e027      	b.n	80040ba <HAL_SD_ReadBlocks+0x18a>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4618      	mov	r0, r3
 8004070:	f001 fa20 	bl	80054b4 <SDMMC_ReadFIFO>
 8004074:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8004076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004078:	b2da      	uxtb	r2, r3
 800407a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800407c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800407e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004080:	3301      	adds	r3, #1
 8004082:	637b      	str	r3, [r7, #52]	; 0x34
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8004084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004086:	0a1b      	lsrs	r3, r3, #8
 8004088:	b2da      	uxtb	r2, r3
 800408a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800408c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800408e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004090:	3301      	adds	r3, #1
 8004092:	637b      	str	r3, [r7, #52]	; 0x34
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8004094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004096:	0c1b      	lsrs	r3, r3, #16
 8004098:	b2da      	uxtb	r2, r3
 800409a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800409c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800409e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040a0:	3301      	adds	r3, #1
 80040a2:	637b      	str	r3, [r7, #52]	; 0x34
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80040a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040a6:	0e1b      	lsrs	r3, r3, #24
 80040a8:	b2da      	uxtb	r2, r3
 80040aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040ac:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80040ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040b0:	3301      	adds	r3, #1
 80040b2:	637b      	str	r3, [r7, #52]	; 0x34
        for(count = 0U; count < 8U; count++)
 80040b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040b6:	3301      	adds	r3, #1
 80040b8:	643b      	str	r3, [r7, #64]	; 0x40
 80040ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040bc:	2b07      	cmp	r3, #7
 80040be:	d9d4      	bls.n	800406a <HAL_SD_ReadBlocks+0x13a>
        }
        dataremaining -= 32U;
 80040c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040c2:	3b20      	subs	r3, #32
 80040c4:	63fb      	str	r3, [r7, #60]	; 0x3c
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80040c6:	f7fc fca7 	bl	8000a18 <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d902      	bls.n	80040dc <HAL_SD_ReadBlocks+0x1ac>
 80040d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d112      	bne.n	8004102 <HAL_SD_ReadBlocks+0x1d2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a56      	ldr	r2, [pc, #344]	; (800423c <HAL_SD_ReadBlocks+0x30c>)
 80040e2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2200      	movs	r2, #0
 80040fc:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e097      	b.n	8004232 <HAL_SD_ReadBlocks+0x302>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004108:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800410c:	2b00      	cmp	r3, #0
 800410e:	d09f      	beq.n	8004050 <HAL_SD_ReadBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68da      	ldr	r2, [r3, #12]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800411e:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800412a:	2b00      	cmp	r3, #0
 800412c:	d022      	beq.n	8004174 <HAL_SD_ReadBlocks+0x244>
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	2b01      	cmp	r3, #1
 8004132:	d91f      	bls.n	8004174 <HAL_SD_ReadBlocks+0x244>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004138:	2b03      	cmp	r3, #3
 800413a:	d01b      	beq.n	8004174 <HAL_SD_ReadBlocks+0x244>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4618      	mov	r0, r3
 8004142:	f001 fb1b 	bl	800577c <SDMMC_CmdStopTransfer>
 8004146:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8004148:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800414a:	2b00      	cmp	r3, #0
 800414c:	d012      	beq.n	8004174 <HAL_SD_ReadBlocks+0x244>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a3a      	ldr	r2, [pc, #232]	; (800423c <HAL_SD_ReadBlocks+0x30c>)
 8004154:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800415a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800415c:	431a      	orrs	r2, r3
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2201      	movs	r2, #1
 8004166:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e05e      	b.n	8004232 <HAL_SD_ReadBlocks+0x302>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800417a:	f003 0308 	and.w	r3, r3, #8
 800417e:	2b00      	cmp	r3, #0
 8004180:	d012      	beq.n	80041a8 <HAL_SD_ReadBlocks+0x278>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a2d      	ldr	r2, [pc, #180]	; (800423c <HAL_SD_ReadBlocks+0x30c>)
 8004188:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800418e:	f043 0208 	orr.w	r2, r3, #8
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2201      	movs	r2, #1
 800419a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e044      	b.n	8004232 <HAL_SD_ReadBlocks+0x302>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ae:	f003 0302 	and.w	r3, r3, #2
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d012      	beq.n	80041dc <HAL_SD_ReadBlocks+0x2ac>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a20      	ldr	r2, [pc, #128]	; (800423c <HAL_SD_ReadBlocks+0x30c>)
 80041bc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041c2:	f043 0202 	orr.w	r2, r3, #2
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2201      	movs	r2, #1
 80041ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2200      	movs	r2, #0
 80041d6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e02a      	b.n	8004232 <HAL_SD_ReadBlocks+0x302>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041e2:	f003 0320 	and.w	r3, r3, #32
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d012      	beq.n	8004210 <HAL_SD_ReadBlocks+0x2e0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a13      	ldr	r2, [pc, #76]	; (800423c <HAL_SD_ReadBlocks+0x30c>)
 80041f0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f6:	f043 0220 	orr.w	r2, r3, #32
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2201      	movs	r2, #1
 8004202:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2200      	movs	r2, #0
 800420a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e010      	b.n	8004232 <HAL_SD_ReadBlocks+0x302>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a0a      	ldr	r2, [pc, #40]	; (8004240 <HAL_SD_ReadBlocks+0x310>)
 8004216:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8004220:	2300      	movs	r3, #0
 8004222:	e006      	b.n	8004232 <HAL_SD_ReadBlocks+0x302>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004228:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
  }
}
 8004232:	4618      	mov	r0, r3
 8004234:	3748      	adds	r7, #72	; 0x48
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	1fe00fff 	.word	0x1fe00fff
 8004240:	18000f3a 	.word	0x18000f3a

08004244 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b092      	sub	sp, #72	; 0x48
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
 8004250:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004252:	f7fc fbe1 	bl	8000a18 <HAL_GetTick>
 8004256:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d107      	bne.n	8004276 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800426a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e16b      	b.n	800454e <HAL_SD_WriteBlocks+0x30a>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b01      	cmp	r3, #1
 8004280:	f040 815e 	bne.w	8004540 <HAL_SD_WriteBlocks+0x2fc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800428a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	441a      	add	r2, r3
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004294:	429a      	cmp	r2, r3
 8004296:	d907      	bls.n	80042a8 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800429c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e152      	b.n	800454e <HAL_SD_WriteBlocks+0x30a>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2203      	movs	r2, #3
 80042ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2200      	movs	r2, #0
 80042b6:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d002      	beq.n	80042c6 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80042c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042c2:	025b      	lsls	r3, r3, #9
 80042c4:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80042c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80042ca:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	025b      	lsls	r3, r3, #9
 80042d0:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80042d2:	2390      	movs	r3, #144	; 0x90
 80042d4:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 80042d6:	2300      	movs	r3, #0
 80042d8:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80042da:	2300      	movs	r3, #0
 80042dc:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDMMC_DPSM_DISABLE;
 80042de:	2300      	movs	r3, #0
 80042e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f107 0218 	add.w	r2, r7, #24
 80042ea:	4611      	mov	r1, r2
 80042ec:	4618      	mov	r0, r3
 80042ee:	f001 f969 	bl	80055c4 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	68da      	ldr	r2, [r3, #12]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004300:	60da      	str	r2, [r3, #12]

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	2b01      	cmp	r3, #1
 8004306:	d90a      	bls.n	800431e <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2220      	movs	r2, #32
 800430c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004314:	4618      	mov	r0, r3
 8004316:	f001 fa0d 	bl	8005734 <SDMMC_CmdWriteMultiBlock>
 800431a:	6478      	str	r0, [r7, #68]	; 0x44
 800431c:	e009      	b.n	8004332 <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2210      	movs	r2, #16
 8004322:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800432a:	4618      	mov	r0, r3
 800432c:	f001 f9df 	bl	80056ee <SDMMC_CmdWriteSingleBlock>
 8004330:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8004332:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004334:	2b00      	cmp	r3, #0
 8004336:	d012      	beq.n	800435e <HAL_SD_WriteBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a86      	ldr	r2, [pc, #536]	; (8004558 <HAL_SD_WriteBlocks+0x314>)
 800433e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004344:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004346:	431a      	orrs	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2200      	movs	r2, #0
 8004358:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e0f7      	b.n	800454e <HAL_SD_WriteBlocks+0x30a>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8004362:	e05c      	b.n	800441e <HAL_SD_WriteBlocks+0x1da>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= 32U))
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800436a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d037      	beq.n	80043e2 <HAL_SD_WriteBlocks+0x19e>
 8004372:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004374:	2b1f      	cmp	r3, #31
 8004376:	d934      	bls.n	80043e2 <HAL_SD_WriteBlocks+0x19e>
      {
        /* Write data to SDMMC Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8004378:	2300      	movs	r3, #0
 800437a:	643b      	str	r3, [r7, #64]	; 0x40
 800437c:	e02b      	b.n	80043d6 <HAL_SD_WriteBlocks+0x192>
        {
          data = (uint32_t)(*tempbuff);
 800437e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004384:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004386:	3301      	adds	r3, #1
 8004388:	637b      	str	r3, [r7, #52]	; 0x34
          data |= ((uint32_t)(*tempbuff) << 8U);
 800438a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	021a      	lsls	r2, r3, #8
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	4313      	orrs	r3, r2
 8004394:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004396:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004398:	3301      	adds	r3, #1
 800439a:	637b      	str	r3, [r7, #52]	; 0x34
          data |= ((uint32_t)(*tempbuff) << 16U);
 800439c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	041a      	lsls	r2, r3, #16
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80043a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043aa:	3301      	adds	r3, #1
 80043ac:	637b      	str	r3, [r7, #52]	; 0x34
          data |= ((uint32_t)(*tempbuff) << 24U);
 80043ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	061a      	lsls	r2, r3, #24
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80043ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043bc:	3301      	adds	r3, #1
 80043be:	637b      	str	r3, [r7, #52]	; 0x34
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f107 0214 	add.w	r2, r7, #20
 80043c8:	4611      	mov	r1, r2
 80043ca:	4618      	mov	r0, r3
 80043cc:	f001 f87f 	bl	80054ce <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80043d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043d2:	3301      	adds	r3, #1
 80043d4:	643b      	str	r3, [r7, #64]	; 0x40
 80043d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043d8:	2b07      	cmp	r3, #7
 80043da:	d9d0      	bls.n	800437e <HAL_SD_WriteBlocks+0x13a>
        }
        dataremaining -= 32U;
 80043dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043de:	3b20      	subs	r3, #32
 80043e0:	63fb      	str	r3, [r7, #60]	; 0x3c
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80043e2:	f7fc fb19 	bl	8000a18 <HAL_GetTick>
 80043e6:	4602      	mov	r2, r0
 80043e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d902      	bls.n	80043f8 <HAL_SD_WriteBlocks+0x1b4>
 80043f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d112      	bne.n	800441e <HAL_SD_WriteBlocks+0x1da>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a56      	ldr	r2, [pc, #344]	; (8004558 <HAL_SD_WriteBlocks+0x314>)
 80043fe:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004404:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004406:	431a      	orrs	r2, r3
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2200      	movs	r2, #0
 8004418:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e097      	b.n	800454e <HAL_SD_WriteBlocks+0x30a>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004424:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 8004428:	2b00      	cmp	r3, #0
 800442a:	d09b      	beq.n	8004364 <HAL_SD_WriteBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68da      	ldr	r2, [r3, #12]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800443a:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004446:	2b00      	cmp	r3, #0
 8004448:	d022      	beq.n	8004490 <HAL_SD_WriteBlocks+0x24c>
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	2b01      	cmp	r3, #1
 800444e:	d91f      	bls.n	8004490 <HAL_SD_WriteBlocks+0x24c>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004454:	2b03      	cmp	r3, #3
 8004456:	d01b      	beq.n	8004490 <HAL_SD_WriteBlocks+0x24c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4618      	mov	r0, r3
 800445e:	f001 f98d 	bl	800577c <SDMMC_CmdStopTransfer>
 8004462:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8004464:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004466:	2b00      	cmp	r3, #0
 8004468:	d012      	beq.n	8004490 <HAL_SD_WriteBlocks+0x24c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a3a      	ldr	r2, [pc, #232]	; (8004558 <HAL_SD_WriteBlocks+0x314>)
 8004470:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004476:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004478:	431a      	orrs	r2, r3
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2201      	movs	r2, #1
 8004482:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e05e      	b.n	800454e <HAL_SD_WriteBlocks+0x30a>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004496:	f003 0308 	and.w	r3, r3, #8
 800449a:	2b00      	cmp	r3, #0
 800449c:	d012      	beq.n	80044c4 <HAL_SD_WriteBlocks+0x280>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a2d      	ldr	r2, [pc, #180]	; (8004558 <HAL_SD_WriteBlocks+0x314>)
 80044a4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044aa:	f043 0208 	orr.w	r2, r3, #8
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2201      	movs	r2, #1
 80044b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2200      	movs	r2, #0
 80044be:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e044      	b.n	800454e <HAL_SD_WriteBlocks+0x30a>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ca:	f003 0302 	and.w	r3, r3, #2
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d012      	beq.n	80044f8 <HAL_SD_WriteBlocks+0x2b4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a20      	ldr	r2, [pc, #128]	; (8004558 <HAL_SD_WriteBlocks+0x314>)
 80044d8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044de:	f043 0202 	orr.w	r2, r3, #2
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2201      	movs	r2, #1
 80044ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2200      	movs	r2, #0
 80044f2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e02a      	b.n	800454e <HAL_SD_WriteBlocks+0x30a>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044fe:	f003 0310 	and.w	r3, r3, #16
 8004502:	2b00      	cmp	r3, #0
 8004504:	d012      	beq.n	800452c <HAL_SD_WriteBlocks+0x2e8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a13      	ldr	r2, [pc, #76]	; (8004558 <HAL_SD_WriteBlocks+0x314>)
 800450c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004512:	f043 0210 	orr.w	r2, r3, #16
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2201      	movs	r2, #1
 800451e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e010      	b.n	800454e <HAL_SD_WriteBlocks+0x30a>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a0a      	ldr	r2, [pc, #40]	; (800455c <HAL_SD_WriteBlocks+0x318>)
 8004532:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800453c:	2300      	movs	r3, #0
 800453e:	e006      	b.n	800454e <HAL_SD_WriteBlocks+0x30a>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004544:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
  }
}
 800454e:	4618      	mov	r0, r3
 8004550:	3748      	adds	r7, #72	; 0x48
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	1fe00fff 	.word	0x1fe00fff
 800455c:	18000f3a 	.word	0x18000f3a

08004560 <HAL_SD_DriveTransceiver_1_8V_Callback>:
  * @brief  Enable/Disable the SD Transceiver 1.8V Mode Callback.
  * @param  status: Voltage Switch State
  * @retval None
  */
__weak  void HAL_SD_DriveTransceiver_1_8V_Callback(FlagStatus status)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	4603      	mov	r3, r0
 8004568:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(status);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_EnableTransceiver could be implemented in the user file
   */
}
 800456a:	bf00      	nop
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
	...

08004578 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004586:	0f9b      	lsrs	r3, r3, #30
 8004588:	b2da      	uxtb	r2, r3
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004592:	0e9b      	lsrs	r3, r3, #26
 8004594:	b2db      	uxtb	r3, r3
 8004596:	f003 030f 	and.w	r3, r3, #15
 800459a:	b2da      	uxtb	r2, r3
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045a4:	0e1b      	lsrs	r3, r3, #24
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	f003 0303 	and.w	r3, r3, #3
 80045ac:	b2da      	uxtb	r2, r3
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045b6:	0c1b      	lsrs	r3, r3, #16
 80045b8:	b2da      	uxtb	r2, r3
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045c2:	0a1b      	lsrs	r3, r3, #8
 80045c4:	b2da      	uxtb	r2, r3
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045ce:	b2da      	uxtb	r2, r3
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045d8:	0d1b      	lsrs	r3, r3, #20
 80045da:	b29a      	uxth	r2, r3
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045e4:	0c1b      	lsrs	r3, r3, #16
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	f003 030f 	and.w	r3, r3, #15
 80045ec:	b2da      	uxtb	r2, r3
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045f6:	0bdb      	lsrs	r3, r3, #15
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	f003 0301 	and.w	r3, r3, #1
 80045fe:	b2da      	uxtb	r2, r3
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004608:	0b9b      	lsrs	r3, r3, #14
 800460a:	b2db      	uxtb	r3, r3
 800460c:	f003 0301 	and.w	r3, r3, #1
 8004610:	b2da      	uxtb	r2, r3
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800461a:	0b5b      	lsrs	r3, r3, #13
 800461c:	b2db      	uxtb	r3, r3
 800461e:	f003 0301 	and.w	r3, r3, #1
 8004622:	b2da      	uxtb	r2, r3
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800462c:	0b1b      	lsrs	r3, r3, #12
 800462e:	b2db      	uxtb	r3, r3
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	b2da      	uxtb	r2, r3
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2200      	movs	r2, #0
 800463e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004644:	2b00      	cmp	r3, #0
 8004646:	d163      	bne.n	8004710 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800464c:	009a      	lsls	r2, r3, #2
 800464e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004652:	4013      	ands	r3, r2
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004658:	0f92      	lsrs	r2, r2, #30
 800465a:	431a      	orrs	r2, r3
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004664:	0edb      	lsrs	r3, r3, #27
 8004666:	b2db      	uxtb	r3, r3
 8004668:	f003 0307 	and.w	r3, r3, #7
 800466c:	b2da      	uxtb	r2, r3
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004676:	0e1b      	lsrs	r3, r3, #24
 8004678:	b2db      	uxtb	r3, r3
 800467a:	f003 0307 	and.w	r3, r3, #7
 800467e:	b2da      	uxtb	r2, r3
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004688:	0d5b      	lsrs	r3, r3, #21
 800468a:	b2db      	uxtb	r3, r3
 800468c:	f003 0307 	and.w	r3, r3, #7
 8004690:	b2da      	uxtb	r2, r3
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800469a:	0c9b      	lsrs	r3, r3, #18
 800469c:	b2db      	uxtb	r3, r3
 800469e:	f003 0307 	and.w	r3, r3, #7
 80046a2:	b2da      	uxtb	r2, r3
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80046ac:	0bdb      	lsrs	r3, r3, #15
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	f003 0307 	and.w	r3, r3, #7
 80046b4:	b2da      	uxtb	r2, r3
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	691b      	ldr	r3, [r3, #16]
 80046be:	1c5a      	adds	r2, r3, #1
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	7e1b      	ldrb	r3, [r3, #24]
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	f003 0307 	and.w	r3, r3, #7
 80046ce:	3302      	adds	r3, #2
 80046d0:	2201      	movs	r2, #1
 80046d2:	fa02 f303 	lsl.w	r3, r2, r3
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80046da:	fb02 f203 	mul.w	r2, r2, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	7a1b      	ldrb	r3, [r3, #8]
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	f003 030f 	and.w	r3, r3, #15
 80046ec:	2201      	movs	r2, #1
 80046ee:	409a      	lsls	r2, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	651a      	str	r2, [r3, #80]	; 0x50

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046f8:	687a      	ldr	r2, [r7, #4]
 80046fa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80046fc:	0a52      	lsrs	r2, r2, #9
 80046fe:	fb02 f203 	mul.w	r2, r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockSize = 512U;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f44f 7200 	mov.w	r2, #512	; 0x200
 800470c:	659a      	str	r2, [r3, #88]	; 0x58
 800470e:	e031      	b.n	8004774 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004714:	2b01      	cmp	r3, #1
 8004716:	d11d      	bne.n	8004754 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800471c:	041b      	lsls	r3, r3, #16
 800471e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004726:	0c1b      	lsrs	r3, r3, #16
 8004728:	431a      	orrs	r2, r3
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	3301      	adds	r3, #1
 8004734:	029a      	lsls	r2, r3, #10
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 512U;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004748:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	659a      	str	r2, [r3, #88]	; 0x58
 8004752:	e00f      	b.n	8004774 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a58      	ldr	r2, [pc, #352]	; (80048bc <HAL_SD_GetCardCSD+0x344>)
 800475a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004760:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e09d      	b.n	80048b0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004778:	0b9b      	lsrs	r3, r3, #14
 800477a:	b2db      	uxtb	r3, r3
 800477c:	f003 0301 	and.w	r3, r3, #1
 8004780:	b2da      	uxtb	r2, r3
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800478a:	09db      	lsrs	r3, r3, #7
 800478c:	b2db      	uxtb	r3, r3
 800478e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004792:	b2da      	uxtb	r2, r3
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800479c:	b2db      	uxtb	r3, r3
 800479e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80047a2:	b2da      	uxtb	r2, r3
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047ac:	0fdb      	lsrs	r3, r3, #31
 80047ae:	b2da      	uxtb	r2, r3
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047b8:	0f5b      	lsrs	r3, r3, #29
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	f003 0303 	and.w	r3, r3, #3
 80047c0:	b2da      	uxtb	r2, r3
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047ca:	0e9b      	lsrs	r3, r3, #26
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	f003 0307 	and.w	r3, r3, #7
 80047d2:	b2da      	uxtb	r2, r3
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047dc:	0d9b      	lsrs	r3, r3, #22
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	f003 030f 	and.w	r3, r3, #15
 80047e4:	b2da      	uxtb	r2, r3
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047ee:	0d5b      	lsrs	r3, r3, #21
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	b2da      	uxtb	r2, r3
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	2200      	movs	r2, #0
 8004802:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800480a:	0c1b      	lsrs	r3, r3, #16
 800480c:	b2db      	uxtb	r3, r3
 800480e:	f003 0301 	and.w	r3, r3, #1
 8004812:	b2da      	uxtb	r2, r3
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800481e:	0bdb      	lsrs	r3, r3, #15
 8004820:	b2db      	uxtb	r3, r3
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	b2da      	uxtb	r2, r3
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004832:	0b9b      	lsrs	r3, r3, #14
 8004834:	b2db      	uxtb	r3, r3
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	b2da      	uxtb	r2, r3
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004846:	0b5b      	lsrs	r3, r3, #13
 8004848:	b2db      	uxtb	r3, r3
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	b2da      	uxtb	r2, r3
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800485a:	0b1b      	lsrs	r3, r3, #12
 800485c:	b2db      	uxtb	r3, r3
 800485e:	f003 0301 	and.w	r3, r3, #1
 8004862:	b2da      	uxtb	r2, r3
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800486e:	0a9b      	lsrs	r3, r3, #10
 8004870:	b2db      	uxtb	r3, r3
 8004872:	f003 0303 	and.w	r3, r3, #3
 8004876:	b2da      	uxtb	r2, r3
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004882:	0a1b      	lsrs	r3, r3, #8
 8004884:	b2db      	uxtb	r3, r3
 8004886:	f003 0303 	and.w	r3, r3, #3
 800488a:	b2da      	uxtb	r2, r3
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004896:	085b      	lsrs	r3, r3, #1
 8004898:	b2db      	uxtb	r3, r3
 800489a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800489e:	b2da      	uxtb	r2, r3
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	2201      	movs	r2, #1
 80048aa:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80048ae:	2300      	movs	r3, #0
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	370c      	adds	r7, #12
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr
 80048bc:	1fe00fff 	.word	0x1fe00fff

080048c0 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b094      	sub	sp, #80	; 0x50
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80048ca:	2300      	movs	r3, #0
 80048cc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  errorstate = SD_SendSDStatus(hsd, sd_status);
 80048d0:	f107 0308 	add.w	r3, r7, #8
 80048d4:	4619      	mov	r1, r3
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f000 fb64 	bl	8004fa4 <SD_SendSDStatus>
 80048dc:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 80048de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d011      	beq.n	8004908 <HAL_SD_GetCardStatus+0x48>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a4f      	ldr	r2, [pc, #316]	; (8004a28 <HAL_SD_GetCardStatus+0x168>)
 80048ea:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048f2:	431a      	orrs	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8004906:	e070      	b.n	80049ea <HAL_SD_GetCardStatus+0x12a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	099b      	lsrs	r3, r3, #6
 800490c:	b2db      	uxtb	r3, r3
 800490e:	f003 0303 	and.w	r3, r3, #3
 8004912:	b2da      	uxtb	r2, r3
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	095b      	lsrs	r3, r3, #5
 800491c:	b2db      	uxtb	r3, r3
 800491e:	f003 0301 	and.w	r3, r3, #1
 8004922:	b2da      	uxtb	r2, r3
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	0a1b      	lsrs	r3, r3, #8
 800492c:	b29b      	uxth	r3, r3
 800492e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004932:	b29a      	uxth	r2, r3
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	0e1b      	lsrs	r3, r3, #24
 8004938:	b29b      	uxth	r3, r3
 800493a:	4313      	orrs	r3, r2
 800493c:	b29a      	uxth	r2, r3
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	061a      	lsls	r2, r3, #24
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	021b      	lsls	r3, r3, #8
 800494a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800494e:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	0a1b      	lsrs	r3, r3, #8
 8004954:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8004958:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	0e1b      	lsrs	r3, r3, #24
 800495e:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	b2da      	uxtb	r2, r3
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	0a1b      	lsrs	r3, r3, #8
 8004970:	b2da      	uxtb	r2, r3
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	0d1b      	lsrs	r3, r3, #20
 800497a:	b2db      	uxtb	r3, r3
 800497c:	f003 030f 	and.w	r3, r3, #15
 8004980:	b2da      	uxtb	r2, r3
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	0c1b      	lsrs	r3, r3, #16
 800498a:	b29b      	uxth	r3, r3
 800498c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004990:	b29a      	uxth	r2, r3
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	b29b      	uxth	r3, r3
 8004996:	b2db      	uxtb	r3, r3
 8004998:	b29b      	uxth	r3, r3
 800499a:	4313      	orrs	r3, r2
 800499c:	b29a      	uxth	r2, r3
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	0a9b      	lsrs	r3, r3, #10
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80049ac:	b2da      	uxtb	r2, r3
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	0a1b      	lsrs	r3, r3, #8
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	f003 0303 	and.w	r3, r3, #3
 80049bc:	b2da      	uxtb	r2, r3
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	091b      	lsrs	r3, r3, #4
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	f003 030f 	and.w	r3, r3, #15
 80049cc:	b2da      	uxtb	r2, r3
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	f003 030f 	and.w	r3, r3, #15
 80049da:	b2da      	uxtb	r2, r3
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 80049e0:	69bb      	ldr	r3, [r7, #24]
 80049e2:	0e1b      	lsrs	r3, r3, #24
 80049e4:	b2da      	uxtb	r2, r3
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80049f2:	4618      	mov	r0, r3
 80049f4:	f000 fe12 	bl	800561c <SDMMC_CmdBlockLength>
 80049f8:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 80049fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d00d      	beq.n	8004a1c <HAL_SD_GetCardStatus+0x15c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a08      	ldr	r2, [pc, #32]	; (8004a28 <HAL_SD_GetCardStatus+0x168>)
 8004a06:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a0c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2201      	movs	r2, #1
 8004a12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  return status;
 8004a1c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3750      	adds	r7, #80	; 0x50
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	1fe00fff 	.word	0x1fe00fff

08004a2c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b083      	sub	sp, #12
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	370c      	adds	r7, #12
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr

08004a84 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004a84:	b5b0      	push	{r4, r5, r7, lr}
 8004a86:	b08e      	sub	sp, #56	; 0x38
 8004a88:	af04      	add	r7, sp, #16
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2203      	movs	r2, #3
 8004a98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aa0:	2b03      	cmp	r3, #3
 8004aa2:	d02e      	beq.n	8004b02 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004aaa:	d106      	bne.n	8004aba <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ab0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	639a      	str	r2, [r3, #56]	; 0x38
 8004ab8:	e029      	b.n	8004b0e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ac0:	d10a      	bne.n	8004ad8 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 fb66 	bl	8005194 <SD_WideBus_Enable>
 8004ac8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ace:	6a3b      	ldr	r3, [r7, #32]
 8004ad0:	431a      	orrs	r2, r3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	639a      	str	r2, [r3, #56]	; 0x38
 8004ad6:	e01a      	b.n	8004b0e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d10a      	bne.n	8004af4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 fba3 	bl	800522a <SD_WideBus_Disable>
 8004ae4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004aea:	6a3b      	ldr	r3, [r7, #32]
 8004aec:	431a      	orrs	r2, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	639a      	str	r2, [r3, #56]	; 0x38
 8004af2:	e00c      	b.n	8004b0e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	639a      	str	r2, [r3, #56]	; 0x38
 8004b00:	e005      	b.n	8004b0e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b06:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d007      	beq.n	8004b26 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a2e      	ldr	r2, [pc, #184]	; (8004bd4 <HAL_SD_ConfigWideBusOperation+0x150>)
 8004b1c:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004b24:	e034      	b.n	8004b90 <HAL_SD_ConfigWideBusOperation+0x10c>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	60bb      	str	r3, [r7, #8]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	60fb      	str	r3, [r7, #12]
    Init.BusWide             = WideMode;
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	613b      	str	r3, [r7, #16]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	617b      	str	r3, [r7, #20]

    /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
    if(hsd->Init.ClockDiv >= SDMMC_NSpeed_CLK_DIV)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	695b      	ldr	r3, [r3, #20]
 8004b40:	2b03      	cmp	r3, #3
 8004b42:	d903      	bls.n	8004b4c <HAL_SD_ConfigWideBusOperation+0xc8>
    {
      Init.ClockDiv = hsd->Init.ClockDiv;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	695b      	ldr	r3, [r3, #20]
 8004b48:	61bb      	str	r3, [r7, #24]
 8004b4a:	e012      	b.n	8004b72 <HAL_SD_ConfigWideBusOperation+0xee>
    }
    else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b54:	d103      	bne.n	8004b5e <HAL_SD_ConfigWideBusOperation+0xda>
    {
      /* UltraHigh speed SD card,user Clock div */
      Init.ClockDiv = hsd->Init.ClockDiv;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	695b      	ldr	r3, [r3, #20]
 8004b5a:	61bb      	str	r3, [r7, #24]
 8004b5c:	e009      	b.n	8004b72 <HAL_SD_ConfigWideBusOperation+0xee>
    }
    else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b66:	d102      	bne.n	8004b6e <HAL_SD_ConfigWideBusOperation+0xea>
    {
      /* High speed SD card, Max Frequency = 50Mhz */
      Init.ClockDiv = SDMMC_HSpeed_CLK_DIV;
 8004b68:	2302      	movs	r3, #2
 8004b6a:	61bb      	str	r3, [r7, #24]
 8004b6c:	e001      	b.n	8004b72 <HAL_SD_ConfigWideBusOperation+0xee>
    }
    else
    {
      /* No High speed SD card, Max Frequency = 25Mhz */
      Init.ClockDiv = SDMMC_NSpeed_CLK_DIV;
 8004b6e:	2304      	movs	r3, #4
 8004b70:	61bb      	str	r3, [r7, #24]
    }

    (void)SDMMC_Init(hsd->Instance, Init);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681d      	ldr	r5, [r3, #0]
 8004b76:	466c      	mov	r4, sp
 8004b78:	f107 0314 	add.w	r3, r7, #20
 8004b7c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004b80:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004b84:	f107 0308 	add.w	r3, r7, #8
 8004b88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b8a:	4628      	mov	r0, r5
 8004b8c:	f000 fc68 	bl	8005460 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f000 fd3f 	bl	800561c <SDMMC_CmdBlockLength>
 8004b9e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004ba0:	6a3b      	ldr	r3, [r7, #32]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00c      	beq.n	8004bc0 <HAL_SD_ConfigWideBusOperation+0x13c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a0a      	ldr	r2, [pc, #40]	; (8004bd4 <HAL_SD_ConfigWideBusOperation+0x150>)
 8004bac:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bb2:	6a3b      	ldr	r3, [r7, #32]
 8004bb4:	431a      	orrs	r2, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8004bc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3728      	adds	r7, #40	; 0x28
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bdb0      	pop	{r4, r5, r7, pc}
 8004bd4:	1fe00fff 	.word	0x1fe00fff

08004bd8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b086      	sub	sp, #24
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8004be0:	2300      	movs	r3, #0
 8004be2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004be4:	f107 030c 	add.w	r3, r7, #12
 8004be8:	4619      	mov	r1, r3
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f000 faaa 	bl	8005144 <SD_SendStatus>
 8004bf0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d005      	beq.n	8004c04 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	431a      	orrs	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	0a5b      	lsrs	r3, r3, #9
 8004c08:	f003 030f 	and.w	r3, r3, #15
 8004c0c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004c0e:	693b      	ldr	r3, [r7, #16]
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3718      	adds	r7, #24
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004c18:	b590      	push	{r4, r7, lr}
 8004c1a:	b091      	sub	sp, #68	; 0x44
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004c20:	2301      	movs	r3, #1
 8004c22:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f000 fc72 	bl	8005512 <SDMMC_GetPowerState>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d102      	bne.n	8004c3a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004c34:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004c38:	e0a8      	b.n	8004d8c <SD_InitCard+0x174>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c3e:	2b03      	cmp	r3, #3
 8004c40:	d02e      	beq.n	8004ca0 <SD_InitCard+0x88>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4618      	mov	r0, r3
 8004c48:	f000 febe 	bl	80059c8 <SDMMC_CmdSendCID>
 8004c4c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d001      	beq.n	8004c58 <SD_InitCard+0x40>
    {
      return errorstate;
 8004c54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c56:	e099      	b.n	8004d8c <SD_InitCard+0x174>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	2100      	movs	r1, #0
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f000 fc9d 	bl	800559e <SDMMC_GetResponse>
 8004c64:	4602      	mov	r2, r0
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2104      	movs	r1, #4
 8004c70:	4618      	mov	r0, r3
 8004c72:	f000 fc94 	bl	800559e <SDMMC_GetResponse>
 8004c76:	4602      	mov	r2, r0
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2108      	movs	r1, #8
 8004c82:	4618      	mov	r0, r3
 8004c84:	f000 fc8b 	bl	800559e <SDMMC_GetResponse>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	210c      	movs	r1, #12
 8004c94:	4618      	mov	r0, r3
 8004c96:	f000 fc82 	bl	800559e <SDMMC_GetResponse>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	67da      	str	r2, [r3, #124]	; 0x7c
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ca4:	2b03      	cmp	r3, #3
 8004ca6:	d00d      	beq.n	8004cc4 <SD_InitCard+0xac>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f107 020e 	add.w	r2, r7, #14
 8004cb0:	4611      	mov	r1, r2
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f000 fec7 	bl	8005a46 <SDMMC_CmdSetRelAdd>
 8004cb8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004cba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d001      	beq.n	8004cc4 <SD_InitCard+0xac>
    {
      return errorstate;
 8004cc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cc2:	e063      	b.n	8004d8c <SD_InitCard+0x174>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cc8:	2b03      	cmp	r3, #3
 8004cca:	d036      	beq.n	8004d3a <SD_InitCard+0x122>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004ccc:	89fb      	ldrh	r3, [r7, #14]
 8004cce:	461a      	mov	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	649a      	str	r2, [r3, #72]	; 0x48

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cdc:	041b      	lsls	r3, r3, #16
 8004cde:	4619      	mov	r1, r3
 8004ce0:	4610      	mov	r0, r2
 8004ce2:	f000 fe90 	bl	8005a06 <SDMMC_CmdSendCSD>
 8004ce6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004ce8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d001      	beq.n	8004cf2 <SD_InitCard+0xda>
    {
      return errorstate;
 8004cee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cf0:	e04c      	b.n	8004d8c <SD_InitCard+0x174>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	2100      	movs	r1, #0
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f000 fc50 	bl	800559e <SDMMC_GetResponse>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	2104      	movs	r1, #4
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f000 fc47 	bl	800559e <SDMMC_GetResponse>
 8004d10:	4602      	mov	r2, r0
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2108      	movs	r1, #8
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f000 fc3e 	bl	800559e <SDMMC_GetResponse>
 8004d22:	4602      	mov	r2, r0
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	210c      	movs	r1, #12
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f000 fc35 	bl	800559e <SDMMC_GetResponse>
 8004d34:	4602      	mov	r2, r0
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	66da      	str	r2, [r3, #108]	; 0x6c
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	2104      	movs	r1, #4
 8004d40:	4618      	mov	r0, r3
 8004d42:	f000 fc2c 	bl	800559e <SDMMC_GetResponse>
 8004d46:	4603      	mov	r3, r0
 8004d48:	0d1a      	lsrs	r2, r3, #20
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004d4e:	f107 0310 	add.w	r3, r7, #16
 8004d52:	4619      	mov	r1, r3
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f7ff fc0f 	bl	8004578 <HAL_SD_GetCardCSD>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d002      	beq.n	8004d66 <SD_InitCard+0x14e>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004d60:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004d64:	e012      	b.n	8004d8c <SD_InitCard+0x174>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6819      	ldr	r1, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d6e:	041b      	lsls	r3, r3, #16
 8004d70:	f04f 0400 	mov.w	r4, #0
 8004d74:	461a      	mov	r2, r3
 8004d76:	4623      	mov	r3, r4
 8004d78:	4608      	mov	r0, r1
 8004d7a:	f000 fd3b 	bl	80057f4 <SDMMC_CmdSelDesel>
 8004d7e:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004d80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d001      	beq.n	8004d8a <SD_InitCard+0x172>
  {
    return errorstate;
 8004d86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d88:	e000      	b.n	8004d8c <SD_InitCard+0x174>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004d8a:	2300      	movs	r3, #0
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3744      	adds	r7, #68	; 0x44
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd90      	pop	{r4, r7, pc}

08004d94 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b088      	sub	sp, #32
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	60fb      	str	r3, [r7, #12]
  uint32_t response = 0U, validvoltage = 0U;
 8004da0:	2300      	movs	r3, #0
 8004da2:	61fb      	str	r3, [r7, #28]
 8004da4:	2300      	movs	r3, #0
 8004da6:	61bb      	str	r3, [r7, #24]
  uint32_t errorstate;
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
 8004da8:	f7fb fe36 	bl	8000a18 <HAL_GetTick>
 8004dac:	6178      	str	r0, [r7, #20]
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 fd42 	bl	800583c <SDMMC_CmdGoIdleState>
 8004db8:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d001      	beq.n	8004dc4 <SD_PowerON+0x30>
  {
    return errorstate;
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	e0e9      	b.n	8004f98 <SD_PowerON+0x204>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f000 fd55 	bl	8005878 <SDMMC_CmdOperCond>
 8004dce:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00d      	beq.n	8004df2 <SD_PowerON+0x5e>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	641a      	str	r2, [r3, #64]	; 0x40
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4618      	mov	r0, r3
 8004de2:	f000 fd2b 	bl	800583c <SDMMC_CmdGoIdleState>
 8004de6:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d004      	beq.n	8004df8 <SD_PowerON+0x64>
    {
      return errorstate;
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	e0d2      	b.n	8004f98 <SD_PowerON+0x204>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2201      	movs	r2, #1
 8004df6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d137      	bne.n	8004e70 <SD_PowerON+0xdc>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2100      	movs	r1, #0
 8004e06:	4618      	mov	r0, r3
 8004e08:	f000 fd56 	bl	80058b8 <SDMMC_CmdAppCommand>
 8004e0c:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d02d      	beq.n	8004e70 <SD_PowerON+0xdc>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004e14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004e18:	e0be      	b.n	8004f98 <SD_PowerON+0x204>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	2100      	movs	r1, #0
 8004e20:	4618      	mov	r0, r3
 8004e22:	f000 fd49 	bl	80058b8 <SDMMC_CmdAppCommand>
 8004e26:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d001      	beq.n	8004e32 <SD_PowerON+0x9e>
    {
      return errorstate;
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	e0b2      	b.n	8004f98 <SD_PowerON+0x204>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	495a      	ldr	r1, [pc, #360]	; (8004fa0 <SD_PowerON+0x20c>)
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f000 fd60 	bl	80058fe <SDMMC_CmdAppOperCommand>
 8004e3e:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d002      	beq.n	8004e4c <SD_PowerON+0xb8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004e46:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004e4a:	e0a5      	b.n	8004f98 <SD_PowerON+0x204>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	2100      	movs	r1, #0
 8004e52:	4618      	mov	r0, r3
 8004e54:	f000 fba3 	bl	800559e <SDMMC_GetResponse>
 8004e58:	61f8      	str	r0, [r7, #28]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	0fdb      	lsrs	r3, r3, #31
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d101      	bne.n	8004e66 <SD_PowerON+0xd2>
 8004e62:	2301      	movs	r3, #1
 8004e64:	e000      	b.n	8004e68 <SD_PowerON+0xd4>
 8004e66:	2300      	movs	r3, #0
 8004e68:	61bb      	str	r3, [r7, #24]

    count++;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	3301      	adds	r3, #1
 8004e6e:	60fb      	str	r3, [r7, #12]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d802      	bhi.n	8004e80 <SD_PowerON+0xec>
 8004e7a:	69bb      	ldr	r3, [r7, #24]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d0cc      	beq.n	8004e1a <SD_PowerON+0x86>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d902      	bls.n	8004e90 <SD_PowerON+0xfc>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004e8a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004e8e:	e083      	b.n	8004f98 <SD_PowerON+0x204>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004e90:	69fb      	ldr	r3, [r7, #28]
 8004e92:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d07d      	beq.n	8004f96 <SD_PowerON+0x202>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_SD_TRANSCEIVER != 0U)
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	699b      	ldr	r3, [r3, #24]
 8004ea4:	2b02      	cmp	r3, #2
 8004ea6:	d176      	bne.n	8004f96 <SD_PowerON+0x202>
    {
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d071      	beq.n	8004f96 <SD_PowerON+0x202>
      {
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004eb8:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Start switching procedue */
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f042 0208 	orr.w	r2, r2, #8
 8004ec8:	601a      	str	r2, [r3, #0]

        /* Send CMD11 to switch 1.8V mode */
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f000 fe20 	bl	8005b14 <SDMMC_CmdVoltageSwitch>
 8004ed4:	6138      	str	r0, [r7, #16]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d00c      	beq.n	8004ef6 <SD_PowerON+0x162>
        {
          return errorstate;
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	e05b      	b.n	8004f98 <SD_PowerON+0x204>
        }

        /* Check to CKSTOP */
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
        {
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8004ee0:	f7fb fd9a 	bl	8000a18 <HAL_GetTick>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	1ad3      	subs	r3, r2, r3
 8004eea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004eee:	d102      	bne.n	8004ef6 <SD_PowerON+0x162>
          {
            return HAL_SD_ERROR_TIMEOUT;
 8004ef0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004ef4:	e050      	b.n	8004f98 <SD_PowerON+0x204>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004efc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f00:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f04:	d1ec      	bne.n	8004ee0 <SD_PowerON+0x14c>
          }
        }

        /* Clear CKSTOP Flag */
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004f0e:	639a      	str	r2, [r3, #56]	; 0x38

        /* Check to BusyD0 */
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f1e:	d002      	beq.n	8004f26 <SD_PowerON+0x192>
        {
          /* Error when activate Voltage Switch in SDMMC Peripheral */
          return SDMMC_ERROR_UNSUPPORTED_FEATURE;
 8004f20:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004f24:	e038      	b.n	8004f98 <SD_PowerON+0x204>
        {
          /* Enable Transceiver Switch PIN */
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->DriveTransceiver_1_8V_Callback(SET);
#else
          HAL_SD_DriveTransceiver_1_8V_Callback(SET);
 8004f26:	2001      	movs	r0, #1
 8004f28:	f7ff fb1a 	bl	8004560 <HAL_SD_DriveTransceiver_1_8V_Callback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */

          /* Switch ready */
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f042 0204 	orr.w	r2, r2, #4
 8004f3a:	601a      	str	r2, [r3, #0]

          /* Check VSWEND Flag */
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 8004f3c:	e00a      	b.n	8004f54 <SD_PowerON+0x1c0>
          {
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8004f3e:	f7fb fd6b 	bl	8000a18 <HAL_GetTick>
 8004f42:	4602      	mov	r2, r0
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	1ad3      	subs	r3, r2, r3
 8004f48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f4c:	d102      	bne.n	8004f54 <SD_PowerON+0x1c0>
            {
              return HAL_SD_ERROR_TIMEOUT;
 8004f4e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004f52:	e021      	b.n	8004f98 <SD_PowerON+0x204>
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f5e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004f62:	d1ec      	bne.n	8004f3e <SD_PowerON+0x1aa>
            }
          }

          /* Clear VSWEND Flag */
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004f6c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Check BusyD0 status */
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f7c:	d102      	bne.n	8004f84 <SD_PowerON+0x1f0>
          {
            /* Error when enabling 1.8V mode */
            return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004f7e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004f82:	e009      	b.n	8004f98 <SD_PowerON+0x204>
          }
          /* Switch to 1.8V OK */

          /* Disable VSWITCH FLAG from SDMMC Peripheral */
          hsd->Instance->POWER = 0x13U;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	2213      	movs	r2, #19
 8004f8a:	601a      	str	r2, [r3, #0]

          /* Clean Status flags */
          hsd->Instance->ICR = 0xFFFFFFFFU;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f94:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 8004f96:	2300      	movs	r3, #0
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3720      	adds	r7, #32
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	c1100000 	.word	0xc1100000

08004fa4 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b08c      	sub	sp, #48	; 0x30
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004fae:	f7fb fd33 	bl	8000a18 <HAL_GetTick>
 8004fb2:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2100      	movs	r1, #0
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f000 faed 	bl	800559e <SDMMC_GetResponse>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004fce:	d102      	bne.n	8004fd6 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004fd0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004fd4:	e0b0      	b.n	8005138 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	2140      	movs	r1, #64	; 0x40
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f000 fb1d 	bl	800561c <SDMMC_CmdBlockLength>
 8004fe2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004fe4:	6a3b      	ldr	r3, [r7, #32]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d005      	beq.n	8004ff6 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8004ff2:	6a3b      	ldr	r3, [r7, #32]
 8004ff4:	e0a0      	b.n	8005138 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ffe:	041b      	lsls	r3, r3, #16
 8005000:	4619      	mov	r1, r3
 8005002:	4610      	mov	r0, r2
 8005004:	f000 fc58 	bl	80058b8 <SDMMC_CmdAppCommand>
 8005008:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800500a:	6a3b      	ldr	r3, [r7, #32]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d005      	beq.n	800501c <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8005018:	6a3b      	ldr	r3, [r7, #32]
 800501a:	e08d      	b.n	8005138 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800501c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005020:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8005022:	2340      	movs	r3, #64	; 0x40
 8005024:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8005026:	2360      	movs	r3, #96	; 0x60
 8005028:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800502a:	2302      	movs	r3, #2
 800502c:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800502e:	2300      	movs	r3, #0
 8005030:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8005032:	2301      	movs	r3, #1
 8005034:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f107 0208 	add.w	r2, r7, #8
 800503e:	4611      	mov	r1, r2
 8005040:	4618      	mov	r0, r3
 8005042:	f000 fabf 	bl	80055c4 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4618      	mov	r0, r3
 800504c:	f000 fd40 	bl	8005ad0 <SDMMC_CmdStatusRegister>
 8005050:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005052:	6a3b      	ldr	r3, [r7, #32]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d02b      	beq.n	80050b0 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8005060:	6a3b      	ldr	r3, [r7, #32]
 8005062:	e069      	b.n	8005138 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800506a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d013      	beq.n	800509a <SD_SendSDStatus+0xf6>
    {
      for(count = 0U; count < 8U; count++)
 8005072:	2300      	movs	r3, #0
 8005074:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005076:	e00d      	b.n	8005094 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4618      	mov	r0, r3
 800507e:	f000 fa19 	bl	80054b4 <SDMMC_ReadFIFO>
 8005082:	4602      	mov	r2, r0
 8005084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005086:	601a      	str	r2, [r3, #0]
        pData++;
 8005088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800508a:	3304      	adds	r3, #4
 800508c:	62bb      	str	r3, [r7, #40]	; 0x28
      for(count = 0U; count < 8U; count++)
 800508e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005090:	3301      	adds	r3, #1
 8005092:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005096:	2b07      	cmp	r3, #7
 8005098:	d9ee      	bls.n	8005078 <SD_SendSDStatus+0xd4>
      }
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800509a:	f7fb fcbd 	bl	8000a18 <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a2:	1ad3      	subs	r3, r2, r3
 80050a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050a8:	d102      	bne.n	80050b0 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80050aa:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80050ae:	e043      	b.n	8005138 <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050b6:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d0d2      	beq.n	8005064 <SD_SendSDStatus+0xc0>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050c4:	f003 0308 	and.w	r3, r3, #8
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d001      	beq.n	80050d0 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 80050cc:	2308      	movs	r3, #8
 80050ce:	e033      	b.n	8005138 <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050d6:	f003 0302 	and.w	r3, r3, #2
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d001      	beq.n	80050e2 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80050de:	2302      	movs	r3, #2
 80050e0:	e02a      	b.n	8005138 <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050e8:	f003 0320 	and.w	r3, r3, #32
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d017      	beq.n	8005120 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 80050f0:	2320      	movs	r3, #32
 80050f2:	e021      	b.n	8005138 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4618      	mov	r0, r3
 80050fa:	f000 f9db 	bl	80054b4 <SDMMC_ReadFIFO>
 80050fe:	4602      	mov	r2, r0
 8005100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005102:	601a      	str	r2, [r3, #0]
    pData++;
 8005104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005106:	3304      	adds	r3, #4
 8005108:	62bb      	str	r3, [r7, #40]	; 0x28

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800510a:	f7fb fc85 	bl	8000a18 <HAL_GetTick>
 800510e:	4602      	mov	r2, r0
 8005110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005112:	1ad3      	subs	r3, r2, r3
 8005114:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005118:	d102      	bne.n	8005120 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800511a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800511e:	e00b      	b.n	8005138 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005126:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800512a:	2b00      	cmp	r3, #0
 800512c:	d1e2      	bne.n	80050f4 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a03      	ldr	r2, [pc, #12]	; (8005140 <SD_SendSDStatus+0x19c>)
 8005134:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 8005136:	2300      	movs	r3, #0
}
 8005138:	4618      	mov	r0, r3
 800513a:	3730      	adds	r7, #48	; 0x30
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}
 8005140:	18000f3a 	.word	0x18000f3a

08005144 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d102      	bne.n	800515a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8005154:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005158:	e018      	b.n	800518c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005162:	041b      	lsls	r3, r3, #16
 8005164:	4619      	mov	r1, r3
 8005166:	4610      	mov	r0, r2
 8005168:	f000 fc8f 	bl	8005a8a <SDMMC_CmdSendStatus>
 800516c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d001      	beq.n	8005178 <SD_SendStatus+0x34>
  {
    return errorstate;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	e009      	b.n	800518c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	2100      	movs	r1, #0
 800517e:	4618      	mov	r0, r3
 8005180:	f000 fa0d 	bl	800559e <SDMMC_GetResponse>
 8005184:	4602      	mov	r2, r0
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800518a:	2300      	movs	r3, #0
}
 800518c:	4618      	mov	r0, r3
 800518e:	3710      	adds	r7, #16
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}

08005194 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b086      	sub	sp, #24
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800519c:	2300      	movs	r3, #0
 800519e:	60fb      	str	r3, [r7, #12]
 80051a0:	2300      	movs	r3, #0
 80051a2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2100      	movs	r1, #0
 80051aa:	4618      	mov	r0, r3
 80051ac:	f000 f9f7 	bl	800559e <SDMMC_GetResponse>
 80051b0:	4603      	mov	r3, r0
 80051b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051b6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80051ba:	d102      	bne.n	80051c2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80051bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80051c0:	e02f      	b.n	8005222 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80051c2:	f107 030c 	add.w	r3, r7, #12
 80051c6:	4619      	mov	r1, r3
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 f879 	bl	80052c0 <SD_FindSCR>
 80051ce:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d001      	beq.n	80051da <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	e023      	b.n	8005222 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d01c      	beq.n	800521e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051ec:	041b      	lsls	r3, r3, #16
 80051ee:	4619      	mov	r1, r3
 80051f0:	4610      	mov	r0, r2
 80051f2:	f000 fb61 	bl	80058b8 <SDMMC_CmdAppCommand>
 80051f6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d001      	beq.n	8005202 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	e00f      	b.n	8005222 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2102      	movs	r1, #2
 8005208:	4618      	mov	r0, r3
 800520a:	f000 fb98 	bl	800593e <SDMMC_CmdBusWidth>
 800520e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d001      	beq.n	800521a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	e003      	b.n	8005222 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800521a:	2300      	movs	r3, #0
 800521c:	e001      	b.n	8005222 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800521e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8005222:	4618      	mov	r0, r3
 8005224:	3718      	adds	r7, #24
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800522a:	b580      	push	{r7, lr}
 800522c:	b086      	sub	sp, #24
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8005232:	2300      	movs	r3, #0
 8005234:	60fb      	str	r3, [r7, #12]
 8005236:	2300      	movs	r3, #0
 8005238:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2100      	movs	r1, #0
 8005240:	4618      	mov	r0, r3
 8005242:	f000 f9ac 	bl	800559e <SDMMC_GetResponse>
 8005246:	4603      	mov	r3, r0
 8005248:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800524c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005250:	d102      	bne.n	8005258 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005252:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005256:	e02f      	b.n	80052b8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005258:	f107 030c 	add.w	r3, r7, #12
 800525c:	4619      	mov	r1, r3
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 f82e 	bl	80052c0 <SD_FindSCR>
 8005264:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d001      	beq.n	8005270 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	e023      	b.n	80052b8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005276:	2b00      	cmp	r3, #0
 8005278:	d01c      	beq.n	80052b4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005282:	041b      	lsls	r3, r3, #16
 8005284:	4619      	mov	r1, r3
 8005286:	4610      	mov	r0, r2
 8005288:	f000 fb16 	bl	80058b8 <SDMMC_CmdAppCommand>
 800528c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d001      	beq.n	8005298 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	e00f      	b.n	80052b8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2100      	movs	r1, #0
 800529e:	4618      	mov	r0, r3
 80052a0:	f000 fb4d 	bl	800593e <SDMMC_CmdBusWidth>
 80052a4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d001      	beq.n	80052b0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	e003      	b.n	80052b8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80052b0:	2300      	movs	r3, #0
 80052b2:	e001      	b.n	80052b8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80052b4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3718      	adds	r7, #24
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b08e      	sub	sp, #56	; 0x38
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80052ca:	f7fb fba5 	bl	8000a18 <HAL_GetTick>
 80052ce:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80052d0:	2300      	movs	r3, #0
 80052d2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 80052d4:	2300      	movs	r3, #0
 80052d6:	60bb      	str	r3, [r7, #8]
 80052d8:	2300      	movs	r3, #0
 80052da:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	2108      	movs	r1, #8
 80052e6:	4618      	mov	r0, r3
 80052e8:	f000 f998 	bl	800561c <SDMMC_CmdBlockLength>
 80052ec:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80052ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d001      	beq.n	80052f8 <SD_FindSCR+0x38>
  {
    return errorstate;
 80052f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052f6:	e0ad      	b.n	8005454 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005300:	041b      	lsls	r3, r3, #16
 8005302:	4619      	mov	r1, r3
 8005304:	4610      	mov	r0, r2
 8005306:	f000 fad7 	bl	80058b8 <SDMMC_CmdAppCommand>
 800530a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800530c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800530e:	2b00      	cmp	r3, #0
 8005310:	d001      	beq.n	8005316 <SD_FindSCR+0x56>
  {
    return errorstate;
 8005312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005314:	e09e      	b.n	8005454 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005316:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800531a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800531c:	2308      	movs	r3, #8
 800531e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8005320:	2330      	movs	r3, #48	; 0x30
 8005322:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8005324:	2302      	movs	r3, #2
 8005326:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8005328:	2300      	movs	r3, #0
 800532a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800532c:	2301      	movs	r3, #1
 800532e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f107 0210 	add.w	r2, r7, #16
 8005338:	4611      	mov	r1, r2
 800533a:	4618      	mov	r0, r3
 800533c:	f000 f942 	bl	80055c4 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4618      	mov	r0, r3
 8005346:	f000 fb1d 	bl	8005984 <SDMMC_CmdSendSCR>
 800534a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800534c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800534e:	2b00      	cmp	r3, #0
 8005350:	d027      	beq.n	80053a2 <SD_FindSCR+0xe2>
  {
    return errorstate;
 8005352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005354:	e07e      	b.n	8005454 <SD_FindSCR+0x194>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
  {
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800535c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d113      	bne.n	800538c <SD_FindSCR+0xcc>
 8005364:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005366:	2b00      	cmp	r3, #0
 8005368:	d110      	bne.n	800538c <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4618      	mov	r0, r3
 8005370:	f000 f8a0 	bl	80054b4 <SDMMC_ReadFIFO>
 8005374:	4603      	mov	r3, r0
 8005376:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4618      	mov	r0, r3
 800537e:	f000 f899 	bl	80054b4 <SDMMC_ReadFIFO>
 8005382:	4603      	mov	r3, r0
 8005384:	60fb      	str	r3, [r7, #12]
      index++;
 8005386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005388:	3301      	adds	r3, #1
 800538a:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800538c:	f7fb fb44 	bl	8000a18 <HAL_GetTick>
 8005390:	4602      	mov	r2, r0
 8005392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800539a:	d102      	bne.n	80053a2 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800539c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80053a0:	e058      	b.n	8005454 <SD_FindSCR+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053a8:	f240 532a 	movw	r3, #1322	; 0x52a
 80053ac:	4013      	ands	r3, r2
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d0d1      	beq.n	8005356 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053b8:	f003 0308 	and.w	r3, r3, #8
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d005      	beq.n	80053cc <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2208      	movs	r2, #8
 80053c6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80053c8:	2308      	movs	r3, #8
 80053ca:	e043      	b.n	8005454 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053d2:	f003 0302 	and.w	r3, r3, #2
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d005      	beq.n	80053e6 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2202      	movs	r2, #2
 80053e0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80053e2:	2302      	movs	r3, #2
 80053e4:	e036      	b.n	8005454 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ec:	f003 0320 	and.w	r3, r3, #32
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d005      	beq.n	8005400 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	2220      	movs	r2, #32
 80053fa:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80053fc:	2320      	movs	r3, #32
 80053fe:	e029      	b.n	8005454 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a15      	ldr	r2, [pc, #84]	; (800545c <SD_FindSCR+0x19c>)
 8005406:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	061a      	lsls	r2, r3, #24
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	021b      	lsls	r3, r3, #8
 8005410:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005414:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	0a1b      	lsrs	r3, r3, #8
 800541a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800541e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	0e1b      	lsrs	r3, r3, #24
 8005424:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005428:	601a      	str	r2, [r3, #0]
    scr++;
 800542a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800542c:	3304      	adds	r3, #4
 800542e:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	061a      	lsls	r2, r3, #24
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	021b      	lsls	r3, r3, #8
 8005438:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800543c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	0a1b      	lsrs	r3, r3, #8
 8005442:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005446:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	0e1b      	lsrs	r3, r3, #24
 800544c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800544e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005450:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8005452:	2300      	movs	r3, #0
}
 8005454:	4618      	mov	r0, r3
 8005456:	3738      	adds	r7, #56	; 0x38
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}
 800545c:	18000f3a 	.word	0x18000f3a

08005460 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8005460:	b084      	sub	sp, #16
 8005462:	b480      	push	{r7}
 8005464:	b085      	sub	sp, #20
 8005466:	af00      	add	r7, sp, #0
 8005468:	6078      	str	r0, [r7, #4]
 800546a:	f107 001c 	add.w	r0, r7, #28
 800546e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8005472:	2300      	movs	r3, #0
 8005474:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8005476:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 8005478:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800547a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800547c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      |\
 800547e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8005480:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             |\
 8005482:	431a      	orrs	r2, r3
             Init.ClockDiv
 8005484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl |\
 8005486:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8005488:	68fa      	ldr	r2, [r7, #12]
 800548a:	4313      	orrs	r3, r2
 800548c:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685a      	ldr	r2, [r3, #4]
 8005492:	4b07      	ldr	r3, [pc, #28]	; (80054b0 <SDMMC_Init+0x50>)
 8005494:	4013      	ands	r3, r2
 8005496:	68fa      	ldr	r2, [r7, #12]
 8005498:	431a      	orrs	r2, r3
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800549e:	2300      	movs	r3, #0
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	3714      	adds	r7, #20
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	b004      	add	sp, #16
 80054ac:	4770      	bx	lr
 80054ae:	bf00      	nop
 80054b0:	ffc02c00 	.word	0xffc02c00

080054b4 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	370c      	adds	r7, #12
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr

080054ce <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 80054ce:	b480      	push	{r7}
 80054d0:	b083      	sub	sp, #12
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	6078      	str	r0, [r7, #4]
 80054d6:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80054e2:	2300      	movs	r3, #0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f043 0203 	orr.w	r2, r3, #3
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	370c      	adds	r7, #12
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr

08005512 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8005512:	b480      	push	{r7}
 8005514:	b083      	sub	sp, #12
 8005516:	af00      	add	r7, sp, #0
 8005518:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0303 	and.w	r3, r3, #3
}
 8005522:	4618      	mov	r0, r3
 8005524:	370c      	adds	r7, #12
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
	...

08005530 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8005530:	b480      	push	{r7}
 8005532:	b085      	sub	sp, #20
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800553a:	2300      	movs	r3, #0
 800553c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800554e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8005554:	431a      	orrs	r2, r3
                       Command->CPSM);
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800555a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800555c:	68fa      	ldr	r2, [r7, #12]
 800555e:	4313      	orrs	r3, r2
 8005560:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	68da      	ldr	r2, [r3, #12]
 8005566:	4b06      	ldr	r3, [pc, #24]	; (8005580 <SDMMC_SendCommand+0x50>)
 8005568:	4013      	ands	r3, r2
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	431a      	orrs	r2, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005572:	2300      	movs	r3, #0
}
 8005574:	4618      	mov	r0, r3
 8005576:	3714      	adds	r7, #20
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr
 8005580:	fffee0c0 	.word	0xfffee0c0

08005584 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8005584:	b480      	push	{r7}
 8005586:	b083      	sub	sp, #12
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	691b      	ldr	r3, [r3, #16]
 8005590:	b2db      	uxtb	r3, r3
}
 8005592:	4618      	mov	r0, r3
 8005594:	370c      	adds	r7, #12
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr

0800559e <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800559e:	b480      	push	{r7}
 80055a0:	b085      	sub	sp, #20
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
 80055a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	3314      	adds	r3, #20
 80055ac:	461a      	mov	r2, r3
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	4413      	add	r3, r2
 80055b2:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3714      	adds	r7, #20
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr

080055c4 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b085      	sub	sp, #20
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80055ce:	2300      	movs	r3, #0
 80055d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	685a      	ldr	r2, [r3, #4]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80055ea:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80055f0:	431a      	orrs	r2, r3
                       Data->DPSM);
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80055f6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005602:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	431a      	orrs	r2, r3
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800560e:	2300      	movs	r3, #0

}
 8005610:	4618      	mov	r0, r3
 8005612:	3714      	adds	r7, #20
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b088      	sub	sp, #32
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800562a:	2310      	movs	r3, #16
 800562c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800562e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005632:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005634:	2300      	movs	r3, #0
 8005636:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005638:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800563c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800563e:	f107 0308 	add.w	r3, r7, #8
 8005642:	4619      	mov	r1, r3
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f7ff ff73 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800564a:	f241 3288 	movw	r2, #5000	; 0x1388
 800564e:	2110      	movs	r1, #16
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f000 faaf 	bl	8005bb4 <SDMMC_GetCmdResp1>
 8005656:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005658:	69fb      	ldr	r3, [r7, #28]
}
 800565a:	4618      	mov	r0, r3
 800565c:	3720      	adds	r7, #32
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8005662:	b580      	push	{r7, lr}
 8005664:	b088      	sub	sp, #32
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
 800566a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8005670:	2311      	movs	r3, #17
 8005672:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005674:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005678:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800567a:	2300      	movs	r3, #0
 800567c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800567e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005682:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005684:	f107 0308 	add.w	r3, r7, #8
 8005688:	4619      	mov	r1, r3
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f7ff ff50 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8005690:	f241 3288 	movw	r2, #5000	; 0x1388
 8005694:	2111      	movs	r1, #17
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f000 fa8c 	bl	8005bb4 <SDMMC_GetCmdResp1>
 800569c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800569e:	69fb      	ldr	r3, [r7, #28]
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3720      	adds	r7, #32
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b088      	sub	sp, #32
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80056b6:	2312      	movs	r3, #18
 80056b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80056ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80056be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80056c0:	2300      	movs	r3, #0
 80056c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80056c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80056c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80056ca:	f107 0308 	add.w	r3, r7, #8
 80056ce:	4619      	mov	r1, r3
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f7ff ff2d 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80056d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80056da:	2112      	movs	r1, #18
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 fa69 	bl	8005bb4 <SDMMC_GetCmdResp1>
 80056e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80056e4:	69fb      	ldr	r3, [r7, #28]
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3720      	adds	r7, #32
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}

080056ee <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80056ee:	b580      	push	{r7, lr}
 80056f0:	b088      	sub	sp, #32
 80056f2:	af00      	add	r7, sp, #0
 80056f4:	6078      	str	r0, [r7, #4]
 80056f6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80056fc:	2318      	movs	r3, #24
 80056fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005700:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005704:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005706:	2300      	movs	r3, #0
 8005708:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800570a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800570e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005710:	f107 0308 	add.w	r3, r7, #8
 8005714:	4619      	mov	r1, r3
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f7ff ff0a 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800571c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005720:	2118      	movs	r1, #24
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 fa46 	bl	8005bb4 <SDMMC_GetCmdResp1>
 8005728:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800572a:	69fb      	ldr	r3, [r7, #28]
}
 800572c:	4618      	mov	r0, r3
 800572e:	3720      	adds	r7, #32
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}

08005734 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b088      	sub	sp, #32
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8005742:	2319      	movs	r3, #25
 8005744:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005746:	f44f 7380 	mov.w	r3, #256	; 0x100
 800574a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800574c:	2300      	movs	r3, #0
 800574e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005750:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005754:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005756:	f107 0308 	add.w	r3, r7, #8
 800575a:	4619      	mov	r1, r3
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f7ff fee7 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8005762:	f241 3288 	movw	r2, #5000	; 0x1388
 8005766:	2119      	movs	r1, #25
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f000 fa23 	bl	8005bb4 <SDMMC_GetCmdResp1>
 800576e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005770:	69fb      	ldr	r3, [r7, #28]
}
 8005772:	4618      	mov	r0, r3
 8005774:	3720      	adds	r7, #32
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
	...

0800577c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b088      	sub	sp, #32
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8005784:	2300      	movs	r3, #0
 8005786:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8005788:	230c      	movs	r3, #12
 800578a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800578c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005790:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005792:	2300      	movs	r3, #0
 8005794:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005796:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800579a:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80057b4:	f107 0308 	add.w	r3, r7, #8
 80057b8:	4619      	mov	r1, r3
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f7ff feb8 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80057c0:	4a0b      	ldr	r2, [pc, #44]	; (80057f0 <SDMMC_CmdStopTransfer+0x74>)
 80057c2:	210c      	movs	r1, #12
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 f9f5 	bl	8005bb4 <SDMMC_GetCmdResp1>
 80057ca:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80057de:	d101      	bne.n	80057e4 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 80057e0:	2300      	movs	r3, #0
 80057e2:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 80057e4:	69fb      	ldr	r3, [r7, #28]
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3720      	adds	r7, #32
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}
 80057ee:	bf00      	nop
 80057f0:	05f5e100 	.word	0x05f5e100

080057f4 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b08a      	sub	sp, #40	; 0x28
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	60f8      	str	r0, [r7, #12]
 80057fc:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8005804:	2307      	movs	r3, #7
 8005806:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005808:	f44f 7380 	mov.w	r3, #256	; 0x100
 800580c:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800580e:	2300      	movs	r3, #0
 8005810:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005812:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005816:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005818:	f107 0310 	add.w	r3, r7, #16
 800581c:	4619      	mov	r1, r3
 800581e:	68f8      	ldr	r0, [r7, #12]
 8005820:	f7ff fe86 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8005824:	f241 3288 	movw	r2, #5000	; 0x1388
 8005828:	2107      	movs	r1, #7
 800582a:	68f8      	ldr	r0, [r7, #12]
 800582c:	f000 f9c2 	bl	8005bb4 <SDMMC_GetCmdResp1>
 8005830:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8005832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005834:	4618      	mov	r0, r3
 8005836:	3728      	adds	r7, #40	; 0x28
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b088      	sub	sp, #32
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8005844:	2300      	movs	r3, #0
 8005846:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8005848:	2300      	movs	r3, #0
 800584a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800584c:	2300      	movs	r3, #0
 800584e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005850:	2300      	movs	r3, #0
 8005852:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005854:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005858:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800585a:	f107 0308 	add.w	r3, r7, #8
 800585e:	4619      	mov	r1, r3
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f7ff fe65 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 f976 	bl	8005b58 <SDMMC_GetCmdError>
 800586c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800586e:	69fb      	ldr	r3, [r7, #28]
}
 8005870:	4618      	mov	r0, r3
 8005872:	3720      	adds	r7, #32
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b088      	sub	sp, #32
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8005880:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8005884:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8005886:	2308      	movs	r3, #8
 8005888:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800588a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800588e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005890:	2300      	movs	r3, #0
 8005892:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005894:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005898:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800589a:	f107 0308 	add.w	r3, r7, #8
 800589e:	4619      	mov	r1, r3
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f7ff fe45 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 fb78 	bl	8005f9c <SDMMC_GetCmdResp7>
 80058ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80058ae:	69fb      	ldr	r3, [r7, #28]
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3720      	adds	r7, #32
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b088      	sub	sp, #32
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80058c6:	2337      	movs	r3, #55	; 0x37
 80058c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80058ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80058ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80058d0:	2300      	movs	r3, #0
 80058d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80058d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80058d8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80058da:	f107 0308 	add.w	r3, r7, #8
 80058de:	4619      	mov	r1, r3
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f7ff fe25 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 80058e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80058ea:	2137      	movs	r1, #55	; 0x37
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f000 f961 	bl	8005bb4 <SDMMC_GetCmdResp1>
 80058f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80058f4:	69fb      	ldr	r3, [r7, #28]
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3720      	adds	r7, #32
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}

080058fe <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80058fe:	b580      	push	{r7, lr}
 8005900:	b088      	sub	sp, #32
 8005902:	af00      	add	r7, sp, #0
 8005904:	6078      	str	r0, [r7, #4]
 8005906:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800590c:	2329      	movs	r3, #41	; 0x29
 800590e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005910:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005914:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005916:	2300      	movs	r3, #0
 8005918:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800591a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800591e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005920:	f107 0308 	add.w	r3, r7, #8
 8005924:	4619      	mov	r1, r3
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f7ff fe02 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f000 fa7d 	bl	8005e2c <SDMMC_GetCmdResp3>
 8005932:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005934:	69fb      	ldr	r3, [r7, #28]
}
 8005936:	4618      	mov	r0, r3
 8005938:	3720      	adds	r7, #32
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}

0800593e <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800593e:	b580      	push	{r7, lr}
 8005940:	b088      	sub	sp, #32
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
 8005946:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800594c:	2306      	movs	r3, #6
 800594e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005950:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005954:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005956:	2300      	movs	r3, #0
 8005958:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800595a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800595e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005960:	f107 0308 	add.w	r3, r7, #8
 8005964:	4619      	mov	r1, r3
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7ff fde2 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800596c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005970:	2106      	movs	r1, #6
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 f91e 	bl	8005bb4 <SDMMC_GetCmdResp1>
 8005978:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800597a:	69fb      	ldr	r3, [r7, #28]
}
 800597c:	4618      	mov	r0, r3
 800597e:	3720      	adds	r7, #32
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b088      	sub	sp, #32
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800598c:	2300      	movs	r3, #0
 800598e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8005990:	2333      	movs	r3, #51	; 0x33
 8005992:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005994:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005998:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800599a:	2300      	movs	r3, #0
 800599c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800599e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80059a2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80059a4:	f107 0308 	add.w	r3, r7, #8
 80059a8:	4619      	mov	r1, r3
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f7ff fdc0 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 80059b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80059b4:	2133      	movs	r1, #51	; 0x33
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f000 f8fc 	bl	8005bb4 <SDMMC_GetCmdResp1>
 80059bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80059be:	69fb      	ldr	r3, [r7, #28]
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3720      	adds	r7, #32
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}

080059c8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b088      	sub	sp, #32
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80059d0:	2300      	movs	r3, #0
 80059d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80059d4:	2302      	movs	r3, #2
 80059d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80059d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80059dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80059de:	2300      	movs	r3, #0
 80059e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80059e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80059e6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80059e8:	f107 0308 	add.w	r3, r7, #8
 80059ec:	4619      	mov	r1, r3
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f7ff fd9e 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f000 f9cf 	bl	8005d98 <SDMMC_GetCmdResp2>
 80059fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80059fc:	69fb      	ldr	r3, [r7, #28]
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3720      	adds	r7, #32
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}

08005a06 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8005a06:	b580      	push	{r7, lr}
 8005a08:	b088      	sub	sp, #32
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
 8005a0e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8005a14:	2309      	movs	r3, #9
 8005a16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8005a18:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005a1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005a22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a26:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005a28:	f107 0308 	add.w	r3, r7, #8
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f7ff fd7e 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f000 f9af 	bl	8005d98 <SDMMC_GetCmdResp2>
 8005a3a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005a3c:	69fb      	ldr	r3, [r7, #28]
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3720      	adds	r7, #32
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}

08005a46 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8005a46:	b580      	push	{r7, lr}
 8005a48:	b088      	sub	sp, #32
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
 8005a4e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8005a50:	2300      	movs	r3, #0
 8005a52:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8005a54:	2303      	movs	r3, #3
 8005a56:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005a58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005a62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a66:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005a68:	f107 0308 	add.w	r3, r7, #8
 8005a6c:	4619      	mov	r1, r3
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f7ff fd5e 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8005a74:	683a      	ldr	r2, [r7, #0]
 8005a76:	2103      	movs	r1, #3
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f000 fa17 	bl	8005eac <SDMMC_GetCmdResp6>
 8005a7e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005a80:	69fb      	ldr	r3, [r7, #28]
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3720      	adds	r7, #32
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}

08005a8a <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8005a8a:	b580      	push	{r7, lr}
 8005a8c:	b088      	sub	sp, #32
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
 8005a92:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8005a98:	230d      	movs	r3, #13
 8005a9a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005a9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005aa0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005aa6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005aaa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005aac:	f107 0308 	add.w	r3, r7, #8
 8005ab0:	4619      	mov	r1, r3
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f7ff fd3c 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8005ab8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005abc:	210d      	movs	r1, #13
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 f878 	bl	8005bb4 <SDMMC_GetCmdResp1>
 8005ac4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005ac6:	69fb      	ldr	r3, [r7, #28]
}
 8005ac8:	4618      	mov	r0, r3
 8005aca:	3720      	adds	r7, #32
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bd80      	pop	{r7, pc}

08005ad0 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b088      	sub	sp, #32
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8005adc:	230d      	movs	r3, #13
 8005ade:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005ae0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005ae4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005aea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005aee:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005af0:	f107 0308 	add.w	r3, r7, #8
 8005af4:	4619      	mov	r1, r3
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f7ff fd1a 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8005afc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b00:	210d      	movs	r1, #13
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 f856 	bl	8005bb4 <SDMMC_GetCmdResp1>
 8005b08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005b0a:	69fb      	ldr	r3, [r7, #28]
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3720      	adds	r7, #32
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <SDMMC_CmdVoltageSwitch>:
  *         condition register (OCR)
  * @param  None
  * @retval HAL status
  */
uint32_t SDMMC_CmdVoltageSwitch(SDMMC_TypeDef *SDMMCx)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b088      	sub	sp, #32
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0x00000000;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 8005b20:	230b      	movs	r3, #11
 8005b22:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005b24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005b2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b32:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005b34:	f107 0308 	add.w	r3, r7, #8
 8005b38:	4619      	mov	r1, r3
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f7ff fcf8 	bl	8005530 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 8005b40:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b44:	210b      	movs	r1, #11
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 f834 	bl	8005bb4 <SDMMC_GetCmdResp1>
 8005b4c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005b4e:	69fb      	ldr	r3, [r7, #28]
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3720      	adds	r7, #32
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b085      	sub	sp, #20
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005b60:	4b11      	ldr	r3, [pc, #68]	; (8005ba8 <SDMMC_GetCmdError+0x50>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a11      	ldr	r2, [pc, #68]	; (8005bac <SDMMC_GetCmdError+0x54>)
 8005b66:	fba2 2303 	umull	r2, r3, r2, r3
 8005b6a:	0a5b      	lsrs	r3, r3, #9
 8005b6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b70:	fb02 f303 	mul.w	r3, r2, r3
 8005b74:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	1e5a      	subs	r2, r3, #1
 8005b7a:	60fa      	str	r2, [r7, #12]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d102      	bne.n	8005b86 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005b80:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005b84:	e009      	b.n	8005b9a <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d0f1      	beq.n	8005b76 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a06      	ldr	r2, [pc, #24]	; (8005bb0 <SDMMC_GetCmdError+0x58>)
 8005b96:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3714      	adds	r7, #20
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr
 8005ba6:	bf00      	nop
 8005ba8:	24000000 	.word	0x24000000
 8005bac:	10624dd3 	.word	0x10624dd3
 8005bb0:	002000c5 	.word	0x002000c5

08005bb4 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b088      	sub	sp, #32
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	607a      	str	r2, [r7, #4]
 8005bc0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8005bc2:	4b70      	ldr	r3, [pc, #448]	; (8005d84 <SDMMC_GetCmdResp1+0x1d0>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a70      	ldr	r2, [pc, #448]	; (8005d88 <SDMMC_GetCmdResp1+0x1d4>)
 8005bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bcc:	0a5a      	lsrs	r2, r3, #9
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	fb02 f303 	mul.w	r3, r2, r3
 8005bd4:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8005bd6:	69fb      	ldr	r3, [r7, #28]
 8005bd8:	1e5a      	subs	r2, r3, #1
 8005bda:	61fa      	str	r2, [r7, #28]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d102      	bne.n	8005be6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005be0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005be4:	e0c9      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bea:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8005bec:	69ba      	ldr	r2, [r7, #24]
 8005bee:	4b67      	ldr	r3, [pc, #412]	; (8005d8c <SDMMC_GetCmdResp1+0x1d8>)
 8005bf0:	4013      	ands	r3, r2
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d0ef      	beq.n	8005bd6 <SDMMC_GetCmdResp1+0x22>
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d1ea      	bne.n	8005bd6 <SDMMC_GetCmdResp1+0x22>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c04:	f003 0304 	and.w	r3, r3, #4
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d004      	beq.n	8005c16 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2204      	movs	r2, #4
 8005c10:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005c12:	2304      	movs	r3, #4
 8005c14:	e0b1      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c1a:	f003 0301 	and.w	r3, r3, #1
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d004      	beq.n	8005c2c <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2201      	movs	r2, #1
 8005c26:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	e0a6      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	4a58      	ldr	r2, [pc, #352]	; (8005d90 <SDMMC_GetCmdResp1+0x1dc>)
 8005c30:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8005c32:	68f8      	ldr	r0, [r7, #12]
 8005c34:	f7ff fca6 	bl	8005584 <SDMMC_GetCommandResponse>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	7afb      	ldrb	r3, [r7, #11]
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d001      	beq.n	8005c46 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e099      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8005c46:	2100      	movs	r1, #0
 8005c48:	68f8      	ldr	r0, [r7, #12]
 8005c4a:	f7ff fca8 	bl	800559e <SDMMC_GetResponse>
 8005c4e:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8005c50:	697a      	ldr	r2, [r7, #20]
 8005c52:	4b50      	ldr	r3, [pc, #320]	; (8005d94 <SDMMC_GetCmdResp1+0x1e0>)
 8005c54:	4013      	ands	r3, r2
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d101      	bne.n	8005c5e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	e08d      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	da02      	bge.n	8005c6a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8005c64:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005c68:	e087      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d001      	beq.n	8005c78 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8005c74:	2340      	movs	r3, #64	; 0x40
 8005c76:	e080      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d001      	beq.n	8005c86 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8005c82:	2380      	movs	r3, #128	; 0x80
 8005c84:	e079      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d002      	beq.n	8005c96 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8005c90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c94:	e071      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d002      	beq.n	8005ca6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8005ca0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005ca4:	e069      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d002      	beq.n	8005cb6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8005cb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005cb4:	e061      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d002      	beq.n	8005cc6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8005cc0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005cc4:	e059      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d002      	beq.n	8005cd6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005cd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005cd4:	e051      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d002      	beq.n	8005ce6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005ce0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005ce4:	e049      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d002      	beq.n	8005cf6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8005cf0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005cf4:	e041      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d002      	beq.n	8005d06 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8005d00:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d04:	e039      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d002      	beq.n	8005d16 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8005d10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005d14:	e031      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d002      	beq.n	8005d26 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8005d20:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005d24:	e029      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d002      	beq.n	8005d36 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8005d30:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005d34:	e021      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d002      	beq.n	8005d46 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8005d40:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005d44:	e019      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d002      	beq.n	8005d56 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8005d50:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005d54:	e011      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d002      	beq.n	8005d66 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8005d60:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005d64:	e009      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	f003 0308 	and.w	r3, r3, #8
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d002      	beq.n	8005d76 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8005d70:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8005d74:	e001      	b.n	8005d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005d76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3720      	adds	r7, #32
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
 8005d82:	bf00      	nop
 8005d84:	24000000 	.word	0x24000000
 8005d88:	10624dd3 	.word	0x10624dd3
 8005d8c:	00200045 	.word	0x00200045
 8005d90:	002000c5 	.word	0x002000c5
 8005d94:	fdffe008 	.word	0xfdffe008

08005d98 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b085      	sub	sp, #20
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005da0:	4b1f      	ldr	r3, [pc, #124]	; (8005e20 <SDMMC_GetCmdResp2+0x88>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a1f      	ldr	r2, [pc, #124]	; (8005e24 <SDMMC_GetCmdResp2+0x8c>)
 8005da6:	fba2 2303 	umull	r2, r3, r2, r3
 8005daa:	0a5b      	lsrs	r3, r3, #9
 8005dac:	f241 3288 	movw	r2, #5000	; 0x1388
 8005db0:	fb02 f303 	mul.w	r3, r2, r3
 8005db4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	1e5a      	subs	r2, r3, #1
 8005dba:	60fa      	str	r2, [r7, #12]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d102      	bne.n	8005dc6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005dc0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005dc4:	e026      	b.n	8005e14 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dca:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d0ef      	beq.n	8005db6 <SDMMC_GetCmdResp2+0x1e>
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d1ea      	bne.n	8005db6 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005de4:	f003 0304 	and.w	r3, r3, #4
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d004      	beq.n	8005df6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2204      	movs	r2, #4
 8005df0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005df2:	2304      	movs	r3, #4
 8005df4:	e00e      	b.n	8005e14 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dfa:	f003 0301 	and.w	r3, r3, #1
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d004      	beq.n	8005e0c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2201      	movs	r2, #1
 8005e06:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e003      	b.n	8005e14 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4a06      	ldr	r2, [pc, #24]	; (8005e28 <SDMMC_GetCmdResp2+0x90>)
 8005e10:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8005e12:	2300      	movs	r3, #0
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3714      	adds	r7, #20
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr
 8005e20:	24000000 	.word	0x24000000
 8005e24:	10624dd3 	.word	0x10624dd3
 8005e28:	002000c5 	.word	0x002000c5

08005e2c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b085      	sub	sp, #20
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005e34:	4b1a      	ldr	r3, [pc, #104]	; (8005ea0 <SDMMC_GetCmdResp3+0x74>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a1a      	ldr	r2, [pc, #104]	; (8005ea4 <SDMMC_GetCmdResp3+0x78>)
 8005e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e3e:	0a5b      	lsrs	r3, r3, #9
 8005e40:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e44:	fb02 f303 	mul.w	r3, r2, r3
 8005e48:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	1e5a      	subs	r2, r3, #1
 8005e4e:	60fa      	str	r2, [r7, #12]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d102      	bne.n	8005e5a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005e54:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005e58:	e01b      	b.n	8005e92 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e5e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d0ef      	beq.n	8005e4a <SDMMC_GetCmdResp3+0x1e>
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d1ea      	bne.n	8005e4a <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e78:	f003 0304 	and.w	r3, r3, #4
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d004      	beq.n	8005e8a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2204      	movs	r2, #4
 8005e84:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005e86:	2304      	movs	r3, #4
 8005e88:	e003      	b.n	8005e92 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a06      	ldr	r2, [pc, #24]	; (8005ea8 <SDMMC_GetCmdResp3+0x7c>)
 8005e8e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8005e90:	2300      	movs	r3, #0
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3714      	adds	r7, #20
 8005e96:	46bd      	mov	sp, r7
 8005e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop
 8005ea0:	24000000 	.word	0x24000000
 8005ea4:	10624dd3 	.word	0x10624dd3
 8005ea8:	002000c5 	.word	0x002000c5

08005eac <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b088      	sub	sp, #32
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	60f8      	str	r0, [r7, #12]
 8005eb4:	460b      	mov	r3, r1
 8005eb6:	607a      	str	r2, [r7, #4]
 8005eb8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005eba:	4b35      	ldr	r3, [pc, #212]	; (8005f90 <SDMMC_GetCmdResp6+0xe4>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a35      	ldr	r2, [pc, #212]	; (8005f94 <SDMMC_GetCmdResp6+0xe8>)
 8005ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ec4:	0a5b      	lsrs	r3, r3, #9
 8005ec6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005eca:	fb02 f303 	mul.w	r3, r2, r3
 8005ece:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8005ed0:	69fb      	ldr	r3, [r7, #28]
 8005ed2:	1e5a      	subs	r2, r3, #1
 8005ed4:	61fa      	str	r2, [r7, #28]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d102      	bne.n	8005ee0 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005eda:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005ede:	e052      	b.n	8005f86 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ee4:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005ee6:	69bb      	ldr	r3, [r7, #24]
 8005ee8:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d0ef      	beq.n	8005ed0 <SDMMC_GetCmdResp6+0x24>
 8005ef0:	69bb      	ldr	r3, [r7, #24]
 8005ef2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d1ea      	bne.n	8005ed0 <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005efe:	f003 0304 	and.w	r3, r3, #4
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d004      	beq.n	8005f10 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2204      	movs	r2, #4
 8005f0a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005f0c:	2304      	movs	r3, #4
 8005f0e:	e03a      	b.n	8005f86 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f14:	f003 0301 	and.w	r3, r3, #1
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d004      	beq.n	8005f26 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005f22:	2301      	movs	r3, #1
 8005f24:	e02f      	b.n	8005f86 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8005f26:	68f8      	ldr	r0, [r7, #12]
 8005f28:	f7ff fb2c 	bl	8005584 <SDMMC_GetCommandResponse>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	461a      	mov	r2, r3
 8005f30:	7afb      	ldrb	r3, [r7, #11]
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d001      	beq.n	8005f3a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e025      	b.n	8005f86 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	4a16      	ldr	r2, [pc, #88]	; (8005f98 <SDMMC_GetCmdResp6+0xec>)
 8005f3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8005f40:	2100      	movs	r1, #0
 8005f42:	68f8      	ldr	r0, [r7, #12]
 8005f44:	f7ff fb2b 	bl	800559e <SDMMC_GetResponse>
 8005f48:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d106      	bne.n	8005f62 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	0c1b      	lsrs	r3, r3, #16
 8005f58:	b29a      	uxth	r2, r3
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	e011      	b.n	8005f86 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d002      	beq.n	8005f72 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005f6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005f70:	e009      	b.n	8005f86 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d002      	beq.n	8005f82 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005f7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005f80:	e001      	b.n	8005f86 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005f82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3720      	adds	r7, #32
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}
 8005f8e:	bf00      	nop
 8005f90:	24000000 	.word	0x24000000
 8005f94:	10624dd3 	.word	0x10624dd3
 8005f98:	002000c5 	.word	0x002000c5

08005f9c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b085      	sub	sp, #20
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005fa4:	4b22      	ldr	r3, [pc, #136]	; (8006030 <SDMMC_GetCmdResp7+0x94>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a22      	ldr	r2, [pc, #136]	; (8006034 <SDMMC_GetCmdResp7+0x98>)
 8005faa:	fba2 2303 	umull	r2, r3, r2, r3
 8005fae:	0a5b      	lsrs	r3, r3, #9
 8005fb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fb4:	fb02 f303 	mul.w	r3, r2, r3
 8005fb8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	1e5a      	subs	r2, r3, #1
 8005fbe:	60fa      	str	r2, [r7, #12]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d102      	bne.n	8005fca <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005fc4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005fc8:	e02c      	b.n	8006024 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fce:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d0ef      	beq.n	8005fba <SDMMC_GetCmdResp7+0x1e>
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d1ea      	bne.n	8005fba <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fe8:	f003 0304 	and.w	r3, r3, #4
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d004      	beq.n	8005ffa <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2204      	movs	r2, #4
 8005ff4:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005ff6:	2304      	movs	r3, #4
 8005ff8:	e014      	b.n	8006024 <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ffe:	f003 0301 	and.w	r3, r3, #1
 8006002:	2b00      	cmp	r3, #0
 8006004:	d004      	beq.n	8006010 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2201      	movs	r2, #1
 800600a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800600c:	2301      	movs	r3, #1
 800600e:	e009      	b.n	8006024 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006018:	2b00      	cmp	r3, #0
 800601a:	d002      	beq.n	8006022 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2240      	movs	r2, #64	; 0x40
 8006020:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8006022:	2300      	movs	r3, #0

}
 8006024:	4618      	mov	r0, r3
 8006026:	3714      	adds	r7, #20
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr
 8006030:	24000000 	.word	0x24000000
 8006034:	10624dd3 	.word	0x10624dd3

08006038 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800603c:	4904      	ldr	r1, [pc, #16]	; (8006050 <MX_FATFS_Init+0x18>)
 800603e:	4805      	ldr	r0, [pc, #20]	; (8006054 <MX_FATFS_Init+0x1c>)
 8006040:	f002 fc12 	bl	8008868 <FATFS_LinkDriver>
 8006044:	4603      	mov	r3, r0
 8006046:	461a      	mov	r2, r3
 8006048:	4b03      	ldr	r3, [pc, #12]	; (8006058 <MX_FATFS_Init+0x20>)
 800604a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800604c:	bf00      	nop
 800604e:	bd80      	pop	{r7, pc}
 8006050:	24002150 	.word	0x24002150
 8006054:	08008968 	.word	0x08008968
 8006058:	2400214c 	.word	0x2400214c

0800605c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800605c:	b480      	push	{r7}
 800605e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006060:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8006062:	4618      	mov	r0, r3
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b082      	sub	sp, #8
 8006070:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8006072:	2300      	movs	r3, #0
 8006074:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8006076:	f000 f879 	bl	800616c <BSP_SD_IsDetected>
 800607a:	4603      	mov	r3, r0
 800607c:	2b01      	cmp	r3, #1
 800607e:	d001      	beq.n	8006084 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8006080:	2302      	movs	r3, #2
 8006082:	e012      	b.n	80060aa <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8006084:	480b      	ldr	r0, [pc, #44]	; (80060b4 <BSP_SD_Init+0x48>)
 8006086:	f7fd fe2f 	bl	8003ce8 <HAL_SD_Init>
 800608a:	4603      	mov	r3, r0
 800608c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800608e:	79fb      	ldrb	r3, [r7, #7]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d109      	bne.n	80060a8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8006094:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006098:	4806      	ldr	r0, [pc, #24]	; (80060b4 <BSP_SD_Init+0x48>)
 800609a:	f7fe fcf3 	bl	8004a84 <HAL_SD_ConfigWideBusOperation>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d001      	beq.n	80060a8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80060a8:	79fb      	ldrb	r3, [r7, #7]
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3708      	adds	r7, #8
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	bf00      	nop
 80060b4:	24001090 	.word	0x24001090

080060b8 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b088      	sub	sp, #32
 80060bc:	af02      	add	r7, sp, #8
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	60b9      	str	r1, [r7, #8]
 80060c2:	607a      	str	r2, [r7, #4]
 80060c4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80060c6:	2300      	movs	r3, #0
 80060c8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	9300      	str	r3, [sp, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	68ba      	ldr	r2, [r7, #8]
 80060d2:	68f9      	ldr	r1, [r7, #12]
 80060d4:	4806      	ldr	r0, [pc, #24]	; (80060f0 <BSP_SD_ReadBlocks+0x38>)
 80060d6:	f7fd ff2b 	bl	8003f30 <HAL_SD_ReadBlocks>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d001      	beq.n	80060e4 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80060e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3718      	adds	r7, #24
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
 80060ee:	bf00      	nop
 80060f0:	24001090 	.word	0x24001090

080060f4 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b088      	sub	sp, #32
 80060f8:	af02      	add	r7, sp, #8
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	607a      	str	r2, [r7, #4]
 8006100:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8006102:	2300      	movs	r3, #0
 8006104:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	9300      	str	r3, [sp, #0]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	68ba      	ldr	r2, [r7, #8]
 800610e:	68f9      	ldr	r1, [r7, #12]
 8006110:	4806      	ldr	r0, [pc, #24]	; (800612c <BSP_SD_WriteBlocks+0x38>)
 8006112:	f7fe f897 	bl	8004244 <HAL_SD_WriteBlocks>
 8006116:	4603      	mov	r3, r0
 8006118:	2b00      	cmp	r3, #0
 800611a:	d001      	beq.n	8006120 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8006120:	7dfb      	ldrb	r3, [r7, #23]
}
 8006122:	4618      	mov	r0, r3
 8006124:	3718      	adds	r7, #24
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}
 800612a:	bf00      	nop
 800612c:	24001090 	.word	0x24001090

08006130 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8006134:	4805      	ldr	r0, [pc, #20]	; (800614c <BSP_SD_GetCardState+0x1c>)
 8006136:	f7fe fd4f 	bl	8004bd8 <HAL_SD_GetCardState>
 800613a:	4603      	mov	r3, r0
 800613c:	2b04      	cmp	r3, #4
 800613e:	bf14      	ite	ne
 8006140:	2301      	movne	r3, #1
 8006142:	2300      	moveq	r3, #0
 8006144:	b2db      	uxtb	r3, r3
}
 8006146:	4618      	mov	r0, r3
 8006148:	bd80      	pop	{r7, pc}
 800614a:	bf00      	nop
 800614c:	24001090 	.word	0x24001090

08006150 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8006158:	6879      	ldr	r1, [r7, #4]
 800615a:	4803      	ldr	r0, [pc, #12]	; (8006168 <BSP_SD_GetCardInfo+0x18>)
 800615c:	f7fe fc66 	bl	8004a2c <HAL_SD_GetCardInfo>
}
 8006160:	bf00      	nop
 8006162:	3708      	adds	r7, #8
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}
 8006168:	24001090 	.word	0x24001090

0800616c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8006172:	2301      	movs	r3, #1
 8006174:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 8006176:	79fb      	ldrb	r3, [r7, #7]
 8006178:	b2db      	uxtb	r3, r3
}
 800617a:	4618      	mov	r0, r3
 800617c:	370c      	adds	r7, #12
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr
	...

08006188 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b082      	sub	sp, #8
 800618c:	af00      	add	r7, sp, #0
 800618e:	4603      	mov	r3, r0
 8006190:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8006192:	4b0b      	ldr	r3, [pc, #44]	; (80061c0 <SD_CheckStatus+0x38>)
 8006194:	2201      	movs	r2, #1
 8006196:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8006198:	f7ff ffca 	bl	8006130 <BSP_SD_GetCardState>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d107      	bne.n	80061b2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80061a2:	4b07      	ldr	r3, [pc, #28]	; (80061c0 <SD_CheckStatus+0x38>)
 80061a4:	781b      	ldrb	r3, [r3, #0]
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	f023 0301 	bic.w	r3, r3, #1
 80061ac:	b2da      	uxtb	r2, r3
 80061ae:	4b04      	ldr	r3, [pc, #16]	; (80061c0 <SD_CheckStatus+0x38>)
 80061b0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80061b2:	4b03      	ldr	r3, [pc, #12]	; (80061c0 <SD_CheckStatus+0x38>)
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	b2db      	uxtb	r3, r3
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3708      	adds	r7, #8
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}
 80061c0:	2400000d 	.word	0x2400000d

080061c4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b082      	sub	sp, #8
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	4603      	mov	r3, r0
 80061cc:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80061ce:	4b0b      	ldr	r3, [pc, #44]	; (80061fc <SD_initialize+0x38>)
 80061d0:	2201      	movs	r2, #1
 80061d2:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80061d4:	f7ff ff4a 	bl	800606c <BSP_SD_Init>
 80061d8:	4603      	mov	r3, r0
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d107      	bne.n	80061ee <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 80061de:	79fb      	ldrb	r3, [r7, #7]
 80061e0:	4618      	mov	r0, r3
 80061e2:	f7ff ffd1 	bl	8006188 <SD_CheckStatus>
 80061e6:	4603      	mov	r3, r0
 80061e8:	461a      	mov	r2, r3
 80061ea:	4b04      	ldr	r3, [pc, #16]	; (80061fc <SD_initialize+0x38>)
 80061ec:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80061ee:	4b03      	ldr	r3, [pc, #12]	; (80061fc <SD_initialize+0x38>)
 80061f0:	781b      	ldrb	r3, [r3, #0]
 80061f2:	b2db      	uxtb	r3, r3
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3708      	adds	r7, #8
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	2400000d 	.word	0x2400000d

08006200 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b082      	sub	sp, #8
 8006204:	af00      	add	r7, sp, #0
 8006206:	4603      	mov	r3, r0
 8006208:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800620a:	79fb      	ldrb	r3, [r7, #7]
 800620c:	4618      	mov	r0, r3
 800620e:	f7ff ffbb 	bl	8006188 <SD_CheckStatus>
 8006212:	4603      	mov	r3, r0
}
 8006214:	4618      	mov	r0, r3
 8006216:	3708      	adds	r7, #8
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}

0800621c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b086      	sub	sp, #24
 8006220:	af00      	add	r7, sp, #0
 8006222:	60b9      	str	r1, [r7, #8]
 8006224:	607a      	str	r2, [r7, #4]
 8006226:	603b      	str	r3, [r7, #0]
 8006228:	4603      	mov	r3, r0
 800622a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8006230:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006234:	683a      	ldr	r2, [r7, #0]
 8006236:	6879      	ldr	r1, [r7, #4]
 8006238:	68b8      	ldr	r0, [r7, #8]
 800623a:	f7ff ff3d 	bl	80060b8 <BSP_SD_ReadBlocks>
 800623e:	4603      	mov	r3, r0
 8006240:	2b00      	cmp	r3, #0
 8006242:	d107      	bne.n	8006254 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8006244:	bf00      	nop
 8006246:	f7ff ff73 	bl	8006130 <BSP_SD_GetCardState>
 800624a:	4603      	mov	r3, r0
 800624c:	2b00      	cmp	r3, #0
 800624e:	d1fa      	bne.n	8006246 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8006250:	2300      	movs	r3, #0
 8006252:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8006254:	7dfb      	ldrb	r3, [r7, #23]
}
 8006256:	4618      	mov	r0, r3
 8006258:	3718      	adds	r7, #24
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}

0800625e <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800625e:	b580      	push	{r7, lr}
 8006260:	b086      	sub	sp, #24
 8006262:	af00      	add	r7, sp, #0
 8006264:	60b9      	str	r1, [r7, #8]
 8006266:	607a      	str	r2, [r7, #4]
 8006268:	603b      	str	r3, [r7, #0]
 800626a:	4603      	mov	r3, r0
 800626c:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8006272:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006276:	683a      	ldr	r2, [r7, #0]
 8006278:	6879      	ldr	r1, [r7, #4]
 800627a:	68b8      	ldr	r0, [r7, #8]
 800627c:	f7ff ff3a 	bl	80060f4 <BSP_SD_WriteBlocks>
 8006280:	4603      	mov	r3, r0
 8006282:	2b00      	cmp	r3, #0
 8006284:	d107      	bne.n	8006296 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8006286:	bf00      	nop
 8006288:	f7ff ff52 	bl	8006130 <BSP_SD_GetCardState>
 800628c:	4603      	mov	r3, r0
 800628e:	2b00      	cmp	r3, #0
 8006290:	d1fa      	bne.n	8006288 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8006292:	2300      	movs	r3, #0
 8006294:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8006296:	7dfb      	ldrb	r3, [r7, #23]
}
 8006298:	4618      	mov	r0, r3
 800629a:	3718      	adds	r7, #24
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}

080062a0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b08c      	sub	sp, #48	; 0x30
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	4603      	mov	r3, r0
 80062a8:	603a      	str	r2, [r7, #0]
 80062aa:	71fb      	strb	r3, [r7, #7]
 80062ac:	460b      	mov	r3, r1
 80062ae:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80062b6:	4b25      	ldr	r3, [pc, #148]	; (800634c <SD_ioctl+0xac>)
 80062b8:	781b      	ldrb	r3, [r3, #0]
 80062ba:	b2db      	uxtb	r3, r3
 80062bc:	f003 0301 	and.w	r3, r3, #1
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d001      	beq.n	80062c8 <SD_ioctl+0x28>
 80062c4:	2303      	movs	r3, #3
 80062c6:	e03c      	b.n	8006342 <SD_ioctl+0xa2>

  switch (cmd)
 80062c8:	79bb      	ldrb	r3, [r7, #6]
 80062ca:	2b03      	cmp	r3, #3
 80062cc:	d834      	bhi.n	8006338 <SD_ioctl+0x98>
 80062ce:	a201      	add	r2, pc, #4	; (adr r2, 80062d4 <SD_ioctl+0x34>)
 80062d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062d4:	080062e5 	.word	0x080062e5
 80062d8:	080062ed 	.word	0x080062ed
 80062dc:	08006305 	.word	0x08006305
 80062e0:	0800631f 	.word	0x0800631f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80062e4:	2300      	movs	r3, #0
 80062e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80062ea:	e028      	b.n	800633e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80062ec:	f107 0308 	add.w	r3, r7, #8
 80062f0:	4618      	mov	r0, r3
 80062f2:	f7ff ff2d 	bl	8006150 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80062f6:	6a3a      	ldr	r2, [r7, #32]
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80062fc:	2300      	movs	r3, #0
 80062fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006302:	e01c      	b.n	800633e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8006304:	f107 0308 	add.w	r3, r7, #8
 8006308:	4618      	mov	r0, r3
 800630a:	f7ff ff21 	bl	8006150 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800630e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006310:	b29a      	uxth	r2, r3
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8006316:	2300      	movs	r3, #0
 8006318:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800631c:	e00f      	b.n	800633e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800631e:	f107 0308 	add.w	r3, r7, #8
 8006322:	4618      	mov	r0, r3
 8006324:	f7ff ff14 	bl	8006150 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8006328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632a:	0a5a      	lsrs	r2, r3, #9
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8006330:	2300      	movs	r3, #0
 8006332:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006336:	e002      	b.n	800633e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8006338:	2304      	movs	r3, #4
 800633a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800633e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006342:	4618      	mov	r0, r3
 8006344:	3730      	adds	r7, #48	; 0x30
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	2400000d 	.word	0x2400000d

08006350 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b084      	sub	sp, #16
 8006354:	af00      	add	r7, sp, #0
 8006356:	4603      	mov	r3, r0
 8006358:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800635a:	79fb      	ldrb	r3, [r7, #7]
 800635c:	4a08      	ldr	r2, [pc, #32]	; (8006380 <disk_status+0x30>)
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	4413      	add	r3, r2
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	79fa      	ldrb	r2, [r7, #7]
 8006368:	4905      	ldr	r1, [pc, #20]	; (8006380 <disk_status+0x30>)
 800636a:	440a      	add	r2, r1
 800636c:	7a12      	ldrb	r2, [r2, #8]
 800636e:	4610      	mov	r0, r2
 8006370:	4798      	blx	r3
 8006372:	4603      	mov	r3, r0
 8006374:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006376:	7bfb      	ldrb	r3, [r7, #15]
}
 8006378:	4618      	mov	r0, r3
 800637a:	3710      	adds	r7, #16
 800637c:	46bd      	mov	sp, r7
 800637e:	bd80      	pop	{r7, pc}
 8006380:	24000054 	.word	0x24000054

08006384 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b084      	sub	sp, #16
 8006388:	af00      	add	r7, sp, #0
 800638a:	4603      	mov	r3, r0
 800638c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800638e:	2300      	movs	r3, #0
 8006390:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006392:	79fb      	ldrb	r3, [r7, #7]
 8006394:	4a0d      	ldr	r2, [pc, #52]	; (80063cc <disk_initialize+0x48>)
 8006396:	5cd3      	ldrb	r3, [r2, r3]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d111      	bne.n	80063c0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800639c:	79fb      	ldrb	r3, [r7, #7]
 800639e:	4a0b      	ldr	r2, [pc, #44]	; (80063cc <disk_initialize+0x48>)
 80063a0:	2101      	movs	r1, #1
 80063a2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80063a4:	79fb      	ldrb	r3, [r7, #7]
 80063a6:	4a09      	ldr	r2, [pc, #36]	; (80063cc <disk_initialize+0x48>)
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	4413      	add	r3, r2
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	79fa      	ldrb	r2, [r7, #7]
 80063b2:	4906      	ldr	r1, [pc, #24]	; (80063cc <disk_initialize+0x48>)
 80063b4:	440a      	add	r2, r1
 80063b6:	7a12      	ldrb	r2, [r2, #8]
 80063b8:	4610      	mov	r0, r2
 80063ba:	4798      	blx	r3
 80063bc:	4603      	mov	r3, r0
 80063be:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80063c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3710      	adds	r7, #16
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}
 80063ca:	bf00      	nop
 80063cc:	24000054 	.word	0x24000054

080063d0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80063d0:	b590      	push	{r4, r7, lr}
 80063d2:	b087      	sub	sp, #28
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	60b9      	str	r1, [r7, #8]
 80063d8:	607a      	str	r2, [r7, #4]
 80063da:	603b      	str	r3, [r7, #0]
 80063dc:	4603      	mov	r3, r0
 80063de:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80063e0:	7bfb      	ldrb	r3, [r7, #15]
 80063e2:	4a0a      	ldr	r2, [pc, #40]	; (800640c <disk_read+0x3c>)
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	4413      	add	r3, r2
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	689c      	ldr	r4, [r3, #8]
 80063ec:	7bfb      	ldrb	r3, [r7, #15]
 80063ee:	4a07      	ldr	r2, [pc, #28]	; (800640c <disk_read+0x3c>)
 80063f0:	4413      	add	r3, r2
 80063f2:	7a18      	ldrb	r0, [r3, #8]
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	68b9      	ldr	r1, [r7, #8]
 80063fa:	47a0      	blx	r4
 80063fc:	4603      	mov	r3, r0
 80063fe:	75fb      	strb	r3, [r7, #23]
  return res;
 8006400:	7dfb      	ldrb	r3, [r7, #23]
}
 8006402:	4618      	mov	r0, r3
 8006404:	371c      	adds	r7, #28
 8006406:	46bd      	mov	sp, r7
 8006408:	bd90      	pop	{r4, r7, pc}
 800640a:	bf00      	nop
 800640c:	24000054 	.word	0x24000054

08006410 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006410:	b590      	push	{r4, r7, lr}
 8006412:	b087      	sub	sp, #28
 8006414:	af00      	add	r7, sp, #0
 8006416:	60b9      	str	r1, [r7, #8]
 8006418:	607a      	str	r2, [r7, #4]
 800641a:	603b      	str	r3, [r7, #0]
 800641c:	4603      	mov	r3, r0
 800641e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006420:	7bfb      	ldrb	r3, [r7, #15]
 8006422:	4a0a      	ldr	r2, [pc, #40]	; (800644c <disk_write+0x3c>)
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	4413      	add	r3, r2
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	68dc      	ldr	r4, [r3, #12]
 800642c:	7bfb      	ldrb	r3, [r7, #15]
 800642e:	4a07      	ldr	r2, [pc, #28]	; (800644c <disk_write+0x3c>)
 8006430:	4413      	add	r3, r2
 8006432:	7a18      	ldrb	r0, [r3, #8]
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	68b9      	ldr	r1, [r7, #8]
 800643a:	47a0      	blx	r4
 800643c:	4603      	mov	r3, r0
 800643e:	75fb      	strb	r3, [r7, #23]
  return res;
 8006440:	7dfb      	ldrb	r3, [r7, #23]
}
 8006442:	4618      	mov	r0, r3
 8006444:	371c      	adds	r7, #28
 8006446:	46bd      	mov	sp, r7
 8006448:	bd90      	pop	{r4, r7, pc}
 800644a:	bf00      	nop
 800644c:	24000054 	.word	0x24000054

08006450 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b084      	sub	sp, #16
 8006454:	af00      	add	r7, sp, #0
 8006456:	4603      	mov	r3, r0
 8006458:	603a      	str	r2, [r7, #0]
 800645a:	71fb      	strb	r3, [r7, #7]
 800645c:	460b      	mov	r3, r1
 800645e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006460:	79fb      	ldrb	r3, [r7, #7]
 8006462:	4a09      	ldr	r2, [pc, #36]	; (8006488 <disk_ioctl+0x38>)
 8006464:	009b      	lsls	r3, r3, #2
 8006466:	4413      	add	r3, r2
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	691b      	ldr	r3, [r3, #16]
 800646c:	79fa      	ldrb	r2, [r7, #7]
 800646e:	4906      	ldr	r1, [pc, #24]	; (8006488 <disk_ioctl+0x38>)
 8006470:	440a      	add	r2, r1
 8006472:	7a10      	ldrb	r0, [r2, #8]
 8006474:	79b9      	ldrb	r1, [r7, #6]
 8006476:	683a      	ldr	r2, [r7, #0]
 8006478:	4798      	blx	r3
 800647a:	4603      	mov	r3, r0
 800647c:	73fb      	strb	r3, [r7, #15]
  return res;
 800647e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006480:	4618      	mov	r0, r3
 8006482:	3710      	adds	r7, #16
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}
 8006488:	24000054 	.word	0x24000054

0800648c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800648c:	b480      	push	{r7}
 800648e:	b085      	sub	sp, #20
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	3301      	adds	r3, #1
 8006498:	781b      	ldrb	r3, [r3, #0]
 800649a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800649c:	89fb      	ldrh	r3, [r7, #14]
 800649e:	021b      	lsls	r3, r3, #8
 80064a0:	b21a      	sxth	r2, r3
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	781b      	ldrb	r3, [r3, #0]
 80064a6:	b21b      	sxth	r3, r3
 80064a8:	4313      	orrs	r3, r2
 80064aa:	b21b      	sxth	r3, r3
 80064ac:	81fb      	strh	r3, [r7, #14]
	return rv;
 80064ae:	89fb      	ldrh	r3, [r7, #14]
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3714      	adds	r7, #20
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr

080064bc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80064bc:	b480      	push	{r7}
 80064be:	b085      	sub	sp, #20
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	3303      	adds	r3, #3
 80064c8:	781b      	ldrb	r3, [r3, #0]
 80064ca:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	021b      	lsls	r3, r3, #8
 80064d0:	687a      	ldr	r2, [r7, #4]
 80064d2:	3202      	adds	r2, #2
 80064d4:	7812      	ldrb	r2, [r2, #0]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	021b      	lsls	r3, r3, #8
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	3201      	adds	r2, #1
 80064e2:	7812      	ldrb	r2, [r2, #0]
 80064e4:	4313      	orrs	r3, r2
 80064e6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	021b      	lsls	r3, r3, #8
 80064ec:	687a      	ldr	r2, [r7, #4]
 80064ee:	7812      	ldrb	r2, [r2, #0]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	60fb      	str	r3, [r7, #12]
	return rv;
 80064f4:	68fb      	ldr	r3, [r7, #12]
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3714      	adds	r7, #20
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr

08006502 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8006502:	b480      	push	{r7}
 8006504:	b083      	sub	sp, #12
 8006506:	af00      	add	r7, sp, #0
 8006508:	6078      	str	r0, [r7, #4]
 800650a:	460b      	mov	r3, r1
 800650c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	1c5a      	adds	r2, r3, #1
 8006512:	607a      	str	r2, [r7, #4]
 8006514:	887a      	ldrh	r2, [r7, #2]
 8006516:	b2d2      	uxtb	r2, r2
 8006518:	701a      	strb	r2, [r3, #0]
 800651a:	887b      	ldrh	r3, [r7, #2]
 800651c:	0a1b      	lsrs	r3, r3, #8
 800651e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	1c5a      	adds	r2, r3, #1
 8006524:	607a      	str	r2, [r7, #4]
 8006526:	887a      	ldrh	r2, [r7, #2]
 8006528:	b2d2      	uxtb	r2, r2
 800652a:	701a      	strb	r2, [r3, #0]
}
 800652c:	bf00      	nop
 800652e:	370c      	adds	r7, #12
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr

08006538 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
 8006540:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	1c5a      	adds	r2, r3, #1
 8006546:	607a      	str	r2, [r7, #4]
 8006548:	683a      	ldr	r2, [r7, #0]
 800654a:	b2d2      	uxtb	r2, r2
 800654c:	701a      	strb	r2, [r3, #0]
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	0a1b      	lsrs	r3, r3, #8
 8006552:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	1c5a      	adds	r2, r3, #1
 8006558:	607a      	str	r2, [r7, #4]
 800655a:	683a      	ldr	r2, [r7, #0]
 800655c:	b2d2      	uxtb	r2, r2
 800655e:	701a      	strb	r2, [r3, #0]
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	0a1b      	lsrs	r3, r3, #8
 8006564:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	1c5a      	adds	r2, r3, #1
 800656a:	607a      	str	r2, [r7, #4]
 800656c:	683a      	ldr	r2, [r7, #0]
 800656e:	b2d2      	uxtb	r2, r2
 8006570:	701a      	strb	r2, [r3, #0]
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	0a1b      	lsrs	r3, r3, #8
 8006576:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	1c5a      	adds	r2, r3, #1
 800657c:	607a      	str	r2, [r7, #4]
 800657e:	683a      	ldr	r2, [r7, #0]
 8006580:	b2d2      	uxtb	r2, r2
 8006582:	701a      	strb	r2, [r3, #0]
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006590:	b480      	push	{r7}
 8006592:	b087      	sub	sp, #28
 8006594:	af00      	add	r7, sp, #0
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	60b9      	str	r1, [r7, #8]
 800659a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00d      	beq.n	80065c6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80065aa:	693a      	ldr	r2, [r7, #16]
 80065ac:	1c53      	adds	r3, r2, #1
 80065ae:	613b      	str	r3, [r7, #16]
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	1c59      	adds	r1, r3, #1
 80065b4:	6179      	str	r1, [r7, #20]
 80065b6:	7812      	ldrb	r2, [r2, #0]
 80065b8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	3b01      	subs	r3, #1
 80065be:	607b      	str	r3, [r7, #4]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d1f1      	bne.n	80065aa <mem_cpy+0x1a>
	}
}
 80065c6:	bf00      	nop
 80065c8:	371c      	adds	r7, #28
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr

080065d2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80065d2:	b480      	push	{r7}
 80065d4:	b087      	sub	sp, #28
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	60f8      	str	r0, [r7, #12]
 80065da:	60b9      	str	r1, [r7, #8]
 80065dc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	1c5a      	adds	r2, r3, #1
 80065e6:	617a      	str	r2, [r7, #20]
 80065e8:	68ba      	ldr	r2, [r7, #8]
 80065ea:	b2d2      	uxtb	r2, r2
 80065ec:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	3b01      	subs	r3, #1
 80065f2:	607b      	str	r3, [r7, #4]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d1f3      	bne.n	80065e2 <mem_set+0x10>
}
 80065fa:	bf00      	nop
 80065fc:	371c      	adds	r7, #28
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr

08006606 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006606:	b480      	push	{r7}
 8006608:	b089      	sub	sp, #36	; 0x24
 800660a:	af00      	add	r7, sp, #0
 800660c:	60f8      	str	r0, [r7, #12]
 800660e:	60b9      	str	r1, [r7, #8]
 8006610:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	61fb      	str	r3, [r7, #28]
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800661a:	2300      	movs	r3, #0
 800661c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800661e:	69fb      	ldr	r3, [r7, #28]
 8006620:	1c5a      	adds	r2, r3, #1
 8006622:	61fa      	str	r2, [r7, #28]
 8006624:	781b      	ldrb	r3, [r3, #0]
 8006626:	4619      	mov	r1, r3
 8006628:	69bb      	ldr	r3, [r7, #24]
 800662a:	1c5a      	adds	r2, r3, #1
 800662c:	61ba      	str	r2, [r7, #24]
 800662e:	781b      	ldrb	r3, [r3, #0]
 8006630:	1acb      	subs	r3, r1, r3
 8006632:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	3b01      	subs	r3, #1
 8006638:	607b      	str	r3, [r7, #4]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d002      	beq.n	8006646 <mem_cmp+0x40>
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d0eb      	beq.n	800661e <mem_cmp+0x18>

	return r;
 8006646:	697b      	ldr	r3, [r7, #20]
}
 8006648:	4618      	mov	r0, r3
 800664a:	3724      	adds	r7, #36	; 0x24
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr

08006654 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800665e:	e002      	b.n	8006666 <chk_chr+0x12>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	3301      	adds	r3, #1
 8006664:	607b      	str	r3, [r7, #4]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	781b      	ldrb	r3, [r3, #0]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d005      	beq.n	800667a <chk_chr+0x26>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	781b      	ldrb	r3, [r3, #0]
 8006672:	461a      	mov	r2, r3
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	4293      	cmp	r3, r2
 8006678:	d1f2      	bne.n	8006660 <chk_chr+0xc>
	return *str;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	781b      	ldrb	r3, [r3, #0]
}
 800667e:	4618      	mov	r0, r3
 8006680:	370c      	adds	r7, #12
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr
	...

0800668c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800668c:	b480      	push	{r7}
 800668e:	b085      	sub	sp, #20
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006696:	2300      	movs	r3, #0
 8006698:	60bb      	str	r3, [r7, #8]
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	60fb      	str	r3, [r7, #12]
 800669e:	e029      	b.n	80066f4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80066a0:	4a27      	ldr	r2, [pc, #156]	; (8006740 <chk_lock+0xb4>)
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	011b      	lsls	r3, r3, #4
 80066a6:	4413      	add	r3, r2
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d01d      	beq.n	80066ea <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80066ae:	4a24      	ldr	r2, [pc, #144]	; (8006740 <chk_lock+0xb4>)
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	011b      	lsls	r3, r3, #4
 80066b4:	4413      	add	r3, r2
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	429a      	cmp	r2, r3
 80066be:	d116      	bne.n	80066ee <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80066c0:	4a1f      	ldr	r2, [pc, #124]	; (8006740 <chk_lock+0xb4>)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	011b      	lsls	r3, r3, #4
 80066c6:	4413      	add	r3, r2
 80066c8:	3304      	adds	r3, #4
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80066d0:	429a      	cmp	r2, r3
 80066d2:	d10c      	bne.n	80066ee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80066d4:	4a1a      	ldr	r2, [pc, #104]	; (8006740 <chk_lock+0xb4>)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	011b      	lsls	r3, r3, #4
 80066da:	4413      	add	r3, r2
 80066dc:	3308      	adds	r3, #8
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d102      	bne.n	80066ee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80066e8:	e007      	b.n	80066fa <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80066ea:	2301      	movs	r3, #1
 80066ec:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	3301      	adds	r3, #1
 80066f2:	60fb      	str	r3, [r7, #12]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d9d2      	bls.n	80066a0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2b02      	cmp	r3, #2
 80066fe:	d109      	bne.n	8006714 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d102      	bne.n	800670c <chk_lock+0x80>
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	2b02      	cmp	r3, #2
 800670a:	d101      	bne.n	8006710 <chk_lock+0x84>
 800670c:	2300      	movs	r3, #0
 800670e:	e010      	b.n	8006732 <chk_lock+0xa6>
 8006710:	2312      	movs	r3, #18
 8006712:	e00e      	b.n	8006732 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d108      	bne.n	800672c <chk_lock+0xa0>
 800671a:	4a09      	ldr	r2, [pc, #36]	; (8006740 <chk_lock+0xb4>)
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	011b      	lsls	r3, r3, #4
 8006720:	4413      	add	r3, r2
 8006722:	330c      	adds	r3, #12
 8006724:	881b      	ldrh	r3, [r3, #0]
 8006726:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800672a:	d101      	bne.n	8006730 <chk_lock+0xa4>
 800672c:	2310      	movs	r3, #16
 800672e:	e000      	b.n	8006732 <chk_lock+0xa6>
 8006730:	2300      	movs	r3, #0
}
 8006732:	4618      	mov	r0, r3
 8006734:	3714      	adds	r7, #20
 8006736:	46bd      	mov	sp, r7
 8006738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673c:	4770      	bx	lr
 800673e:	bf00      	nop
 8006740:	24000034 	.word	0x24000034

08006744 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800674a:	2300      	movs	r3, #0
 800674c:	607b      	str	r3, [r7, #4]
 800674e:	e002      	b.n	8006756 <enq_lock+0x12>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	3301      	adds	r3, #1
 8006754:	607b      	str	r3, [r7, #4]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2b01      	cmp	r3, #1
 800675a:	d806      	bhi.n	800676a <enq_lock+0x26>
 800675c:	4a09      	ldr	r2, [pc, #36]	; (8006784 <enq_lock+0x40>)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	011b      	lsls	r3, r3, #4
 8006762:	4413      	add	r3, r2
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d1f2      	bne.n	8006750 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2b02      	cmp	r3, #2
 800676e:	bf14      	ite	ne
 8006770:	2301      	movne	r3, #1
 8006772:	2300      	moveq	r3, #0
 8006774:	b2db      	uxtb	r3, r3
}
 8006776:	4618      	mov	r0, r3
 8006778:	370c      	adds	r7, #12
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr
 8006782:	bf00      	nop
 8006784:	24000034 	.word	0x24000034

08006788 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006788:	b480      	push	{r7}
 800678a:	b085      	sub	sp, #20
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006792:	2300      	movs	r3, #0
 8006794:	60fb      	str	r3, [r7, #12]
 8006796:	e01f      	b.n	80067d8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8006798:	4a41      	ldr	r2, [pc, #260]	; (80068a0 <inc_lock+0x118>)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	011b      	lsls	r3, r3, #4
 800679e:	4413      	add	r3, r2
 80067a0:	681a      	ldr	r2, [r3, #0]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d113      	bne.n	80067d2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80067aa:	4a3d      	ldr	r2, [pc, #244]	; (80068a0 <inc_lock+0x118>)
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	011b      	lsls	r3, r3, #4
 80067b0:	4413      	add	r3, r2
 80067b2:	3304      	adds	r3, #4
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d109      	bne.n	80067d2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80067be:	4a38      	ldr	r2, [pc, #224]	; (80068a0 <inc_lock+0x118>)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	011b      	lsls	r3, r3, #4
 80067c4:	4413      	add	r3, r2
 80067c6:	3308      	adds	r3, #8
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d006      	beq.n	80067e0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	3301      	adds	r3, #1
 80067d6:	60fb      	str	r3, [r7, #12]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d9dc      	bls.n	8006798 <inc_lock+0x10>
 80067de:	e000      	b.n	80067e2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80067e0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2b02      	cmp	r3, #2
 80067e6:	d132      	bne.n	800684e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80067e8:	2300      	movs	r3, #0
 80067ea:	60fb      	str	r3, [r7, #12]
 80067ec:	e002      	b.n	80067f4 <inc_lock+0x6c>
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	3301      	adds	r3, #1
 80067f2:	60fb      	str	r3, [r7, #12]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d806      	bhi.n	8006808 <inc_lock+0x80>
 80067fa:	4a29      	ldr	r2, [pc, #164]	; (80068a0 <inc_lock+0x118>)
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	011b      	lsls	r3, r3, #4
 8006800:	4413      	add	r3, r2
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d1f2      	bne.n	80067ee <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2b02      	cmp	r3, #2
 800680c:	d101      	bne.n	8006812 <inc_lock+0x8a>
 800680e:	2300      	movs	r3, #0
 8006810:	e040      	b.n	8006894 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681a      	ldr	r2, [r3, #0]
 8006816:	4922      	ldr	r1, [pc, #136]	; (80068a0 <inc_lock+0x118>)
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	011b      	lsls	r3, r3, #4
 800681c:	440b      	add	r3, r1
 800681e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	689a      	ldr	r2, [r3, #8]
 8006824:	491e      	ldr	r1, [pc, #120]	; (80068a0 <inc_lock+0x118>)
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	011b      	lsls	r3, r3, #4
 800682a:	440b      	add	r3, r1
 800682c:	3304      	adds	r3, #4
 800682e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	695a      	ldr	r2, [r3, #20]
 8006834:	491a      	ldr	r1, [pc, #104]	; (80068a0 <inc_lock+0x118>)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	011b      	lsls	r3, r3, #4
 800683a:	440b      	add	r3, r1
 800683c:	3308      	adds	r3, #8
 800683e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8006840:	4a17      	ldr	r2, [pc, #92]	; (80068a0 <inc_lock+0x118>)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	011b      	lsls	r3, r3, #4
 8006846:	4413      	add	r3, r2
 8006848:	330c      	adds	r3, #12
 800684a:	2200      	movs	r2, #0
 800684c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d009      	beq.n	8006868 <inc_lock+0xe0>
 8006854:	4a12      	ldr	r2, [pc, #72]	; (80068a0 <inc_lock+0x118>)
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	011b      	lsls	r3, r3, #4
 800685a:	4413      	add	r3, r2
 800685c:	330c      	adds	r3, #12
 800685e:	881b      	ldrh	r3, [r3, #0]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d001      	beq.n	8006868 <inc_lock+0xe0>
 8006864:	2300      	movs	r3, #0
 8006866:	e015      	b.n	8006894 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d108      	bne.n	8006880 <inc_lock+0xf8>
 800686e:	4a0c      	ldr	r2, [pc, #48]	; (80068a0 <inc_lock+0x118>)
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	011b      	lsls	r3, r3, #4
 8006874:	4413      	add	r3, r2
 8006876:	330c      	adds	r3, #12
 8006878:	881b      	ldrh	r3, [r3, #0]
 800687a:	3301      	adds	r3, #1
 800687c:	b29a      	uxth	r2, r3
 800687e:	e001      	b.n	8006884 <inc_lock+0xfc>
 8006880:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006884:	4906      	ldr	r1, [pc, #24]	; (80068a0 <inc_lock+0x118>)
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	011b      	lsls	r3, r3, #4
 800688a:	440b      	add	r3, r1
 800688c:	330c      	adds	r3, #12
 800688e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	3301      	adds	r3, #1
}
 8006894:	4618      	mov	r0, r3
 8006896:	3714      	adds	r7, #20
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr
 80068a0:	24000034 	.word	0x24000034

080068a4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b085      	sub	sp, #20
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	3b01      	subs	r3, #1
 80068b0:	607b      	str	r3, [r7, #4]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d825      	bhi.n	8006904 <dec_lock+0x60>
		n = Files[i].ctr;
 80068b8:	4a17      	ldr	r2, [pc, #92]	; (8006918 <dec_lock+0x74>)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	011b      	lsls	r3, r3, #4
 80068be:	4413      	add	r3, r2
 80068c0:	330c      	adds	r3, #12
 80068c2:	881b      	ldrh	r3, [r3, #0]
 80068c4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80068c6:	89fb      	ldrh	r3, [r7, #14]
 80068c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068cc:	d101      	bne.n	80068d2 <dec_lock+0x2e>
 80068ce:	2300      	movs	r3, #0
 80068d0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80068d2:	89fb      	ldrh	r3, [r7, #14]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d002      	beq.n	80068de <dec_lock+0x3a>
 80068d8:	89fb      	ldrh	r3, [r7, #14]
 80068da:	3b01      	subs	r3, #1
 80068dc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80068de:	4a0e      	ldr	r2, [pc, #56]	; (8006918 <dec_lock+0x74>)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	011b      	lsls	r3, r3, #4
 80068e4:	4413      	add	r3, r2
 80068e6:	330c      	adds	r3, #12
 80068e8:	89fa      	ldrh	r2, [r7, #14]
 80068ea:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80068ec:	89fb      	ldrh	r3, [r7, #14]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d105      	bne.n	80068fe <dec_lock+0x5a>
 80068f2:	4a09      	ldr	r2, [pc, #36]	; (8006918 <dec_lock+0x74>)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	011b      	lsls	r3, r3, #4
 80068f8:	4413      	add	r3, r2
 80068fa:	2200      	movs	r2, #0
 80068fc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80068fe:	2300      	movs	r3, #0
 8006900:	737b      	strb	r3, [r7, #13]
 8006902:	e001      	b.n	8006908 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8006904:	2302      	movs	r3, #2
 8006906:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8006908:	7b7b      	ldrb	r3, [r7, #13]
}
 800690a:	4618      	mov	r0, r3
 800690c:	3714      	adds	r7, #20
 800690e:	46bd      	mov	sp, r7
 8006910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006914:	4770      	bx	lr
 8006916:	bf00      	nop
 8006918:	24000034 	.word	0x24000034

0800691c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800691c:	b480      	push	{r7}
 800691e:	b085      	sub	sp, #20
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006924:	2300      	movs	r3, #0
 8006926:	60fb      	str	r3, [r7, #12]
 8006928:	e010      	b.n	800694c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800692a:	4a0d      	ldr	r2, [pc, #52]	; (8006960 <clear_lock+0x44>)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	011b      	lsls	r3, r3, #4
 8006930:	4413      	add	r3, r2
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	429a      	cmp	r2, r3
 8006938:	d105      	bne.n	8006946 <clear_lock+0x2a>
 800693a:	4a09      	ldr	r2, [pc, #36]	; (8006960 <clear_lock+0x44>)
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	011b      	lsls	r3, r3, #4
 8006940:	4413      	add	r3, r2
 8006942:	2200      	movs	r2, #0
 8006944:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	3301      	adds	r3, #1
 800694a:	60fb      	str	r3, [r7, #12]
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d9eb      	bls.n	800692a <clear_lock+0xe>
	}
}
 8006952:	bf00      	nop
 8006954:	3714      	adds	r7, #20
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr
 800695e:	bf00      	nop
 8006960:	24000034 	.word	0x24000034

08006964 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b086      	sub	sp, #24
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800696c:	2300      	movs	r3, #0
 800696e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	78db      	ldrb	r3, [r3, #3]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d034      	beq.n	80069e2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800697c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	7858      	ldrb	r0, [r3, #1]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006988:	2301      	movs	r3, #1
 800698a:	697a      	ldr	r2, [r7, #20]
 800698c:	f7ff fd40 	bl	8006410 <disk_write>
 8006990:	4603      	mov	r3, r0
 8006992:	2b00      	cmp	r3, #0
 8006994:	d002      	beq.n	800699c <sync_window+0x38>
			res = FR_DISK_ERR;
 8006996:	2301      	movs	r3, #1
 8006998:	73fb      	strb	r3, [r7, #15]
 800699a:	e022      	b.n	80069e2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2200      	movs	r2, #0
 80069a0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a6:	697a      	ldr	r2, [r7, #20]
 80069a8:	1ad2      	subs	r2, r2, r3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	69db      	ldr	r3, [r3, #28]
 80069ae:	429a      	cmp	r2, r3
 80069b0:	d217      	bcs.n	80069e2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	789b      	ldrb	r3, [r3, #2]
 80069b6:	613b      	str	r3, [r7, #16]
 80069b8:	e010      	b.n	80069dc <sync_window+0x78>
					wsect += fs->fsize;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	69db      	ldr	r3, [r3, #28]
 80069be:	697a      	ldr	r2, [r7, #20]
 80069c0:	4413      	add	r3, r2
 80069c2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	7858      	ldrb	r0, [r3, #1]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80069ce:	2301      	movs	r3, #1
 80069d0:	697a      	ldr	r2, [r7, #20]
 80069d2:	f7ff fd1d 	bl	8006410 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	3b01      	subs	r3, #1
 80069da:	613b      	str	r3, [r7, #16]
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	2b01      	cmp	r3, #1
 80069e0:	d8eb      	bhi.n	80069ba <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80069e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	3718      	adds	r7, #24
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}

080069ec <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b084      	sub	sp, #16
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80069f6:	2300      	movs	r3, #0
 80069f8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069fe:	683a      	ldr	r2, [r7, #0]
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d01b      	beq.n	8006a3c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f7ff ffad 	bl	8006964 <sync_window>
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006a0e:	7bfb      	ldrb	r3, [r7, #15]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d113      	bne.n	8006a3c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	7858      	ldrb	r0, [r3, #1]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006a1e:	2301      	movs	r3, #1
 8006a20:	683a      	ldr	r2, [r7, #0]
 8006a22:	f7ff fcd5 	bl	80063d0 <disk_read>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d004      	beq.n	8006a36 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006a2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006a30:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	683a      	ldr	r2, [r7, #0]
 8006a3a:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8006a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3710      	adds	r7, #16
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
	...

08006a48 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f7ff ff87 	bl	8006964 <sync_window>
 8006a56:	4603      	mov	r3, r0
 8006a58:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006a5a:	7bfb      	ldrb	r3, [r7, #15]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d159      	bne.n	8006b14 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	781b      	ldrb	r3, [r3, #0]
 8006a64:	2b03      	cmp	r3, #3
 8006a66:	d149      	bne.n	8006afc <sync_fs+0xb4>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	791b      	ldrb	r3, [r3, #4]
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d145      	bne.n	8006afc <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f103 0034 	add.w	r0, r3, #52	; 0x34
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	899b      	ldrh	r3, [r3, #12]
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	2100      	movs	r1, #0
 8006a7e:	f7ff fda8 	bl	80065d2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	3334      	adds	r3, #52	; 0x34
 8006a86:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006a8a:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f7ff fd37 	bl	8006502 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	3334      	adds	r3, #52	; 0x34
 8006a98:	4921      	ldr	r1, [pc, #132]	; (8006b20 <sync_fs+0xd8>)
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f7ff fd4c 	bl	8006538 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	3334      	adds	r3, #52	; 0x34
 8006aa4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8006aa8:	491e      	ldr	r1, [pc, #120]	; (8006b24 <sync_fs+0xdc>)
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f7ff fd44 	bl	8006538 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	3334      	adds	r3, #52	; 0x34
 8006ab4:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	695b      	ldr	r3, [r3, #20]
 8006abc:	4619      	mov	r1, r3
 8006abe:	4610      	mov	r0, r2
 8006ac0:	f7ff fd3a 	bl	8006538 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	3334      	adds	r3, #52	; 0x34
 8006ac8:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	691b      	ldr	r3, [r3, #16]
 8006ad0:	4619      	mov	r1, r3
 8006ad2:	4610      	mov	r0, r2
 8006ad4:	f7ff fd30 	bl	8006538 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6a1b      	ldr	r3, [r3, #32]
 8006adc:	1c5a      	adds	r2, r3, #1
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	7858      	ldrb	r0, [r3, #1]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006af0:	2301      	movs	r3, #1
 8006af2:	f7ff fc8d 	bl	8006410 <disk_write>
			fs->fsi_flag = 0;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	785b      	ldrb	r3, [r3, #1]
 8006b00:	2200      	movs	r2, #0
 8006b02:	2100      	movs	r1, #0
 8006b04:	4618      	mov	r0, r3
 8006b06:	f7ff fca3 	bl	8006450 <disk_ioctl>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d001      	beq.n	8006b14 <sync_fs+0xcc>
 8006b10:	2301      	movs	r3, #1
 8006b12:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006b14:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3710      	adds	r7, #16
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	41615252 	.word	0x41615252
 8006b24:	61417272 	.word	0x61417272

08006b28 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	3b02      	subs	r3, #2
 8006b36:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	699b      	ldr	r3, [r3, #24]
 8006b3c:	3b02      	subs	r3, #2
 8006b3e:	683a      	ldr	r2, [r7, #0]
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d301      	bcc.n	8006b48 <clust2sect+0x20>
 8006b44:	2300      	movs	r3, #0
 8006b46:	e008      	b.n	8006b5a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	895b      	ldrh	r3, [r3, #10]
 8006b4c:	461a      	mov	r2, r3
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	fb03 f202 	mul.w	r2, r3, r2
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b58:	4413      	add	r3, r2
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	370c      	adds	r7, #12
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b64:	4770      	bx	lr

08006b66 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8006b66:	b580      	push	{r7, lr}
 8006b68:	b086      	sub	sp, #24
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	6078      	str	r0, [r7, #4]
 8006b6e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	d904      	bls.n	8006b86 <get_fat+0x20>
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	699b      	ldr	r3, [r3, #24]
 8006b80:	683a      	ldr	r2, [r7, #0]
 8006b82:	429a      	cmp	r2, r3
 8006b84:	d302      	bcc.n	8006b8c <get_fat+0x26>
		val = 1;	/* Internal error */
 8006b86:	2301      	movs	r3, #1
 8006b88:	617b      	str	r3, [r7, #20]
 8006b8a:	e0b7      	b.n	8006cfc <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006b8c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006b90:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	781b      	ldrb	r3, [r3, #0]
 8006b96:	2b02      	cmp	r3, #2
 8006b98:	d05a      	beq.n	8006c50 <get_fat+0xea>
 8006b9a:	2b03      	cmp	r3, #3
 8006b9c:	d07d      	beq.n	8006c9a <get_fat+0x134>
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	f040 80a2 	bne.w	8006ce8 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	60fb      	str	r3, [r7, #12]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	085b      	lsrs	r3, r3, #1
 8006bac:	68fa      	ldr	r2, [r7, #12]
 8006bae:	4413      	add	r3, r2
 8006bb0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	899b      	ldrh	r3, [r3, #12]
 8006bba:	4619      	mov	r1, r3
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8006bc2:	4413      	add	r3, r2
 8006bc4:	4619      	mov	r1, r3
 8006bc6:	6938      	ldr	r0, [r7, #16]
 8006bc8:	f7ff ff10 	bl	80069ec <move_window>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	f040 808d 	bne.w	8006cee <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	1c5a      	adds	r2, r3, #1
 8006bd8:	60fa      	str	r2, [r7, #12]
 8006bda:	693a      	ldr	r2, [r7, #16]
 8006bdc:	8992      	ldrh	r2, [r2, #12]
 8006bde:	fbb3 f1f2 	udiv	r1, r3, r2
 8006be2:	fb02 f201 	mul.w	r2, r2, r1
 8006be6:	1a9b      	subs	r3, r3, r2
 8006be8:	693a      	ldr	r2, [r7, #16]
 8006bea:	4413      	add	r3, r2
 8006bec:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006bf0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	899b      	ldrh	r3, [r3, #12]
 8006bfa:	4619      	mov	r1, r3
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8006c02:	4413      	add	r3, r2
 8006c04:	4619      	mov	r1, r3
 8006c06:	6938      	ldr	r0, [r7, #16]
 8006c08:	f7ff fef0 	bl	80069ec <move_window>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d16f      	bne.n	8006cf2 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	899b      	ldrh	r3, [r3, #12]
 8006c16:	461a      	mov	r2, r3
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	fbb3 f1f2 	udiv	r1, r3, r2
 8006c1e:	fb02 f201 	mul.w	r2, r2, r1
 8006c22:	1a9b      	subs	r3, r3, r2
 8006c24:	693a      	ldr	r2, [r7, #16]
 8006c26:	4413      	add	r3, r2
 8006c28:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006c2c:	021b      	lsls	r3, r3, #8
 8006c2e:	461a      	mov	r2, r3
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	f003 0301 	and.w	r3, r3, #1
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d002      	beq.n	8006c46 <get_fat+0xe0>
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	091b      	lsrs	r3, r3, #4
 8006c44:	e002      	b.n	8006c4c <get_fat+0xe6>
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c4c:	617b      	str	r3, [r7, #20]
			break;
 8006c4e:	e055      	b.n	8006cfc <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	899b      	ldrh	r3, [r3, #12]
 8006c58:	085b      	lsrs	r3, r3, #1
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	fbb3 f3f1 	udiv	r3, r3, r1
 8006c64:	4413      	add	r3, r2
 8006c66:	4619      	mov	r1, r3
 8006c68:	6938      	ldr	r0, [r7, #16]
 8006c6a:	f7ff febf 	bl	80069ec <move_window>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d140      	bne.n	8006cf6 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	005b      	lsls	r3, r3, #1
 8006c7e:	693a      	ldr	r2, [r7, #16]
 8006c80:	8992      	ldrh	r2, [r2, #12]
 8006c82:	fbb3 f0f2 	udiv	r0, r3, r2
 8006c86:	fb02 f200 	mul.w	r2, r2, r0
 8006c8a:	1a9b      	subs	r3, r3, r2
 8006c8c:	440b      	add	r3, r1
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f7ff fbfc 	bl	800648c <ld_word>
 8006c94:	4603      	mov	r3, r0
 8006c96:	617b      	str	r3, [r7, #20]
			break;
 8006c98:	e030      	b.n	8006cfc <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c9e:	693b      	ldr	r3, [r7, #16]
 8006ca0:	899b      	ldrh	r3, [r3, #12]
 8006ca2:	089b      	lsrs	r3, r3, #2
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	4619      	mov	r1, r3
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	fbb3 f3f1 	udiv	r3, r3, r1
 8006cae:	4413      	add	r3, r2
 8006cb0:	4619      	mov	r1, r3
 8006cb2:	6938      	ldr	r0, [r7, #16]
 8006cb4:	f7ff fe9a 	bl	80069ec <move_window>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d11d      	bne.n	8006cfa <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	009b      	lsls	r3, r3, #2
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	8992      	ldrh	r2, [r2, #12]
 8006ccc:	fbb3 f0f2 	udiv	r0, r3, r2
 8006cd0:	fb02 f200 	mul.w	r2, r2, r0
 8006cd4:	1a9b      	subs	r3, r3, r2
 8006cd6:	440b      	add	r3, r1
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f7ff fbef 	bl	80064bc <ld_dword>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006ce4:	617b      	str	r3, [r7, #20]
			break;
 8006ce6:	e009      	b.n	8006cfc <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8006ce8:	2301      	movs	r3, #1
 8006cea:	617b      	str	r3, [r7, #20]
 8006cec:	e006      	b.n	8006cfc <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006cee:	bf00      	nop
 8006cf0:	e004      	b.n	8006cfc <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006cf2:	bf00      	nop
 8006cf4:	e002      	b.n	8006cfc <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006cf6:	bf00      	nop
 8006cf8:	e000      	b.n	8006cfc <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006cfa:	bf00      	nop
		}
	}

	return val;
 8006cfc:	697b      	ldr	r3, [r7, #20]
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3718      	adds	r7, #24
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}

08006d06 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8006d06:	b590      	push	{r4, r7, lr}
 8006d08:	b089      	sub	sp, #36	; 0x24
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	60f8      	str	r0, [r7, #12]
 8006d0e:	60b9      	str	r1, [r7, #8]
 8006d10:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8006d12:	2302      	movs	r3, #2
 8006d14:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	f240 8106 	bls.w	8006f2a <put_fat+0x224>
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	699b      	ldr	r3, [r3, #24]
 8006d22:	68ba      	ldr	r2, [r7, #8]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	f080 8100 	bcs.w	8006f2a <put_fat+0x224>
		switch (fs->fs_type) {
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	781b      	ldrb	r3, [r3, #0]
 8006d2e:	2b02      	cmp	r3, #2
 8006d30:	f000 8088 	beq.w	8006e44 <put_fat+0x13e>
 8006d34:	2b03      	cmp	r3, #3
 8006d36:	f000 80b0 	beq.w	8006e9a <put_fat+0x194>
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	f040 80f5 	bne.w	8006f2a <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	61bb      	str	r3, [r7, #24]
 8006d44:	69bb      	ldr	r3, [r7, #24]
 8006d46:	085b      	lsrs	r3, r3, #1
 8006d48:	69ba      	ldr	r2, [r7, #24]
 8006d4a:	4413      	add	r3, r2
 8006d4c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	899b      	ldrh	r3, [r3, #12]
 8006d56:	4619      	mov	r1, r3
 8006d58:	69bb      	ldr	r3, [r7, #24]
 8006d5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8006d5e:	4413      	add	r3, r2
 8006d60:	4619      	mov	r1, r3
 8006d62:	68f8      	ldr	r0, [r7, #12]
 8006d64:	f7ff fe42 	bl	80069ec <move_window>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006d6c:	7ffb      	ldrb	r3, [r7, #31]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	f040 80d4 	bne.w	8006f1c <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006d7a:	69bb      	ldr	r3, [r7, #24]
 8006d7c:	1c5a      	adds	r2, r3, #1
 8006d7e:	61ba      	str	r2, [r7, #24]
 8006d80:	68fa      	ldr	r2, [r7, #12]
 8006d82:	8992      	ldrh	r2, [r2, #12]
 8006d84:	fbb3 f0f2 	udiv	r0, r3, r2
 8006d88:	fb02 f200 	mul.w	r2, r2, r0
 8006d8c:	1a9b      	subs	r3, r3, r2
 8006d8e:	440b      	add	r3, r1
 8006d90:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	f003 0301 	and.w	r3, r3, #1
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d00d      	beq.n	8006db8 <put_fat+0xb2>
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	781b      	ldrb	r3, [r3, #0]
 8006da0:	b25b      	sxtb	r3, r3
 8006da2:	f003 030f 	and.w	r3, r3, #15
 8006da6:	b25a      	sxtb	r2, r3
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	011b      	lsls	r3, r3, #4
 8006dae:	b25b      	sxtb	r3, r3
 8006db0:	4313      	orrs	r3, r2
 8006db2:	b25b      	sxtb	r3, r3
 8006db4:	b2db      	uxtb	r3, r3
 8006db6:	e001      	b.n	8006dbc <put_fat+0xb6>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	b2db      	uxtb	r3, r3
 8006dbc:	697a      	ldr	r2, [r7, #20]
 8006dbe:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	899b      	ldrh	r3, [r3, #12]
 8006dce:	4619      	mov	r1, r3
 8006dd0:	69bb      	ldr	r3, [r7, #24]
 8006dd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8006dd6:	4413      	add	r3, r2
 8006dd8:	4619      	mov	r1, r3
 8006dda:	68f8      	ldr	r0, [r7, #12]
 8006ddc:	f7ff fe06 	bl	80069ec <move_window>
 8006de0:	4603      	mov	r3, r0
 8006de2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006de4:	7ffb      	ldrb	r3, [r7, #31]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	f040 809a 	bne.w	8006f20 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	899b      	ldrh	r3, [r3, #12]
 8006df6:	461a      	mov	r2, r3
 8006df8:	69bb      	ldr	r3, [r7, #24]
 8006dfa:	fbb3 f0f2 	udiv	r0, r3, r2
 8006dfe:	fb02 f200 	mul.w	r2, r2, r0
 8006e02:	1a9b      	subs	r3, r3, r2
 8006e04:	440b      	add	r3, r1
 8006e06:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	f003 0301 	and.w	r3, r3, #1
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d003      	beq.n	8006e1a <put_fat+0x114>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	091b      	lsrs	r3, r3, #4
 8006e16:	b2db      	uxtb	r3, r3
 8006e18:	e00e      	b.n	8006e38 <put_fat+0x132>
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	781b      	ldrb	r3, [r3, #0]
 8006e1e:	b25b      	sxtb	r3, r3
 8006e20:	f023 030f 	bic.w	r3, r3, #15
 8006e24:	b25a      	sxtb	r2, r3
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	0a1b      	lsrs	r3, r3, #8
 8006e2a:	b25b      	sxtb	r3, r3
 8006e2c:	f003 030f 	and.w	r3, r3, #15
 8006e30:	b25b      	sxtb	r3, r3
 8006e32:	4313      	orrs	r3, r2
 8006e34:	b25b      	sxtb	r3, r3
 8006e36:	b2db      	uxtb	r3, r3
 8006e38:	697a      	ldr	r2, [r7, #20]
 8006e3a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2201      	movs	r2, #1
 8006e40:	70da      	strb	r2, [r3, #3]
			break;
 8006e42:	e072      	b.n	8006f2a <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	899b      	ldrh	r3, [r3, #12]
 8006e4c:	085b      	lsrs	r3, r3, #1
 8006e4e:	b29b      	uxth	r3, r3
 8006e50:	4619      	mov	r1, r3
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	fbb3 f3f1 	udiv	r3, r3, r1
 8006e58:	4413      	add	r3, r2
 8006e5a:	4619      	mov	r1, r3
 8006e5c:	68f8      	ldr	r0, [r7, #12]
 8006e5e:	f7ff fdc5 	bl	80069ec <move_window>
 8006e62:	4603      	mov	r3, r0
 8006e64:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006e66:	7ffb      	ldrb	r3, [r7, #31]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d15b      	bne.n	8006f24 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	005b      	lsls	r3, r3, #1
 8006e76:	68fa      	ldr	r2, [r7, #12]
 8006e78:	8992      	ldrh	r2, [r2, #12]
 8006e7a:	fbb3 f0f2 	udiv	r0, r3, r2
 8006e7e:	fb02 f200 	mul.w	r2, r2, r0
 8006e82:	1a9b      	subs	r3, r3, r2
 8006e84:	440b      	add	r3, r1
 8006e86:	687a      	ldr	r2, [r7, #4]
 8006e88:	b292      	uxth	r2, r2
 8006e8a:	4611      	mov	r1, r2
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f7ff fb38 	bl	8006502 <st_word>
			fs->wflag = 1;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2201      	movs	r2, #1
 8006e96:	70da      	strb	r2, [r3, #3]
			break;
 8006e98:	e047      	b.n	8006f2a <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	899b      	ldrh	r3, [r3, #12]
 8006ea2:	089b      	lsrs	r3, r3, #2
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	4619      	mov	r1, r3
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8006eae:	4413      	add	r3, r2
 8006eb0:	4619      	mov	r1, r3
 8006eb2:	68f8      	ldr	r0, [r7, #12]
 8006eb4:	f7ff fd9a 	bl	80069ec <move_window>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006ebc:	7ffb      	ldrb	r3, [r7, #31]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d132      	bne.n	8006f28 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	68fa      	ldr	r2, [r7, #12]
 8006ed4:	8992      	ldrh	r2, [r2, #12]
 8006ed6:	fbb3 f0f2 	udiv	r0, r3, r2
 8006eda:	fb02 f200 	mul.w	r2, r2, r0
 8006ede:	1a9b      	subs	r3, r3, r2
 8006ee0:	440b      	add	r3, r1
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	f7ff faea 	bl	80064bc <ld_dword>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006eee:	4323      	orrs	r3, r4
 8006ef0:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	009b      	lsls	r3, r3, #2
 8006efc:	68fa      	ldr	r2, [r7, #12]
 8006efe:	8992      	ldrh	r2, [r2, #12]
 8006f00:	fbb3 f0f2 	udiv	r0, r3, r2
 8006f04:	fb02 f200 	mul.w	r2, r2, r0
 8006f08:	1a9b      	subs	r3, r3, r2
 8006f0a:	440b      	add	r3, r1
 8006f0c:	6879      	ldr	r1, [r7, #4]
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f7ff fb12 	bl	8006538 <st_dword>
			fs->wflag = 1;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2201      	movs	r2, #1
 8006f18:	70da      	strb	r2, [r3, #3]
			break;
 8006f1a:	e006      	b.n	8006f2a <put_fat+0x224>
			if (res != FR_OK) break;
 8006f1c:	bf00      	nop
 8006f1e:	e004      	b.n	8006f2a <put_fat+0x224>
			if (res != FR_OK) break;
 8006f20:	bf00      	nop
 8006f22:	e002      	b.n	8006f2a <put_fat+0x224>
			if (res != FR_OK) break;
 8006f24:	bf00      	nop
 8006f26:	e000      	b.n	8006f2a <put_fat+0x224>
			if (res != FR_OK) break;
 8006f28:	bf00      	nop
		}
	}
	return res;
 8006f2a:	7ffb      	ldrb	r3, [r7, #31]
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	3724      	adds	r7, #36	; 0x24
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd90      	pop	{r4, r7, pc}

08006f34 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b088      	sub	sp, #32
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	60f8      	str	r0, [r7, #12]
 8006f3c:	60b9      	str	r1, [r7, #8]
 8006f3e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8006f40:	2300      	movs	r3, #0
 8006f42:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	2b01      	cmp	r3, #1
 8006f4e:	d904      	bls.n	8006f5a <remove_chain+0x26>
 8006f50:	69bb      	ldr	r3, [r7, #24]
 8006f52:	699b      	ldr	r3, [r3, #24]
 8006f54:	68ba      	ldr	r2, [r7, #8]
 8006f56:	429a      	cmp	r2, r3
 8006f58:	d301      	bcc.n	8006f5e <remove_chain+0x2a>
 8006f5a:	2302      	movs	r3, #2
 8006f5c:	e04b      	b.n	8006ff6 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d00c      	beq.n	8006f7e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8006f64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006f68:	6879      	ldr	r1, [r7, #4]
 8006f6a:	69b8      	ldr	r0, [r7, #24]
 8006f6c:	f7ff fecb 	bl	8006d06 <put_fat>
 8006f70:	4603      	mov	r3, r0
 8006f72:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8006f74:	7ffb      	ldrb	r3, [r7, #31]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d001      	beq.n	8006f7e <remove_chain+0x4a>
 8006f7a:	7ffb      	ldrb	r3, [r7, #31]
 8006f7c:	e03b      	b.n	8006ff6 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8006f7e:	68b9      	ldr	r1, [r7, #8]
 8006f80:	68f8      	ldr	r0, [r7, #12]
 8006f82:	f7ff fdf0 	bl	8006b66 <get_fat>
 8006f86:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d031      	beq.n	8006ff2 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d101      	bne.n	8006f98 <remove_chain+0x64>
 8006f94:	2302      	movs	r3, #2
 8006f96:	e02e      	b.n	8006ff6 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f9e:	d101      	bne.n	8006fa4 <remove_chain+0x70>
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	e028      	b.n	8006ff6 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	68b9      	ldr	r1, [r7, #8]
 8006fa8:	69b8      	ldr	r0, [r7, #24]
 8006faa:	f7ff feac 	bl	8006d06 <put_fat>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8006fb2:	7ffb      	ldrb	r3, [r7, #31]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d001      	beq.n	8006fbc <remove_chain+0x88>
 8006fb8:	7ffb      	ldrb	r3, [r7, #31]
 8006fba:	e01c      	b.n	8006ff6 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8006fbc:	69bb      	ldr	r3, [r7, #24]
 8006fbe:	695a      	ldr	r2, [r3, #20]
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	699b      	ldr	r3, [r3, #24]
 8006fc4:	3b02      	subs	r3, #2
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d20b      	bcs.n	8006fe2 <remove_chain+0xae>
			fs->free_clst++;
 8006fca:	69bb      	ldr	r3, [r7, #24]
 8006fcc:	695b      	ldr	r3, [r3, #20]
 8006fce:	1c5a      	adds	r2, r3, #1
 8006fd0:	69bb      	ldr	r3, [r7, #24]
 8006fd2:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	791b      	ldrb	r3, [r3, #4]
 8006fd8:	f043 0301 	orr.w	r3, r3, #1
 8006fdc:	b2da      	uxtb	r2, r3
 8006fde:	69bb      	ldr	r3, [r7, #24]
 8006fe0:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8006fe6:	69bb      	ldr	r3, [r7, #24]
 8006fe8:	699b      	ldr	r3, [r3, #24]
 8006fea:	68ba      	ldr	r2, [r7, #8]
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d3c6      	bcc.n	8006f7e <remove_chain+0x4a>
 8006ff0:	e000      	b.n	8006ff4 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8006ff2:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8006ff4:	2300      	movs	r3, #0
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3720      	adds	r7, #32
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}

08006ffe <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8006ffe:	b580      	push	{r7, lr}
 8007000:	b088      	sub	sp, #32
 8007002:	af00      	add	r7, sp, #0
 8007004:	6078      	str	r0, [r7, #4]
 8007006:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d10d      	bne.n	8007030 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	691b      	ldr	r3, [r3, #16]
 8007018:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d004      	beq.n	800702a <create_chain+0x2c>
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	699b      	ldr	r3, [r3, #24]
 8007024:	69ba      	ldr	r2, [r7, #24]
 8007026:	429a      	cmp	r2, r3
 8007028:	d31b      	bcc.n	8007062 <create_chain+0x64>
 800702a:	2301      	movs	r3, #1
 800702c:	61bb      	str	r3, [r7, #24]
 800702e:	e018      	b.n	8007062 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007030:	6839      	ldr	r1, [r7, #0]
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f7ff fd97 	bl	8006b66 <get_fat>
 8007038:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2b01      	cmp	r3, #1
 800703e:	d801      	bhi.n	8007044 <create_chain+0x46>
 8007040:	2301      	movs	r3, #1
 8007042:	e070      	b.n	8007126 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800704a:	d101      	bne.n	8007050 <create_chain+0x52>
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	e06a      	b.n	8007126 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	699b      	ldr	r3, [r3, #24]
 8007054:	68fa      	ldr	r2, [r7, #12]
 8007056:	429a      	cmp	r2, r3
 8007058:	d201      	bcs.n	800705e <create_chain+0x60>
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	e063      	b.n	8007126 <create_chain+0x128>
		scl = clst;
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007062:	69bb      	ldr	r3, [r7, #24]
 8007064:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007066:	69fb      	ldr	r3, [r7, #28]
 8007068:	3301      	adds	r3, #1
 800706a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	699b      	ldr	r3, [r3, #24]
 8007070:	69fa      	ldr	r2, [r7, #28]
 8007072:	429a      	cmp	r2, r3
 8007074:	d307      	bcc.n	8007086 <create_chain+0x88>
				ncl = 2;
 8007076:	2302      	movs	r3, #2
 8007078:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800707a:	69fa      	ldr	r2, [r7, #28]
 800707c:	69bb      	ldr	r3, [r7, #24]
 800707e:	429a      	cmp	r2, r3
 8007080:	d901      	bls.n	8007086 <create_chain+0x88>
 8007082:	2300      	movs	r3, #0
 8007084:	e04f      	b.n	8007126 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007086:	69f9      	ldr	r1, [r7, #28]
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f7ff fd6c 	bl	8006b66 <get_fat>
 800708e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d00e      	beq.n	80070b4 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2b01      	cmp	r3, #1
 800709a:	d003      	beq.n	80070a4 <create_chain+0xa6>
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80070a2:	d101      	bne.n	80070a8 <create_chain+0xaa>
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	e03e      	b.n	8007126 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80070a8:	69fa      	ldr	r2, [r7, #28]
 80070aa:	69bb      	ldr	r3, [r7, #24]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d1da      	bne.n	8007066 <create_chain+0x68>
 80070b0:	2300      	movs	r3, #0
 80070b2:	e038      	b.n	8007126 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80070b4:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80070b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80070ba:	69f9      	ldr	r1, [r7, #28]
 80070bc:	6938      	ldr	r0, [r7, #16]
 80070be:	f7ff fe22 	bl	8006d06 <put_fat>
 80070c2:	4603      	mov	r3, r0
 80070c4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80070c6:	7dfb      	ldrb	r3, [r7, #23]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d109      	bne.n	80070e0 <create_chain+0xe2>
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d006      	beq.n	80070e0 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80070d2:	69fa      	ldr	r2, [r7, #28]
 80070d4:	6839      	ldr	r1, [r7, #0]
 80070d6:	6938      	ldr	r0, [r7, #16]
 80070d8:	f7ff fe15 	bl	8006d06 <put_fat>
 80070dc:	4603      	mov	r3, r0
 80070de:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80070e0:	7dfb      	ldrb	r3, [r7, #23]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d116      	bne.n	8007114 <create_chain+0x116>
		fs->last_clst = ncl;
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	69fa      	ldr	r2, [r7, #28]
 80070ea:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	695a      	ldr	r2, [r3, #20]
 80070f0:	693b      	ldr	r3, [r7, #16]
 80070f2:	699b      	ldr	r3, [r3, #24]
 80070f4:	3b02      	subs	r3, #2
 80070f6:	429a      	cmp	r2, r3
 80070f8:	d804      	bhi.n	8007104 <create_chain+0x106>
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	695b      	ldr	r3, [r3, #20]
 80070fe:	1e5a      	subs	r2, r3, #1
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	791b      	ldrb	r3, [r3, #4]
 8007108:	f043 0301 	orr.w	r3, r3, #1
 800710c:	b2da      	uxtb	r2, r3
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	711a      	strb	r2, [r3, #4]
 8007112:	e007      	b.n	8007124 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007114:	7dfb      	ldrb	r3, [r7, #23]
 8007116:	2b01      	cmp	r3, #1
 8007118:	d102      	bne.n	8007120 <create_chain+0x122>
 800711a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800711e:	e000      	b.n	8007122 <create_chain+0x124>
 8007120:	2301      	movs	r3, #1
 8007122:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007124:	69fb      	ldr	r3, [r7, #28]
}
 8007126:	4618      	mov	r0, r3
 8007128:	3720      	adds	r7, #32
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}

0800712e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800712e:	b480      	push	{r7}
 8007130:	b087      	sub	sp, #28
 8007132:	af00      	add	r7, sp, #0
 8007134:	6078      	str	r0, [r7, #4]
 8007136:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007142:	3304      	adds	r3, #4
 8007144:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	899b      	ldrh	r3, [r3, #12]
 800714a:	461a      	mov	r2, r3
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007152:	68fa      	ldr	r2, [r7, #12]
 8007154:	8952      	ldrh	r2, [r2, #10]
 8007156:	fbb3 f3f2 	udiv	r3, r3, r2
 800715a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	1d1a      	adds	r2, r3, #4
 8007160:	613a      	str	r2, [r7, #16]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d101      	bne.n	8007170 <clmt_clust+0x42>
 800716c:	2300      	movs	r3, #0
 800716e:	e010      	b.n	8007192 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8007170:	697a      	ldr	r2, [r7, #20]
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	429a      	cmp	r2, r3
 8007176:	d307      	bcc.n	8007188 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8007178:	697a      	ldr	r2, [r7, #20]
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	1ad3      	subs	r3, r2, r3
 800717e:	617b      	str	r3, [r7, #20]
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	3304      	adds	r3, #4
 8007184:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007186:	e7e9      	b.n	800715c <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8007188:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800718a:	693b      	ldr	r3, [r7, #16]
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	4413      	add	r3, r2
}
 8007192:	4618      	mov	r0, r3
 8007194:	371c      	adds	r7, #28
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr

0800719e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800719e:	b580      	push	{r7, lr}
 80071a0:	b086      	sub	sp, #24
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	6078      	str	r0, [r7, #4]
 80071a6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80071b4:	d204      	bcs.n	80071c0 <dir_sdi+0x22>
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	f003 031f 	and.w	r3, r3, #31
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d001      	beq.n	80071c4 <dir_sdi+0x26>
		return FR_INT_ERR;
 80071c0:	2302      	movs	r3, #2
 80071c2:	e071      	b.n	80072a8 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	683a      	ldr	r2, [r7, #0]
 80071c8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d106      	bne.n	80071e4 <dir_sdi+0x46>
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	781b      	ldrb	r3, [r3, #0]
 80071da:	2b02      	cmp	r3, #2
 80071dc:	d902      	bls.n	80071e4 <dir_sdi+0x46>
		clst = fs->dirbase;
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071e2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d10c      	bne.n	8007204 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	095b      	lsrs	r3, r3, #5
 80071ee:	693a      	ldr	r2, [r7, #16]
 80071f0:	8912      	ldrh	r2, [r2, #8]
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d301      	bcc.n	80071fa <dir_sdi+0x5c>
 80071f6:	2302      	movs	r3, #2
 80071f8:	e056      	b.n	80072a8 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	61da      	str	r2, [r3, #28]
 8007202:	e02d      	b.n	8007260 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	895b      	ldrh	r3, [r3, #10]
 8007208:	461a      	mov	r2, r3
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	899b      	ldrh	r3, [r3, #12]
 800720e:	fb03 f302 	mul.w	r3, r3, r2
 8007212:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007214:	e019      	b.n	800724a <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6979      	ldr	r1, [r7, #20]
 800721a:	4618      	mov	r0, r3
 800721c:	f7ff fca3 	bl	8006b66 <get_fat>
 8007220:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007228:	d101      	bne.n	800722e <dir_sdi+0x90>
 800722a:	2301      	movs	r3, #1
 800722c:	e03c      	b.n	80072a8 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	2b01      	cmp	r3, #1
 8007232:	d904      	bls.n	800723e <dir_sdi+0xa0>
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	699b      	ldr	r3, [r3, #24]
 8007238:	697a      	ldr	r2, [r7, #20]
 800723a:	429a      	cmp	r2, r3
 800723c:	d301      	bcc.n	8007242 <dir_sdi+0xa4>
 800723e:	2302      	movs	r3, #2
 8007240:	e032      	b.n	80072a8 <dir_sdi+0x10a>
			ofs -= csz;
 8007242:	683a      	ldr	r2, [r7, #0]
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	1ad3      	subs	r3, r2, r3
 8007248:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800724a:	683a      	ldr	r2, [r7, #0]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	429a      	cmp	r2, r3
 8007250:	d2e1      	bcs.n	8007216 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8007252:	6979      	ldr	r1, [r7, #20]
 8007254:	6938      	ldr	r0, [r7, #16]
 8007256:	f7ff fc67 	bl	8006b28 <clust2sect>
 800725a:	4602      	mov	r2, r0
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	697a      	ldr	r2, [r7, #20]
 8007264:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	69db      	ldr	r3, [r3, #28]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d101      	bne.n	8007272 <dir_sdi+0xd4>
 800726e:	2302      	movs	r3, #2
 8007270:	e01a      	b.n	80072a8 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	69da      	ldr	r2, [r3, #28]
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	899b      	ldrh	r3, [r3, #12]
 800727a:	4619      	mov	r1, r3
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007282:	441a      	add	r2, r3
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	899b      	ldrh	r3, [r3, #12]
 8007292:	461a      	mov	r2, r3
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	fbb3 f0f2 	udiv	r0, r3, r2
 800729a:	fb02 f200 	mul.w	r2, r2, r0
 800729e:	1a9b      	subs	r3, r3, r2
 80072a0:	18ca      	adds	r2, r1, r3
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80072a6:	2300      	movs	r3, #0
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3718      	adds	r7, #24
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b086      	sub	sp, #24
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
 80072b8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	695b      	ldr	r3, [r3, #20]
 80072c4:	3320      	adds	r3, #32
 80072c6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	69db      	ldr	r3, [r3, #28]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d003      	beq.n	80072d8 <dir_next+0x28>
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80072d6:	d301      	bcc.n	80072dc <dir_next+0x2c>
 80072d8:	2304      	movs	r3, #4
 80072da:	e0bb      	b.n	8007454 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	899b      	ldrh	r3, [r3, #12]
 80072e0:	461a      	mov	r2, r3
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	fbb3 f1f2 	udiv	r1, r3, r2
 80072e8:	fb02 f201 	mul.w	r2, r2, r1
 80072ec:	1a9b      	subs	r3, r3, r2
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	f040 809d 	bne.w	800742e <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	69db      	ldr	r3, [r3, #28]
 80072f8:	1c5a      	adds	r2, r3, #1
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	699b      	ldr	r3, [r3, #24]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d10b      	bne.n	800731e <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	095b      	lsrs	r3, r3, #5
 800730a:	68fa      	ldr	r2, [r7, #12]
 800730c:	8912      	ldrh	r2, [r2, #8]
 800730e:	4293      	cmp	r3, r2
 8007310:	f0c0 808d 	bcc.w	800742e <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2200      	movs	r2, #0
 8007318:	61da      	str	r2, [r3, #28]
 800731a:	2304      	movs	r3, #4
 800731c:	e09a      	b.n	8007454 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	899b      	ldrh	r3, [r3, #12]
 8007322:	461a      	mov	r2, r3
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	fbb3 f3f2 	udiv	r3, r3, r2
 800732a:	68fa      	ldr	r2, [r7, #12]
 800732c:	8952      	ldrh	r2, [r2, #10]
 800732e:	3a01      	subs	r2, #1
 8007330:	4013      	ands	r3, r2
 8007332:	2b00      	cmp	r3, #0
 8007334:	d17b      	bne.n	800742e <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	699b      	ldr	r3, [r3, #24]
 800733c:	4619      	mov	r1, r3
 800733e:	4610      	mov	r0, r2
 8007340:	f7ff fc11 	bl	8006b66 <get_fat>
 8007344:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	2b01      	cmp	r3, #1
 800734a:	d801      	bhi.n	8007350 <dir_next+0xa0>
 800734c:	2302      	movs	r3, #2
 800734e:	e081      	b.n	8007454 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007356:	d101      	bne.n	800735c <dir_next+0xac>
 8007358:	2301      	movs	r3, #1
 800735a:	e07b      	b.n	8007454 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	699b      	ldr	r3, [r3, #24]
 8007360:	697a      	ldr	r2, [r7, #20]
 8007362:	429a      	cmp	r2, r3
 8007364:	d359      	bcc.n	800741a <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d104      	bne.n	8007376 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2200      	movs	r2, #0
 8007370:	61da      	str	r2, [r3, #28]
 8007372:	2304      	movs	r3, #4
 8007374:	e06e      	b.n	8007454 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007376:	687a      	ldr	r2, [r7, #4]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	699b      	ldr	r3, [r3, #24]
 800737c:	4619      	mov	r1, r3
 800737e:	4610      	mov	r0, r2
 8007380:	f7ff fe3d 	bl	8006ffe <create_chain>
 8007384:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d101      	bne.n	8007390 <dir_next+0xe0>
 800738c:	2307      	movs	r3, #7
 800738e:	e061      	b.n	8007454 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	2b01      	cmp	r3, #1
 8007394:	d101      	bne.n	800739a <dir_next+0xea>
 8007396:	2302      	movs	r3, #2
 8007398:	e05c      	b.n	8007454 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073a0:	d101      	bne.n	80073a6 <dir_next+0xf6>
 80073a2:	2301      	movs	r3, #1
 80073a4:	e056      	b.n	8007454 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80073a6:	68f8      	ldr	r0, [r7, #12]
 80073a8:	f7ff fadc 	bl	8006964 <sync_window>
 80073ac:	4603      	mov	r3, r0
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d001      	beq.n	80073b6 <dir_next+0x106>
 80073b2:	2301      	movs	r3, #1
 80073b4:	e04e      	b.n	8007454 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	f103 0034 	add.w	r0, r3, #52	; 0x34
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	899b      	ldrh	r3, [r3, #12]
 80073c0:	461a      	mov	r2, r3
 80073c2:	2100      	movs	r1, #0
 80073c4:	f7ff f905 	bl	80065d2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80073c8:	2300      	movs	r3, #0
 80073ca:	613b      	str	r3, [r7, #16]
 80073cc:	6979      	ldr	r1, [r7, #20]
 80073ce:	68f8      	ldr	r0, [r7, #12]
 80073d0:	f7ff fbaa 	bl	8006b28 <clust2sect>
 80073d4:	4602      	mov	r2, r0
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	631a      	str	r2, [r3, #48]	; 0x30
 80073da:	e012      	b.n	8007402 <dir_next+0x152>
						fs->wflag = 1;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2201      	movs	r2, #1
 80073e0:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80073e2:	68f8      	ldr	r0, [r7, #12]
 80073e4:	f7ff fabe 	bl	8006964 <sync_window>
 80073e8:	4603      	mov	r3, r0
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d001      	beq.n	80073f2 <dir_next+0x142>
 80073ee:	2301      	movs	r3, #1
 80073f0:	e030      	b.n	8007454 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	3301      	adds	r3, #1
 80073f6:	613b      	str	r3, [r7, #16]
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073fc:	1c5a      	adds	r2, r3, #1
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	631a      	str	r2, [r3, #48]	; 0x30
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	895b      	ldrh	r3, [r3, #10]
 8007406:	461a      	mov	r2, r3
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	4293      	cmp	r3, r2
 800740c:	d3e6      	bcc.n	80073dc <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007412:	693b      	ldr	r3, [r7, #16]
 8007414:	1ad2      	subs	r2, r2, r3
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	697a      	ldr	r2, [r7, #20]
 800741e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8007420:	6979      	ldr	r1, [r7, #20]
 8007422:	68f8      	ldr	r0, [r7, #12]
 8007424:	f7ff fb80 	bl	8006b28 <clust2sect>
 8007428:	4602      	mov	r2, r0
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	68ba      	ldr	r2, [r7, #8]
 8007432:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	899b      	ldrh	r3, [r3, #12]
 800743e:	461a      	mov	r2, r3
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	fbb3 f0f2 	udiv	r0, r3, r2
 8007446:	fb02 f200 	mul.w	r2, r2, r0
 800744a:	1a9b      	subs	r3, r3, r2
 800744c:	18ca      	adds	r2, r1, r3
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	3718      	adds	r7, #24
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}

0800745c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b086      	sub	sp, #24
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800746c:	2100      	movs	r1, #0
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f7ff fe95 	bl	800719e <dir_sdi>
 8007474:	4603      	mov	r3, r0
 8007476:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007478:	7dfb      	ldrb	r3, [r7, #23]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d12b      	bne.n	80074d6 <dir_alloc+0x7a>
		n = 0;
 800747e:	2300      	movs	r3, #0
 8007480:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	69db      	ldr	r3, [r3, #28]
 8007486:	4619      	mov	r1, r3
 8007488:	68f8      	ldr	r0, [r7, #12]
 800748a:	f7ff faaf 	bl	80069ec <move_window>
 800748e:	4603      	mov	r3, r0
 8007490:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007492:	7dfb      	ldrb	r3, [r7, #23]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d11d      	bne.n	80074d4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6a1b      	ldr	r3, [r3, #32]
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	2be5      	cmp	r3, #229	; 0xe5
 80074a0:	d004      	beq.n	80074ac <dir_alloc+0x50>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6a1b      	ldr	r3, [r3, #32]
 80074a6:	781b      	ldrb	r3, [r3, #0]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d107      	bne.n	80074bc <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	3301      	adds	r3, #1
 80074b0:	613b      	str	r3, [r7, #16]
 80074b2:	693a      	ldr	r2, [r7, #16]
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d102      	bne.n	80074c0 <dir_alloc+0x64>
 80074ba:	e00c      	b.n	80074d6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80074bc:	2300      	movs	r3, #0
 80074be:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80074c0:	2101      	movs	r1, #1
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f7ff fef4 	bl	80072b0 <dir_next>
 80074c8:	4603      	mov	r3, r0
 80074ca:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80074cc:	7dfb      	ldrb	r3, [r7, #23]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d0d7      	beq.n	8007482 <dir_alloc+0x26>
 80074d2:	e000      	b.n	80074d6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80074d4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80074d6:	7dfb      	ldrb	r3, [r7, #23]
 80074d8:	2b04      	cmp	r3, #4
 80074da:	d101      	bne.n	80074e0 <dir_alloc+0x84>
 80074dc:	2307      	movs	r3, #7
 80074de:	75fb      	strb	r3, [r7, #23]
	return res;
 80074e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3718      	adds	r7, #24
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}

080074ea <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80074ea:	b580      	push	{r7, lr}
 80074ec:	b084      	sub	sp, #16
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
 80074f2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	331a      	adds	r3, #26
 80074f8:	4618      	mov	r0, r3
 80074fa:	f7fe ffc7 	bl	800648c <ld_word>
 80074fe:	4603      	mov	r3, r0
 8007500:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	781b      	ldrb	r3, [r3, #0]
 8007506:	2b03      	cmp	r3, #3
 8007508:	d109      	bne.n	800751e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	3314      	adds	r3, #20
 800750e:	4618      	mov	r0, r3
 8007510:	f7fe ffbc 	bl	800648c <ld_word>
 8007514:	4603      	mov	r3, r0
 8007516:	041b      	lsls	r3, r3, #16
 8007518:	68fa      	ldr	r2, [r7, #12]
 800751a:	4313      	orrs	r3, r2
 800751c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800751e:	68fb      	ldr	r3, [r7, #12]
}
 8007520:	4618      	mov	r0, r3
 8007522:	3710      	adds	r7, #16
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}

08007528 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b084      	sub	sp, #16
 800752c:	af00      	add	r7, sp, #0
 800752e:	60f8      	str	r0, [r7, #12]
 8007530:	60b9      	str	r1, [r7, #8]
 8007532:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	331a      	adds	r3, #26
 8007538:	687a      	ldr	r2, [r7, #4]
 800753a:	b292      	uxth	r2, r2
 800753c:	4611      	mov	r1, r2
 800753e:	4618      	mov	r0, r3
 8007540:	f7fe ffdf 	bl	8006502 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	781b      	ldrb	r3, [r3, #0]
 8007548:	2b03      	cmp	r3, #3
 800754a:	d109      	bne.n	8007560 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	f103 0214 	add.w	r2, r3, #20
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	0c1b      	lsrs	r3, r3, #16
 8007556:	b29b      	uxth	r3, r3
 8007558:	4619      	mov	r1, r3
 800755a:	4610      	mov	r0, r2
 800755c:	f7fe ffd1 	bl	8006502 <st_word>
	}
}
 8007560:	bf00      	nop
 8007562:	3710      	adds	r7, #16
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}

08007568 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b086      	sub	sp, #24
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007576:	2100      	movs	r1, #0
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f7ff fe10 	bl	800719e <dir_sdi>
 800757e:	4603      	mov	r3, r0
 8007580:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007582:	7dfb      	ldrb	r3, [r7, #23]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d001      	beq.n	800758c <dir_find+0x24>
 8007588:	7dfb      	ldrb	r3, [r7, #23]
 800758a:	e03e      	b.n	800760a <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	69db      	ldr	r3, [r3, #28]
 8007590:	4619      	mov	r1, r3
 8007592:	6938      	ldr	r0, [r7, #16]
 8007594:	f7ff fa2a 	bl	80069ec <move_window>
 8007598:	4603      	mov	r3, r0
 800759a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800759c:	7dfb      	ldrb	r3, [r7, #23]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d12f      	bne.n	8007602 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6a1b      	ldr	r3, [r3, #32]
 80075a6:	781b      	ldrb	r3, [r3, #0]
 80075a8:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80075aa:	7bfb      	ldrb	r3, [r7, #15]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d102      	bne.n	80075b6 <dir_find+0x4e>
 80075b0:	2304      	movs	r3, #4
 80075b2:	75fb      	strb	r3, [r7, #23]
 80075b4:	e028      	b.n	8007608 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6a1b      	ldr	r3, [r3, #32]
 80075ba:	330b      	adds	r3, #11
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80075c2:	b2da      	uxtb	r2, r3
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6a1b      	ldr	r3, [r3, #32]
 80075cc:	330b      	adds	r3, #11
 80075ce:	781b      	ldrb	r3, [r3, #0]
 80075d0:	f003 0308 	and.w	r3, r3, #8
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d10a      	bne.n	80075ee <dir_find+0x86>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6a18      	ldr	r0, [r3, #32]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	3324      	adds	r3, #36	; 0x24
 80075e0:	220b      	movs	r2, #11
 80075e2:	4619      	mov	r1, r3
 80075e4:	f7ff f80f 	bl	8006606 <mem_cmp>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d00b      	beq.n	8007606 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80075ee:	2100      	movs	r1, #0
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f7ff fe5d 	bl	80072b0 <dir_next>
 80075f6:	4603      	mov	r3, r0
 80075f8:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80075fa:	7dfb      	ldrb	r3, [r7, #23]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d0c5      	beq.n	800758c <dir_find+0x24>
 8007600:	e002      	b.n	8007608 <dir_find+0xa0>
		if (res != FR_OK) break;
 8007602:	bf00      	nop
 8007604:	e000      	b.n	8007608 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007606:	bf00      	nop

	return res;
 8007608:	7dfb      	ldrb	r3, [r7, #23]
}
 800760a:	4618      	mov	r0, r3
 800760c:	3718      	adds	r7, #24
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}

08007612 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8007612:	b580      	push	{r7, lr}
 8007614:	b084      	sub	sp, #16
 8007616:	af00      	add	r7, sp, #0
 8007618:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8007620:	2101      	movs	r1, #1
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f7ff ff1a 	bl	800745c <dir_alloc>
 8007628:	4603      	mov	r3, r0
 800762a:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800762c:	7bfb      	ldrb	r3, [r7, #15]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d11c      	bne.n	800766c <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	69db      	ldr	r3, [r3, #28]
 8007636:	4619      	mov	r1, r3
 8007638:	68b8      	ldr	r0, [r7, #8]
 800763a:	f7ff f9d7 	bl	80069ec <move_window>
 800763e:	4603      	mov	r3, r0
 8007640:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007642:	7bfb      	ldrb	r3, [r7, #15]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d111      	bne.n	800766c <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6a1b      	ldr	r3, [r3, #32]
 800764c:	2220      	movs	r2, #32
 800764e:	2100      	movs	r1, #0
 8007650:	4618      	mov	r0, r3
 8007652:	f7fe ffbe 	bl	80065d2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6a18      	ldr	r0, [r3, #32]
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	3324      	adds	r3, #36	; 0x24
 800765e:	220b      	movs	r2, #11
 8007660:	4619      	mov	r1, r3
 8007662:	f7fe ff95 	bl	8006590 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	2201      	movs	r2, #1
 800766a:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800766c:	7bfb      	ldrb	r3, [r7, #15]
}
 800766e:	4618      	mov	r0, r3
 8007670:	3710      	adds	r7, #16
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}
	...

08007678 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b088      	sub	sp, #32
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
 8007680:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	60fb      	str	r3, [r7, #12]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	3324      	adds	r3, #36	; 0x24
 800768c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800768e:	220b      	movs	r2, #11
 8007690:	2120      	movs	r1, #32
 8007692:	68b8      	ldr	r0, [r7, #8]
 8007694:	f7fe ff9d 	bl	80065d2 <mem_set>
	si = i = 0; ni = 8;
 8007698:	2300      	movs	r3, #0
 800769a:	613b      	str	r3, [r7, #16]
 800769c:	693b      	ldr	r3, [r7, #16]
 800769e:	617b      	str	r3, [r7, #20]
 80076a0:	2308      	movs	r3, #8
 80076a2:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	1c5a      	adds	r2, r3, #1
 80076a8:	617a      	str	r2, [r7, #20]
 80076aa:	68fa      	ldr	r2, [r7, #12]
 80076ac:	4413      	add	r3, r2
 80076ae:	781b      	ldrb	r3, [r3, #0]
 80076b0:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80076b2:	7ffb      	ldrb	r3, [r7, #31]
 80076b4:	2b20      	cmp	r3, #32
 80076b6:	d94e      	bls.n	8007756 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80076b8:	7ffb      	ldrb	r3, [r7, #31]
 80076ba:	2b2f      	cmp	r3, #47	; 0x2f
 80076bc:	d006      	beq.n	80076cc <create_name+0x54>
 80076be:	7ffb      	ldrb	r3, [r7, #31]
 80076c0:	2b5c      	cmp	r3, #92	; 0x5c
 80076c2:	d110      	bne.n	80076e6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80076c4:	e002      	b.n	80076cc <create_name+0x54>
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	3301      	adds	r3, #1
 80076ca:	617b      	str	r3, [r7, #20]
 80076cc:	68fa      	ldr	r2, [r7, #12]
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	4413      	add	r3, r2
 80076d2:	781b      	ldrb	r3, [r3, #0]
 80076d4:	2b2f      	cmp	r3, #47	; 0x2f
 80076d6:	d0f6      	beq.n	80076c6 <create_name+0x4e>
 80076d8:	68fa      	ldr	r2, [r7, #12]
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	4413      	add	r3, r2
 80076de:	781b      	ldrb	r3, [r3, #0]
 80076e0:	2b5c      	cmp	r3, #92	; 0x5c
 80076e2:	d0f0      	beq.n	80076c6 <create_name+0x4e>
			break;
 80076e4:	e038      	b.n	8007758 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80076e6:	7ffb      	ldrb	r3, [r7, #31]
 80076e8:	2b2e      	cmp	r3, #46	; 0x2e
 80076ea:	d003      	beq.n	80076f4 <create_name+0x7c>
 80076ec:	693a      	ldr	r2, [r7, #16]
 80076ee:	69bb      	ldr	r3, [r7, #24]
 80076f0:	429a      	cmp	r2, r3
 80076f2:	d30c      	bcc.n	800770e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80076f4:	69bb      	ldr	r3, [r7, #24]
 80076f6:	2b0b      	cmp	r3, #11
 80076f8:	d002      	beq.n	8007700 <create_name+0x88>
 80076fa:	7ffb      	ldrb	r3, [r7, #31]
 80076fc:	2b2e      	cmp	r3, #46	; 0x2e
 80076fe:	d001      	beq.n	8007704 <create_name+0x8c>
 8007700:	2306      	movs	r3, #6
 8007702:	e044      	b.n	800778e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8007704:	2308      	movs	r3, #8
 8007706:	613b      	str	r3, [r7, #16]
 8007708:	230b      	movs	r3, #11
 800770a:	61bb      	str	r3, [r7, #24]
			continue;
 800770c:	e022      	b.n	8007754 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800770e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007712:	2b00      	cmp	r3, #0
 8007714:	da04      	bge.n	8007720 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8007716:	7ffb      	ldrb	r3, [r7, #31]
 8007718:	3b80      	subs	r3, #128	; 0x80
 800771a:	4a1f      	ldr	r2, [pc, #124]	; (8007798 <create_name+0x120>)
 800771c:	5cd3      	ldrb	r3, [r2, r3]
 800771e:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8007720:	7ffb      	ldrb	r3, [r7, #31]
 8007722:	4619      	mov	r1, r3
 8007724:	481d      	ldr	r0, [pc, #116]	; (800779c <create_name+0x124>)
 8007726:	f7fe ff95 	bl	8006654 <chk_chr>
 800772a:	4603      	mov	r3, r0
 800772c:	2b00      	cmp	r3, #0
 800772e:	d001      	beq.n	8007734 <create_name+0xbc>
 8007730:	2306      	movs	r3, #6
 8007732:	e02c      	b.n	800778e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8007734:	7ffb      	ldrb	r3, [r7, #31]
 8007736:	2b60      	cmp	r3, #96	; 0x60
 8007738:	d905      	bls.n	8007746 <create_name+0xce>
 800773a:	7ffb      	ldrb	r3, [r7, #31]
 800773c:	2b7a      	cmp	r3, #122	; 0x7a
 800773e:	d802      	bhi.n	8007746 <create_name+0xce>
 8007740:	7ffb      	ldrb	r3, [r7, #31]
 8007742:	3b20      	subs	r3, #32
 8007744:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8007746:	693b      	ldr	r3, [r7, #16]
 8007748:	1c5a      	adds	r2, r3, #1
 800774a:	613a      	str	r2, [r7, #16]
 800774c:	68ba      	ldr	r2, [r7, #8]
 800774e:	4413      	add	r3, r2
 8007750:	7ffa      	ldrb	r2, [r7, #31]
 8007752:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8007754:	e7a6      	b.n	80076a4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8007756:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8007758:	68fa      	ldr	r2, [r7, #12]
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	441a      	add	r2, r3
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d101      	bne.n	800776c <create_name+0xf4>
 8007768:	2306      	movs	r3, #6
 800776a:	e010      	b.n	800778e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	781b      	ldrb	r3, [r3, #0]
 8007770:	2be5      	cmp	r3, #229	; 0xe5
 8007772:	d102      	bne.n	800777a <create_name+0x102>
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	2205      	movs	r2, #5
 8007778:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800777a:	7ffb      	ldrb	r3, [r7, #31]
 800777c:	2b20      	cmp	r3, #32
 800777e:	d801      	bhi.n	8007784 <create_name+0x10c>
 8007780:	2204      	movs	r2, #4
 8007782:	e000      	b.n	8007786 <create_name+0x10e>
 8007784:	2200      	movs	r2, #0
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	330b      	adds	r3, #11
 800778a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800778c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800778e:	4618      	mov	r0, r3
 8007790:	3720      	adds	r7, #32
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop
 8007798:	0800897c 	.word	0x0800897c
 800779c:	08008914 	.word	0x08008914

080077a0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b086      	sub	sp, #24
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80077b4:	e002      	b.n	80077bc <follow_path+0x1c>
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	3301      	adds	r3, #1
 80077ba:	603b      	str	r3, [r7, #0]
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	781b      	ldrb	r3, [r3, #0]
 80077c0:	2b2f      	cmp	r3, #47	; 0x2f
 80077c2:	d0f8      	beq.n	80077b6 <follow_path+0x16>
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	781b      	ldrb	r3, [r3, #0]
 80077c8:	2b5c      	cmp	r3, #92	; 0x5c
 80077ca:	d0f4      	beq.n	80077b6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	2200      	movs	r2, #0
 80077d0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	781b      	ldrb	r3, [r3, #0]
 80077d6:	2b1f      	cmp	r3, #31
 80077d8:	d80a      	bhi.n	80077f0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2280      	movs	r2, #128	; 0x80
 80077de:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80077e2:	2100      	movs	r1, #0
 80077e4:	6878      	ldr	r0, [r7, #4]
 80077e6:	f7ff fcda 	bl	800719e <dir_sdi>
 80077ea:	4603      	mov	r3, r0
 80077ec:	75fb      	strb	r3, [r7, #23]
 80077ee:	e048      	b.n	8007882 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80077f0:	463b      	mov	r3, r7
 80077f2:	4619      	mov	r1, r3
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f7ff ff3f 	bl	8007678 <create_name>
 80077fa:	4603      	mov	r3, r0
 80077fc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80077fe:	7dfb      	ldrb	r3, [r7, #23]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d139      	bne.n	8007878 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	f7ff feaf 	bl	8007568 <dir_find>
 800780a:	4603      	mov	r3, r0
 800780c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8007814:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8007816:	7dfb      	ldrb	r3, [r7, #23]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d00a      	beq.n	8007832 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800781c:	7dfb      	ldrb	r3, [r7, #23]
 800781e:	2b04      	cmp	r3, #4
 8007820:	d12c      	bne.n	800787c <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8007822:	7afb      	ldrb	r3, [r7, #11]
 8007824:	f003 0304 	and.w	r3, r3, #4
 8007828:	2b00      	cmp	r3, #0
 800782a:	d127      	bne.n	800787c <follow_path+0xdc>
 800782c:	2305      	movs	r3, #5
 800782e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8007830:	e024      	b.n	800787c <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007832:	7afb      	ldrb	r3, [r7, #11]
 8007834:	f003 0304 	and.w	r3, r3, #4
 8007838:	2b00      	cmp	r3, #0
 800783a:	d121      	bne.n	8007880 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	799b      	ldrb	r3, [r3, #6]
 8007840:	f003 0310 	and.w	r3, r3, #16
 8007844:	2b00      	cmp	r3, #0
 8007846:	d102      	bne.n	800784e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8007848:	2305      	movs	r3, #5
 800784a:	75fb      	strb	r3, [r7, #23]
 800784c:	e019      	b.n	8007882 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	695b      	ldr	r3, [r3, #20]
 8007858:	68fa      	ldr	r2, [r7, #12]
 800785a:	8992      	ldrh	r2, [r2, #12]
 800785c:	fbb3 f0f2 	udiv	r0, r3, r2
 8007860:	fb02 f200 	mul.w	r2, r2, r0
 8007864:	1a9b      	subs	r3, r3, r2
 8007866:	440b      	add	r3, r1
 8007868:	4619      	mov	r1, r3
 800786a:	68f8      	ldr	r0, [r7, #12]
 800786c:	f7ff fe3d 	bl	80074ea <ld_clust>
 8007870:	4602      	mov	r2, r0
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007876:	e7bb      	b.n	80077f0 <follow_path+0x50>
			if (res != FR_OK) break;
 8007878:	bf00      	nop
 800787a:	e002      	b.n	8007882 <follow_path+0xe2>
				break;
 800787c:	bf00      	nop
 800787e:	e000      	b.n	8007882 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007880:	bf00      	nop
			}
		}
	}

	return res;
 8007882:	7dfb      	ldrb	r3, [r7, #23]
}
 8007884:	4618      	mov	r0, r3
 8007886:	3718      	adds	r7, #24
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}

0800788c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800788c:	b480      	push	{r7}
 800788e:	b087      	sub	sp, #28
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007894:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007898:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d031      	beq.n	8007906 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	617b      	str	r3, [r7, #20]
 80078a8:	e002      	b.n	80078b0 <get_ldnumber+0x24>
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	3301      	adds	r3, #1
 80078ae:	617b      	str	r3, [r7, #20]
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	781b      	ldrb	r3, [r3, #0]
 80078b4:	2b20      	cmp	r3, #32
 80078b6:	d903      	bls.n	80078c0 <get_ldnumber+0x34>
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	781b      	ldrb	r3, [r3, #0]
 80078bc:	2b3a      	cmp	r3, #58	; 0x3a
 80078be:	d1f4      	bne.n	80078aa <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	781b      	ldrb	r3, [r3, #0]
 80078c4:	2b3a      	cmp	r3, #58	; 0x3a
 80078c6:	d11c      	bne.n	8007902 <get_ldnumber+0x76>
			tp = *path;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	1c5a      	adds	r2, r3, #1
 80078d2:	60fa      	str	r2, [r7, #12]
 80078d4:	781b      	ldrb	r3, [r3, #0]
 80078d6:	3b30      	subs	r3, #48	; 0x30
 80078d8:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	2b09      	cmp	r3, #9
 80078de:	d80e      	bhi.n	80078fe <get_ldnumber+0x72>
 80078e0:	68fa      	ldr	r2, [r7, #12]
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	429a      	cmp	r2, r3
 80078e6:	d10a      	bne.n	80078fe <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d107      	bne.n	80078fe <get_ldnumber+0x72>
					vol = (int)i;
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	3301      	adds	r3, #1
 80078f6:	617b      	str	r3, [r7, #20]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	697a      	ldr	r2, [r7, #20]
 80078fc:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	e002      	b.n	8007908 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8007902:	2300      	movs	r3, #0
 8007904:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8007906:	693b      	ldr	r3, [r7, #16]
}
 8007908:	4618      	mov	r0, r3
 800790a:	371c      	adds	r7, #28
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b082      	sub	sp, #8
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2200      	movs	r2, #0
 8007922:	70da      	strb	r2, [r3, #3]
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800792a:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800792c:	6839      	ldr	r1, [r7, #0]
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f7ff f85c 	bl	80069ec <move_window>
 8007934:	4603      	mov	r3, r0
 8007936:	2b00      	cmp	r3, #0
 8007938:	d001      	beq.n	800793e <check_fs+0x2a>
 800793a:	2304      	movs	r3, #4
 800793c:	e038      	b.n	80079b0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	3334      	adds	r3, #52	; 0x34
 8007942:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007946:	4618      	mov	r0, r3
 8007948:	f7fe fda0 	bl	800648c <ld_word>
 800794c:	4603      	mov	r3, r0
 800794e:	461a      	mov	r2, r3
 8007950:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007954:	429a      	cmp	r2, r3
 8007956:	d001      	beq.n	800795c <check_fs+0x48>
 8007958:	2303      	movs	r3, #3
 800795a:	e029      	b.n	80079b0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007962:	2be9      	cmp	r3, #233	; 0xe9
 8007964:	d009      	beq.n	800797a <check_fs+0x66>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800796c:	2beb      	cmp	r3, #235	; 0xeb
 800796e:	d11e      	bne.n	80079ae <check_fs+0x9a>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8007976:	2b90      	cmp	r3, #144	; 0x90
 8007978:	d119      	bne.n	80079ae <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	3334      	adds	r3, #52	; 0x34
 800797e:	3336      	adds	r3, #54	; 0x36
 8007980:	4618      	mov	r0, r3
 8007982:	f7fe fd9b 	bl	80064bc <ld_dword>
 8007986:	4603      	mov	r3, r0
 8007988:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800798c:	4a0a      	ldr	r2, [pc, #40]	; (80079b8 <check_fs+0xa4>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d101      	bne.n	8007996 <check_fs+0x82>
 8007992:	2300      	movs	r3, #0
 8007994:	e00c      	b.n	80079b0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	3334      	adds	r3, #52	; 0x34
 800799a:	3352      	adds	r3, #82	; 0x52
 800799c:	4618      	mov	r0, r3
 800799e:	f7fe fd8d 	bl	80064bc <ld_dword>
 80079a2:	4602      	mov	r2, r0
 80079a4:	4b05      	ldr	r3, [pc, #20]	; (80079bc <check_fs+0xa8>)
 80079a6:	429a      	cmp	r2, r3
 80079a8:	d101      	bne.n	80079ae <check_fs+0x9a>
 80079aa:	2300      	movs	r3, #0
 80079ac:	e000      	b.n	80079b0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80079ae:	2302      	movs	r3, #2
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3708      	adds	r7, #8
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}
 80079b8:	00544146 	.word	0x00544146
 80079bc:	33544146 	.word	0x33544146

080079c0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b096      	sub	sp, #88	; 0x58
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	60f8      	str	r0, [r7, #12]
 80079c8:	60b9      	str	r1, [r7, #8]
 80079ca:	4613      	mov	r3, r2
 80079cc:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	2200      	movs	r2, #0
 80079d2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80079d4:	68f8      	ldr	r0, [r7, #12]
 80079d6:	f7ff ff59 	bl	800788c <get_ldnumber>
 80079da:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80079dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079de:	2b00      	cmp	r3, #0
 80079e0:	da01      	bge.n	80079e6 <find_volume+0x26>
 80079e2:	230b      	movs	r3, #11
 80079e4:	e265      	b.n	8007eb2 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80079e6:	4ab0      	ldr	r2, [pc, #704]	; (8007ca8 <find_volume+0x2e8>)
 80079e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80079ee:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80079f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d101      	bne.n	80079fa <find_volume+0x3a>
 80079f6:	230c      	movs	r3, #12
 80079f8:	e25b      	b.n	8007eb2 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80079fe:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8007a00:	79fb      	ldrb	r3, [r7, #7]
 8007a02:	f023 0301 	bic.w	r3, r3, #1
 8007a06:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007a08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a0a:	781b      	ldrb	r3, [r3, #0]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d01a      	beq.n	8007a46 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8007a10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a12:	785b      	ldrb	r3, [r3, #1]
 8007a14:	4618      	mov	r0, r3
 8007a16:	f7fe fc9b 	bl	8006350 <disk_status>
 8007a1a:	4603      	mov	r3, r0
 8007a1c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007a20:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007a24:	f003 0301 	and.w	r3, r3, #1
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d10c      	bne.n	8007a46 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8007a2c:	79fb      	ldrb	r3, [r7, #7]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d007      	beq.n	8007a42 <find_volume+0x82>
 8007a32:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007a36:	f003 0304 	and.w	r3, r3, #4
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d001      	beq.n	8007a42 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8007a3e:	230a      	movs	r3, #10
 8007a40:	e237      	b.n	8007eb2 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8007a42:	2300      	movs	r3, #0
 8007a44:	e235      	b.n	8007eb2 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8007a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a48:	2200      	movs	r2, #0
 8007a4a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007a4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a4e:	b2da      	uxtb	r2, r3
 8007a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a52:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a56:	785b      	ldrb	r3, [r3, #1]
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f7fe fc93 	bl	8006384 <disk_initialize>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007a64:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007a68:	f003 0301 	and.w	r3, r3, #1
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d001      	beq.n	8007a74 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007a70:	2303      	movs	r3, #3
 8007a72:	e21e      	b.n	8007eb2 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007a74:	79fb      	ldrb	r3, [r7, #7]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d007      	beq.n	8007a8a <find_volume+0xca>
 8007a7a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007a7e:	f003 0304 	and.w	r3, r3, #4
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d001      	beq.n	8007a8a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8007a86:	230a      	movs	r3, #10
 8007a88:	e213      	b.n	8007eb2 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8007a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a8c:	7858      	ldrb	r0, [r3, #1]
 8007a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a90:	330c      	adds	r3, #12
 8007a92:	461a      	mov	r2, r3
 8007a94:	2102      	movs	r1, #2
 8007a96:	f7fe fcdb 	bl	8006450 <disk_ioctl>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d001      	beq.n	8007aa4 <find_volume+0xe4>
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	e206      	b.n	8007eb2 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8007aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aa6:	899b      	ldrh	r3, [r3, #12]
 8007aa8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007aac:	d80d      	bhi.n	8007aca <find_volume+0x10a>
 8007aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ab0:	899b      	ldrh	r3, [r3, #12]
 8007ab2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ab6:	d308      	bcc.n	8007aca <find_volume+0x10a>
 8007ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aba:	899b      	ldrh	r3, [r3, #12]
 8007abc:	461a      	mov	r2, r3
 8007abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ac0:	899b      	ldrh	r3, [r3, #12]
 8007ac2:	3b01      	subs	r3, #1
 8007ac4:	4013      	ands	r3, r2
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d001      	beq.n	8007ace <find_volume+0x10e>
 8007aca:	2301      	movs	r3, #1
 8007acc:	e1f1      	b.n	8007eb2 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8007ad2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007ad4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007ad6:	f7ff ff1d 	bl	8007914 <check_fs>
 8007ada:	4603      	mov	r3, r0
 8007adc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007ae0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	d14b      	bne.n	8007b80 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007ae8:	2300      	movs	r3, #0
 8007aea:	643b      	str	r3, [r7, #64]	; 0x40
 8007aec:	e01f      	b.n	8007b2e <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8007aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007af0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007af4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007af6:	011b      	lsls	r3, r3, #4
 8007af8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8007afc:	4413      	add	r3, r2
 8007afe:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8007b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b02:	3304      	adds	r3, #4
 8007b04:	781b      	ldrb	r3, [r3, #0]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d006      	beq.n	8007b18 <find_volume+0x158>
 8007b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b0c:	3308      	adds	r3, #8
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f7fe fcd4 	bl	80064bc <ld_dword>
 8007b14:	4602      	mov	r2, r0
 8007b16:	e000      	b.n	8007b1a <find_volume+0x15a>
 8007b18:	2200      	movs	r2, #0
 8007b1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b1c:	009b      	lsls	r3, r3, #2
 8007b1e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8007b22:	440b      	add	r3, r1
 8007b24:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007b28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b2a:	3301      	adds	r3, #1
 8007b2c:	643b      	str	r3, [r7, #64]	; 0x40
 8007b2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b30:	2b03      	cmp	r3, #3
 8007b32:	d9dc      	bls.n	8007aee <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8007b34:	2300      	movs	r3, #0
 8007b36:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8007b38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d002      	beq.n	8007b44 <find_volume+0x184>
 8007b3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b40:	3b01      	subs	r3, #1
 8007b42:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8007b44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007b4c:	4413      	add	r3, r2
 8007b4e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8007b52:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8007b54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d005      	beq.n	8007b66 <find_volume+0x1a6>
 8007b5a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007b5c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007b5e:	f7ff fed9 	bl	8007914 <check_fs>
 8007b62:	4603      	mov	r3, r0
 8007b64:	e000      	b.n	8007b68 <find_volume+0x1a8>
 8007b66:	2303      	movs	r3, #3
 8007b68:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007b6c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	d905      	bls.n	8007b80 <find_volume+0x1c0>
 8007b74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b76:	3301      	adds	r3, #1
 8007b78:	643b      	str	r3, [r7, #64]	; 0x40
 8007b7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b7c:	2b03      	cmp	r3, #3
 8007b7e:	d9e1      	bls.n	8007b44 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007b80:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007b84:	2b04      	cmp	r3, #4
 8007b86:	d101      	bne.n	8007b8c <find_volume+0x1cc>
 8007b88:	2301      	movs	r3, #1
 8007b8a:	e192      	b.n	8007eb2 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007b8c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007b90:	2b01      	cmp	r3, #1
 8007b92:	d901      	bls.n	8007b98 <find_volume+0x1d8>
 8007b94:	230d      	movs	r3, #13
 8007b96:	e18c      	b.n	8007eb2 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007b98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b9a:	3334      	adds	r3, #52	; 0x34
 8007b9c:	330b      	adds	r3, #11
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f7fe fc74 	bl	800648c <ld_word>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	461a      	mov	r2, r3
 8007ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007baa:	899b      	ldrh	r3, [r3, #12]
 8007bac:	429a      	cmp	r2, r3
 8007bae:	d001      	beq.n	8007bb4 <find_volume+0x1f4>
 8007bb0:	230d      	movs	r3, #13
 8007bb2:	e17e      	b.n	8007eb2 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bb6:	3334      	adds	r3, #52	; 0x34
 8007bb8:	3316      	adds	r3, #22
 8007bba:	4618      	mov	r0, r3
 8007bbc:	f7fe fc66 	bl	800648c <ld_word>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007bc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d106      	bne.n	8007bd8 <find_volume+0x218>
 8007bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bcc:	3334      	adds	r3, #52	; 0x34
 8007bce:	3324      	adds	r3, #36	; 0x24
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f7fe fc73 	bl	80064bc <ld_dword>
 8007bd6:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8007bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bda:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007bdc:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8007bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007be0:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8007be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007be6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bea:	789b      	ldrb	r3, [r3, #2]
 8007bec:	2b01      	cmp	r3, #1
 8007bee:	d005      	beq.n	8007bfc <find_volume+0x23c>
 8007bf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bf2:	789b      	ldrb	r3, [r3, #2]
 8007bf4:	2b02      	cmp	r3, #2
 8007bf6:	d001      	beq.n	8007bfc <find_volume+0x23c>
 8007bf8:	230d      	movs	r3, #13
 8007bfa:	e15a      	b.n	8007eb2 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bfe:	789b      	ldrb	r3, [r3, #2]
 8007c00:	461a      	mov	r2, r3
 8007c02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c04:	fb02 f303 	mul.w	r3, r2, r3
 8007c08:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8007c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c10:	b29a      	uxth	r2, r3
 8007c12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c14:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8007c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c18:	895b      	ldrh	r3, [r3, #10]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d008      	beq.n	8007c30 <find_volume+0x270>
 8007c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c20:	895b      	ldrh	r3, [r3, #10]
 8007c22:	461a      	mov	r2, r3
 8007c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c26:	895b      	ldrh	r3, [r3, #10]
 8007c28:	3b01      	subs	r3, #1
 8007c2a:	4013      	ands	r3, r2
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d001      	beq.n	8007c34 <find_volume+0x274>
 8007c30:	230d      	movs	r3, #13
 8007c32:	e13e      	b.n	8007eb2 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007c34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c36:	3334      	adds	r3, #52	; 0x34
 8007c38:	3311      	adds	r3, #17
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	f7fe fc26 	bl	800648c <ld_word>
 8007c40:	4603      	mov	r3, r0
 8007c42:	461a      	mov	r2, r3
 8007c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c46:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8007c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c4a:	891b      	ldrh	r3, [r3, #8]
 8007c4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c4e:	8992      	ldrh	r2, [r2, #12]
 8007c50:	0952      	lsrs	r2, r2, #5
 8007c52:	b292      	uxth	r2, r2
 8007c54:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c58:	fb02 f201 	mul.w	r2, r2, r1
 8007c5c:	1a9b      	subs	r3, r3, r2
 8007c5e:	b29b      	uxth	r3, r3
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d001      	beq.n	8007c68 <find_volume+0x2a8>
 8007c64:	230d      	movs	r3, #13
 8007c66:	e124      	b.n	8007eb2 <find_volume+0x4f2>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8007c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c6a:	3334      	adds	r3, #52	; 0x34
 8007c6c:	3313      	adds	r3, #19
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f7fe fc0c 	bl	800648c <ld_word>
 8007c74:	4603      	mov	r3, r0
 8007c76:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007c78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d106      	bne.n	8007c8c <find_volume+0x2cc>
 8007c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c80:	3334      	adds	r3, #52	; 0x34
 8007c82:	3320      	adds	r3, #32
 8007c84:	4618      	mov	r0, r3
 8007c86:	f7fe fc19 	bl	80064bc <ld_dword>
 8007c8a:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8007c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c8e:	3334      	adds	r3, #52	; 0x34
 8007c90:	330e      	adds	r3, #14
 8007c92:	4618      	mov	r0, r3
 8007c94:	f7fe fbfa 	bl	800648c <ld_word>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8007c9c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d104      	bne.n	8007cac <find_volume+0x2ec>
 8007ca2:	230d      	movs	r3, #13
 8007ca4:	e105      	b.n	8007eb2 <find_volume+0x4f2>
 8007ca6:	bf00      	nop
 8007ca8:	2400002c 	.word	0x2400002c

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8007cac:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007cae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007cb0:	4413      	add	r3, r2
 8007cb2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007cb4:	8911      	ldrh	r1, [r2, #8]
 8007cb6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007cb8:	8992      	ldrh	r2, [r2, #12]
 8007cba:	0952      	lsrs	r2, r2, #5
 8007cbc:	b292      	uxth	r2, r2
 8007cbe:	fbb1 f2f2 	udiv	r2, r1, r2
 8007cc2:	b292      	uxth	r2, r2
 8007cc4:	4413      	add	r3, r2
 8007cc6:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8007cc8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ccc:	429a      	cmp	r2, r3
 8007cce:	d201      	bcs.n	8007cd4 <find_volume+0x314>
 8007cd0:	230d      	movs	r3, #13
 8007cd2:	e0ee      	b.n	8007eb2 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007cd4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cd8:	1ad3      	subs	r3, r2, r3
 8007cda:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007cdc:	8952      	ldrh	r2, [r2, #10]
 8007cde:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ce2:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d101      	bne.n	8007cee <find_volume+0x32e>
 8007cea:	230d      	movs	r3, #13
 8007cec:	e0e1      	b.n	8007eb2 <find_volume+0x4f2>
		fmt = FS_FAT32;
 8007cee:	2303      	movs	r3, #3
 8007cf0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8007cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cf6:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d802      	bhi.n	8007d04 <find_volume+0x344>
 8007cfe:	2302      	movs	r3, #2
 8007d00:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d06:	f640 72f5 	movw	r2, #4085	; 0xff5
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d802      	bhi.n	8007d14 <find_volume+0x354>
 8007d0e:	2301      	movs	r3, #1
 8007d10:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d16:	1c9a      	adds	r2, r3, #2
 8007d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d1a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8007d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d1e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007d20:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007d22:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007d24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d26:	441a      	add	r2, r3
 8007d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d2a:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8007d2c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007d2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d30:	441a      	add	r2, r3
 8007d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d34:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8007d36:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007d3a:	2b03      	cmp	r3, #3
 8007d3c:	d11e      	bne.n	8007d7c <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8007d3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d40:	3334      	adds	r3, #52	; 0x34
 8007d42:	332a      	adds	r3, #42	; 0x2a
 8007d44:	4618      	mov	r0, r3
 8007d46:	f7fe fba1 	bl	800648c <ld_word>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d001      	beq.n	8007d54 <find_volume+0x394>
 8007d50:	230d      	movs	r3, #13
 8007d52:	e0ae      	b.n	8007eb2 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8007d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d56:	891b      	ldrh	r3, [r3, #8]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d001      	beq.n	8007d60 <find_volume+0x3a0>
 8007d5c:	230d      	movs	r3, #13
 8007d5e:	e0a8      	b.n	8007eb2 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8007d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d62:	3334      	adds	r3, #52	; 0x34
 8007d64:	332c      	adds	r3, #44	; 0x2c
 8007d66:	4618      	mov	r0, r3
 8007d68:	f7fe fba8 	bl	80064bc <ld_dword>
 8007d6c:	4602      	mov	r2, r0
 8007d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d70:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8007d72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d74:	699b      	ldr	r3, [r3, #24]
 8007d76:	009b      	lsls	r3, r3, #2
 8007d78:	647b      	str	r3, [r7, #68]	; 0x44
 8007d7a:	e01f      	b.n	8007dbc <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8007d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d7e:	891b      	ldrh	r3, [r3, #8]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d101      	bne.n	8007d88 <find_volume+0x3c8>
 8007d84:	230d      	movs	r3, #13
 8007d86:	e094      	b.n	8007eb2 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d8e:	441a      	add	r2, r3
 8007d90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d92:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007d94:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007d98:	2b02      	cmp	r3, #2
 8007d9a:	d103      	bne.n	8007da4 <find_volume+0x3e4>
 8007d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d9e:	699b      	ldr	r3, [r3, #24]
 8007da0:	005b      	lsls	r3, r3, #1
 8007da2:	e00a      	b.n	8007dba <find_volume+0x3fa>
 8007da4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007da6:	699a      	ldr	r2, [r3, #24]
 8007da8:	4613      	mov	r3, r2
 8007daa:	005b      	lsls	r3, r3, #1
 8007dac:	4413      	add	r3, r2
 8007dae:	085a      	lsrs	r2, r3, #1
 8007db0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007db2:	699b      	ldr	r3, [r3, #24]
 8007db4:	f003 0301 	and.w	r3, r3, #1
 8007db8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007dba:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007dbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dbe:	69da      	ldr	r2, [r3, #28]
 8007dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dc2:	899b      	ldrh	r3, [r3, #12]
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007dc8:	440b      	add	r3, r1
 8007dca:	3b01      	subs	r3, #1
 8007dcc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007dce:	8989      	ldrh	r1, [r1, #12]
 8007dd0:	fbb3 f3f1 	udiv	r3, r3, r1
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d201      	bcs.n	8007ddc <find_volume+0x41c>
 8007dd8:	230d      	movs	r3, #13
 8007dda:	e06a      	b.n	8007eb2 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8007ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dde:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007de2:	615a      	str	r2, [r3, #20]
 8007de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007de6:	695a      	ldr	r2, [r3, #20]
 8007de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dea:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8007dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dee:	2280      	movs	r2, #128	; 0x80
 8007df0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007df2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007df6:	2b03      	cmp	r3, #3
 8007df8:	d149      	bne.n	8007e8e <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007dfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dfc:	3334      	adds	r3, #52	; 0x34
 8007dfe:	3330      	adds	r3, #48	; 0x30
 8007e00:	4618      	mov	r0, r3
 8007e02:	f7fe fb43 	bl	800648c <ld_word>
 8007e06:	4603      	mov	r3, r0
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d140      	bne.n	8007e8e <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8007e0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e0e:	3301      	adds	r3, #1
 8007e10:	4619      	mov	r1, r3
 8007e12:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007e14:	f7fe fdea 	bl	80069ec <move_window>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d137      	bne.n	8007e8e <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8007e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e20:	2200      	movs	r2, #0
 8007e22:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007e24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e26:	3334      	adds	r3, #52	; 0x34
 8007e28:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f7fe fb2d 	bl	800648c <ld_word>
 8007e32:	4603      	mov	r3, r0
 8007e34:	461a      	mov	r2, r3
 8007e36:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	d127      	bne.n	8007e8e <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e40:	3334      	adds	r3, #52	; 0x34
 8007e42:	4618      	mov	r0, r3
 8007e44:	f7fe fb3a 	bl	80064bc <ld_dword>
 8007e48:	4602      	mov	r2, r0
 8007e4a:	4b1c      	ldr	r3, [pc, #112]	; (8007ebc <find_volume+0x4fc>)
 8007e4c:	429a      	cmp	r2, r3
 8007e4e:	d11e      	bne.n	8007e8e <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e52:	3334      	adds	r3, #52	; 0x34
 8007e54:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007e58:	4618      	mov	r0, r3
 8007e5a:	f7fe fb2f 	bl	80064bc <ld_dword>
 8007e5e:	4602      	mov	r2, r0
 8007e60:	4b17      	ldr	r3, [pc, #92]	; (8007ec0 <find_volume+0x500>)
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d113      	bne.n	8007e8e <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8007e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e68:	3334      	adds	r3, #52	; 0x34
 8007e6a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f7fe fb24 	bl	80064bc <ld_dword>
 8007e74:	4602      	mov	r2, r0
 8007e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e78:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8007e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e7c:	3334      	adds	r3, #52	; 0x34
 8007e7e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8007e82:	4618      	mov	r0, r3
 8007e84:	f7fe fb1a 	bl	80064bc <ld_dword>
 8007e88:	4602      	mov	r2, r0
 8007e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e8c:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8007e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e90:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8007e94:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007e96:	4b0b      	ldr	r3, [pc, #44]	; (8007ec4 <find_volume+0x504>)
 8007e98:	881b      	ldrh	r3, [r3, #0]
 8007e9a:	3301      	adds	r3, #1
 8007e9c:	b29a      	uxth	r2, r3
 8007e9e:	4b09      	ldr	r3, [pc, #36]	; (8007ec4 <find_volume+0x504>)
 8007ea0:	801a      	strh	r2, [r3, #0]
 8007ea2:	4b08      	ldr	r3, [pc, #32]	; (8007ec4 <find_volume+0x504>)
 8007ea4:	881a      	ldrh	r2, [r3, #0]
 8007ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ea8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8007eaa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007eac:	f7fe fd36 	bl	800691c <clear_lock>
#endif
	return FR_OK;
 8007eb0:	2300      	movs	r3, #0
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3758      	adds	r7, #88	; 0x58
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}
 8007eba:	bf00      	nop
 8007ebc:	41615252 	.word	0x41615252
 8007ec0:	61417272 	.word	0x61417272
 8007ec4:	24000030 	.word	0x24000030

08007ec8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8007ed2:	2309      	movs	r3, #9
 8007ed4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d01c      	beq.n	8007f16 <validate+0x4e>
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d018      	beq.n	8007f16 <validate+0x4e>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	781b      	ldrb	r3, [r3, #0]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d013      	beq.n	8007f16 <validate+0x4e>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	889a      	ldrh	r2, [r3, #4]
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	88db      	ldrh	r3, [r3, #6]
 8007ef8:	429a      	cmp	r2, r3
 8007efa:	d10c      	bne.n	8007f16 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	785b      	ldrb	r3, [r3, #1]
 8007f02:	4618      	mov	r0, r3
 8007f04:	f7fe fa24 	bl	8006350 <disk_status>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	f003 0301 	and.w	r3, r3, #1
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d101      	bne.n	8007f16 <validate+0x4e>
			res = FR_OK;
 8007f12:	2300      	movs	r3, #0
 8007f14:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8007f16:	7bfb      	ldrb	r3, [r7, #15]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d102      	bne.n	8007f22 <validate+0x5a>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	e000      	b.n	8007f24 <validate+0x5c>
 8007f22:	2300      	movs	r3, #0
 8007f24:	683a      	ldr	r2, [r7, #0]
 8007f26:	6013      	str	r3, [r2, #0]
	return res;
 8007f28:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	3710      	adds	r7, #16
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	bd80      	pop	{r7, pc}
	...

08007f34 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b088      	sub	sp, #32
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	60f8      	str	r0, [r7, #12]
 8007f3c:	60b9      	str	r1, [r7, #8]
 8007f3e:	4613      	mov	r3, r2
 8007f40:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8007f46:	f107 0310 	add.w	r3, r7, #16
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	f7ff fc9e 	bl	800788c <get_ldnumber>
 8007f50:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007f52:	69fb      	ldr	r3, [r7, #28]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	da01      	bge.n	8007f5c <f_mount+0x28>
 8007f58:	230b      	movs	r3, #11
 8007f5a:	e02b      	b.n	8007fb4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007f5c:	4a17      	ldr	r2, [pc, #92]	; (8007fbc <f_mount+0x88>)
 8007f5e:	69fb      	ldr	r3, [r7, #28]
 8007f60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f64:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007f66:	69bb      	ldr	r3, [r7, #24]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d005      	beq.n	8007f78 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007f6c:	69b8      	ldr	r0, [r7, #24]
 8007f6e:	f7fe fcd5 	bl	800691c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007f72:	69bb      	ldr	r3, [r7, #24]
 8007f74:	2200      	movs	r2, #0
 8007f76:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d002      	beq.n	8007f84 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2200      	movs	r2, #0
 8007f82:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007f84:	68fa      	ldr	r2, [r7, #12]
 8007f86:	490d      	ldr	r1, [pc, #52]	; (8007fbc <f_mount+0x88>)
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d002      	beq.n	8007f9a <f_mount+0x66>
 8007f94:	79fb      	ldrb	r3, [r7, #7]
 8007f96:	2b01      	cmp	r3, #1
 8007f98:	d001      	beq.n	8007f9e <f_mount+0x6a>
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	e00a      	b.n	8007fb4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8007f9e:	f107 010c 	add.w	r1, r7, #12
 8007fa2:	f107 0308 	add.w	r3, r7, #8
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f7ff fd09 	bl	80079c0 <find_volume>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007fb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3720      	adds	r7, #32
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}
 8007fbc:	2400002c 	.word	0x2400002c

08007fc0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b098      	sub	sp, #96	; 0x60
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	60f8      	str	r0, [r7, #12]
 8007fc8:	60b9      	str	r1, [r7, #8]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d101      	bne.n	8007fd8 <f_open+0x18>
 8007fd4:	2309      	movs	r3, #9
 8007fd6:	e1bb      	b.n	8008350 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007fd8:	79fb      	ldrb	r3, [r7, #7]
 8007fda:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007fde:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8007fe0:	79fa      	ldrb	r2, [r7, #7]
 8007fe2:	f107 0110 	add.w	r1, r7, #16
 8007fe6:	f107 0308 	add.w	r3, r7, #8
 8007fea:	4618      	mov	r0, r3
 8007fec:	f7ff fce8 	bl	80079c0 <find_volume>
 8007ff0:	4603      	mov	r3, r0
 8007ff2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8007ff6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	f040 819f 	bne.w	800833e <f_open+0x37e>
		dj.obj.fs = fs;
 8008000:	693b      	ldr	r3, [r7, #16]
 8008002:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008004:	68ba      	ldr	r2, [r7, #8]
 8008006:	f107 0314 	add.w	r3, r7, #20
 800800a:	4611      	mov	r1, r2
 800800c:	4618      	mov	r0, r3
 800800e:	f7ff fbc7 	bl	80077a0 <follow_path>
 8008012:	4603      	mov	r3, r0
 8008014:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008018:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800801c:	2b00      	cmp	r3, #0
 800801e:	d11a      	bne.n	8008056 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008020:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008024:	b25b      	sxtb	r3, r3
 8008026:	2b00      	cmp	r3, #0
 8008028:	da03      	bge.n	8008032 <f_open+0x72>
				res = FR_INVALID_NAME;
 800802a:	2306      	movs	r3, #6
 800802c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008030:	e011      	b.n	8008056 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008032:	79fb      	ldrb	r3, [r7, #7]
 8008034:	f023 0301 	bic.w	r3, r3, #1
 8008038:	2b00      	cmp	r3, #0
 800803a:	bf14      	ite	ne
 800803c:	2301      	movne	r3, #1
 800803e:	2300      	moveq	r3, #0
 8008040:	b2db      	uxtb	r3, r3
 8008042:	461a      	mov	r2, r3
 8008044:	f107 0314 	add.w	r3, r7, #20
 8008048:	4611      	mov	r1, r2
 800804a:	4618      	mov	r0, r3
 800804c:	f7fe fb1e 	bl	800668c <chk_lock>
 8008050:	4603      	mov	r3, r0
 8008052:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008056:	79fb      	ldrb	r3, [r7, #7]
 8008058:	f003 031c 	and.w	r3, r3, #28
 800805c:	2b00      	cmp	r3, #0
 800805e:	d07f      	beq.n	8008160 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8008060:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008064:	2b00      	cmp	r3, #0
 8008066:	d017      	beq.n	8008098 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008068:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800806c:	2b04      	cmp	r3, #4
 800806e:	d10e      	bne.n	800808e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008070:	f7fe fb68 	bl	8006744 <enq_lock>
 8008074:	4603      	mov	r3, r0
 8008076:	2b00      	cmp	r3, #0
 8008078:	d006      	beq.n	8008088 <f_open+0xc8>
 800807a:	f107 0314 	add.w	r3, r7, #20
 800807e:	4618      	mov	r0, r3
 8008080:	f7ff fac7 	bl	8007612 <dir_register>
 8008084:	4603      	mov	r3, r0
 8008086:	e000      	b.n	800808a <f_open+0xca>
 8008088:	2312      	movs	r3, #18
 800808a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800808e:	79fb      	ldrb	r3, [r7, #7]
 8008090:	f043 0308 	orr.w	r3, r3, #8
 8008094:	71fb      	strb	r3, [r7, #7]
 8008096:	e010      	b.n	80080ba <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008098:	7ebb      	ldrb	r3, [r7, #26]
 800809a:	f003 0311 	and.w	r3, r3, #17
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d003      	beq.n	80080aa <f_open+0xea>
					res = FR_DENIED;
 80080a2:	2307      	movs	r3, #7
 80080a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80080a8:	e007      	b.n	80080ba <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80080aa:	79fb      	ldrb	r3, [r7, #7]
 80080ac:	f003 0304 	and.w	r3, r3, #4
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d002      	beq.n	80080ba <f_open+0xfa>
 80080b4:	2308      	movs	r3, #8
 80080b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80080ba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d168      	bne.n	8008194 <f_open+0x1d4>
 80080c2:	79fb      	ldrb	r3, [r7, #7]
 80080c4:	f003 0308 	and.w	r3, r3, #8
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d063      	beq.n	8008194 <f_open+0x1d4>
				dw = GET_FATTIME();
 80080cc:	f7fd ffc6 	bl	800605c <get_fattime>
 80080d0:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80080d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080d4:	330e      	adds	r3, #14
 80080d6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80080d8:	4618      	mov	r0, r3
 80080da:	f7fe fa2d 	bl	8006538 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80080de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080e0:	3316      	adds	r3, #22
 80080e2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80080e4:	4618      	mov	r0, r3
 80080e6:	f7fe fa27 	bl	8006538 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80080ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080ec:	330b      	adds	r3, #11
 80080ee:	2220      	movs	r2, #32
 80080f0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80080f6:	4611      	mov	r1, r2
 80080f8:	4618      	mov	r0, r3
 80080fa:	f7ff f9f6 	bl	80074ea <ld_clust>
 80080fe:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008100:	693b      	ldr	r3, [r7, #16]
 8008102:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008104:	2200      	movs	r2, #0
 8008106:	4618      	mov	r0, r3
 8008108:	f7ff fa0e 	bl	8007528 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800810c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800810e:	331c      	adds	r3, #28
 8008110:	2100      	movs	r1, #0
 8008112:	4618      	mov	r0, r3
 8008114:	f7fe fa10 	bl	8006538 <st_dword>
					fs->wflag = 1;
 8008118:	693b      	ldr	r3, [r7, #16]
 800811a:	2201      	movs	r2, #1
 800811c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800811e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008120:	2b00      	cmp	r3, #0
 8008122:	d037      	beq.n	8008194 <f_open+0x1d4>
						dw = fs->winsect;
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008128:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800812a:	f107 0314 	add.w	r3, r7, #20
 800812e:	2200      	movs	r2, #0
 8008130:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8008132:	4618      	mov	r0, r3
 8008134:	f7fe fefe 	bl	8006f34 <remove_chain>
 8008138:	4603      	mov	r3, r0
 800813a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800813e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008142:	2b00      	cmp	r3, #0
 8008144:	d126      	bne.n	8008194 <f_open+0x1d4>
							res = move_window(fs, dw);
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800814a:	4618      	mov	r0, r3
 800814c:	f7fe fc4e 	bl	80069ec <move_window>
 8008150:	4603      	mov	r3, r0
 8008152:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800815a:	3a01      	subs	r2, #1
 800815c:	611a      	str	r2, [r3, #16]
 800815e:	e019      	b.n	8008194 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008160:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008164:	2b00      	cmp	r3, #0
 8008166:	d115      	bne.n	8008194 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008168:	7ebb      	ldrb	r3, [r7, #26]
 800816a:	f003 0310 	and.w	r3, r3, #16
 800816e:	2b00      	cmp	r3, #0
 8008170:	d003      	beq.n	800817a <f_open+0x1ba>
					res = FR_NO_FILE;
 8008172:	2304      	movs	r3, #4
 8008174:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008178:	e00c      	b.n	8008194 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800817a:	79fb      	ldrb	r3, [r7, #7]
 800817c:	f003 0302 	and.w	r3, r3, #2
 8008180:	2b00      	cmp	r3, #0
 8008182:	d007      	beq.n	8008194 <f_open+0x1d4>
 8008184:	7ebb      	ldrb	r3, [r7, #26]
 8008186:	f003 0301 	and.w	r3, r3, #1
 800818a:	2b00      	cmp	r3, #0
 800818c:	d002      	beq.n	8008194 <f_open+0x1d4>
						res = FR_DENIED;
 800818e:	2307      	movs	r3, #7
 8008190:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8008194:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008198:	2b00      	cmp	r3, #0
 800819a:	d128      	bne.n	80081ee <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800819c:	79fb      	ldrb	r3, [r7, #7]
 800819e:	f003 0308 	and.w	r3, r3, #8
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d003      	beq.n	80081ae <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80081a6:	79fb      	ldrb	r3, [r7, #7]
 80081a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081ac:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80081b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80081bc:	79fb      	ldrb	r3, [r7, #7]
 80081be:	f023 0301 	bic.w	r3, r3, #1
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	bf14      	ite	ne
 80081c6:	2301      	movne	r3, #1
 80081c8:	2300      	moveq	r3, #0
 80081ca:	b2db      	uxtb	r3, r3
 80081cc:	461a      	mov	r2, r3
 80081ce:	f107 0314 	add.w	r3, r7, #20
 80081d2:	4611      	mov	r1, r2
 80081d4:	4618      	mov	r0, r3
 80081d6:	f7fe fad7 	bl	8006788 <inc_lock>
 80081da:	4602      	mov	r2, r0
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	691b      	ldr	r3, [r3, #16]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d102      	bne.n	80081ee <f_open+0x22e>
 80081e8:	2302      	movs	r3, #2
 80081ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80081ee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	f040 80a3 	bne.w	800833e <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80081f8:	693b      	ldr	r3, [r7, #16]
 80081fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80081fc:	4611      	mov	r1, r2
 80081fe:	4618      	mov	r0, r3
 8008200:	f7ff f973 	bl	80074ea <ld_clust>
 8008204:	4602      	mov	r2, r0
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800820a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800820c:	331c      	adds	r3, #28
 800820e:	4618      	mov	r0, r3
 8008210:	f7fe f954 	bl	80064bc <ld_dword>
 8008214:	4602      	mov	r2, r0
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	2200      	movs	r2, #0
 800821e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008220:	693a      	ldr	r2, [r7, #16]
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	88da      	ldrh	r2, [r3, #6]
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	79fa      	ldrb	r2, [r7, #7]
 8008232:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2200      	movs	r2, #0
 8008238:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	2200      	movs	r2, #0
 800823e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2200      	movs	r2, #0
 8008244:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	3330      	adds	r3, #48	; 0x30
 800824a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800824e:	2100      	movs	r1, #0
 8008250:	4618      	mov	r0, r3
 8008252:	f7fe f9be 	bl	80065d2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8008256:	79fb      	ldrb	r3, [r7, #7]
 8008258:	f003 0320 	and.w	r3, r3, #32
 800825c:	2b00      	cmp	r3, #0
 800825e:	d06e      	beq.n	800833e <f_open+0x37e>
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	68db      	ldr	r3, [r3, #12]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d06a      	beq.n	800833e <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	68da      	ldr	r2, [r3, #12]
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	895b      	ldrh	r3, [r3, #10]
 8008274:	461a      	mov	r2, r3
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	899b      	ldrh	r3, [r3, #12]
 800827a:	fb03 f302 	mul.w	r3, r3, r2
 800827e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	68db      	ldr	r3, [r3, #12]
 800828a:	657b      	str	r3, [r7, #84]	; 0x54
 800828c:	e016      	b.n	80082bc <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008292:	4618      	mov	r0, r3
 8008294:	f7fe fc67 	bl	8006b66 <get_fat>
 8008298:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800829a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800829c:	2b01      	cmp	r3, #1
 800829e:	d802      	bhi.n	80082a6 <f_open+0x2e6>
 80082a0:	2302      	movs	r3, #2
 80082a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80082a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80082a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80082ac:	d102      	bne.n	80082b4 <f_open+0x2f4>
 80082ae:	2301      	movs	r3, #1
 80082b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80082b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80082b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082b8:	1ad3      	subs	r3, r2, r3
 80082ba:	657b      	str	r3, [r7, #84]	; 0x54
 80082bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d103      	bne.n	80082cc <f_open+0x30c>
 80082c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80082c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082c8:	429a      	cmp	r2, r3
 80082ca:	d8e0      	bhi.n	800828e <f_open+0x2ce>
				}
				fp->clust = clst;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80082d0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80082d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d131      	bne.n	800833e <f_open+0x37e>
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	899b      	ldrh	r3, [r3, #12]
 80082de:	461a      	mov	r2, r3
 80082e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80082e2:	fbb3 f1f2 	udiv	r1, r3, r2
 80082e6:	fb02 f201 	mul.w	r2, r2, r1
 80082ea:	1a9b      	subs	r3, r3, r2
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d026      	beq.n	800833e <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80082f0:	693b      	ldr	r3, [r7, #16]
 80082f2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80082f4:	4618      	mov	r0, r3
 80082f6:	f7fe fc17 	bl	8006b28 <clust2sect>
 80082fa:	6478      	str	r0, [r7, #68]	; 0x44
 80082fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d103      	bne.n	800830a <f_open+0x34a>
						res = FR_INT_ERR;
 8008302:	2302      	movs	r3, #2
 8008304:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008308:	e019      	b.n	800833e <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	899b      	ldrh	r3, [r3, #12]
 800830e:	461a      	mov	r2, r3
 8008310:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008312:	fbb3 f2f2 	udiv	r2, r3, r2
 8008316:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008318:	441a      	add	r2, r3
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	7858      	ldrb	r0, [r3, #1]
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	6a1a      	ldr	r2, [r3, #32]
 800832c:	2301      	movs	r3, #1
 800832e:	f7fe f84f 	bl	80063d0 <disk_read>
 8008332:	4603      	mov	r3, r0
 8008334:	2b00      	cmp	r3, #0
 8008336:	d002      	beq.n	800833e <f_open+0x37e>
 8008338:	2301      	movs	r3, #1
 800833a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800833e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008342:	2b00      	cmp	r3, #0
 8008344:	d002      	beq.n	800834c <f_open+0x38c>
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2200      	movs	r2, #0
 800834a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800834c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8008350:	4618      	mov	r0, r3
 8008352:	3760      	adds	r7, #96	; 0x60
 8008354:	46bd      	mov	sp, r7
 8008356:	bd80      	pop	{r7, pc}

08008358 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b08c      	sub	sp, #48	; 0x30
 800835c:	af00      	add	r7, sp, #0
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	60b9      	str	r1, [r7, #8]
 8008362:	607a      	str	r2, [r7, #4]
 8008364:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	2200      	movs	r2, #0
 800836e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	f107 0210 	add.w	r2, r7, #16
 8008376:	4611      	mov	r1, r2
 8008378:	4618      	mov	r0, r3
 800837a:	f7ff fda5 	bl	8007ec8 <validate>
 800837e:	4603      	mov	r3, r0
 8008380:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008384:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008388:	2b00      	cmp	r3, #0
 800838a:	d107      	bne.n	800839c <f_write+0x44>
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	7d5b      	ldrb	r3, [r3, #21]
 8008390:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008394:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008398:	2b00      	cmp	r3, #0
 800839a:	d002      	beq.n	80083a2 <f_write+0x4a>
 800839c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80083a0:	e16a      	b.n	8008678 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	7d1b      	ldrb	r3, [r3, #20]
 80083a6:	f003 0302 	and.w	r3, r3, #2
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d101      	bne.n	80083b2 <f_write+0x5a>
 80083ae:	2307      	movs	r3, #7
 80083b0:	e162      	b.n	8008678 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	699a      	ldr	r2, [r3, #24]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	441a      	add	r2, r3
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	699b      	ldr	r3, [r3, #24]
 80083be:	429a      	cmp	r2, r3
 80083c0:	f080 814c 	bcs.w	800865c <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	699b      	ldr	r3, [r3, #24]
 80083c8:	43db      	mvns	r3, r3
 80083ca:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80083cc:	e146      	b.n	800865c <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	699b      	ldr	r3, [r3, #24]
 80083d2:	693a      	ldr	r2, [r7, #16]
 80083d4:	8992      	ldrh	r2, [r2, #12]
 80083d6:	fbb3 f1f2 	udiv	r1, r3, r2
 80083da:	fb02 f201 	mul.w	r2, r2, r1
 80083de:	1a9b      	subs	r3, r3, r2
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f040 80f1 	bne.w	80085c8 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	699b      	ldr	r3, [r3, #24]
 80083ea:	693a      	ldr	r2, [r7, #16]
 80083ec:	8992      	ldrh	r2, [r2, #12]
 80083ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80083f2:	693a      	ldr	r2, [r7, #16]
 80083f4:	8952      	ldrh	r2, [r2, #10]
 80083f6:	3a01      	subs	r2, #1
 80083f8:	4013      	ands	r3, r2
 80083fa:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80083fc:	69bb      	ldr	r3, [r7, #24]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d143      	bne.n	800848a <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	699b      	ldr	r3, [r3, #24]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d10c      	bne.n	8008424 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	689b      	ldr	r3, [r3, #8]
 800840e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8008410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008412:	2b00      	cmp	r3, #0
 8008414:	d11a      	bne.n	800844c <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2100      	movs	r1, #0
 800841a:	4618      	mov	r0, r3
 800841c:	f7fe fdef 	bl	8006ffe <create_chain>
 8008420:	62b8      	str	r0, [r7, #40]	; 0x28
 8008422:	e013      	b.n	800844c <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008428:	2b00      	cmp	r3, #0
 800842a:	d007      	beq.n	800843c <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	699b      	ldr	r3, [r3, #24]
 8008430:	4619      	mov	r1, r3
 8008432:	68f8      	ldr	r0, [r7, #12]
 8008434:	f7fe fe7b 	bl	800712e <clmt_clust>
 8008438:	62b8      	str	r0, [r7, #40]	; 0x28
 800843a:	e007      	b.n	800844c <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800843c:	68fa      	ldr	r2, [r7, #12]
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	69db      	ldr	r3, [r3, #28]
 8008442:	4619      	mov	r1, r3
 8008444:	4610      	mov	r0, r2
 8008446:	f7fe fdda 	bl	8006ffe <create_chain>
 800844a:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800844c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800844e:	2b00      	cmp	r3, #0
 8008450:	f000 8109 	beq.w	8008666 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008456:	2b01      	cmp	r3, #1
 8008458:	d104      	bne.n	8008464 <f_write+0x10c>
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2202      	movs	r2, #2
 800845e:	755a      	strb	r2, [r3, #21]
 8008460:	2302      	movs	r3, #2
 8008462:	e109      	b.n	8008678 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008466:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800846a:	d104      	bne.n	8008476 <f_write+0x11e>
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	2201      	movs	r2, #1
 8008470:	755a      	strb	r2, [r3, #21]
 8008472:	2301      	movs	r3, #1
 8008474:	e100      	b.n	8008678 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800847a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	689b      	ldr	r3, [r3, #8]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d102      	bne.n	800848a <f_write+0x132>
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008488:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	7d1b      	ldrb	r3, [r3, #20]
 800848e:	b25b      	sxtb	r3, r3
 8008490:	2b00      	cmp	r3, #0
 8008492:	da18      	bge.n	80084c6 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	7858      	ldrb	r0, [r3, #1]
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	6a1a      	ldr	r2, [r3, #32]
 80084a2:	2301      	movs	r3, #1
 80084a4:	f7fd ffb4 	bl	8006410 <disk_write>
 80084a8:	4603      	mov	r3, r0
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d004      	beq.n	80084b8 <f_write+0x160>
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	2201      	movs	r2, #1
 80084b2:	755a      	strb	r2, [r3, #21]
 80084b4:	2301      	movs	r3, #1
 80084b6:	e0df      	b.n	8008678 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	7d1b      	ldrb	r3, [r3, #20]
 80084bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084c0:	b2da      	uxtb	r2, r3
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80084c6:	693a      	ldr	r2, [r7, #16]
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	69db      	ldr	r3, [r3, #28]
 80084cc:	4619      	mov	r1, r3
 80084ce:	4610      	mov	r0, r2
 80084d0:	f7fe fb2a 	bl	8006b28 <clust2sect>
 80084d4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d104      	bne.n	80084e6 <f_write+0x18e>
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	2202      	movs	r2, #2
 80084e0:	755a      	strb	r2, [r3, #21]
 80084e2:	2302      	movs	r3, #2
 80084e4:	e0c8      	b.n	8008678 <f_write+0x320>
			sect += csect;
 80084e6:	697a      	ldr	r2, [r7, #20]
 80084e8:	69bb      	ldr	r3, [r7, #24]
 80084ea:	4413      	add	r3, r2
 80084ec:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	899b      	ldrh	r3, [r3, #12]
 80084f2:	461a      	mov	r2, r3
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80084fa:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80084fc:	6a3b      	ldr	r3, [r7, #32]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d043      	beq.n	800858a <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008502:	69ba      	ldr	r2, [r7, #24]
 8008504:	6a3b      	ldr	r3, [r7, #32]
 8008506:	4413      	add	r3, r2
 8008508:	693a      	ldr	r2, [r7, #16]
 800850a:	8952      	ldrh	r2, [r2, #10]
 800850c:	4293      	cmp	r3, r2
 800850e:	d905      	bls.n	800851c <f_write+0x1c4>
					cc = fs->csize - csect;
 8008510:	693b      	ldr	r3, [r7, #16]
 8008512:	895b      	ldrh	r3, [r3, #10]
 8008514:	461a      	mov	r2, r3
 8008516:	69bb      	ldr	r3, [r7, #24]
 8008518:	1ad3      	subs	r3, r2, r3
 800851a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	7858      	ldrb	r0, [r3, #1]
 8008520:	6a3b      	ldr	r3, [r7, #32]
 8008522:	697a      	ldr	r2, [r7, #20]
 8008524:	69f9      	ldr	r1, [r7, #28]
 8008526:	f7fd ff73 	bl	8006410 <disk_write>
 800852a:	4603      	mov	r3, r0
 800852c:	2b00      	cmp	r3, #0
 800852e:	d004      	beq.n	800853a <f_write+0x1e2>
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	2201      	movs	r2, #1
 8008534:	755a      	strb	r2, [r3, #21]
 8008536:	2301      	movs	r3, #1
 8008538:	e09e      	b.n	8008678 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	6a1a      	ldr	r2, [r3, #32]
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	1ad3      	subs	r3, r2, r3
 8008542:	6a3a      	ldr	r2, [r7, #32]
 8008544:	429a      	cmp	r2, r3
 8008546:	d918      	bls.n	800857a <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	6a1a      	ldr	r2, [r3, #32]
 8008552:	697b      	ldr	r3, [r7, #20]
 8008554:	1ad3      	subs	r3, r2, r3
 8008556:	693a      	ldr	r2, [r7, #16]
 8008558:	8992      	ldrh	r2, [r2, #12]
 800855a:	fb02 f303 	mul.w	r3, r2, r3
 800855e:	69fa      	ldr	r2, [r7, #28]
 8008560:	18d1      	adds	r1, r2, r3
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	899b      	ldrh	r3, [r3, #12]
 8008566:	461a      	mov	r2, r3
 8008568:	f7fe f812 	bl	8006590 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	7d1b      	ldrb	r3, [r3, #20]
 8008570:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008574:	b2da      	uxtb	r2, r3
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	899b      	ldrh	r3, [r3, #12]
 800857e:	461a      	mov	r2, r3
 8008580:	6a3b      	ldr	r3, [r7, #32]
 8008582:	fb02 f303 	mul.w	r3, r2, r3
 8008586:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8008588:	e04b      	b.n	8008622 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	6a1b      	ldr	r3, [r3, #32]
 800858e:	697a      	ldr	r2, [r7, #20]
 8008590:	429a      	cmp	r2, r3
 8008592:	d016      	beq.n	80085c2 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	699a      	ldr	r2, [r3, #24]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800859c:	429a      	cmp	r2, r3
 800859e:	d210      	bcs.n	80085c2 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	7858      	ldrb	r0, [r3, #1]
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80085aa:	2301      	movs	r3, #1
 80085ac:	697a      	ldr	r2, [r7, #20]
 80085ae:	f7fd ff0f 	bl	80063d0 <disk_read>
 80085b2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d004      	beq.n	80085c2 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	2201      	movs	r2, #1
 80085bc:	755a      	strb	r2, [r3, #21]
 80085be:	2301      	movs	r3, #1
 80085c0:	e05a      	b.n	8008678 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	697a      	ldr	r2, [r7, #20]
 80085c6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	899b      	ldrh	r3, [r3, #12]
 80085cc:	4618      	mov	r0, r3
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	699b      	ldr	r3, [r3, #24]
 80085d2:	693a      	ldr	r2, [r7, #16]
 80085d4:	8992      	ldrh	r2, [r2, #12]
 80085d6:	fbb3 f1f2 	udiv	r1, r3, r2
 80085da:	fb02 f201 	mul.w	r2, r2, r1
 80085de:	1a9b      	subs	r3, r3, r2
 80085e0:	1ac3      	subs	r3, r0, r3
 80085e2:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80085e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	429a      	cmp	r2, r3
 80085ea:	d901      	bls.n	80085f0 <f_write+0x298>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	699b      	ldr	r3, [r3, #24]
 80085fa:	693a      	ldr	r2, [r7, #16]
 80085fc:	8992      	ldrh	r2, [r2, #12]
 80085fe:	fbb3 f0f2 	udiv	r0, r3, r2
 8008602:	fb02 f200 	mul.w	r2, r2, r0
 8008606:	1a9b      	subs	r3, r3, r2
 8008608:	440b      	add	r3, r1
 800860a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800860c:	69f9      	ldr	r1, [r7, #28]
 800860e:	4618      	mov	r0, r3
 8008610:	f7fd ffbe 	bl	8006590 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	7d1b      	ldrb	r3, [r3, #20]
 8008618:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800861c:	b2da      	uxtb	r2, r3
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8008622:	69fa      	ldr	r2, [r7, #28]
 8008624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008626:	4413      	add	r3, r2
 8008628:	61fb      	str	r3, [r7, #28]
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	699a      	ldr	r2, [r3, #24]
 800862e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008630:	441a      	add	r2, r3
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	619a      	str	r2, [r3, #24]
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	68da      	ldr	r2, [r3, #12]
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	699b      	ldr	r3, [r3, #24]
 800863e:	429a      	cmp	r2, r3
 8008640:	bf38      	it	cc
 8008642:	461a      	movcc	r2, r3
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	60da      	str	r2, [r3, #12]
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800864e:	441a      	add	r2, r3
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	601a      	str	r2, [r3, #0]
 8008654:	687a      	ldr	r2, [r7, #4]
 8008656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008658:	1ad3      	subs	r3, r2, r3
 800865a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2b00      	cmp	r3, #0
 8008660:	f47f aeb5 	bne.w	80083ce <f_write+0x76>
 8008664:	e000      	b.n	8008668 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008666:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	7d1b      	ldrb	r3, [r3, #20]
 800866c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008670:	b2da      	uxtb	r2, r3
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8008676:	2300      	movs	r3, #0
}
 8008678:	4618      	mov	r0, r3
 800867a:	3730      	adds	r7, #48	; 0x30
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}

08008680 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b086      	sub	sp, #24
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f107 0208 	add.w	r2, r7, #8
 800868e:	4611      	mov	r1, r2
 8008690:	4618      	mov	r0, r3
 8008692:	f7ff fc19 	bl	8007ec8 <validate>
 8008696:	4603      	mov	r3, r0
 8008698:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800869a:	7dfb      	ldrb	r3, [r7, #23]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d168      	bne.n	8008772 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	7d1b      	ldrb	r3, [r3, #20]
 80086a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d062      	beq.n	8008772 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	7d1b      	ldrb	r3, [r3, #20]
 80086b0:	b25b      	sxtb	r3, r3
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	da15      	bge.n	80086e2 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	7858      	ldrb	r0, [r3, #1]
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6a1a      	ldr	r2, [r3, #32]
 80086c4:	2301      	movs	r3, #1
 80086c6:	f7fd fea3 	bl	8006410 <disk_write>
 80086ca:	4603      	mov	r3, r0
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d001      	beq.n	80086d4 <f_sync+0x54>
 80086d0:	2301      	movs	r3, #1
 80086d2:	e04f      	b.n	8008774 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	7d1b      	ldrb	r3, [r3, #20]
 80086d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80086dc:	b2da      	uxtb	r2, r3
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80086e2:	f7fd fcbb 	bl	800605c <get_fattime>
 80086e6:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80086e8:	68ba      	ldr	r2, [r7, #8]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086ee:	4619      	mov	r1, r3
 80086f0:	4610      	mov	r0, r2
 80086f2:	f7fe f97b 	bl	80069ec <move_window>
 80086f6:	4603      	mov	r3, r0
 80086f8:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80086fa:	7dfb      	ldrb	r3, [r7, #23]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d138      	bne.n	8008772 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008704:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	330b      	adds	r3, #11
 800870a:	781a      	ldrb	r2, [r3, #0]
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	330b      	adds	r3, #11
 8008710:	f042 0220 	orr.w	r2, r2, #32
 8008714:	b2d2      	uxtb	r2, r2
 8008716:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6818      	ldr	r0, [r3, #0]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	689b      	ldr	r3, [r3, #8]
 8008720:	461a      	mov	r2, r3
 8008722:	68f9      	ldr	r1, [r7, #12]
 8008724:	f7fe ff00 	bl	8007528 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f103 021c 	add.w	r2, r3, #28
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	68db      	ldr	r3, [r3, #12]
 8008732:	4619      	mov	r1, r3
 8008734:	4610      	mov	r0, r2
 8008736:	f7fd feff 	bl	8006538 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	3316      	adds	r3, #22
 800873e:	6939      	ldr	r1, [r7, #16]
 8008740:	4618      	mov	r0, r3
 8008742:	f7fd fef9 	bl	8006538 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	3312      	adds	r3, #18
 800874a:	2100      	movs	r1, #0
 800874c:	4618      	mov	r0, r3
 800874e:	f7fd fed8 	bl	8006502 <st_word>
					fs->wflag = 1;
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	2201      	movs	r2, #1
 8008756:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	4618      	mov	r0, r3
 800875c:	f7fe f974 	bl	8006a48 <sync_fs>
 8008760:	4603      	mov	r3, r0
 8008762:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	7d1b      	ldrb	r3, [r3, #20]
 8008768:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800876c:	b2da      	uxtb	r2, r3
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8008772:	7dfb      	ldrb	r3, [r7, #23]
}
 8008774:	4618      	mov	r0, r3
 8008776:	3718      	adds	r7, #24
 8008778:	46bd      	mov	sp, r7
 800877a:	bd80      	pop	{r7, pc}

0800877c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b084      	sub	sp, #16
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f7ff ff7b 	bl	8008680 <f_sync>
 800878a:	4603      	mov	r3, r0
 800878c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800878e:	7bfb      	ldrb	r3, [r7, #15]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d118      	bne.n	80087c6 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f107 0208 	add.w	r2, r7, #8
 800879a:	4611      	mov	r1, r2
 800879c:	4618      	mov	r0, r3
 800879e:	f7ff fb93 	bl	8007ec8 <validate>
 80087a2:	4603      	mov	r3, r0
 80087a4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80087a6:	7bfb      	ldrb	r3, [r7, #15]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d10c      	bne.n	80087c6 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	691b      	ldr	r3, [r3, #16]
 80087b0:	4618      	mov	r0, r3
 80087b2:	f7fe f877 	bl	80068a4 <dec_lock>
 80087b6:	4603      	mov	r3, r0
 80087b8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80087ba:	7bfb      	ldrb	r3, [r7, #15]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d102      	bne.n	80087c6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2200      	movs	r2, #0
 80087c4:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80087c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80087c8:	4618      	mov	r0, r3
 80087ca:	3710      	adds	r7, #16
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}

080087d0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80087d0:	b480      	push	{r7}
 80087d2:	b087      	sub	sp, #28
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	60f8      	str	r0, [r7, #12]
 80087d8:	60b9      	str	r1, [r7, #8]
 80087da:	4613      	mov	r3, r2
 80087dc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80087de:	2301      	movs	r3, #1
 80087e0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80087e2:	2300      	movs	r3, #0
 80087e4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80087e6:	4b1f      	ldr	r3, [pc, #124]	; (8008864 <FATFS_LinkDriverEx+0x94>)
 80087e8:	7a5b      	ldrb	r3, [r3, #9]
 80087ea:	b2db      	uxtb	r3, r3
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d131      	bne.n	8008854 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80087f0:	4b1c      	ldr	r3, [pc, #112]	; (8008864 <FATFS_LinkDriverEx+0x94>)
 80087f2:	7a5b      	ldrb	r3, [r3, #9]
 80087f4:	b2db      	uxtb	r3, r3
 80087f6:	461a      	mov	r2, r3
 80087f8:	4b1a      	ldr	r3, [pc, #104]	; (8008864 <FATFS_LinkDriverEx+0x94>)
 80087fa:	2100      	movs	r1, #0
 80087fc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80087fe:	4b19      	ldr	r3, [pc, #100]	; (8008864 <FATFS_LinkDriverEx+0x94>)
 8008800:	7a5b      	ldrb	r3, [r3, #9]
 8008802:	b2db      	uxtb	r3, r3
 8008804:	4a17      	ldr	r2, [pc, #92]	; (8008864 <FATFS_LinkDriverEx+0x94>)
 8008806:	009b      	lsls	r3, r3, #2
 8008808:	4413      	add	r3, r2
 800880a:	68fa      	ldr	r2, [r7, #12]
 800880c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800880e:	4b15      	ldr	r3, [pc, #84]	; (8008864 <FATFS_LinkDriverEx+0x94>)
 8008810:	7a5b      	ldrb	r3, [r3, #9]
 8008812:	b2db      	uxtb	r3, r3
 8008814:	461a      	mov	r2, r3
 8008816:	4b13      	ldr	r3, [pc, #76]	; (8008864 <FATFS_LinkDriverEx+0x94>)
 8008818:	4413      	add	r3, r2
 800881a:	79fa      	ldrb	r2, [r7, #7]
 800881c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800881e:	4b11      	ldr	r3, [pc, #68]	; (8008864 <FATFS_LinkDriverEx+0x94>)
 8008820:	7a5b      	ldrb	r3, [r3, #9]
 8008822:	b2db      	uxtb	r3, r3
 8008824:	1c5a      	adds	r2, r3, #1
 8008826:	b2d1      	uxtb	r1, r2
 8008828:	4a0e      	ldr	r2, [pc, #56]	; (8008864 <FATFS_LinkDriverEx+0x94>)
 800882a:	7251      	strb	r1, [r2, #9]
 800882c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800882e:	7dbb      	ldrb	r3, [r7, #22]
 8008830:	3330      	adds	r3, #48	; 0x30
 8008832:	b2da      	uxtb	r2, r3
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	3301      	adds	r3, #1
 800883c:	223a      	movs	r2, #58	; 0x3a
 800883e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	3302      	adds	r3, #2
 8008844:	222f      	movs	r2, #47	; 0x2f
 8008846:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	3303      	adds	r3, #3
 800884c:	2200      	movs	r2, #0
 800884e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008850:	2300      	movs	r3, #0
 8008852:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008854:	7dfb      	ldrb	r3, [r7, #23]
}
 8008856:	4618      	mov	r0, r3
 8008858:	371c      	adds	r7, #28
 800885a:	46bd      	mov	sp, r7
 800885c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008860:	4770      	bx	lr
 8008862:	bf00      	nop
 8008864:	24000054 	.word	0x24000054

08008868 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b082      	sub	sp, #8
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
 8008870:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008872:	2200      	movs	r2, #0
 8008874:	6839      	ldr	r1, [r7, #0]
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f7ff ffaa 	bl	80087d0 <FATFS_LinkDriverEx>
 800887c:	4603      	mov	r3, r0
}
 800887e:	4618      	mov	r0, r3
 8008880:	3708      	adds	r7, #8
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}
	...

08008888 <__libc_init_array>:
 8008888:	b570      	push	{r4, r5, r6, lr}
 800888a:	4e0d      	ldr	r6, [pc, #52]	; (80088c0 <__libc_init_array+0x38>)
 800888c:	4c0d      	ldr	r4, [pc, #52]	; (80088c4 <__libc_init_array+0x3c>)
 800888e:	1ba4      	subs	r4, r4, r6
 8008890:	10a4      	asrs	r4, r4, #2
 8008892:	2500      	movs	r5, #0
 8008894:	42a5      	cmp	r5, r4
 8008896:	d109      	bne.n	80088ac <__libc_init_array+0x24>
 8008898:	4e0b      	ldr	r6, [pc, #44]	; (80088c8 <__libc_init_array+0x40>)
 800889a:	4c0c      	ldr	r4, [pc, #48]	; (80088cc <__libc_init_array+0x44>)
 800889c:	f000 f820 	bl	80088e0 <_init>
 80088a0:	1ba4      	subs	r4, r4, r6
 80088a2:	10a4      	asrs	r4, r4, #2
 80088a4:	2500      	movs	r5, #0
 80088a6:	42a5      	cmp	r5, r4
 80088a8:	d105      	bne.n	80088b6 <__libc_init_array+0x2e>
 80088aa:	bd70      	pop	{r4, r5, r6, pc}
 80088ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80088b0:	4798      	blx	r3
 80088b2:	3501      	adds	r5, #1
 80088b4:	e7ee      	b.n	8008894 <__libc_init_array+0xc>
 80088b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80088ba:	4798      	blx	r3
 80088bc:	3501      	adds	r5, #1
 80088be:	e7f2      	b.n	80088a6 <__libc_init_array+0x1e>
 80088c0:	080089fc 	.word	0x080089fc
 80088c4:	080089fc 	.word	0x080089fc
 80088c8:	080089fc 	.word	0x080089fc
 80088cc:	08008a00 	.word	0x08008a00

080088d0 <memset>:
 80088d0:	4402      	add	r2, r0
 80088d2:	4603      	mov	r3, r0
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d100      	bne.n	80088da <memset+0xa>
 80088d8:	4770      	bx	lr
 80088da:	f803 1b01 	strb.w	r1, [r3], #1
 80088de:	e7f9      	b.n	80088d4 <memset+0x4>

080088e0 <_init>:
 80088e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088e2:	bf00      	nop
 80088e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088e6:	bc08      	pop	{r3}
 80088e8:	469e      	mov	lr, r3
 80088ea:	4770      	bx	lr

080088ec <_fini>:
 80088ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ee:	bf00      	nop
 80088f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088f2:	bc08      	pop	{r3}
 80088f4:	469e      	mov	lr, r3
 80088f6:	4770      	bx	lr
