
---------- Begin Simulation Statistics ----------
final_tick                               190969075500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 822080                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669512                       # Number of bytes of host memory used
host_op_rate                                  1063389                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   121.64                       # Real time elapsed on the host
host_tick_rate                             1569917993                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     129353490                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.190969                       # Number of seconds simulated
sim_ticks                                190969075500                       # Number of ticks simulated
system.cpu.Branches                           5555718                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     129353490                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        381938151                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  381938151                       # Number of busy cycles
system.cpu.num_cc_register_reads             37536336                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            52077182                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      5078798                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                5734498                       # Number of float alu accesses
system.cpu.num_fp_insts                       5734498                       # number of float instructions
system.cpu.num_fp_register_reads              4648737                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4867956                       # number of times the floating registers were written
system.cpu.num_func_calls                      317051                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             125241022                       # Number of integer alu accesses
system.cpu.num_int_insts                    125241022                       # number of integer instructions
system.cpu.num_int_register_reads           293410038                       # number of times the integer registers were read
system.cpu.num_int_register_writes          113873586                       # number of times the integer registers were written
system.cpu.num_load_insts                    43555354                       # Number of load instructions
system.cpu.num_mem_refs                      50714744                       # number of memory refs
system.cpu.num_store_insts                    7159390                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                550507      0.43%      0.43% # Class of executed instruction
system.cpu.op_class::IntAlu                  73097378     56.50%     56.92% # Class of executed instruction
system.cpu.op_class::IntMult                   132844      0.10%     57.02% # Class of executed instruction
system.cpu.op_class::IntDiv                   1253858      0.97%     57.99% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1903691      1.47%     59.46% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::SimdAdd                      494      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                   218994      0.17%     59.63% # Class of executed instruction
system.cpu.op_class::SimdCmp                      180      0.00%     59.63% # Class of executed instruction
system.cpu.op_class::SimdCvt                   180632      0.14%     59.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                  402789      0.31%     60.09% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdShift                     34      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              322927      0.25%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              493438      0.38%     60.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv               62796      0.05%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              49007      0.04%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::MemRead                 42068750     32.51%     93.32% # Class of executed instruction
system.cpu.op_class::MemWrite                 6726912      5.20%     98.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1486604      1.15%     99.67% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             432478      0.33%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  129384313                       # Class of executed instruction
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4862                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6338                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5478                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        13158                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5478                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     50662553                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50662553                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50676928                       # number of overall hits
system.cpu.dcache.overall_hits::total        50676928                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6065                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6065                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7044                       # number of overall misses
system.cpu.dcache.overall_misses::total          7044                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    321445500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    321445500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    321445500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    321445500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50668618                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50668618                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50683972                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50683972                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000120                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000120                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000139                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53000.082440                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53000.082440                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45633.943782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45633.943782                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5213                       # number of writebacks
system.cpu.dcache.writebacks::total              5213                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          112                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          112                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6420                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    312242500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    312242500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    332343000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    332343000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000117                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000127                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52451.285066                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52451.285066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51766.822430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51766.822430                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6164                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     43538038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        43538038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1976                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1976                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    129187000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    129187000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     43540014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     43540014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000045                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65378.036437                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65378.036437                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          112                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1864                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1864                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    124073000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    124073000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66562.768240                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66562.768240                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7124515                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7124515                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4089                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4089                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    192258500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    192258500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7128604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7128604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000574                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000574                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47018.464172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47018.464172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    188169500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    188169500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46018.464172                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46018.464172                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        14375                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14375                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          979                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          979                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        15354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        15354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.063762                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063762                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          467                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          467                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     20100500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     20100500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.030416                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030416                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 43041.755889                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 43041.755889                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 190969075500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.357368                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50683348                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6420                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           7894.602492                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.357368                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993583                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993583                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101374364                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101374364                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190969075500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    43555369                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7159391                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           114                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           271                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 190969075500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 190969075500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190969075500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    139918660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139918660                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139918660                       # number of overall hits
system.cpu.icache.overall_hits::total       139918660                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          400                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            400                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          400                       # number of overall misses
system.cpu.icache.overall_misses::total           400                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47568500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47568500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47568500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47568500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139919060                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139919060                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139919060                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139919060                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 118921.250000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 118921.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 118921.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 118921.250000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          174                       # number of writebacks
system.cpu.icache.writebacks::total               174                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          400                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          400                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47168500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47168500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47168500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47168500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 117921.250000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 117921.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 117921.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 117921.250000                       # average overall mshr miss latency
system.cpu.icache.replacements                    174                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139918660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139918660                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          400                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           400                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47568500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47568500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139919060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139919060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 118921.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 118921.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          400                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47168500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47168500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 117921.250000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 117921.250000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 190969075500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           225.938101                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139919060                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               400                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          349797.650000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   225.938101                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.882571                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.882571                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          226                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         279838520                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        279838520                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190969075500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   139919060                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           106                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 190969075500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 190969075500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190969075500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 190969075500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4076                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4094                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  18                       # number of overall hits
system.l2.overall_hits::.cpu.data                4076                       # number of overall hits
system.l2.overall_hits::total                    4094                       # number of overall hits
system.l2.demand_misses::.cpu.inst                382                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2344                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2726                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               382                       # number of overall misses
system.l2.overall_misses::.cpu.data              2344                       # number of overall misses
system.l2.overall_misses::total                  2726                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46347500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    279165000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        325512500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46347500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    279165000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       325512500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              400                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             6420                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6820                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             400                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            6420                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6820                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.955000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.365109                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.399707                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.955000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.365109                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.399707                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 121328.534031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 119097.696246                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119410.308144                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 121328.534031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 119097.696246                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119410.308144                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1140                       # number of writebacks
system.l2.writebacks::total                      1140                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2726                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2726                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42527500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    255725000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    298252500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42527500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    255725000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    298252500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.955000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.365109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.399707                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.955000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.365109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.399707                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 111328.534031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 109097.696246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109410.308144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 111328.534031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 109097.696246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109410.308144                       # average overall mshr miss latency
system.l2.replacements                           6805                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5213                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5213                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5213                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5213                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          174                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              174                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          174                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          174                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          809                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           809                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2760                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2760                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1329                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    153012000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     153012000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.325018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.325018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115133.182844                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115133.182844                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    139722000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    139722000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.325018                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.325018                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 105133.182844                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105133.182844                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          382                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              382                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46347500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46347500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.955000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.955000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 121328.534031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 121328.534031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42527500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42527500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.955000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.955000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 111328.534031                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 111328.534031                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1015                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1015                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    126153000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    126153000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.435435                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.435435                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124288.669951                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124288.669951                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1015                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1015                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    116003000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    116003000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.435435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.435435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 114288.669951                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114288.669951                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 190969075500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.900727                       # Cycle average of tags in use
system.l2.tags.total_refs                       12349                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7061                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.748902                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     187.005347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.617937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        66.277443                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.730490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.258896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999612                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          194                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     33377                       # Number of tag accesses
system.l2.tags.data_accesses                    33377                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190969075500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      8980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     17467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020824592750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          382                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          382                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73181                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               8578                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2726                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1140                       # Number of write requests accepted
system.mem_ctrls.readBursts                     21808                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9120                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1285                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   140                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       7.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.12                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 21808                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9120                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          382                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.617801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.673965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    291.445525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           379     99.21%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.52%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           382                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      23.426702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     23.290567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.384028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               18      4.71%      4.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.52%      5.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11      2.88%      8.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.79%      8.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      1.05%      9.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.79%     10.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      2.62%     13.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      1.05%     14.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              305     79.84%     94.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      3.93%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.26%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                6      1.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           382                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   82240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1395712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               583680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      7.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  190355581500                       # Total gap between requests
system.mem_ctrls.avgGap                   49238381.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       195584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1117888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       572736                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1024165.821025823592                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 5853764.527440465055                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2999103.381007884629                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3056                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18752                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         9120                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    159266000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    964913500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4422647123500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     52115.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     51456.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 484939377.58                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       195584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1200128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1395712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       195584                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       195584                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       583680                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       583680                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          382                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2344                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2726                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1140                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1140                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1024166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      6284410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          7308576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1024166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1024166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3056411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3056411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3056411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1024166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      6284410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        10364987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                20523                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                8949                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1698                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          720                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          672                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               739373250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             102615000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1124179500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                36026.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           54776.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               18364                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               7937                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.69                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3171                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   594.830653                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   525.988312                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   247.992063                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          170      5.36%      5.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           18      0.57%      5.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           13      0.41%      6.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          130      4.10%     10.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2138     67.42%     77.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            3      0.09%     77.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            3      0.09%     78.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           63      1.99%     80.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          633     19.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3171                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1313472                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             572736                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                6.877930                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                2.999103                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.08                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 190969075500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        11595360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6163080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       74163180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      24925500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15074660640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4218608190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  69779613120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   89189729070                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.037550                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 181367064500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6376760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3225251000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        11045580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         5870865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       72371040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      21788280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 15074660640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4161788310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  69827461440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   89174986155                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.960349                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 181492941500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6376760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3099374000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 190969075500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1397                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1140                       # Transaction distribution
system.membus.trans_dist::CleanEvict              996                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1329                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1397                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         7588                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         7588                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   7588                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1979392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1979392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1979392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2726                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2726    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2726                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 190969075500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            41400500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           91160750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              2731                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         6353                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          174                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6616                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4089                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4089                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           400                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2331                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          974                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        19004                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 19978                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       293888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5956096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6249984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6805                       # Total snoops (count)
system.tol2bus.snoopTraffic                    583680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            13625                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.402055                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.490331                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8147     59.79%     59.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5478     40.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13625                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 190969075500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           49675000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3400000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          54570000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
