Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul 16 15:52:08 2024
| Host         : DESKTOP-5JNUKTK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ofdm_transmitter_timing_summary_routed.rpt -pb ofdm_transmitter_timing_summary_routed.pb -rpx ofdm_transmitter_timing_summary_routed.rpx -warn_on_violation
| Design       : ofdm_transmitter
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.989        0.000                      0                 7640        0.039        0.000                      0                 7600        5.274        0.000                       0                  3577  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
sys_clk             {0.000 10.000}       20.000          50.000          
  clk_20m_pll_clk   {0.000 25.016}       50.033          19.987          
  clk_60m_pll_clk   {0.000 8.339}        16.678          59.961          
  clk_7_5m_pll_clk  {0.000 66.645}       133.290         7.502           
  clk_80m_pll_clk   {0.000 6.254}        12.508          79.948          
  clkfbout_pll_clk  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                               7.000        0.000                       0                     1  
  clk_20m_pll_clk        43.135        0.000                      0                  935        0.049        0.000                      0                  935       23.766        0.000                       0                   653  
  clk_60m_pll_clk        12.499        0.000                      0                  220        0.079        0.000                      0                  220        7.839        0.000                       0                   164  
  clk_7_5m_pll_clk      128.987        0.000                      0                  207        0.110        0.000                      0                  207       66.145        0.000                       0                   157  
  clk_80m_pll_clk         6.590        0.000                      0                 6142        0.039        0.000                      0                 6142        5.274        0.000                       0                  2599  
  clkfbout_pll_clk                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_60m_pll_clk  clk_20m_pll_clk       12.838        0.000                      0                    2        0.183        0.000                      0                    2  
clk_80m_pll_clk  clk_20m_pll_clk        9.144        0.000                      0                   22        0.143        0.000                      0                    2  
clk_20m_pll_clk  clk_60m_pll_clk       13.707        0.000                      0                    2        0.185        0.000                      0                    2  
clk_20m_pll_clk  clk_80m_pll_clk       48.785        0.000                      0                   20                                                                        
clk_60m_pll_clk  clk_80m_pll_clk        0.989        0.000                      0                    7        0.218        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_60m_pll_clk    clk_60m_pll_clk         13.074        0.000                      0                   39        0.423        0.000                      0                   39  
**async_default**  clk_7_5m_pll_clk   clk_7_5m_pll_clk       130.805        0.000                      0                   50        0.121        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_20m_pll_clk
  To Clock:  clk_20m_pll_clk

Setup :            0  Failing Endpoints,  Worst Slack       43.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.135ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_data_pilot_insert/out_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (clk_20m_pll_clk rise@50.033ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 1.388ns (20.757%)  route 5.299ns (79.243%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 48.038 - 50.033 ) 
    Source Clock Delay      (SCD):    -1.290ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.766    -1.290    u_ofdm_modem/u_data_pilot_insert/sys_clk
    SLICE_X96Y76         FDCE                                         r  u_ofdm_modem/u_data_pilot_insert/out_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y76         FDCE (Prop_fdce_C_Q)         0.518    -0.772 r  u_ofdm_modem/u_data_pilot_insert/out_addr_reg[1]/Q
                         net (fo=77, routed)          2.669     1.896    u_ofdm_modem/u_data_pilot_insert/spram_im/Q[1]
    SLICE_X103Y81        LUT6 (Prop_lut6_I2_O)        0.124     2.020 r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[7]_i_30__0/O
                         net (fo=1, routed)           0.000     2.020    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[7]_i_30__0_n_0
    SLICE_X103Y81        MUXF7 (Prop_muxf7_I0_O)      0.212     2.232 r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[7]_i_13__0/O
                         net (fo=1, routed)           0.000     2.232    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[7]_i_13__0_n_0
    SLICE_X103Y81        MUXF8 (Prop_muxf8_I1_O)      0.094     2.326 r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[7]_i_4/O
                         net (fo=1, routed)           1.193     3.519    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[7]_i_4_n_0
    SLICE_X99Y78         LUT6 (Prop_lut6_I0_O)        0.316     3.835 r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[7]_i_2__0/O
                         net (fo=8, routed)           1.437     5.272    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[7]_i_2__0_n_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I0_O)        0.124     5.396 r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[3]_i_1/O
                         net (fo=1, routed)           0.000     5.396    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[3]_i_1_n_0
    SLICE_X91Y75         FDRE                                         r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                     50.033    50.033 r  
    U14                                               0.000    50.033 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.033    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    50.972 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.134    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    44.635 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    46.360    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.451 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.588    48.038    u_ofdm_modem/u_data_pilot_insert/spram_im/sys_clk
    SLICE_X91Y75         FDRE                                         r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[3]/C
                         clock pessimism              0.640    48.678    
                         clock uncertainty           -0.176    48.502    
    SLICE_X91Y75         FDRE (Setup_fdre_C_D)        0.029    48.531    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[3]
  -------------------------------------------------------------------
                         required time                         48.531    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                 43.135    

Slack (MET) :             43.219ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_data_pilot_insert/re_addr_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[36][0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (clk_20m_pll_clk rise@50.033ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.199ns (17.919%)  route 5.492ns (82.081%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 48.047 - 50.033 ) 
    Source Clock Delay      (SCD):    -1.280ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.776    -1.280    u_ofdm_modem/u_data_pilot_insert/sys_clk
    SLICE_X97Y83         FDCE                                         r  u_ofdm_modem/u_data_pilot_insert/re_addr_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.861 f  u_ofdm_modem/u_data_pilot_insert/re_addr_a_reg[4]/Q
                         net (fo=74, routed)          3.191     2.330    u_ofdm_modem/u_data_pilot_insert/spram_re/Q[4]
    SLICE_X85Y80         LUT2 (Prop_lut2_I0_O)        0.329     2.659 r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[71][0]__0_i_2/O
                         net (fo=13, routed)          2.139     4.798    u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[71][0]__0_i_2_n_0
    SLICE_X94Y79         LUT6 (Prop_lut6_I5_O)        0.327     5.125 r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[36][0]__0_i_2/O
                         net (fo=1, routed)           0.162     5.287    u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[36]__2
    SLICE_X94Y79         LUT4 (Prop_lut4_I2_O)        0.124     5.411 r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[36][0]__0_i_1/O
                         net (fo=1, routed)           0.000     5.411    u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[36][0]__0_i_1_n_0
    SLICE_X94Y79         FDRE                                         r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[36][0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                     50.033    50.033 r  
    U14                                               0.000    50.033 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.033    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    50.972 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.134    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    44.635 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    46.360    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.451 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.597    48.047    u_ofdm_modem/u_data_pilot_insert/spram_re/sys_clk
    SLICE_X94Y79         FDRE                                         r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[36][0]__0/C
                         clock pessimism              0.677    48.724    
                         clock uncertainty           -0.176    48.548    
    SLICE_X94Y79         FDRE (Setup_fdre_C_D)        0.081    48.629    u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[36][0]__0
  -------------------------------------------------------------------
                         required time                         48.629    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                 43.219    

Slack (MET) :             43.344ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_data_pilot_insert/out_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (clk_20m_pll_clk rise@50.033ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 1.388ns (21.424%)  route 5.091ns (78.576%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 48.039 - 50.033 ) 
    Source Clock Delay      (SCD):    -1.290ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.766    -1.290    u_ofdm_modem/u_data_pilot_insert/sys_clk
    SLICE_X96Y76         FDCE                                         r  u_ofdm_modem/u_data_pilot_insert/out_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y76         FDCE (Prop_fdce_C_Q)         0.518    -0.772 r  u_ofdm_modem/u_data_pilot_insert/out_addr_reg[1]/Q
                         net (fo=77, routed)          2.669     1.896    u_ofdm_modem/u_data_pilot_insert/spram_im/Q[1]
    SLICE_X103Y81        LUT6 (Prop_lut6_I2_O)        0.124     2.020 r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[7]_i_30__0/O
                         net (fo=1, routed)           0.000     2.020    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[7]_i_30__0_n_0
    SLICE_X103Y81        MUXF7 (Prop_muxf7_I0_O)      0.212     2.232 r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[7]_i_13__0/O
                         net (fo=1, routed)           0.000     2.232    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[7]_i_13__0_n_0
    SLICE_X103Y81        MUXF8 (Prop_muxf8_I1_O)      0.094     2.326 r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[7]_i_4/O
                         net (fo=1, routed)           1.193     3.519    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[7]_i_4_n_0
    SLICE_X99Y78         LUT6 (Prop_lut6_I0_O)        0.316     3.835 r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[7]_i_2__0/O
                         net (fo=8, routed)           1.229     5.064    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[7]_i_2__0_n_0
    SLICE_X93Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.188 r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[2]_i_1/O
                         net (fo=1, routed)           0.000     5.188    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[2]_i_1_n_0
    SLICE_X93Y74         FDRE                                         r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                     50.033    50.033 r  
    U14                                               0.000    50.033 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.033    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    50.972 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.134    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    44.635 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    46.360    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.451 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.589    48.039    u_ofdm_modem/u_data_pilot_insert/spram_im/sys_clk
    SLICE_X93Y74         FDRE                                         r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[2]/C
                         clock pessimism              0.640    48.679    
                         clock uncertainty           -0.176    48.503    
    SLICE_X93Y74         FDRE (Setup_fdre_C_D)        0.029    48.532    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[2]
  -------------------------------------------------------------------
                         required time                         48.532    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                 43.344    

Slack (MET) :             43.344ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_data_pilot_insert/re_addr_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[42][0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (clk_20m_pll_clk rise@50.033ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 0.966ns (14.915%)  route 5.511ns (85.085%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 48.045 - 50.033 ) 
    Source Clock Delay      (SCD):    -1.280ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.776    -1.280    u_ofdm_modem/u_data_pilot_insert/sys_clk
    SLICE_X97Y83         FDCE                                         r  u_ofdm_modem/u_data_pilot_insert/re_addr_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.861 f  u_ofdm_modem/u_data_pilot_insert/re_addr_a_reg[4]/Q
                         net (fo=74, routed)          3.501     2.640    u_ofdm_modem/u_data_pilot_insert/spram_re/Q[4]
    SLICE_X89Y80         LUT2 (Prop_lut2_I0_O)        0.299     2.939 r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[108][0]__0_i_3/O
                         net (fo=13, routed)          1.397     4.336    u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[108][0]__0_i_3_n_0
    SLICE_X92Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.460 r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[42][0]__0_i_2/O
                         net (fo=1, routed)           0.613     5.072    u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[42]__2
    SLICE_X93Y80         LUT4 (Prop_lut4_I2_O)        0.124     5.196 r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[42][0]__0_i_1/O
                         net (fo=1, routed)           0.000     5.196    u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[42][0]__0_i_1_n_0
    SLICE_X93Y80         FDRE                                         r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[42][0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                     50.033    50.033 r  
    U14                                               0.000    50.033 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.033    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    50.972 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.134    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    44.635 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    46.360    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.451 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.595    48.045    u_ofdm_modem/u_data_pilot_insert/spram_re/sys_clk
    SLICE_X93Y80         FDRE                                         r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[42][0]__0/C
                         clock pessimism              0.640    48.685    
                         clock uncertainty           -0.176    48.509    
    SLICE_X93Y80         FDRE (Setup_fdre_C_D)        0.031    48.540    u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[42][0]__0
  -------------------------------------------------------------------
                         required time                         48.540    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                 43.344    

Slack (MET) :             43.346ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_data_pilot_insert/re_addr_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[97][0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (clk_20m_pll_clk rise@50.033ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 1.199ns (18.416%)  route 5.312ns (81.584%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 48.044 - 50.033 ) 
    Source Clock Delay      (SCD):    -1.280ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.776    -1.280    u_ofdm_modem/u_data_pilot_insert/sys_clk
    SLICE_X97Y83         FDCE                                         r  u_ofdm_modem/u_data_pilot_insert/re_addr_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.861 f  u_ofdm_modem/u_data_pilot_insert/re_addr_a_reg[4]/Q
                         net (fo=74, routed)          3.191     2.330    u_ofdm_modem/u_data_pilot_insert/spram_re/Q[4]
    SLICE_X85Y80         LUT2 (Prop_lut2_I0_O)        0.329     2.659 r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[71][0]__0_i_2/O
                         net (fo=13, routed)          1.857     4.516    u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[71][0]__0_i_2_n_0
    SLICE_X95Y77         LUT6 (Prop_lut6_I5_O)        0.327     4.843 r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[97][0]__0_i_2/O
                         net (fo=1, routed)           0.263     5.106    u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[97]__2
    SLICE_X95Y77         LUT4 (Prop_lut4_I2_O)        0.124     5.230 r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[97][0]__0_i_1/O
                         net (fo=1, routed)           0.000     5.230    u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[97][0]__0_i_1_n_0
    SLICE_X95Y77         FDRE                                         r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[97][0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                     50.033    50.033 r  
    U14                                               0.000    50.033 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.033    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    50.972 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.134    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    44.635 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    46.360    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.451 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.594    48.044    u_ofdm_modem/u_data_pilot_insert/spram_re/sys_clk
    SLICE_X95Y77         FDRE                                         r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[97][0]__0/C
                         clock pessimism              0.677    48.721    
                         clock uncertainty           -0.176    48.545    
    SLICE_X95Y77         FDRE (Setup_fdre_C_D)        0.031    48.576    u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[97][0]__0
  -------------------------------------------------------------------
                         required time                         48.576    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                 43.346    

Slack (MET) :             43.362ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_data_pilot_insert/im_addr_a_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ofdm_modem/u_data_pilot_insert/spram_im/int_mem_reg[122][0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (clk_20m_pll_clk rise@50.033ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 0.828ns (12.714%)  route 5.685ns (87.286%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 48.049 - 50.033 ) 
    Source Clock Delay      (SCD):    -1.280ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.776    -1.280    u_ofdm_modem/u_data_pilot_insert/sys_clk
    SLICE_X99Y82         FDCE                                         r  u_ofdm_modem/u_data_pilot_insert/im_addr_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.824 r  u_ofdm_modem/u_data_pilot_insert/im_addr_a_reg[6]/Q
                         net (fo=83, routed)          3.967     3.142    u_ofdm_modem/u_data_pilot_insert/spram_im/int_mem_reg[112][0]__0_0[6]
    SLICE_X104Y76        LUT2 (Prop_lut2_I1_O)        0.124     3.266 f  u_ofdm_modem/u_data_pilot_insert/spram_im/int_mem[122][0]__0_i_3__0/O
                         net (fo=2, routed)           1.048     4.314    u_ofdm_modem/u_data_pilot_insert/spram_im/int_mem[122][0]__0_i_3__0_n_0
    SLICE_X104Y81        LUT6 (Prop_lut6_I3_O)        0.124     4.438 r  u_ofdm_modem/u_data_pilot_insert/spram_im/int_mem[122][0]__0_i_2__0/O
                         net (fo=1, routed)           0.670     5.108    u_ofdm_modem/u_data_pilot_insert/spram_im/int_mem_reg[122]__2
    SLICE_X104Y81        LUT4 (Prop_lut4_I2_O)        0.124     5.232 r  u_ofdm_modem/u_data_pilot_insert/spram_im/int_mem[122][0]__0_i_1__0/O
                         net (fo=1, routed)           0.000     5.232    u_ofdm_modem/u_data_pilot_insert/spram_im/int_mem[122][0]__0_i_1__0_n_0
    SLICE_X104Y81        FDRE                                         r  u_ofdm_modem/u_data_pilot_insert/spram_im/int_mem_reg[122][0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                     50.033    50.033 r  
    U14                                               0.000    50.033 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.033    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    50.972 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.134    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    44.635 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    46.360    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.451 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.599    48.049    u_ofdm_modem/u_data_pilot_insert/spram_im/sys_clk
    SLICE_X104Y81        FDRE                                         r  u_ofdm_modem/u_data_pilot_insert/spram_im/int_mem_reg[122][0]__0/C
                         clock pessimism              0.640    48.689    
                         clock uncertainty           -0.176    48.513    
    SLICE_X104Y81        FDRE (Setup_fdre_C_D)        0.081    48.594    u_ofdm_modem/u_data_pilot_insert/spram_im/int_mem_reg[122][0]__0
  -------------------------------------------------------------------
                         required time                         48.594    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                 43.362    

Slack (MET) :             43.393ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_data_pilot_insert/re_addr_a_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[114][0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (clk_20m_pll_clk rise@50.033ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 1.054ns (16.184%)  route 5.459ns (83.816%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 48.043 - 50.033 ) 
    Source Clock Delay      (SCD):    -1.280ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.776    -1.280    u_ofdm_modem/u_data_pilot_insert/sys_clk
    SLICE_X97Y83         FDCE                                         r  u_ofdm_modem/u_data_pilot_insert/re_addr_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.824 r  u_ofdm_modem/u_data_pilot_insert/re_addr_a_reg[5]/Q
                         net (fo=83, routed)          3.463     2.638    u_ofdm_modem/u_data_pilot_insert/spram_re/Q[5]
    SLICE_X90Y78         LUT2 (Prop_lut2_I1_O)        0.146     2.784 f  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[126][0]__0_i_3/O
                         net (fo=7, routed)           1.335     4.119    u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[126][0]__0_i_3_n_0
    SLICE_X94Y76         LUT6 (Prop_lut6_I5_O)        0.328     4.447 r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[114][0]__0_i_2/O
                         net (fo=1, routed)           0.661     5.108    u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[114]__2
    SLICE_X94Y76         LUT4 (Prop_lut4_I2_O)        0.124     5.232 r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[114][0]__0_i_1/O
                         net (fo=1, routed)           0.000     5.232    u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem[114][0]__0_i_1_n_0
    SLICE_X94Y76         FDRE                                         r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[114][0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                     50.033    50.033 r  
    U14                                               0.000    50.033 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.033    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    50.972 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.134    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    44.635 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    46.360    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.451 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.593    48.043    u_ofdm_modem/u_data_pilot_insert/spram_re/sys_clk
    SLICE_X94Y76         FDRE                                         r  u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[114][0]__0/C
                         clock pessimism              0.677    48.720    
                         clock uncertainty           -0.176    48.544    
    SLICE_X94Y76         FDRE (Setup_fdre_C_D)        0.081    48.625    u_ofdm_modem/u_data_pilot_insert/spram_re/int_mem_reg[114][0]__0
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                 43.393    

Slack (MET) :             43.394ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_data_pilot_insert/out_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (clk_20m_pll_clk rise@50.033ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 1.388ns (21.420%)  route 5.092ns (78.580%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 48.038 - 50.033 ) 
    Source Clock Delay      (SCD):    -1.290ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.766    -1.290    u_ofdm_modem/u_data_pilot_insert/sys_clk
    SLICE_X96Y76         FDCE                                         r  u_ofdm_modem/u_data_pilot_insert/out_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y76         FDCE (Prop_fdce_C_Q)         0.518    -0.772 r  u_ofdm_modem/u_data_pilot_insert/out_addr_reg[1]/Q
                         net (fo=77, routed)          2.669     1.896    u_ofdm_modem/u_data_pilot_insert/spram_im/Q[1]
    SLICE_X103Y81        LUT6 (Prop_lut6_I2_O)        0.124     2.020 r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[7]_i_30__0/O
                         net (fo=1, routed)           0.000     2.020    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[7]_i_30__0_n_0
    SLICE_X103Y81        MUXF7 (Prop_muxf7_I0_O)      0.212     2.232 r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[7]_i_13__0/O
                         net (fo=1, routed)           0.000     2.232    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[7]_i_13__0_n_0
    SLICE_X103Y81        MUXF8 (Prop_muxf8_I1_O)      0.094     2.326 r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[7]_i_4/O
                         net (fo=1, routed)           1.193     3.519    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[7]_i_4_n_0
    SLICE_X99Y78         LUT6 (Prop_lut6_I0_O)        0.316     3.835 r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[7]_i_2__0/O
                         net (fo=8, routed)           1.230     5.065    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[7]_i_2__0_n_0
    SLICE_X90Y75         LUT5 (Prop_lut5_I0_O)        0.124     5.189 r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[6]_i_1/O
                         net (fo=1, routed)           0.000     5.189    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b[6]_i_1_n_0
    SLICE_X90Y75         FDRE                                         r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                     50.033    50.033 r  
    U14                                               0.000    50.033 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.033    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    50.972 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.134    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    44.635 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    46.360    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.451 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.588    48.038    u_ofdm_modem/u_data_pilot_insert/spram_im/sys_clk
    SLICE_X90Y75         FDRE                                         r  u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[6]/C
                         clock pessimism              0.640    48.678    
                         clock uncertainty           -0.176    48.502    
    SLICE_X90Y75         FDRE (Setup_fdre_C_D)        0.081    48.583    u_ofdm_modem/u_data_pilot_insert/spram_im/out_mem_b_reg[6]
  -------------------------------------------------------------------
                         required time                         48.583    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                 43.394    

Slack (MET) :             43.441ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_cp_adder/dout_re_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (clk_20m_pll_clk rise@50.033ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 3.747ns (59.089%)  route 2.594ns (40.911%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 48.051 - 50.033 ) 
    Source Clock Delay      (SCD):    -1.236ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.820    -1.236    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X4Y24         RAMB18E1                                     r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.218 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=9, routed)           1.575     2.793    u_cp_adder/din_re[0]
    SLICE_X89Y63         LUT2 (Prop_lut2_I1_O)        0.124     2.917 r  u_cp_adder/dout_re[2]_i_12/O
                         net (fo=1, routed)           0.000     2.917    u_cp_adder/dout_re[2]_i_12_n_0
    SLICE_X89Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.449 r  u_cp_adder/dout_re_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.449    u_cp_adder/dout_re_reg[2]_i_4_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.783 r  u_cp_adder/dout_re_reg[6]_i_4/O[1]
                         net (fo=1, routed)           1.019     4.802    u_cp_adder/spram_re_1/dout_re11_out[4]
    SLICE_X93Y64         LUT5 (Prop_lut5_I4_O)        0.303     5.105 r  u_cp_adder/spram_re_1/dout_re[4]_i_1/O
                         net (fo=1, routed)           0.000     5.105    u_cp_adder/spram_re_1_n_3
    SLICE_X93Y64         FDCE                                         r  u_cp_adder/dout_re_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                     50.033    50.033 r  
    U14                                               0.000    50.033 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.033    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    50.972 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.134    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    44.635 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    46.360    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.451 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.601    48.051    u_cp_adder/clk
    SLICE_X93Y64         FDCE                                         r  u_cp_adder/dout_re_reg[4]/C
                         clock pessimism              0.640    48.691    
                         clock uncertainty           -0.176    48.515    
    SLICE_X93Y64         FDCE (Setup_fdce_C_D)        0.031    48.546    u_cp_adder/dout_re_reg[4]
  -------------------------------------------------------------------
                         required time                         48.546    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 43.441    

Slack (MET) :             43.452ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_cp_adder/dout_im_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (clk_20m_pll_clk rise@50.033ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 3.720ns (58.779%)  route 2.609ns (41.221%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 48.051 - 50.033 ) 
    Source Clock Delay      (SCD):    -1.236ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.820    -1.236    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X4Y24         RAMB18E1                                     r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.218 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=9, routed)           1.726     2.944    u_cp_adder/din_im[0]
    SLICE_X90Y66         LUT2 (Prop_lut2_I1_O)        0.124     3.068 r  u_cp_adder/dout_im[2]_i_12/O
                         net (fo=1, routed)           0.000     3.068    u_cp_adder/dout_im[2]_i_12_n_0
    SLICE_X90Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.581 r  u_cp_adder/dout_im_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.581    u_cp_adder/dout_im_reg[2]_i_4_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.904 r  u_cp_adder/dout_im_reg[6]_i_4/O[1]
                         net (fo=1, routed)           0.882     4.787    u_cp_adder/spram_im_1/dout_im10_out[4]
    SLICE_X93Y64         LUT5 (Prop_lut5_I4_O)        0.306     5.093 r  u_cp_adder/spram_im_1/dout_im[4]_i_1/O
                         net (fo=1, routed)           0.000     5.093    u_cp_adder/spram_im_1_n_2
    SLICE_X93Y64         FDCE                                         r  u_cp_adder/dout_im_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                     50.033    50.033 r  
    U14                                               0.000    50.033 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.033    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    50.972 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.134    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    44.635 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    46.360    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.451 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.601    48.051    u_cp_adder/clk
    SLICE_X93Y64         FDCE                                         r  u_cp_adder/dout_im_reg[4]/C
                         clock pessimism              0.640    48.691    
                         clock uncertainty           -0.176    48.515    
    SLICE_X93Y64         FDCE (Setup_fdce_C_D)        0.029    48.544    u_cp_adder/dout_im_reg[4]
  -------------------------------------------------------------------
                         required time                         48.544    
                         arrival time                          -5.093    
  -------------------------------------------------------------------
                         slack                                 43.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ofdm_modem/u_data_pilot_insert/pilot_dout_re_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20m_pll_clk rise@0.000ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.828%)  route 0.220ns (63.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.594    -0.553    u_ofdm_modem/u_data_pilot_insert/sys_clk
    SLICE_X91Y73         FDCE                                         r  u_ofdm_modem/u_data_pilot_insert/pilot_dout_re_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y73         FDCE (Prop_fdce_C_Q)         0.128    -0.425 r  u_ofdm_modem/u_data_pilot_insert/pilot_dout_re_reg[4]/Q
                         net (fo=1, routed)           0.220    -0.205    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X4Y28         RAMB18E1                                     r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.903    -0.750    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y28         RAMB18E1                                     r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.497    
    RAMB18_X4Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243    -0.254    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ofdm_modem/u_data_pilot_insert/pilot_dout_im_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20m_pll_clk rise@0.000ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.972%)  route 0.222ns (60.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.593    -0.554    u_ofdm_modem/u_data_pilot_insert/sys_clk
    SLICE_X90Y74         FDCE                                         r  u_ofdm_modem/u_data_pilot_insert/pilot_dout_im_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDCE (Prop_fdce_C_Q)         0.148    -0.406 r  u_ofdm_modem/u_data_pilot_insert/pilot_dout_im_reg[7]/Q
                         net (fo=1, routed)           0.222    -0.183    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X4Y28         RAMB18E1                                     r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.903    -0.750    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y28         RAMB18E1                                     r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.497    
    RAMB18_X4Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.243    -0.254    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ofdm_modem/u_data_pilot_insert/pilot_dout_re_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20m_pll_clk rise@0.000ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.248%)  route 0.229ns (60.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.593    -0.554    u_ofdm_modem/u_data_pilot_insert/sys_clk
    SLICE_X90Y74         FDCE                                         r  u_ofdm_modem/u_data_pilot_insert/pilot_dout_re_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDCE (Prop_fdce_C_Q)         0.148    -0.406 r  u_ofdm_modem/u_data_pilot_insert/pilot_dout_re_reg[2]/Q
                         net (fo=1, routed)           0.229    -0.176    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X4Y28         RAMB18E1                                     r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.903    -0.750    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y28         RAMB18E1                                     r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.497    
    RAMB18_X4Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.242    -0.255    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20m_pll_clk rise@0.000ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.605    -0.542    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y59         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.345    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X93Y59         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.875    -0.779    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y59         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.237    -0.542    
    SLICE_X93Y59         FDRE (Hold_fdre_C_D)         0.078    -0.464    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20m_pll_clk rise@0.000ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.603    -0.544    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y62         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.347    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X91Y62         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.872    -0.782    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y62         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.238    -0.544    
    SLICE_X91Y62         FDRE (Hold_fdre_C_D)         0.076    -0.468    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20m_pll_clk rise@0.000ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.597    -0.550    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X95Y72         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.353    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X95Y72         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.864    -0.790    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X95Y72         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.240    -0.550    
    SLICE_X95Y72         FDRE (Hold_fdre_C_D)         0.075    -0.475    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20m_pll_clk rise@0.000ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.598    -0.549    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X95Y70         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.352    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X95Y70         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.866    -0.788    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X95Y70         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.239    -0.549    
    SLICE_X95Y70         FDRE (Hold_fdre_C_D)         0.075    -0.474    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20m_pll_clk rise@0.000ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.603    -0.544    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y62         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.347    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X91Y62         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.872    -0.782    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y62         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.238    -0.544    
    SLICE_X91Y62         FDRE (Hold_fdre_C_D)         0.075    -0.469    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20m_pll_clk rise@0.000ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.603    -0.544    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y62         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.347    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X91Y62         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.872    -0.782    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y62         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.238    -0.544    
    SLICE_X91Y62         FDRE (Hold_fdre_C_D)         0.071    -0.473    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20m_pll_clk rise@0.000ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.597    -0.550    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X97Y71         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.087    -0.321    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]_0[0]
    SLICE_X96Y71         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.865    -0.789    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X96Y71         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.252    -0.537    
    SLICE_X96Y71         FDRE (Hold_fdre_C_D)         0.085    -0.452    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_20m_pll_clk
Waveform(ns):       { 0.000 25.016 }
Period(ns):         50.033
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.033      47.457     RAMB18_X4Y28     u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.033      47.457     RAMB18_X4Y24     u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.033      47.877     BUFGCTRL_X0Y17   u_pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.033      48.784     MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         50.033      49.033     SLICE_X91Y67     u_cp_adder/dout_im_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.033      49.033     SLICE_X91Y66     u_cp_adder/dout_im_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.033      49.033     SLICE_X91Y66     u_cp_adder/dout_im_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.033      49.033     SLICE_X91Y65     u_cp_adder/dout_im_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.033      49.033     SLICE_X93Y64     u_cp_adder/dout_im_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.033      49.033     SLICE_X91Y65     u_cp_adder/dout_im_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.033      163.327    MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y67     u_cp_adder/spram_im_1/int_mem_reg_0_63_0_0/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y67     u_cp_adder/spram_im_1/int_mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y67     u_cp_adder/spram_re_1/int_mem_reg_0_63_0_0/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y67     u_cp_adder/spram_re_1/int_mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y66     u_cp_adder/spram_im_2/int_mem_reg_0_63_0_0/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y66     u_cp_adder/spram_im_2/int_mem_reg_0_63_0_0/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y66     u_cp_adder/spram_im_2/int_mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y66     u_cp_adder/spram_im_2/int_mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y66     u_cp_adder/spram_re_2/int_mem_reg_0_63_0_0/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y66     u_cp_adder/spram_re_2/int_mem_reg_0_63_0_0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y67     u_cp_adder/spram_im_1/int_mem_reg_0_63_0_0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y67     u_cp_adder/spram_im_1/int_mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y66     u_cp_adder/spram_im_2/int_mem_reg_0_63_0_0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y66     u_cp_adder/spram_im_2/int_mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y67     u_cp_adder/spram_re_1/int_mem_reg_0_63_0_0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y67     u_cp_adder/spram_re_1/int_mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y66     u_cp_adder/spram_re_2/int_mem_reg_0_63_0_0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y66     u_cp_adder/spram_re_2/int_mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y67     u_cp_adder/spram_im_1/int_mem_reg_0_63_0_0/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.016      23.766     SLICE_X92Y67     u_cp_adder/spram_im_1/int_mem_reg_0_63_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_60m_pll_clk
  To Clock:  clk_60m_pll_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.839ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.499ns  (required time - arrival time)
  Source:                 u_trans_mcu/symbol_period_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/ofdm_runing_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.317ns (33.304%)  route 2.637ns (66.696%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 14.780 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.191ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.865    -1.191    u_trans_mcu/clk_60m
    SLICE_X111Y94        FDCE                                         r  u_trans_mcu/symbol_period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDCE (Prop_fdce_C_Q)         0.419    -0.772 f  u_trans_mcu/symbol_period_reg[2]/Q
                         net (fo=7, routed)           0.858     0.086    u_trans_mcu/symbol_period_reg__0[2]
    SLICE_X111Y93        LUT4 (Prop_lut4_I3_O)        0.324     0.410 r  u_trans_mcu/ofdm_symbol_cnt[7]_i_3/O
                         net (fo=6, routed)           0.630     1.040    u_trans_mcu/ofdm_symbol_cnt[7]_i_3_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I0_O)        0.326     1.366 f  u_trans_mcu/ofdm_symbol_cnt[7]_i_1/O
                         net (fo=9, routed)           0.360     1.726    u_trans_mcu/ofdm_symbol_cnt[7]_i_1_n_0
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.124     1.850 f  u_trans_mcu/ofdm_symbol_cnt[6]_i_2/O
                         net (fo=8, routed)           0.599     2.449    u_trans_mcu/ofdm_symbol_cnt[6]_i_2_n_0
    SLICE_X112Y91        LUT4 (Prop_lut4_I2_O)        0.124     2.573 r  u_trans_mcu/ofdm_runing_i_1/O
                         net (fo=1, routed)           0.190     2.763    u_trans_mcu/ofdm_runing_i_1_n_0
    SLICE_X113Y91        FDCE                                         r  u_trans_mcu/ofdm_runing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.685    14.780    u_trans_mcu/clk_60m
    SLICE_X113Y91        FDCE                                         r  u_trans_mcu/ofdm_runing_reg/C
                         clock pessimism              0.680    15.460    
                         clock uncertainty           -0.132    15.329    
    SLICE_X113Y91        FDCE (Setup_fdce_C_D)       -0.067    15.262    u_trans_mcu/ofdm_runing_reg
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 12.499    

Slack (MET) :             12.553ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 2.578ns (68.793%)  route 1.169ns (31.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 14.779 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         2.020    -1.036    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.418 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.169     2.587    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[8]
    SLICE_X108Y97        LUT3 (Prop_lut3_I0_O)        0.124     2.711 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/goreg_bm.dout_i[0]_i_1/O
                         net (fo=1, routed)           0.000     2.711    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_mem[0]
    SLICE_X108Y97        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.684    14.779    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X108Y97        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                         clock pessimism              0.539    15.319    
                         clock uncertainty           -0.132    15.187    
    SLICE_X108Y97        FDRE (Setup_fdre_C_D)        0.077    15.264    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                 12.553    

Slack (MET) :             12.691ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.671ns (44.332%)  route 2.098ns (55.668%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 14.779 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.193ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.863    -1.193    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X106Y96        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDCE (Prop_fdce_C_Q)         0.456    -0.737 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=3, routed)           1.072     0.335    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/D[2]
    SLICE_X105Y97        LUT4 (Prop_lut4_I0_O)        0.124     0.459 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     0.459    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1_reg[1]
    SLICE_X105Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.009 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.009    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_3
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.237 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.635     1.871    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1
    SLICE_X107Y98        LUT6 (Prop_lut6_I5_O)        0.313     2.184 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i0/O
                         net (fo=2, routed)           0.392     2.576    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i0_n_0
    SLICE_X107Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.684    14.779    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X107Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.681    15.460    
                         clock uncertainty           -0.132    15.329    
    SLICE_X107Y98        FDPE (Setup_fdpe_C_D)       -0.062    15.267    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -2.576    
  -------------------------------------------------------------------
                         slack                                 12.691    

Slack (MET) :             12.698ns  (required time - arrival time)
  Source:                 u_trans_mcu/symbol_period_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/ofdm_symbol_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.317ns (34.196%)  route 2.534ns (65.804%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 14.780 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.191ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.865    -1.191    u_trans_mcu/clk_60m
    SLICE_X111Y94        FDCE                                         r  u_trans_mcu/symbol_period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDCE (Prop_fdce_C_Q)         0.419    -0.772 f  u_trans_mcu/symbol_period_reg[2]/Q
                         net (fo=7, routed)           0.858     0.086    u_trans_mcu/symbol_period_reg__0[2]
    SLICE_X111Y93        LUT4 (Prop_lut4_I3_O)        0.324     0.410 r  u_trans_mcu/ofdm_symbol_cnt[7]_i_3/O
                         net (fo=6, routed)           0.630     1.040    u_trans_mcu/ofdm_symbol_cnt[7]_i_3_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I0_O)        0.326     1.366 f  u_trans_mcu/ofdm_symbol_cnt[7]_i_1/O
                         net (fo=9, routed)           0.360     1.726    u_trans_mcu/ofdm_symbol_cnt[7]_i_1_n_0
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.124     1.850 f  u_trans_mcu/ofdm_symbol_cnt[6]_i_2/O
                         net (fo=8, routed)           0.686     2.536    u_trans_mcu/ofdm_symbol_cnt[6]_i_2_n_0
    SLICE_X110Y92        LUT2 (Prop_lut2_I1_O)        0.124     2.660 r  u_trans_mcu/ofdm_symbol_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.660    u_trans_mcu/ofdm_symbol_cnt[0]_i_1_n_0
    SLICE_X110Y92        FDCE                                         r  u_trans_mcu/ofdm_symbol_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.685    14.780    u_trans_mcu/clk_60m
    SLICE_X110Y92        FDCE                                         r  u_trans_mcu/ofdm_symbol_cnt_reg[0]/C
                         clock pessimism              0.680    15.460    
                         clock uncertainty           -0.132    15.329    
    SLICE_X110Y92        FDCE (Setup_fdce_C_D)        0.029    15.358    u_trans_mcu/ofdm_symbol_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                          -2.660    
  -------------------------------------------------------------------
                         slack                                 12.698    

Slack (MET) :             12.717ns  (required time - arrival time)
  Source:                 u_trans_mcu/symbol_delay_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/symbol_delay_time_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.244ns (31.831%)  route 2.664ns (68.169%))
  Logic Levels:           4  (LUT3=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 14.776 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.196ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.860    -1.196    u_trans_mcu/clk_60m
    SLICE_X112Y86        FDCE                                         r  u_trans_mcu/symbol_delay_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDCE (Prop_fdce_C_Q)         0.518    -0.678 f  u_trans_mcu/symbol_delay_time_reg[1]/Q
                         net (fo=7, routed)           0.875     0.196    u_trans_mcu/symbol_delay_time[1]
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.124     0.320 f  u_trans_mcu/symbol_delay_time[6]_i_4/O
                         net (fo=2, routed)           0.701     1.021    u_trans_mcu/symbol_delay_time[6]_i_4_n_0
    SLICE_X112Y85        LUT5 (Prop_lut5_I0_O)        0.124     1.145 f  u_trans_mcu/txstart_req2_i_1/O
                         net (fo=3, routed)           0.605     1.750    u_trans_mcu/txstart_req2_i_1_n_0
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.150     1.900 r  u_trans_mcu/symbol_delay_time[6]_i_5/O
                         net (fo=6, routed)           0.483     2.384    u_trans_mcu/symbol_delay_time[6]_i_5_n_0
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.328     2.712 r  u_trans_mcu/symbol_delay_time[1]_i_1/O
                         net (fo=1, routed)           0.000     2.712    u_trans_mcu/symbol_delay_time[1]_i_1_n_0
    SLICE_X112Y86        FDCE                                         r  u_trans_mcu/symbol_delay_time_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.681    14.776    u_trans_mcu/clk_60m
    SLICE_X112Y86        FDCE                                         r  u_trans_mcu/symbol_delay_time_reg[1]/C
                         clock pessimism              0.705    15.481    
                         clock uncertainty           -0.132    15.350    
    SLICE_X112Y86        FDCE (Setup_fdce_C_D)        0.079    15.429    u_trans_mcu/symbol_delay_time_reg[1]
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                 12.717    

Slack (MET) :             12.718ns  (required time - arrival time)
  Source:                 u_trans_mcu/symbol_period_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/ofdm_symbol_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.343ns (34.637%)  route 2.534ns (65.363%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 14.780 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.191ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.865    -1.191    u_trans_mcu/clk_60m
    SLICE_X111Y94        FDCE                                         r  u_trans_mcu/symbol_period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDCE (Prop_fdce_C_Q)         0.419    -0.772 f  u_trans_mcu/symbol_period_reg[2]/Q
                         net (fo=7, routed)           0.858     0.086    u_trans_mcu/symbol_period_reg__0[2]
    SLICE_X111Y93        LUT4 (Prop_lut4_I3_O)        0.324     0.410 r  u_trans_mcu/ofdm_symbol_cnt[7]_i_3/O
                         net (fo=6, routed)           0.630     1.040    u_trans_mcu/ofdm_symbol_cnt[7]_i_3_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I0_O)        0.326     1.366 f  u_trans_mcu/ofdm_symbol_cnt[7]_i_1/O
                         net (fo=9, routed)           0.360     1.726    u_trans_mcu/ofdm_symbol_cnt[7]_i_1_n_0
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.124     1.850 f  u_trans_mcu/ofdm_symbol_cnt[6]_i_2/O
                         net (fo=8, routed)           0.686     2.536    u_trans_mcu/ofdm_symbol_cnt[6]_i_2_n_0
    SLICE_X110Y92        LUT3 (Prop_lut3_I0_O)        0.150     2.686 r  u_trans_mcu/ofdm_symbol_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.686    u_trans_mcu/ofdm_symbol_cnt[5]_i_1_n_0
    SLICE_X110Y92        FDCE                                         r  u_trans_mcu/ofdm_symbol_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.685    14.780    u_trans_mcu/clk_60m
    SLICE_X110Y92        FDCE                                         r  u_trans_mcu/ofdm_symbol_cnt_reg[5]/C
                         clock pessimism              0.680    15.460    
                         clock uncertainty           -0.132    15.329    
    SLICE_X110Y92        FDCE (Setup_fdce_C_D)        0.075    15.404    u_trans_mcu/ofdm_symbol_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                 12.718    

Slack (MET) :             12.733ns  (required time - arrival time)
  Source:                 u_trans_mcu/symbol_delay_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/symbol_delay_time_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.244ns (31.945%)  route 2.650ns (68.055%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 14.776 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.196ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.860    -1.196    u_trans_mcu/clk_60m
    SLICE_X112Y86        FDCE                                         r  u_trans_mcu/symbol_delay_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDCE (Prop_fdce_C_Q)         0.518    -0.678 f  u_trans_mcu/symbol_delay_time_reg[1]/Q
                         net (fo=7, routed)           0.875     0.196    u_trans_mcu/symbol_delay_time[1]
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.124     0.320 f  u_trans_mcu/symbol_delay_time[6]_i_4/O
                         net (fo=2, routed)           0.701     1.021    u_trans_mcu/symbol_delay_time[6]_i_4_n_0
    SLICE_X112Y85        LUT5 (Prop_lut5_I0_O)        0.124     1.145 f  u_trans_mcu/txstart_req2_i_1/O
                         net (fo=3, routed)           0.605     1.750    u_trans_mcu/txstart_req2_i_1_n_0
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.150     1.900 r  u_trans_mcu/symbol_delay_time[6]_i_5/O
                         net (fo=6, routed)           0.469     2.370    u_trans_mcu/symbol_delay_time[6]_i_5_n_0
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.328     2.698 r  u_trans_mcu/symbol_delay_time[2]_i_1/O
                         net (fo=1, routed)           0.000     2.698    u_trans_mcu/symbol_delay_time[2]_i_1_n_0
    SLICE_X112Y86        FDCE                                         r  u_trans_mcu/symbol_delay_time_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.681    14.776    u_trans_mcu/clk_60m
    SLICE_X112Y86        FDCE                                         r  u_trans_mcu/symbol_delay_time_reg[2]/C
                         clock pessimism              0.705    15.481    
                         clock uncertainty           -0.132    15.350    
    SLICE_X112Y86        FDCE (Setup_fdce_C_D)        0.081    15.431    u_trans_mcu/symbol_delay_time_reg[2]
  -------------------------------------------------------------------
                         required time                         15.431    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                 12.733    

Slack (MET) :             12.746ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.671ns (44.812%)  route 2.058ns (55.188%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 14.779 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.193ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.863    -1.193    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X106Y96        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDCE (Prop_fdce_C_Q)         0.456    -0.737 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=3, routed)           1.072     0.335    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/D[2]
    SLICE_X105Y97        LUT4 (Prop_lut4_I0_O)        0.124     0.459 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     0.459    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1_reg[1]
    SLICE_X105Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.009 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.009    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_3
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.237 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.635     1.871    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1
    SLICE_X107Y98        LUT6 (Prop_lut6_I5_O)        0.313     2.184 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i0/O
                         net (fo=2, routed)           0.351     2.535    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i0_n_0
    SLICE_X107Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.684    14.779    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X107Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.681    15.460    
                         clock uncertainty           -0.132    15.329    
    SLICE_X107Y98        FDPE (Setup_fdpe_C_D)       -0.047    15.282    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -2.535    
  -------------------------------------------------------------------
                         slack                                 12.746    

Slack (MET) :             12.777ns  (required time - arrival time)
  Source:                 u_trans_mcu/symbol_delay_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/symbol_delay_time_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.237ns (31.822%)  route 2.650ns (68.178%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 14.776 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.196ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.860    -1.196    u_trans_mcu/clk_60m
    SLICE_X112Y86        FDCE                                         r  u_trans_mcu/symbol_delay_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDCE (Prop_fdce_C_Q)         0.518    -0.678 f  u_trans_mcu/symbol_delay_time_reg[1]/Q
                         net (fo=7, routed)           0.875     0.196    u_trans_mcu/symbol_delay_time[1]
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.124     0.320 f  u_trans_mcu/symbol_delay_time[6]_i_4/O
                         net (fo=2, routed)           0.701     1.021    u_trans_mcu/symbol_delay_time[6]_i_4_n_0
    SLICE_X112Y85        LUT5 (Prop_lut5_I0_O)        0.124     1.145 f  u_trans_mcu/txstart_req2_i_1/O
                         net (fo=3, routed)           0.605     1.750    u_trans_mcu/txstart_req2_i_1_n_0
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.150     1.900 r  u_trans_mcu/symbol_delay_time[6]_i_5/O
                         net (fo=6, routed)           0.469     2.370    u_trans_mcu/symbol_delay_time[6]_i_5_n_0
    SLICE_X112Y86        LUT5 (Prop_lut5_I0_O)        0.321     2.691 r  u_trans_mcu/symbol_delay_time[3]_i_1/O
                         net (fo=1, routed)           0.000     2.691    u_trans_mcu/symbol_delay_time[3]_i_1_n_0
    SLICE_X112Y86        FDCE                                         r  u_trans_mcu/symbol_delay_time_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.681    14.776    u_trans_mcu/clk_60m
    SLICE_X112Y86        FDCE                                         r  u_trans_mcu/symbol_delay_time_reg[3]/C
                         clock pessimism              0.705    15.481    
                         clock uncertainty           -0.132    15.350    
    SLICE_X112Y86        FDCE (Setup_fdce_C_D)        0.118    15.468    u_trans_mcu/symbol_delay_time_reg[3]
  -------------------------------------------------------------------
                         required time                         15.468    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                 12.777    

Slack (MET) :             12.779ns  (required time - arrival time)
  Source:                 u_trans_mcu/symbol_delay_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/symbol_delay_time_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.244ns (32.986%)  route 2.527ns (67.014%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 14.776 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.196ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.860    -1.196    u_trans_mcu/clk_60m
    SLICE_X112Y86        FDCE                                         r  u_trans_mcu/symbol_delay_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDCE (Prop_fdce_C_Q)         0.518    -0.678 f  u_trans_mcu/symbol_delay_time_reg[1]/Q
                         net (fo=7, routed)           0.875     0.196    u_trans_mcu/symbol_delay_time[1]
    SLICE_X112Y85        LUT3 (Prop_lut3_I1_O)        0.124     0.320 f  u_trans_mcu/symbol_delay_time[6]_i_4/O
                         net (fo=2, routed)           0.701     1.021    u_trans_mcu/symbol_delay_time[6]_i_4_n_0
    SLICE_X112Y85        LUT5 (Prop_lut5_I0_O)        0.124     1.145 f  u_trans_mcu/txstart_req2_i_1/O
                         net (fo=3, routed)           0.605     1.750    u_trans_mcu/txstart_req2_i_1_n_0
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.150     1.900 r  u_trans_mcu/symbol_delay_time[6]_i_5/O
                         net (fo=6, routed)           0.347     2.247    u_trans_mcu/symbol_delay_time[6]_i_5_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I0_O)        0.328     2.575 r  u_trans_mcu/symbol_delay_time[5]_i_1/O
                         net (fo=1, routed)           0.000     2.575    u_trans_mcu/symbol_delay_time[5]_i_1_n_0
    SLICE_X113Y85        FDCE                                         r  u_trans_mcu/symbol_delay_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.681    14.776    u_trans_mcu/clk_60m
    SLICE_X113Y85        FDCE                                         r  u_trans_mcu/symbol_delay_time_reg[5]/C
                         clock pessimism              0.680    15.456    
                         clock uncertainty           -0.132    15.325    
    SLICE_X113Y85        FDCE (Setup_fdce_C_D)        0.029    15.354    u_trans_mcu/symbol_delay_time_reg[5]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -2.575    
  -------------------------------------------------------------------
                         slack                                 12.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.105%)  route 0.179ns (55.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.609    -0.538    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X105Y97        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=5, routed)           0.179    -0.218    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[7]
    RAMB36_X5Y19         RAMB36E1                                     r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.921    -0.732    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y19         RAMB36E1                                     r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.252    -0.480    
    RAMB36_X5Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.297    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.866%)  route 0.180ns (56.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.609    -0.538    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X105Y97        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=5, routed)           0.180    -0.216    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]
    RAMB36_X5Y19         RAMB36E1                                     r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.921    -0.732    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y19         RAMB36E1                                     r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.252    -0.480    
    RAMB36_X5Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.297    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.636    -0.511    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y99        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.314    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X107Y99        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.906    -0.748    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y99        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.237    -0.511    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.076    -0.435    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.635    -0.512    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y95        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.315    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X107Y95        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.905    -0.749    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y95        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.237    -0.512    
    SLICE_X107Y95        FDRE (Hold_fdre_C_D)         0.076    -0.436    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.636    -0.511    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y99        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.314    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X107Y99        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.906    -0.748    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y99        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.237    -0.511    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.075    -0.436    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.718    -0.428    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y100       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.287 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.056    -0.231    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][12]
    SLICE_X107Y100       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.992    -0.662    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y100       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
                         clock pessimism              0.234    -0.428    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.075    -0.353    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.719    -0.427    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X111Y100       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.286 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X111Y100       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.995    -0.659    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X111Y100       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism              0.232    -0.427    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.075    -0.352    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.635    -0.512    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y95        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.315    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X107Y95        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.905    -0.749    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y95        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.237    -0.512    
    SLICE_X107Y95        FDRE (Hold_fdre_C_D)         0.075    -0.437    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.608    -0.539    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y96        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.342    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X105Y96        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.879    -0.775    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y96        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.236    -0.539    
    SLICE_X105Y96        FDRE (Hold_fdre_C_D)         0.075    -0.464    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.636    -0.511    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y99        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.314    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X107Y99        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.906    -0.748    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y99        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.237    -0.511    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.071    -0.440    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_60m_pll_clk
Waveform(ns):       { 0.000 8.339 }
Period(ns):         16.678
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.678      14.102     RAMB36_X5Y19     u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.678      14.102     RAMB36_X5Y20     u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.678      14.522     BUFGCTRL_X0Y18   u_pll/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         16.678      15.429     MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         16.678      15.678     SLICE_X103Y89    u_ofdm_modem/u_conv_code/conv_vld_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.678      15.678     SLICE_X103Y90    u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.678      15.678     SLICE_X103Y89    u_ofdm_modem/u_punt/cache_valid_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.678      15.678     SLICE_X103Y87    u_ofdm_modem/u_punt/cnt_index_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.678      15.678     SLICE_X102Y88    u_ofdm_modem/u_punt/cnt_index_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.678      15.678     SLICE_X102Y87    u_ofdm_modem/u_punt/cnt_index_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       16.678      196.682    MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X103Y89    u_ofdm_modem/u_conv_code/conv_vld_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X103Y90    u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X103Y89    u_ofdm_modem/u_punt/cache_valid_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X102Y88    u_ofdm_modem/u_punt/cnt_index_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X103Y90    u_ofdm_modem/u_punt/singal_flag1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X111Y87    u_trans_mcu/ofdm_symbol_cnt_max_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X109Y87    u_trans_mcu/ofdm_symbol_cnt_max_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X109Y87    u_trans_mcu/ofdm_symbol_cnt_max_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X109Y87    u_trans_mcu/ofdm_symbol_cnt_max_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X109Y87    u_trans_mcu/ofdm_symbol_cnt_max_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X103Y89    u_ofdm_modem/u_conv_code/conv_vld_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X103Y89    u_ofdm_modem/u_conv_code/conv_vld_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X103Y90    u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X103Y90    u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X103Y89    u_ofdm_modem/u_punt/cache_valid_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X103Y89    u_ofdm_modem/u_punt/cache_valid_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X103Y87    u_ofdm_modem/u_punt/cnt_index_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X102Y88    u_ofdm_modem/u_punt/cnt_index_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X102Y88    u_ofdm_modem/u_punt/cnt_index_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.339       7.839      SLICE_X102Y87    u_ofdm_modem/u_punt/cnt_index_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_7_5m_pll_clk
  To Clock:  clk_7_5m_pll_clk

Setup :            0  Failing Endpoints,  Worst Slack      128.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       66.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             128.987ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 1.653ns (41.120%)  route 2.367ns (58.880%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 131.566 - 133.290 ) 
    Source Clock Delay      (SCD):    -1.191ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.865    -1.191    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y95        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDPE (Prop_fdpe_C_Q)         0.456    -0.735 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           1.019     0.284    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[0]
    SLICE_X111Y96        LUT4 (Prop_lut4_I1_O)        0.124     0.408 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000     0.408    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[0]
    SLICE_X111Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.940 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.940    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X111Y97        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.168 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.817     1.984    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X110Y99        LUT5 (Prop_lut5_I3_O)        0.313     2.297 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.531     2.828    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X109Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.858   131.566    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.539   132.106    
                         clock uncertainty           -0.209   131.897    
    SLICE_X109Y100       FDPE (Setup_fdpe_C_D)       -0.081   131.816    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                        131.816    
                         arrival time                          -2.828    
  -------------------------------------------------------------------
                         slack                                128.987    

Slack (MET) :             129.025ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.963ns (25.813%)  route 2.768ns (74.187%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 131.394 - 133.290 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.056    -1.000    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y101       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDRE (Prop_fdre_C_Q)         0.419    -0.581 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=5, routed)           1.165     0.584    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.296     0.880 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[7]_i_1/O
                         net (fo=6, routed)           0.979     1.859    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[7]
    SLICE_X108Y94        LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1/O
                         net (fo=3, routed)           0.624     2.606    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[2]
    SLICE_X110Y95        LUT2 (Prop_lut2_I1_O)        0.124     2.730 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     2.730    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X110Y95        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.686   131.394    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y95        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.539   131.933    
                         clock uncertainty           -0.209   131.724    
    SLICE_X110Y95        FDRE (Setup_fdre_C_D)        0.031   131.755    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                        131.755    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                129.025    

Slack (MET) :             129.027ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.839ns (22.954%)  route 2.816ns (77.046%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 131.394 - 133.290 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.056    -1.000    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y101       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDRE (Prop_fdre_C_Q)         0.419    -0.581 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=5, routed)           1.165     0.584    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.296     0.880 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[7]_i_1/O
                         net (fo=6, routed)           0.979     1.859    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[7]
    SLICE_X108Y94        LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1/O
                         net (fo=3, routed)           0.672     2.655    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[2]
    SLICE_X110Y95        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.686   131.394    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y95        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
                         clock pessimism              0.539   131.933    
                         clock uncertainty           -0.209   131.724    
    SLICE_X110Y95        FDRE (Setup_fdre_C_D)       -0.043   131.681    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]
  -------------------------------------------------------------------
                         required time                        131.681    
                         arrival time                          -2.655    
  -------------------------------------------------------------------
                         slack                                129.027    

Slack (MET) :             129.190ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.653ns (43.152%)  route 2.178ns (56.848%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 131.566 - 133.290 ) 
    Source Clock Delay      (SCD):    -1.191ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.865    -1.191    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y95        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDPE (Prop_fdpe_C_Q)         0.456    -0.735 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           1.019     0.284    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[0]
    SLICE_X111Y96        LUT4 (Prop_lut4_I1_O)        0.124     0.408 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000     0.408    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[0]
    SLICE_X111Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.940 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.940    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X111Y97        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.168 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.817     1.984    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X110Y99        LUT5 (Prop_lut5_I3_O)        0.313     2.297 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.342     2.639    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X109Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.858   131.566    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.539   132.106    
                         clock uncertainty           -0.209   131.897    
    SLICE_X109Y100       FDPE (Setup_fdpe_C_D)       -0.067   131.830    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        131.830    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                129.190    

Slack (MET) :             129.302ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.963ns (27.875%)  route 2.492ns (72.125%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 131.394 - 133.290 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.056    -1.000    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y101       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDRE (Prop_fdre_C_Q)         0.419    -0.581 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=5, routed)           1.165     0.584    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.296     0.880 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[7]_i_1/O
                         net (fo=6, routed)           0.979     1.859    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[7]
    SLICE_X108Y94        LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1/O
                         net (fo=3, routed)           0.348     2.330    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[2]
    SLICE_X110Y95        LUT3 (Prop_lut3_I1_O)        0.124     2.454 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     2.454    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X110Y95        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.686   131.394    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y95        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.539   131.933    
                         clock uncertainty           -0.209   131.724    
    SLICE_X110Y95        FDRE (Setup_fdre_C_D)        0.032   131.756    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                        131.756    
                         arrival time                          -2.454    
  -------------------------------------------------------------------
                         slack                                129.302    

Slack (MET) :             129.522ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.839ns (25.601%)  route 2.438ns (74.399%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 131.391 - 133.290 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.056    -1.000    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y101       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDRE (Prop_fdre_C_Q)         0.419    -0.581 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=5, routed)           1.165     0.584    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.296     0.880 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[7]_i_1/O
                         net (fo=6, routed)           1.273     2.153    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[7]
    SLICE_X108Y94        LUT5 (Prop_lut5_I2_O)        0.124     2.277 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000     2.277    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[3]
    SLICE_X108Y94        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.683   131.391    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X108Y94        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.539   131.930    
                         clock uncertainty           -0.209   131.721    
    SLICE_X108Y94        FDRE (Setup_fdre_C_D)        0.077   131.798    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                        131.798    
                         arrival time                          -2.277    
  -------------------------------------------------------------------
                         slack                                129.522    

Slack (MET) :             129.534ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.839ns (25.664%)  route 2.430ns (74.336%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 131.391 - 133.290 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.056    -1.000    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y101       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDRE (Prop_fdre_C_Q)         0.419    -0.581 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=5, routed)           1.165     0.584    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.296     0.880 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[7]_i_1/O
                         net (fo=6, routed)           1.265     2.145    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[7]
    SLICE_X108Y94        LUT4 (Prop_lut4_I2_O)        0.124     2.269 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     2.269    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[4]
    SLICE_X108Y94        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.683   131.391    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X108Y94        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism              0.539   131.930    
                         clock uncertainty           -0.209   131.721    
    SLICE_X108Y94        FDRE (Setup_fdre_C_D)        0.081   131.802    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                        131.802    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                129.534    

Slack (MET) :             129.721ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.580ns (23.788%)  route 1.858ns (76.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 131.360 - 133.290 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.056    -1.000    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDPE (Prop_fdpe_C_Q)         0.456    -0.544 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.505    -0.039    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y100       LUT2 (Prop_lut2_I1_O)        0.124     0.085 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=41, routed)          1.353     1.438    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/p_20_out
    RAMB36_X5Y19         RAMB36E1                                     r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.652   131.360    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y19         RAMB36E1                                     r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.539   131.900    
                         clock uncertainty           -0.209   131.691    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532   131.159    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        131.159    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                129.721    

Slack (MET) :             129.801ns  (required time - arrival time)
  Source:                 u_trans_mcu/signal_region_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/signal_region_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 1.022ns (31.104%)  route 2.264ns (68.896%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 131.389 - 133.290 ) 
    Source Clock Delay      (SCD):    -1.195ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.861    -1.195    u_trans_mcu/mac_clk
    SLICE_X108Y89        FDCE                                         r  u_trans_mcu/signal_region_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDCE (Prop_fdce_C_Q)         0.478    -0.717 r  u_trans_mcu/signal_region_reg[9]/Q
                         net (fo=2, routed)           0.998     0.280    u_trans_mcu/signal_region[9]
    SLICE_X108Y89        LUT4 (Prop_lut4_I0_O)        0.296     0.576 r  u_trans_mcu/signal_region[17]_i_4/O
                         net (fo=1, routed)           0.466     1.042    u_trans_mcu/signal_region[17]_i_4_n_0
    SLICE_X108Y89        LUT5 (Prop_lut5_I4_O)        0.124     1.166 r  u_trans_mcu/signal_region[17]_i_3/O
                         net (fo=1, routed)           0.800     1.966    u_trans_mcu/signal_region[17]_i_3_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I5_O)        0.124     2.090 r  u_trans_mcu/signal_region[17]_i_1/O
                         net (fo=1, routed)           0.000     2.090    u_trans_mcu/signal_region0
    SLICE_X107Y89        FDCE                                         r  u_trans_mcu/signal_region_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.681   131.389    u_trans_mcu/mac_clk
    SLICE_X107Y89        FDCE                                         r  u_trans_mcu/signal_region_reg[17]/C
                         clock pessimism              0.681   132.069    
                         clock uncertainty           -0.209   131.861    
    SLICE_X107Y89        FDCE (Setup_fdce_C_D)        0.031   131.892    u_trans_mcu/signal_region_reg[17]
  -------------------------------------------------------------------
                         required time                        131.892    
                         arrival time                          -2.090    
  -------------------------------------------------------------------
                         slack                                129.801    

Slack (MET) :             129.801ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.715ns (25.360%)  route 2.104ns (74.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.895ns = ( 131.395 - 133.290 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.056    -1.000    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y101       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDRE (Prop_fdre_C_Q)         0.419    -0.581 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=5, routed)           1.165     0.584    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.296     0.880 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[7]_i_1/O
                         net (fo=6, routed)           0.939     1.819    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[7]
    SLICE_X110Y97        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.687   131.395    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y97        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism              0.539   131.934    
                         clock uncertainty           -0.209   131.725    
    SLICE_X110Y97        FDRE (Setup_fdre_C_D)       -0.105   131.620    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                        131.620    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                129.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.128ns (21.107%)  route 0.478ns (78.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.636    -0.511    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y97        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDCE (Prop_fdce_C_Q)         0.128    -0.383 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=4, routed)           0.478     0.096    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[5]
    RAMB36_X5Y20         RAMB36E1                                     r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.007    -0.646    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.503    -0.144    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.014    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.636    -0.511    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y99        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.056    -0.314    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][12]
    SLICE_X109Y99        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.906    -0.748    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y99        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
                         clock pessimism              0.237    -0.511    
    SLICE_X109Y99        FDRE (Hold_fdre_C_D)         0.075    -0.436    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.719    -0.427    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X111Y101       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.286 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X111Y101       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.995    -0.659    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X111Y101       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism              0.232    -0.427    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.075    -0.352    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.635    -0.512    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y94        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.059    -0.312    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X106Y94        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.905    -0.749    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y94        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.237    -0.512    
    SLICE_X106Y94        FDRE (Hold_fdre_C_D)         0.076    -0.436    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.718    -0.428    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y101       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.287 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.059    -0.228    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X106Y101       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.992    -0.662    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y101       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.234    -0.428    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.076    -0.352    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.635    -0.512    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y94        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.062    -0.309    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X106Y94        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.905    -0.749    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y94        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.237    -0.512    
    SLICE_X106Y94        FDRE (Hold_fdre_C_D)         0.078    -0.434    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.636    -0.511    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y99        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.314    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X109Y99        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.906    -0.748    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y99        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.237    -0.511    
    SLICE_X109Y99        FDRE (Hold_fdre_C_D)         0.071    -0.440    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.718    -0.428    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y101       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.287 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.058    -0.229    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X106Y101       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.992    -0.662    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y101       FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism              0.234    -0.428    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.071    -0.357    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.636    -0.511    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y95        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.058    -0.312    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X110Y95        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.908    -0.746    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y95        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.235    -0.511    
    SLICE_X110Y95        FDRE (Hold_fdre_C_D)         0.071    -0.440    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             clk_7_5m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.635    -0.512    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y94        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.058    -0.313    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X106Y94        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.905    -0.749    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y94        FDRE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.237    -0.512    
    SLICE_X106Y94        FDRE (Hold_fdre_C_D)         0.071    -0.441    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_7_5m_pll_clk
Waveform(ns):       { 0.000 66.645 }
Period(ns):         133.290
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         133.290     130.714    RAMB36_X5Y19     u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         133.290     130.714    RAMB36_X5Y20     u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         133.290     131.135    BUFGCTRL_X0Y19   u_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         133.290     132.041    MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         133.290     132.290    SLICE_X111Y82    u_trans_mcu/byte_length_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         133.290     132.290    SLICE_X113Y82    u_trans_mcu/byte_length_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         133.290     132.290    SLICE_X113Y83    u_trans_mcu/byte_length_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         133.290     132.290    SLICE_X113Y83    u_trans_mcu/byte_length_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         133.290     132.290    SLICE_X112Y83    u_trans_mcu/byte_length_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         133.290     132.290    SLICE_X112Y83    u_trans_mcu/byte_length_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       133.290     80.070     MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X111Y82    u_trans_mcu/byte_length_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X113Y82    u_trans_mcu/byte_length_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X111Y82    u_trans_mcu/byte_length_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X111Y82    u_trans_mcu/byte_length_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X113Y82    u_trans_mcu/byte_length_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X111Y82    u_trans_mcu/byte_length_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X110Y82    u_trans_mcu/rate_con_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X110Y82    u_trans_mcu/rate_con_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X110Y82    u_trans_mcu/rate_con_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X110Y82    u_trans_mcu/rate_con_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X113Y83    u_trans_mcu/byte_length_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X113Y83    u_trans_mcu/byte_length_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X112Y83    u_trans_mcu/byte_length_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X112Y83    u_trans_mcu/byte_length_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X112Y83    u_trans_mcu/byte_length_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X112Y83    u_trans_mcu/byte_length_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X111Y98    u_trans_mcu/din_req_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X111Y98    u_trans_mcu/mac_data_req1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X112Y97    u_trans_mcu/req_byte_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         66.645      66.145     SLICE_X112Y97    u_trans_mcu/req_byte_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_80m_pll_clk
  To Clock:  clk_80m_pll_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.590ns  (required time - arrival time)
  Source:                 u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (clk_80m_pll_clk rise@12.508ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.642ns (11.463%)  route 4.959ns (88.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns = ( 10.392 - 12.508 ) 
    Source Clock Delay      (SCD):    -1.316ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.740    -1.316    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/aclk
    SLICE_X86Y48         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.798 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/Q
                         net (fo=129, routed)         4.959     4.160    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg_0[1]
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.284 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].mux41/O
                         net (fo=1, routed)           0.000     4.284    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/mux_out
    SLICE_X50Y56         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     12.508    12.508 r  
    U14                                               0.000    12.508 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.508    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    13.448 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.610    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500     7.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     8.835    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.926 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.466    10.392    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/aclk
    SLICE_X50Y56         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
                         clock pessimism              0.525    10.917    
                         clock uncertainty           -0.124    10.794    
    SLICE_X50Y56         FDRE (Setup_fdre_C_D)        0.081    10.875    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  6.590    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (clk_80m_pll_clk rise@12.508ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 0.642ns (11.709%)  route 4.841ns (88.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 10.404 - 12.508 ) 
    Source Clock Delay      (SCD):    -1.316ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.740    -1.316    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/aclk
    SLICE_X86Y48         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.798 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/Q
                         net (fo=129, routed)         4.841     4.043    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg_1[1]
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.167 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].mux41/O
                         net (fo=1, routed)           0.000     4.167    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].mux41_n_0
    SLICE_X46Y55         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     12.508    12.508 r  
    U14                                               0.000    12.508 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.508    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    13.448 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.610    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500     7.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     8.835    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.926 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.478    10.404    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/aclk
    SLICE_X46Y55         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
                         clock pessimism              0.525    10.929    
                         clock uncertainty           -0.124    10.806    
    SLICE_X46Y55         FDRE (Setup_fdre_C_D)        0.081    10.887    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg
  -------------------------------------------------------------------
                         required time                         10.887    
                         arrival time                          -4.167    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (clk_80m_pll_clk rise@12.508ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 0.642ns (11.873%)  route 4.765ns (88.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns = ( 10.392 - 12.508 ) 
    Source Clock Delay      (SCD):    -1.316ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.740    -1.316    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/aclk
    SLICE_X86Y48         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.798 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/Q
                         net (fo=129, routed)         4.765     3.967    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg_0[1]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.091 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].mux41/O
                         net (fo=1, routed)           0.000     4.091    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].mux41_n_0
    SLICE_X51Y56         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     12.508    12.508 r  
    U14                                               0.000    12.508 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.508    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    13.448 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.610    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500     7.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     8.835    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.926 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.466    10.392    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/aclk
    SLICE_X51Y56         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].latency1.reg/C
                         clock pessimism              0.525    10.917    
                         clock uncertainty           -0.124    10.794    
    SLICE_X51Y56         FDRE (Setup_fdre_C_D)        0.029    10.823    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].latency1.reg
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.742ns  (required time - arrival time)
  Source:                 u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (clk_80m_pll_clk rise@12.508ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 0.642ns (11.792%)  route 4.803ns (88.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns = ( 10.392 - 12.508 ) 
    Source Clock Delay      (SCD):    -1.316ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.740    -1.316    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/aclk
    SLICE_X86Y48         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.798 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/Q
                         net (fo=129, routed)         4.803     4.004    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg_0[1]
    SLICE_X50Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.128 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].mux41/O
                         net (fo=1, routed)           0.000     4.128    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].mux41_n_0
    SLICE_X50Y55         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     12.508    12.508 r  
    U14                                               0.000    12.508 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.508    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    13.448 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.610    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500     7.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     8.835    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.926 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.466    10.392    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o0_gen/aclk
    SLICE_X50Y55         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].latency1.reg/C
                         clock pessimism              0.525    10.917    
                         clock uncertainty           -0.124    10.794    
    SLICE_X50Y55         FDRE (Setup_fdre_C_D)        0.077    10.871    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].latency1.reg
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -4.128    
  -------------------------------------------------------------------
                         slack                                  6.742    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (clk_80m_pll_clk rise@12.508ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 0.642ns (11.798%)  route 4.800ns (88.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns = ( 10.392 - 12.508 ) 
    Source Clock Delay      (SCD):    -1.316ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.740    -1.316    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/aclk
    SLICE_X86Y48         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.798 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/Q
                         net (fo=129, routed)         4.800     4.001    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg_1[1]
    SLICE_X50Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.125 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].mux41/O
                         net (fo=1, routed)           0.000     4.125    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].mux41_n_0
    SLICE_X50Y55         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     12.508    12.508 r  
    U14                                               0.000    12.508 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.508    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    13.448 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.610    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500     7.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     8.835    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.926 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.466    10.392    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o1_gen/aclk
    SLICE_X50Y55         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].latency1.reg/C
                         clock pessimism              0.525    10.917    
                         clock uncertainty           -0.124    10.794    
    SLICE_X50Y55         FDRE (Setup_fdre_C_D)        0.081    10.875    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].latency1.reg
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (clk_80m_pll_clk rise@12.508ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 0.642ns (11.832%)  route 4.784ns (88.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns = ( 10.392 - 12.508 ) 
    Source Clock Delay      (SCD):    -1.316ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.740    -1.316    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/aclk
    SLICE_X86Y48         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.798 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/Q
                         net (fo=129, routed)         4.784     3.986    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg_0[1]
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.110 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].mux41/O
                         net (fo=1, routed)           0.000     4.110    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/mux_out
    SLICE_X50Y56         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     12.508    12.508 r  
    U14                                               0.000    12.508 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.508    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    13.448 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.610    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500     7.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     8.835    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.926 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.466    10.392    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/aclk
    SLICE_X50Y56         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
                         clock pessimism              0.525    10.917    
                         clock uncertainty           -0.124    10.794    
    SLICE_X50Y56         FDRE (Setup_fdre_C_D)        0.077    10.871    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 u_ifft/u_fft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CED
                            (rising edge-triggered cell DSP48E1 clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (clk_80m_pll_clk rise@12.508ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.419ns (8.857%)  route 4.312ns (91.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 10.509 - 12.508 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.781    -1.275    u_ifft/u_fft/U0/i_synth/axi_wrapper/aclk
    SLICE_X91Y56         FDRE                                         r  u_ifft/u_fft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDRE (Prop_fdre_C_Q)         0.419    -0.856 r  u_ifft/u_fft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2128, routed)        4.312     3.455    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/ce_w2c
    DSP48_X2Y15          DSP48E1                                      r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CED
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     12.508    12.508 r  
    U14                                               0.000    12.508 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.508    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    13.448 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.610    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500     7.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     8.835    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.926 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.583    10.509    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/aclk
    DSP48_X2Y15          DSP48E1                                      r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.525    11.035    
                         clock uncertainty           -0.124    10.911    
    DSP48_X2Y15          DSP48E1 (Setup_dsp48e1_CLK_CED)
                                                     -0.688    10.223    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         10.223    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 u_ifft/u_fft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][10]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (clk_80m_pll_clk rise@12.508ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.419ns (9.052%)  route 4.210ns (90.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 10.407 - 12.508 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.781    -1.275    u_ifft/u_fft/U0/i_synth/axi_wrapper/aclk
    SLICE_X91Y56         FDRE                                         r  u_ifft/u_fft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDRE (Prop_fdre_C_Q)         0.419    -0.856 r  u_ifft/u_fft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2128, routed)        4.210     3.353    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X34Y50         SRL16E                                       r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][10]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     12.508    12.508 r  
    U14                                               0.000    12.508 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.508    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    13.448 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.610    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500     7.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     8.835    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.926 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.481    10.407    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X34Y50         SRL16E                                       r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][10]_srl1/CLK
                         clock pessimism              0.539    10.946    
                         clock uncertainty           -0.124    10.823    
    SLICE_X34Y50         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.692    10.131    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][10]_srl1
  -------------------------------------------------------------------
                         required time                         10.131    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 u_ifft/u_fft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (clk_80m_pll_clk rise@12.508ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.419ns (9.052%)  route 4.210ns (90.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 10.407 - 12.508 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.781    -1.275    u_ifft/u_fft/U0/i_synth/axi_wrapper/aclk
    SLICE_X91Y56         FDRE                                         r  u_ifft/u_fft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDRE (Prop_fdre_C_Q)         0.419    -0.856 r  u_ifft/u_fft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2128, routed)        4.210     3.353    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X34Y50         SRL16E                                       r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     12.508    12.508 r  
    U14                                               0.000    12.508 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.508    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    13.448 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.610    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500     7.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     8.835    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.926 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.481    10.407    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X34Y50         SRL16E                                       r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]_srl1/CLK
                         clock pessimism              0.539    10.946    
                         clock uncertainty           -0.124    10.823    
    SLICE_X34Y50         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.692    10.131    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]_srl1
  -------------------------------------------------------------------
                         required time                         10.131    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 u_ifft/u_fft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (clk_80m_pll_clk rise@12.508ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.419ns (9.052%)  route 4.210ns (90.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 10.407 - 12.508 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.781    -1.275    u_ifft/u_fft/U0/i_synth/axi_wrapper/aclk
    SLICE_X91Y56         FDRE                                         r  u_ifft/u_fft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDRE (Prop_fdre_C_Q)         0.419    -0.856 r  u_ifft/u_fft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2128, routed)        4.210     3.353    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X34Y50         SRL16E                                       r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     12.508    12.508 r  
    U14                                               0.000    12.508 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.508    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    13.448 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.610    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500     7.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     8.835    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.926 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.481    10.407    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X34Y50         SRL16E                                       r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]_srl1/CLK
                         clock pessimism              0.539    10.946    
                         clock uncertainty           -0.124    10.823    
    SLICE_X34Y50         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.692    10.131    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]_srl1
  -------------------------------------------------------------------
                         required time                         10.131    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  6.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/output_selector_re/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.891%)  route 0.263ns (65.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.590    -0.557    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/output_selector_re/aclk
    SLICE_X80Y49         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/output_selector_re/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/output_selector_re/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/Q
                         net (fo=1, routed)           0.263    -0.153    u_ifft/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[1]
    SLICE_X86Y56         SRL16E                                       r  u_ifft/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.853    -0.801    u_ifft/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X86Y56         SRL16E                                       r  u_ifft/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
                         clock pessimism              0.508    -0.293    
    SLICE_X86Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.191    u_ifft/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[0].write_data_re_mux/use_lut6_2.latency1.Q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.128ns (28.565%)  route 0.320ns (71.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.589    -0.558    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[0].write_data_re_mux/aclk
    SLICE_X73Y49         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[0].write_data_re_mux/use_lut6_2.latency1.Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[0].write_data_re_mux/use_lut6_2.latency1.Q_reg[13]/Q
                         net (fo=1, routed)           0.320    -0.110    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/dina[29]
    RAMB18_X3Y20         RAMB18E1                                     r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.888    -0.765    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/clk
    RAMB18_X3Y20         RAMB18E1                                     r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.508    -0.258    
    RAMB18_X3Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.101    -0.157    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[1].ff_ar/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.577%)  route 0.230ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.557    -0.590    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X42Y50         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[1].ff_ar/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[1].ff_ar/Q
                         net (fo=2, routed)           0.230    -0.195    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/B[13]
    SLICE_X37Y48         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.830    -0.824    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/aclk
    SLICE_X37Y48         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[13]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.070    -0.246    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ifft/u_fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][27]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.580    -0.567    u_ifft/u_fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X87Y62         FDRE                                         r  u_ifft/u_fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  u_ifft/u_fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[27]/Q
                         net (fo=1, routed)           0.110    -0.316    u_ifft/u_fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[27]
    SLICE_X86Y62         SRL16E                                       r  u_ifft/u_fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][27]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.849    -0.805    u_ifft/u_fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X86Y62         SRL16E                                       r  u_ifft/u_fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][27]_srl16/CLK
                         clock pessimism              0.251    -0.554    
    SLICE_X86Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.371    u_ifft/u_fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][27]_srl16
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_0/sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.313ns (69.248%)  route 0.139ns (30.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.586    -0.561    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_0/sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X61Y49         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_0/sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_0/sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=4, routed)           0.138    -0.281    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X58Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119    -0.162 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.162    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.109 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.109    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X58Y50         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.848    -0.806    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y50         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.508    -0.298    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.134    -0.164    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[21].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.460%)  route 0.231ns (52.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.586    -0.561    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/aclk
    SLICE_X66Y49         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[21].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[21].latency1.reg/Q
                         net (fo=4, routed)           0.231    -0.165    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg_1[15]
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.045    -0.120 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].mux41/O
                         net (fo=1, routed)           0.000    -0.120    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o3_gen/mux_out
    SLICE_X62Y51         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.849    -0.805    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o3_gen/aclk
    SLICE_X62Y51         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
                         clock pessimism              0.508    -0.297    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.121    -0.176    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[2].gen_fdre[2].ff_ai/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.055%)  route 0.235ns (58.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.557    -0.590    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o3_gen/aclk
    SLICE_X46Y50         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/Q
                         net (fo=1, routed)           0.235    -0.190    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[3].ff_ai_0[10]
    SLICE_X43Y48         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[2].gen_fdre[2].ff_ai/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.830    -0.824    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X43Y48         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[2].gen_fdre[2].ff_ai/C
                         clock pessimism              0.508    -0.316    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.070    -0.246    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[2].gen_fdre[2].ff_ai
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.use_fabric_register.doutb_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.077%)  route 0.236ns (55.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.557    -0.590    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/clk
    SLICE_X47Y50         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.use_fabric_register.doutb_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.use_fabric_register.doutb_tmp_reg[9]/Q
                         net (fo=4, routed)           0.236    -0.213    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o0_gen/MC[9]
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.045    -0.168 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41/O
                         net (fo=1, routed)           0.000    -0.168    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41_n_0
    SLICE_X47Y49         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.830    -0.824    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o0_gen/aclk
    SLICE_X47Y49         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                         clock pessimism              0.508    -0.316    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.091    -0.225    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[21].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.246%)  route 0.233ns (52.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.586    -0.561    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/aclk
    SLICE_X66Y49         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[21].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[21].latency1.reg/Q
                         net (fo=4, routed)           0.233    -0.163    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg_1[15]
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.045    -0.118 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].mux41/O
                         net (fo=1, routed)           0.000    -0.118    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o2_gen/mux_out
    SLICE_X62Y51         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.849    -0.805    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o2_gen/aclk
    SLICE_X62Y51         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
                         clock pessimism              0.508    -0.297    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.121    -0.176    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[1].write_data_im_mux/use_lut6_2.latency1.Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.576    -0.571    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[1].write_data_im_mux/aclk
    SLICE_X54Y55         FDRE                                         r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[1].write_data_im_mux/use_lut6_2.latency1.Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[1].write_data_im_mux/use_lut6_2.latency1.Q_reg[10]/Q
                         net (fo=1, routed)           0.108    -0.299    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/dina[10]
    RAMB18_X3Y22         RAMB18E1                                     r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.887    -0.766    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/clk
    RAMB18_X3Y22         RAMB18E1                                     r  u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.512    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155    -0.357    u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_80m_pll_clk
Waveform(ns):       { 0.000 6.254 }
Period(ns):         12.508
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.508      9.564      RAMB18_X3Y20     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         12.508      9.564      RAMB18_X3Y20     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.508      9.564      RAMB18_X3Y22     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         12.508      9.564      RAMB18_X3Y22     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.508      9.564      RAMB18_X3Y23     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         12.508      9.564      RAMB18_X3Y23     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.508      9.564      RAMB18_X3Y21     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         12.508      9.564      RAMB18_X3Y21     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.508      9.932      RAMB18_X2Y14     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.508      9.932      RAMB18_X2Y14     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       12.508      200.852    MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X38Y38     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][10]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X38Y38     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][10]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X38Y38     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X38Y38     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X38Y38     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X38Y38     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X38Y38     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][13]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X38Y38     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][13]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X38Y38     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][14]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X38Y38     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][14]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X96Y44     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X96Y44     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X92Y43     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X92Y44     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][10]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X92Y44     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][11]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X92Y44     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X92Y44     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X92Y44     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X92Y43     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.254       5.274      SLICE_X92Y43     u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][2]_srl1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_clk
  To Clock:  clkfbout_pll_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20   u_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_60m_pll_clk
  To Clock:  clk_20m_pll_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.838ns  (required time - arrival time)
  Source:                 u_trans_mcu/signal_bit_vld1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_scram/scram_vld_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_20m_pll_clk rise@50.033ns - clk_60m_pll_clk rise@33.355ns)
  Data Path Delay:        3.192ns  (logic 0.839ns (26.286%)  route 2.353ns (73.714%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 48.057 - 50.033 ) 
    Source Clock Delay      (SCD):    -1.194ns = ( 32.161 - 33.355 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                     33.355    33.355 r  
    U14                                               0.000    33.355 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.355    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075    34.430 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    35.715    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    28.309 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    30.198    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    30.299 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.862    32.161    u_trans_mcu/clk_60m
    SLICE_X106Y91        FDCE                                         r  u_trans_mcu/signal_bit_vld1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDCE (Prop_fdce_C_Q)         0.419    32.580 r  u_trans_mcu/signal_bit_vld1_reg/Q
                         net (fo=2, routed)           1.063    33.642    u_trans_mcu/signal_bit_vld1
    SLICE_X106Y91        LUT3 (Prop_lut3_I0_O)        0.296    33.938 r  u_trans_mcu/modem_bit_vld_inferred_i_1/O
                         net (fo=1, routed)           1.290    35.228    u_ofdm_modem/u_scram/data_bit_vld
    SLICE_X104Y89        LUT2 (Prop_lut2_I0_O)        0.124    35.352 r  u_ofdm_modem/u_scram/scram_vld_i_1/O
                         net (fo=1, routed)           0.000    35.352    u_ofdm_modem/u_scram/scram_vld_i_1_n_0
    SLICE_X104Y89        FDCE                                         r  u_ofdm_modem/u_scram/scram_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                     50.033    50.033 r  
    U14                                               0.000    50.033 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.033    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    50.972 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.134    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    44.635 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    46.360    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.451 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.607    48.057    u_ofdm_modem/u_scram/sys_clk
    SLICE_X104Y89        FDCE                                         r  u_ofdm_modem/u_scram/scram_vld_reg/C
                         clock pessimism              0.352    48.409    
                         clock uncertainty           -0.296    48.113    
    SLICE_X104Y89        FDCE (Setup_fdce_C_D)        0.077    48.190    u_ofdm_modem/u_scram/scram_vld_reg
  -------------------------------------------------------------------
                         required time                         48.190    
                         arrival time                         -35.352    
  -------------------------------------------------------------------
                         slack                                 12.838    

Slack (MET) :             13.770ns  (required time - arrival time)
  Source:                 u_trans_mcu/signal_flag_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_scram/signal_flag_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_20m_pll_clk rise@50.033ns - clk_60m_pll_clk rise@33.355ns)
  Data Path Delay:        2.152ns  (logic 0.456ns (21.185%)  route 1.696ns (78.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 48.058 - 50.033 ) 
    Source Clock Delay      (SCD):    -1.194ns = ( 32.161 - 33.355 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                     33.355    33.355 r  
    U14                                               0.000    33.355 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.355    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075    34.430 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    35.715    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    28.309 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    30.198    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    30.299 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.862    32.161    u_trans_mcu/clk_60m
    SLICE_X106Y91        FDCE                                         r  u_trans_mcu/signal_flag_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDCE (Prop_fdce_C_Q)         0.456    32.617 r  u_trans_mcu/signal_flag_reg2_reg/Q
                         net (fo=3, routed)           1.696    34.313    u_ofdm_modem/u_scram/signal_flag
    SLICE_X104Y91        FDCE                                         r  u_ofdm_modem/u_scram/signal_flag_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                     50.033    50.033 r  
    U14                                               0.000    50.033 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.033    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    50.972 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.134    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    44.635 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    46.360    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.451 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.608    48.058    u_ofdm_modem/u_scram/sys_clk
    SLICE_X104Y91        FDCE                                         r  u_ofdm_modem/u_scram/signal_flag_out_reg/C
                         clock pessimism              0.352    48.410    
                         clock uncertainty           -0.296    48.114    
    SLICE_X104Y91        FDCE (Setup_fdce_C_D)       -0.031    48.083    u_ofdm_modem/u_scram/signal_flag_out_reg
  -------------------------------------------------------------------
                         required time                         48.083    
                         arrival time                         -34.313    
  -------------------------------------------------------------------
                         slack                                 13.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_trans_mcu/signal_flag_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_scram/signal_flag_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.938%)  route 0.691ns (83.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.634    -0.513    u_trans_mcu/clk_60m
    SLICE_X106Y91        FDCE                                         r  u_trans_mcu/signal_flag_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  u_trans_mcu/signal_flag_reg2_reg/Q
                         net (fo=3, routed)           0.691     0.320    u_ofdm_modem/u_scram/signal_flag
    SLICE_X104Y91        FDCE                                         r  u_ofdm_modem/u_scram/signal_flag_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.878    -0.776    u_ofdm_modem/u_scram/sys_clk
    SLICE_X104Y91        FDCE                                         r  u_ofdm_modem/u_scram/signal_flag_out_reg/C
                         clock pessimism              0.558    -0.218    
                         clock uncertainty            0.296     0.078    
    SLICE_X104Y91        FDCE (Hold_fdce_C_D)         0.059     0.137    u_ofdm_modem/u_scram/signal_flag_out_reg
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_trans_mcu/rd_fifo_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_scram/scram_vld_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.231ns (23.180%)  route 0.766ns (76.820%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.634    -0.513    u_trans_mcu/clk_60m
    SLICE_X107Y91        FDCE                                         r  u_trans_mcu/rd_fifo_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  u_trans_mcu/rd_fifo_vld_reg/Q
                         net (fo=1, routed)           0.211    -0.160    u_trans_mcu/rd_fifo_vld
    SLICE_X106Y91        LUT3 (Prop_lut3_I2_O)        0.045    -0.115 r  u_trans_mcu/modem_bit_vld_inferred_i_1/O
                         net (fo=1, routed)           0.554     0.439    u_ofdm_modem/u_scram/data_bit_vld
    SLICE_X104Y89        LUT2 (Prop_lut2_I0_O)        0.045     0.484 r  u_ofdm_modem/u_scram/scram_vld_i_1/O
                         net (fo=1, routed)           0.000     0.484    u_ofdm_modem/u_scram/scram_vld_i_1_n_0
    SLICE_X104Y89        FDCE                                         r  u_ofdm_modem/u_scram/scram_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.877    -0.777    u_ofdm_modem/u_scram/sys_clk
    SLICE_X104Y89        FDCE                                         r  u_ofdm_modem/u_scram/scram_vld_reg/C
                         clock pessimism              0.558    -0.219    
                         clock uncertainty            0.296     0.077    
    SLICE_X104Y89        FDCE (Hold_fdce_C_D)         0.120     0.197    u_ofdm_modem/u_scram/scram_vld_reg
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
From Clock:  clk_80m_pll_clk
  To Clock:  clk_20m_pll_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.144ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_QAM16/map_bits_vld_80m3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ofdm_modem/u_QAM16/map_type_20m_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (clk_20m_pll_clk rise@50.033ns - clk_80m_pll_clk rise@37.524ns)
  Data Path Delay:        2.795ns  (logic 0.580ns (20.755%)  route 2.215ns (79.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 48.054 - 50.033 ) 
    Source Clock Delay      (SCD):    -1.275ns = ( 36.249 - 37.524 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                     37.524    37.524 r  
    U14                                               0.000    37.524 r  sys_clk (IN)
                         net (fo=0)                   0.000    37.524    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075    38.599 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    39.884    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.406    32.478 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    34.367    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    34.468 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.781    36.249    u_ofdm_modem/u_QAM16/cb_clk
    SLICE_X99Y87         FDCE                                         r  u_ofdm_modem/u_QAM16/map_bits_vld_80m3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y87         FDCE (Prop_fdce_C_Q)         0.456    36.705 r  u_ofdm_modem/u_QAM16/map_bits_vld_80m3_reg/Q
                         net (fo=2, routed)           2.215    38.919    u_ofdm_modem/u_QAM16/map_bits_vld_80m3
    SLICE_X98Y87         LUT6 (Prop_lut6_I2_O)        0.124    39.043 r  u_ofdm_modem/u_QAM16/map_type_20m[0]_i_1/O
                         net (fo=1, routed)           0.000    39.043    u_ofdm_modem/u_QAM16/map_type_20m[0]_i_1_n_0
    SLICE_X98Y87         FDCE                                         r  u_ofdm_modem/u_QAM16/map_type_20m_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                     50.033    50.033 r  
    U14                                               0.000    50.033 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.033    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    50.972 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.134    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    44.635 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    46.360    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.451 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.604    48.054    u_ofdm_modem/u_QAM16/sys_clk
    SLICE_X98Y87         FDCE                                         r  u_ofdm_modem/u_QAM16/map_type_20m_reg[0]/C
                         clock pessimism              0.352    48.406    
                         clock uncertainty           -0.296    48.110    
    SLICE_X98Y87         FDCE (Setup_fdce_C_D)        0.077    48.187    u_ofdm_modem/u_QAM16/map_type_20m_reg[0]
  -------------------------------------------------------------------
                         required time                         48.187    
                         arrival time                         -39.043    
  -------------------------------------------------------------------
                         slack                                  9.144    

Slack (MET) :             9.462ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_QAM16/map_bits_vld_80m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ofdm_modem/u_QAM16/map_bits_vld_20m_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (clk_20m_pll_clk rise@50.033ns - clk_80m_pll_clk rise@37.524ns)
  Data Path Delay:        2.480ns  (logic 0.580ns (23.391%)  route 1.900ns (76.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 48.054 - 50.033 ) 
    Source Clock Delay      (SCD):    -1.274ns = ( 36.250 - 37.524 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                     37.524    37.524 r  
    U14                                               0.000    37.524 r  sys_clk (IN)
                         net (fo=0)                   0.000    37.524    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075    38.599 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    39.884    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.406    32.478 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    34.367    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    34.468 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.782    36.250    u_ofdm_modem/u_QAM16/cb_clk
    SLICE_X99Y88         FDCE                                         r  u_ofdm_modem/u_QAM16/map_bits_vld_80m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y88         FDCE (Prop_fdce_C_Q)         0.456    36.706 r  u_ofdm_modem/u_QAM16/map_bits_vld_80m_reg/Q
                         net (fo=3, routed)           1.900    38.605    u_ofdm_modem/u_QAM16/map_bits_vld_80m
    SLICE_X98Y87         LUT4 (Prop_lut4_I0_O)        0.124    38.729 r  u_ofdm_modem/u_QAM16/map_vld_80m_20m/O
                         net (fo=1, routed)           0.000    38.729    u_ofdm_modem/u_QAM16/map_vld_80m_20m__0
    SLICE_X98Y87         FDCE                                         r  u_ofdm_modem/u_QAM16/map_bits_vld_20m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                     50.033    50.033 r  
    U14                                               0.000    50.033 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.033    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    50.972 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.134    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    44.635 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    46.360    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.451 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.604    48.054    u_ofdm_modem/u_QAM16/sys_clk
    SLICE_X98Y87         FDCE                                         r  u_ofdm_modem/u_QAM16/map_bits_vld_20m_reg/C
                         clock pessimism              0.352    48.406    
                         clock uncertainty           -0.296    48.110    
    SLICE_X98Y87         FDCE (Setup_fdce_C_D)        0.081    48.191    u_ofdm_modem/u_QAM16/map_bits_vld_20m_reg
  -------------------------------------------------------------------
                         required time                         48.191    
                         arrival time                         -38.729    
  -------------------------------------------------------------------
                         slack                                  9.462    

Slack (MET) :             11.172ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (MaxDelay Path 12.508ns)
  Data Path Delay:        1.064ns  (logic 0.478ns (44.936%)  route 0.586ns (55.064%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.508ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y62                                      0.000     0.000 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X90Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.586     1.064    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X91Y62         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.508    12.508    
    SLICE_X91Y62         FDRE (Setup_fdre_C_D)       -0.272    12.236    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 11.172    

Slack (MET) :             11.189ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (MaxDelay Path 12.508ns)
  Data Path Delay:        1.054ns  (logic 0.478ns (45.366%)  route 0.576ns (54.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.508ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y62                                      0.000     0.000 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X90Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.576     1.054    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X91Y62         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.508    12.508    
    SLICE_X91Y62         FDRE (Setup_fdre_C_D)       -0.265    12.243    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 11.189    

Slack (MET) :             11.217ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (MaxDelay Path 12.508ns)
  Data Path Delay:        1.074ns  (logic 0.478ns (44.492%)  route 0.596ns (55.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.508ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71                                      0.000     0.000 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.596     1.074    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X94Y71         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.508    12.508    
    SLICE_X94Y71         FDRE (Setup_fdre_C_D)       -0.217    12.291    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         12.291    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                 11.217    

Slack (MET) :             11.288ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (MaxDelay Path 12.508ns)
  Data Path Delay:        0.996ns  (logic 0.478ns (47.971%)  route 0.518ns (52.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.508ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71                                      0.000     0.000 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.518     0.996    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X94Y71         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.508    12.508    
    SLICE_X94Y71         FDRE (Setup_fdre_C_D)       -0.224    12.284    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                 11.288    

Slack (MET) :             11.303ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (MaxDelay Path 12.508ns)
  Data Path Delay:        1.110ns  (logic 0.518ns (46.684%)  route 0.592ns (53.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.508ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71                                      0.000     0.000 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.592     1.110    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X95Y70         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.508    12.508    
    SLICE_X95Y70         FDRE (Setup_fdre_C_D)       -0.095    12.413    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 11.303    

Slack (MET) :             11.312ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (MaxDelay Path 12.508ns)
  Data Path Delay:        1.103ns  (logic 0.518ns (46.955%)  route 0.585ns (53.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.508ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y62                                      0.000     0.000 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X90Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.585     1.103    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X91Y62         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.508    12.508    
    SLICE_X91Y62         FDRE (Setup_fdre_C_D)       -0.093    12.415    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         12.415    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 11.312    

Slack (MET) :             11.345ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (MaxDelay Path 12.508ns)
  Data Path Delay:        1.120ns  (logic 0.518ns (46.235%)  route 0.602ns (53.765%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.508ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y62                                      0.000     0.000 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X90Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.602     1.120    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X90Y61         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.508    12.508    
    SLICE_X90Y61         FDRE (Setup_fdre_C_D)       -0.043    12.465    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                 11.345    

Slack (MET) :             11.359ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.508ns  (MaxDelay Path 12.508ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.301%)  route 0.648ns (58.699%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.508ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72                                      0.000     0.000 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X93Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.648     1.104    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X94Y71         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.508    12.508    
    SLICE_X94Y71         FDRE (Setup_fdre_C_D)       -0.045    12.463    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 11.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_ofdm_modem/u_QAM16/map_bits_vld_80m2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ofdm_modem/u_QAM16/map_bits_vld_20m_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20m_pll_clk rise@0.000ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.156%)  route 0.693ns (78.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.605    -0.542    u_ofdm_modem/u_QAM16/cb_clk
    SLICE_X99Y87         FDCE                                         r  u_ofdm_modem/u_QAM16/map_bits_vld_80m2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  u_ofdm_modem/u_QAM16/map_bits_vld_80m2_reg/Q
                         net (fo=3, routed)           0.693     0.293    u_ofdm_modem/u_QAM16/map_bits_vld_80m2
    SLICE_X98Y87         LUT4 (Prop_lut4_I2_O)        0.045     0.338 r  u_ofdm_modem/u_QAM16/map_vld_80m_20m/O
                         net (fo=1, routed)           0.000     0.338    u_ofdm_modem/u_QAM16/map_vld_80m_20m__0
    SLICE_X98Y87         FDCE                                         r  u_ofdm_modem/u_QAM16/map_bits_vld_20m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.874    -0.780    u_ofdm_modem/u_QAM16/sys_clk
    SLICE_X98Y87         FDCE                                         r  u_ofdm_modem/u_QAM16/map_bits_vld_20m_reg/C
                         clock pessimism              0.558    -0.222    
                         clock uncertainty            0.296     0.074    
    SLICE_X98Y87         FDCE (Hold_fdce_C_D)         0.121     0.195    u_ofdm_modem/u_QAM16/map_bits_vld_20m_reg
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_ofdm_modem/u_QAM16/map_bits_vld_80m1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Destination:            u_ofdm_modem/u_QAM16/map_type_20m_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Path Group:             clk_20m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20m_pll_clk rise@0.000ns - clk_80m_pll_clk rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.209ns (23.502%)  route 0.680ns (76.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.606    -0.541    u_ofdm_modem/u_QAM16/cb_clk
    SLICE_X98Y88         FDCE                                         r  u_ofdm_modem/u_QAM16/map_bits_vld_80m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  u_ofdm_modem/u_QAM16/map_bits_vld_80m1_reg/Q
                         net (fo=3, routed)           0.680     0.304    u_ofdm_modem/u_QAM16/map_bits_vld_80m1
    SLICE_X98Y87         LUT6 (Prop_lut6_I4_O)        0.045     0.349 r  u_ofdm_modem/u_QAM16/map_type_20m[0]_i_1/O
                         net (fo=1, routed)           0.000     0.349    u_ofdm_modem/u_QAM16/map_type_20m[0]_i_1_n_0
    SLICE_X98Y87         FDCE                                         r  u_ofdm_modem/u_QAM16/map_type_20m_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.874    -0.780    u_ofdm_modem/u_QAM16/sys_clk
    SLICE_X98Y87         FDCE                                         r  u_ofdm_modem/u_QAM16/map_type_20m_reg[0]/C
                         clock pessimism              0.558    -0.222    
                         clock uncertainty            0.296     0.074    
    SLICE_X98Y87         FDCE (Hold_fdce_C_D)         0.120     0.194    u_ofdm_modem/u_QAM16/map_type_20m_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20m_pll_clk
  To Clock:  clk_60m_pll_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.707ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_scram/scram_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ofdm_modem/u_conv_code/conv_vld_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.518ns (22.746%)  route 1.759ns (77.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 14.702 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.273ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.783    -1.273    u_ofdm_modem/u_scram/sys_clk
    SLICE_X104Y89        FDCE                                         r  u_ofdm_modem/u_scram/scram_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDCE (Prop_fdce_C_Q)         0.518    -0.755 r  u_ofdm_modem/u_scram/scram_vld_reg/Q
                         net (fo=1, routed)           1.759     1.004    u_ofdm_modem/u_conv_code/scram_vld
    SLICE_X103Y89        FDCE                                         r  u_ofdm_modem/u_conv_code/conv_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.607    14.702    u_ofdm_modem/u_conv_code/din_clk
    SLICE_X103Y89        FDCE                                         r  u_ofdm_modem/u_conv_code/conv_vld_reg/C
                         clock pessimism              0.352    15.054    
                         clock uncertainty           -0.296    14.758    
    SLICE_X103Y89        FDCE (Setup_fdce_C_D)       -0.047    14.711    u_ofdm_modem/u_conv_code/conv_vld_reg
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 13.707    

Slack (MET) :             13.718ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_scram/signal_flag_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ofdm_modem/u_conv_code/signal_flag_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.518ns (23.066%)  route 1.728ns (76.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 14.702 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.272ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         1.784    -1.272    u_ofdm_modem/u_scram/sys_clk
    SLICE_X104Y91        FDCE                                         r  u_ofdm_modem/u_scram/signal_flag_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDCE (Prop_fdce_C_Q)         0.518    -0.754 r  u_ofdm_modem/u_scram/signal_flag_out_reg/Q
                         net (fo=1, routed)           1.728     0.973    u_ofdm_modem/u_conv_code/signal_flag_out_reg_0
    SLICE_X103Y90        FDCE                                         r  u_ofdm_modem/u_conv_code/signal_flag_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.607    14.702    u_ofdm_modem/u_conv_code/din_clk
    SLICE_X103Y90        FDCE                                         r  u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
                         clock pessimism              0.352    15.054    
                         clock uncertainty           -0.296    14.758    
    SLICE_X103Y90        FDCE (Setup_fdce_C_D)       -0.067    14.691    u_ofdm_modem/u_conv_code/signal_flag_out_reg
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                 13.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ofdm_modem/u_scram/signal_flag_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ofdm_modem/u_conv_code/signal_flag_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.164ns (18.835%)  route 0.707ns (81.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.607    -0.540    u_ofdm_modem/u_scram/sys_clk
    SLICE_X104Y91        FDCE                                         r  u_ofdm_modem/u_scram/signal_flag_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  u_ofdm_modem/u_scram/signal_flag_out_reg/Q
                         net (fo=1, routed)           0.707     0.331    u_ofdm_modem/u_conv_code/signal_flag_out_reg_0
    SLICE_X103Y90        FDCE                                         r  u_ofdm_modem/u_conv_code/signal_flag_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.877    -0.777    u_ofdm_modem/u_conv_code/din_clk
    SLICE_X103Y90        FDCE                                         r  u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
                         clock pessimism              0.558    -0.219    
                         clock uncertainty            0.296     0.077    
    SLICE_X103Y90        FDCE (Hold_fdce_C_D)         0.070     0.147    u_ofdm_modem/u_conv_code/signal_flag_out_reg
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_ofdm_modem/u_scram/scram_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ofdm_modem/u_conv_code/conv_vld_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             clk_60m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_20m_pll_clk rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.164ns (17.077%)  route 0.796ns (82.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_20m_pll_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout2_buf/O
                         net (fo=651, routed)         0.606    -0.541    u_ofdm_modem/u_scram/sys_clk
    SLICE_X104Y89        FDCE                                         r  u_ofdm_modem/u_scram/scram_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  u_ofdm_modem/u_scram/scram_vld_reg/Q
                         net (fo=1, routed)           0.796     0.420    u_ofdm_modem/u_conv_code/scram_vld
    SLICE_X103Y89        FDCE                                         r  u_ofdm_modem/u_conv_code/conv_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.876    -0.778    u_ofdm_modem/u_conv_code/din_clk
    SLICE_X103Y89        FDCE                                         r  u_ofdm_modem/u_conv_code/conv_vld_reg/C
                         clock pessimism              0.558    -0.220    
                         clock uncertainty            0.296     0.076    
    SLICE_X103Y89        FDCE (Hold_fdce_C_D)         0.075     0.151    u_ofdm_modem/u_conv_code/conv_vld_reg
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20m_pll_clk
  To Clock:  clk_80m_pll_clk

Setup :            0  Failing Endpoints,  Worst Slack       48.785ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.785ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (MaxDelay Path 50.033ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.682%)  route 0.611ns (59.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.033ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59                                      0.000     0.000 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.611     1.030    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X94Y59         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.033    50.033    
    SLICE_X94Y59         FDRE (Setup_fdre_C_D)       -0.218    49.815    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         49.815    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 48.785    

Slack (MET) :             48.786ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (MaxDelay Path 50.033ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.679%)  route 0.611ns (59.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.033ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59                                      0.000     0.000 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.611     1.030    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X94Y58         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.033    50.033    
    SLICE_X94Y58         FDRE (Setup_fdre_C_D)       -0.217    49.816    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         49.816    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 48.786    

Slack (MET) :             48.788ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (MaxDelay Path 50.033ns)
  Data Path Delay:        1.027ns  (logic 0.419ns (40.807%)  route 0.608ns (59.193%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.033ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59                                      0.000     0.000 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.608     1.027    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X94Y58         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.033    50.033    
    SLICE_X94Y58         FDRE (Setup_fdre_C_D)       -0.218    49.815    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         49.815    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                 48.788    

Slack (MET) :             48.803ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (MaxDelay Path 50.033ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.446%)  route 0.592ns (58.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.033ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72                                      0.000     0.000 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.592     1.011    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X94Y72         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.033    50.033    
    SLICE_X94Y72         FDRE (Setup_fdre_C_D)       -0.219    49.814    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         49.814    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 48.803    

Slack (MET) :             48.812ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (MaxDelay Path 50.033ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.709%)  route 0.586ns (58.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.033ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72                                      0.000     0.000 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.586     1.005    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X94Y72         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.033    50.033    
    SLICE_X94Y72         FDRE (Setup_fdre_C_D)       -0.216    49.817    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         49.817    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 48.812    

Slack (MET) :             48.840ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (MaxDelay Path 50.033ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.828%)  route 0.634ns (58.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.033ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61                                      0.000     0.000 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.634     1.090    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X93Y60         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.033    50.033    
    SLICE_X93Y60         FDRE (Setup_fdre_C_D)       -0.103    49.930    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         49.930    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 48.840    

Slack (MET) :             48.845ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (MaxDelay Path 50.033ns)
  Data Path Delay:        0.923ns  (logic 0.478ns (51.783%)  route 0.445ns (48.217%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.033ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70                                      0.000     0.000 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X92Y70         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.445     0.923    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X91Y70         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.033    50.033    
    SLICE_X91Y70         FDRE (Setup_fdre_C_D)       -0.265    49.768    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         49.768    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 48.845    

Slack (MET) :             48.898ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (MaxDelay Path 50.033ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.033ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y70                                      0.000     0.000 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X93Y70         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X93Y71         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.033    50.033    
    SLICE_X93Y71         FDRE (Setup_fdre_C_D)       -0.268    49.765    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         49.765    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 48.898    

Slack (MET) :             48.919ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (MaxDelay Path 50.033ns)
  Data Path Delay:        1.019ns  (logic 0.456ns (44.753%)  route 0.563ns (55.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.033ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y70                                      0.000     0.000 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X93Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.563     1.019    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X93Y71         FDRE                                         r  u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.033    50.033    
    SLICE_X93Y71         FDRE (Setup_fdre_C_D)       -0.095    49.938    u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         49.938    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                 48.919    

Slack (MET) :             48.922ns  (required time - arrival time)
  Source:                 u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20m_pll_clk  {rise@0.000ns fall@25.016ns period=50.033ns})
  Destination:            u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.033ns  (MaxDelay Path 50.033ns)
  Data Path Delay:        0.889ns  (logic 0.419ns (47.139%)  route 0.470ns (52.861%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.033ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61                                      0.000     0.000 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.470     0.889    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X94Y59         FDRE                                         r  u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.033    50.033    
    SLICE_X94Y59         FDRE (Setup_fdre_C_D)       -0.222    49.811    u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         49.811    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 48.922    





---------------------------------------------------------------------------------------------------
From Clock:  clk_60m_pll_clk
  To Clock:  clk_80m_pll_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_punt/punt_vld_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.169ns  (clk_80m_pll_clk rise@37.524ns - clk_60m_pll_clk rise@33.355ns)
  Data Path Delay:        2.658ns  (logic 0.704ns (26.490%)  route 1.954ns (73.510%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 35.549 - 37.524 ) 
    Source Clock Delay      (SCD):    -1.273ns = ( 32.082 - 33.355 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                     33.355    33.355 r  
    U14                                               0.000    33.355 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.355    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075    34.430 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    35.715    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    28.309 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    30.198    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    30.299 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.783    32.082    u_ofdm_modem/u_conv_code/din_clk
    SLICE_X103Y90        FDCE                                         r  u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDCE (Prop_fdce_C_Q)         0.456    32.538 f  u_ofdm_modem/u_conv_code/signal_flag_out_reg/Q
                         net (fo=10, routed)          1.036    33.574    u_ofdm_modem/u_punt/signal_flag_out
    SLICE_X103Y89        LUT4 (Prop_lut4_I0_O)        0.124    33.698 r  u_ofdm_modem/u_punt/cnt_bit[1]_i_2/O
                         net (fo=4, routed)           0.917    34.615    u_ofdm_modem/u_punt/cnt_bit[1]_i_2_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I2_O)        0.124    34.739 r  u_ofdm_modem/u_punt/punt_vld_i_1/O
                         net (fo=1, routed)           0.000    34.739    u_ofdm_modem/u_punt/punt_vld_i_1_n_0
    SLICE_X102Y90        FDCE                                         r  u_ofdm_modem/u_punt/punt_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     37.524    37.524 r  
    U14                                               0.000    37.524 r  sys_clk (IN)
                         net (fo=0)                   0.000    37.524    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    38.464 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.626    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500    32.126 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    33.852    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.943 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.607    35.549    u_ofdm_modem/u_punt/cb_clk
    SLICE_X102Y90        FDCE                                         r  u_ofdm_modem/u_punt/punt_vld_reg/C
                         clock pessimism              0.352    35.901    
                         clock uncertainty           -0.252    35.649    
    SLICE_X102Y90        FDCE (Setup_fdce_C_D)        0.079    35.728    u_ofdm_modem/u_punt/punt_vld_reg
  -------------------------------------------------------------------
                         required time                         35.728    
                         arrival time                         -34.739    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_punt/symbol_len_con_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.169ns  (clk_80m_pll_clk rise@37.524ns - clk_60m_pll_clk rise@33.355ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.792%)  route 1.924ns (73.208%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 35.549 - 37.524 ) 
    Source Clock Delay      (SCD):    -1.273ns = ( 32.082 - 33.355 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                     33.355    33.355 r  
    U14                                               0.000    33.355 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.355    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075    34.430 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    35.715    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    28.309 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    30.198    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    30.299 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.783    32.082    u_ofdm_modem/u_conv_code/din_clk
    SLICE_X103Y90        FDCE                                         r  u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDCE (Prop_fdce_C_Q)         0.456    32.538 f  u_ofdm_modem/u_conv_code/signal_flag_out_reg/Q
                         net (fo=10, routed)          1.036    33.574    u_ofdm_modem/u_punt/signal_flag_out
    SLICE_X103Y89        LUT4 (Prop_lut4_I0_O)        0.124    33.698 r  u_ofdm_modem/u_punt/cnt_bit[1]_i_2/O
                         net (fo=4, routed)           0.887    34.585    u_ofdm_modem/u_punt/cnt_bit[1]_i_2_n_0
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.124    34.709 r  u_ofdm_modem/u_punt/symbol_len_con[1]_i_1/O
                         net (fo=1, routed)           0.000    34.709    u_ofdm_modem/u_punt/symbol_len_con[1]_i_1_n_0
    SLICE_X102Y89        FDCE                                         r  u_ofdm_modem/u_punt/symbol_len_con_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     37.524    37.524 r  
    U14                                               0.000    37.524 r  sys_clk (IN)
                         net (fo=0)                   0.000    37.524    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    38.464 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.626    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500    32.126 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    33.852    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.943 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.607    35.549    u_ofdm_modem/u_punt/cb_clk
    SLICE_X102Y89        FDCE                                         r  u_ofdm_modem/u_punt/symbol_len_con_reg[1]/C
                         clock pessimism              0.352    35.901    
                         clock uncertainty           -0.252    35.649    
    SLICE_X102Y89        FDCE (Setup_fdce_C_D)        0.081    35.730    u_ofdm_modem/u_punt/symbol_len_con_reg[1]
  -------------------------------------------------------------------
                         required time                         35.730    
                         arrival time                         -34.709    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_punt/symbol_len_con_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.169ns  (clk_80m_pll_clk rise@37.524ns - clk_60m_pll_clk rise@33.355ns)
  Data Path Delay:        2.617ns  (logic 0.704ns (26.904%)  route 1.913ns (73.096%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 35.549 - 37.524 ) 
    Source Clock Delay      (SCD):    -1.273ns = ( 32.082 - 33.355 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                     33.355    33.355 r  
    U14                                               0.000    33.355 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.355    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075    34.430 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    35.715    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    28.309 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    30.198    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    30.299 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.783    32.082    u_ofdm_modem/u_conv_code/din_clk
    SLICE_X103Y90        FDCE                                         r  u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDCE (Prop_fdce_C_Q)         0.456    32.538 f  u_ofdm_modem/u_conv_code/signal_flag_out_reg/Q
                         net (fo=10, routed)          1.036    33.574    u_ofdm_modem/u_punt/signal_flag_out
    SLICE_X103Y89        LUT4 (Prop_lut4_I0_O)        0.124    33.698 r  u_ofdm_modem/u_punt/cnt_bit[1]_i_2/O
                         net (fo=4, routed)           0.876    34.574    u_ofdm_modem/u_punt/cnt_bit[1]_i_2_n_0
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.124    34.698 r  u_ofdm_modem/u_punt/symbol_len_con[0]_i_1/O
                         net (fo=1, routed)           0.000    34.698    u_ofdm_modem/u_punt/symbol_len_con[0]_i_1_n_0
    SLICE_X102Y89        FDCE                                         r  u_ofdm_modem/u_punt/symbol_len_con_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     37.524    37.524 r  
    U14                                               0.000    37.524 r  sys_clk (IN)
                         net (fo=0)                   0.000    37.524    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    38.464 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.626    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500    32.126 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    33.852    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.943 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.607    35.549    u_ofdm_modem/u_punt/cb_clk
    SLICE_X102Y89        FDCE                                         r  u_ofdm_modem/u_punt/symbol_len_con_reg[0]/C
                         clock pessimism              0.352    35.901    
                         clock uncertainty           -0.252    35.649    
    SLICE_X102Y89        FDCE (Setup_fdce_C_D)        0.077    35.726    u_ofdm_modem/u_punt/symbol_len_con_reg[0]
  -------------------------------------------------------------------
                         required time                         35.726    
                         arrival time                         -34.698    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_punt/cnt_bit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.169ns  (clk_80m_pll_clk rise@37.524ns - clk_60m_pll_clk rise@33.355ns)
  Data Path Delay:        2.508ns  (logic 0.704ns (28.068%)  route 1.804ns (71.932%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 35.549 - 37.524 ) 
    Source Clock Delay      (SCD):    -1.273ns = ( 32.082 - 33.355 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                     33.355    33.355 r  
    U14                                               0.000    33.355 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.355    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075    34.430 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    35.715    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    28.309 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    30.198    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    30.299 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.783    32.082    u_ofdm_modem/u_conv_code/din_clk
    SLICE_X103Y90        FDCE                                         r  u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDCE (Prop_fdce_C_Q)         0.456    32.538 f  u_ofdm_modem/u_conv_code/signal_flag_out_reg/Q
                         net (fo=10, routed)          1.036    33.574    u_ofdm_modem/u_punt/signal_flag_out
    SLICE_X103Y89        LUT4 (Prop_lut4_I0_O)        0.124    33.698 r  u_ofdm_modem/u_punt/cnt_bit[1]_i_2/O
                         net (fo=4, routed)           0.768    34.466    u_ofdm_modem/u_punt/cnt_bit[1]_i_2_n_0
    SLICE_X102Y90        LUT5 (Prop_lut5_I0_O)        0.124    34.590 r  u_ofdm_modem/u_punt/cnt_bit[1]_i_1/O
                         net (fo=1, routed)           0.000    34.590    u_ofdm_modem/u_punt/cnt_bit[1]_i_1_n_0
    SLICE_X102Y90        FDCE                                         r  u_ofdm_modem/u_punt/cnt_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     37.524    37.524 r  
    U14                                               0.000    37.524 r  sys_clk (IN)
                         net (fo=0)                   0.000    37.524    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    38.464 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.626    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500    32.126 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    33.852    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.943 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.607    35.549    u_ofdm_modem/u_punt/cb_clk
    SLICE_X102Y90        FDCE                                         r  u_ofdm_modem/u_punt/cnt_bit_reg[1]/C
                         clock pessimism              0.352    35.901    
                         clock uncertainty           -0.252    35.649    
    SLICE_X102Y90        FDCE (Setup_fdce_C_D)        0.081    35.730    u_ofdm_modem/u_punt/cnt_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         35.730    
                         arrival time                         -34.590    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_punt/cnt_bit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.169ns  (clk_80m_pll_clk rise@37.524ns - clk_60m_pll_clk rise@33.355ns)
  Data Path Delay:        2.494ns  (logic 0.704ns (28.232%)  route 1.790ns (71.768%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 35.550 - 37.524 ) 
    Source Clock Delay      (SCD):    -1.273ns = ( 32.082 - 33.355 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                     33.355    33.355 r  
    U14                                               0.000    33.355 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.355    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075    34.430 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    35.715    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    28.309 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    30.198    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    30.299 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.783    32.082    u_ofdm_modem/u_conv_code/din_clk
    SLICE_X103Y90        FDCE                                         r  u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDCE (Prop_fdce_C_Q)         0.456    32.538 f  u_ofdm_modem/u_conv_code/signal_flag_out_reg/Q
                         net (fo=10, routed)          1.046    33.584    u_ofdm_modem/u_punt/signal_flag_out
    SLICE_X102Y90        LUT6 (Prop_lut6_I4_O)        0.124    33.708 r  u_ofdm_modem/u_punt/cnt_bit[0]_i_2/O
                         net (fo=2, routed)           0.744    34.451    u_ofdm_modem/u_punt/cnt_bit[0]_i_2_n_0
    SLICE_X102Y91        LUT4 (Prop_lut4_I0_O)        0.124    34.575 r  u_ofdm_modem/u_punt/cnt_bit[0]_i_1/O
                         net (fo=1, routed)           0.000    34.575    u_ofdm_modem/u_punt/cnt_bit[0]_i_1_n_0
    SLICE_X102Y91        FDCE                                         r  u_ofdm_modem/u_punt/cnt_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     37.524    37.524 r  
    U14                                               0.000    37.524 r  sys_clk (IN)
                         net (fo=0)                   0.000    37.524    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    38.464 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.626    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500    32.126 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    33.852    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.943 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.608    35.550    u_ofdm_modem/u_punt/cb_clk
    SLICE_X102Y91        FDCE                                         r  u_ofdm_modem/u_punt/cnt_bit_reg[0]/C
                         clock pessimism              0.352    35.902    
                         clock uncertainty           -0.252    35.650    
    SLICE_X102Y91        FDCE (Setup_fdce_C_D)        0.077    35.727    u_ofdm_modem/u_punt/cnt_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         35.727    
                         arrival time                         -34.575    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_punt/singal_flag1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_punt/singal_flag2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.169ns  (clk_80m_pll_clk rise@37.524ns - clk_60m_pll_clk rise@33.355ns)
  Data Path Delay:        2.027ns  (logic 0.456ns (22.498%)  route 1.571ns (77.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 35.549 - 37.524 ) 
    Source Clock Delay      (SCD):    -1.273ns = ( 32.082 - 33.355 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                     33.355    33.355 r  
    U14                                               0.000    33.355 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.355    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075    34.430 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    35.715    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    28.309 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    30.198    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    30.299 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.783    32.082    u_ofdm_modem/u_punt/din_clk
    SLICE_X103Y90        FDCE                                         r  u_ofdm_modem/u_punt/singal_flag1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDCE (Prop_fdce_C_Q)         0.456    32.538 r  u_ofdm_modem/u_punt/singal_flag1_reg/Q
                         net (fo=1, routed)           1.571    34.108    u_ofdm_modem/u_punt/singal_flag1
    SLICE_X102Y90        FDCE                                         r  u_ofdm_modem/u_punt/singal_flag2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     37.524    37.524 r  
    U14                                               0.000    37.524 r  sys_clk (IN)
                         net (fo=0)                   0.000    37.524    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    38.464 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.626    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500    32.126 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    33.852    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.943 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.607    35.549    u_ofdm_modem/u_punt/cb_clk
    SLICE_X102Y90        FDCE                                         r  u_ofdm_modem/u_punt/singal_flag2_reg/C
                         clock pessimism              0.352    35.901    
                         clock uncertainty           -0.252    35.649    
    SLICE_X102Y90        FDCE (Setup_fdce_C_D)       -0.013    35.636    u_ofdm_modem/u_punt/singal_flag2_reg
  -------------------------------------------------------------------
                         required time                         35.636    
                         arrival time                         -34.108    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 u_ofdm_modem/u_punt/cache_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_punt/cache_valid_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.169ns  (clk_80m_pll_clk rise@37.524ns - clk_60m_pll_clk rise@33.355ns)
  Data Path Delay:        1.925ns  (logic 0.456ns (23.691%)  route 1.469ns (76.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 35.549 - 37.524 ) 
    Source Clock Delay      (SCD):    -1.273ns = ( 32.082 - 33.355 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                     33.355    33.355 r  
    U14                                               0.000    33.355 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.355    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075    34.430 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    35.715    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    28.309 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    30.198    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    30.299 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.783    32.082    u_ofdm_modem/u_punt/din_clk
    SLICE_X103Y89        FDCE                                         r  u_ofdm_modem/u_punt/cache_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y89        FDCE (Prop_fdce_C_Q)         0.456    32.538 r  u_ofdm_modem/u_punt/cache_valid_reg/Q
                         net (fo=2, routed)           1.469    34.006    u_ofdm_modem/u_punt/cache_valid
    SLICE_X102Y90        FDCE                                         r  u_ofdm_modem/u_punt/cache_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                     37.524    37.524 r  
    U14                                               0.000    37.524 r  sys_clk (IN)
                         net (fo=0)                   0.000    37.524    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    38.464 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.626    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.500    32.126 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    33.852    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.943 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        1.607    35.549    u_ofdm_modem/u_punt/cb_clk
    SLICE_X102Y90        FDCE                                         r  u_ofdm_modem/u_punt/cache_valid_reg_reg/C
                         clock pessimism              0.352    35.901    
                         clock uncertainty           -0.252    35.649    
    SLICE_X102Y90        FDCE (Setup_fdce_C_D)       -0.030    35.619    u_ofdm_modem/u_punt/cache_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         35.619    
                         arrival time                         -34.006    
  -------------------------------------------------------------------
                         slack                                  1.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_ofdm_modem/u_punt/cache_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_punt/cache_valid_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.710%)  route 0.703ns (83.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.606    -0.541    u_ofdm_modem/u_punt/din_clk
    SLICE_X103Y89        FDCE                                         r  u_ofdm_modem/u_punt/cache_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y89        FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  u_ofdm_modem/u_punt/cache_valid_reg/Q
                         net (fo=2, routed)           0.703     0.303    u_ofdm_modem/u_punt/cache_valid
    SLICE_X102Y90        FDCE                                         r  u_ofdm_modem/u_punt/cache_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.877    -0.777    u_ofdm_modem/u_punt/cb_clk
    SLICE_X102Y90        FDCE                                         r  u_ofdm_modem/u_punt/cache_valid_reg_reg/C
                         clock pessimism              0.558    -0.219    
                         clock uncertainty            0.252     0.032    
    SLICE_X102Y90        FDCE (Hold_fdce_C_D)         0.053     0.085    u_ofdm_modem/u_punt/cache_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_ofdm_modem/u_punt/singal_flag1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_punt/singal_flag2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.266%)  route 0.726ns (83.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.607    -0.540    u_ofdm_modem/u_punt/din_clk
    SLICE_X103Y90        FDCE                                         r  u_ofdm_modem/u_punt/singal_flag1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u_ofdm_modem/u_punt/singal_flag1_reg/Q
                         net (fo=1, routed)           0.726     0.327    u_ofdm_modem/u_punt/singal_flag1
    SLICE_X102Y90        FDCE                                         r  u_ofdm_modem/u_punt/singal_flag2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.877    -0.777    u_ofdm_modem/u_punt/cb_clk
    SLICE_X102Y90        FDCE                                         r  u_ofdm_modem/u_punt/singal_flag2_reg/C
                         clock pessimism              0.558    -0.219    
                         clock uncertainty            0.252     0.032    
    SLICE_X102Y90        FDCE (Hold_fdce_C_D)         0.064     0.096    u_ofdm_modem/u_punt/singal_flag2_reg
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_punt/cnt_bit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.231ns (23.533%)  route 0.751ns (76.467%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.607    -0.540    u_ofdm_modem/u_conv_code/din_clk
    SLICE_X103Y90        FDCE                                         r  u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  u_ofdm_modem/u_conv_code/signal_flag_out_reg/Q
                         net (fo=10, routed)          0.464     0.066    u_ofdm_modem/u_punt/signal_flag_out
    SLICE_X102Y90        LUT6 (Prop_lut6_I4_O)        0.045     0.111 r  u_ofdm_modem/u_punt/cnt_bit[0]_i_2/O
                         net (fo=2, routed)           0.287     0.397    u_ofdm_modem/u_punt/cnt_bit[0]_i_2_n_0
    SLICE_X102Y91        LUT4 (Prop_lut4_I0_O)        0.045     0.442 r  u_ofdm_modem/u_punt/cnt_bit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    u_ofdm_modem/u_punt/cnt_bit[0]_i_1_n_0
    SLICE_X102Y91        FDCE                                         r  u_ofdm_modem/u_punt/cnt_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.877    -0.777    u_ofdm_modem/u_punt/cb_clk
    SLICE_X102Y91        FDCE                                         r  u_ofdm_modem/u_punt/cnt_bit_reg[0]/C
                         clock pessimism              0.558    -0.219    
                         clock uncertainty            0.252     0.032    
    SLICE_X102Y91        FDCE (Hold_fdce_C_D)         0.120     0.152    u_ofdm_modem/u_punt/cnt_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_punt/punt_vld_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.231ns (23.395%)  route 0.756ns (76.605%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.607    -0.540    u_ofdm_modem/u_conv_code/din_clk
    SLICE_X103Y90        FDCE                                         r  u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  u_ofdm_modem/u_conv_code/signal_flag_out_reg/Q
                         net (fo=10, routed)          0.464     0.066    u_ofdm_modem/u_punt/signal_flag_out
    SLICE_X102Y90        LUT6 (Prop_lut6_I4_O)        0.045     0.111 r  u_ofdm_modem/u_punt/cnt_bit[0]_i_2/O
                         net (fo=2, routed)           0.292     0.403    u_ofdm_modem/u_punt/cnt_bit[0]_i_2_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I1_O)        0.045     0.448 r  u_ofdm_modem/u_punt/punt_vld_i_1/O
                         net (fo=1, routed)           0.000     0.448    u_ofdm_modem/u_punt/punt_vld_i_1_n_0
    SLICE_X102Y90        FDCE                                         r  u_ofdm_modem/u_punt/punt_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.877    -0.777    u_ofdm_modem/u_punt/cb_clk
    SLICE_X102Y90        FDCE                                         r  u_ofdm_modem/u_punt/punt_vld_reg/C
                         clock pessimism              0.558    -0.219    
                         clock uncertainty            0.252     0.032    
    SLICE_X102Y90        FDCE (Hold_fdce_C_D)         0.121     0.153    u_ofdm_modem/u_punt/punt_vld_reg
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_punt/cnt_bit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.231ns (22.732%)  route 0.785ns (77.268%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.607    -0.540    u_ofdm_modem/u_conv_code/din_clk
    SLICE_X103Y90        FDCE                                         r  u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  u_ofdm_modem/u_conv_code/signal_flag_out_reg/Q
                         net (fo=10, routed)          0.476     0.078    u_ofdm_modem/u_punt/signal_flag_out
    SLICE_X103Y89        LUT4 (Prop_lut4_I0_O)        0.045     0.123 r  u_ofdm_modem/u_punt/cnt_bit[1]_i_2/O
                         net (fo=4, routed)           0.309     0.432    u_ofdm_modem/u_punt/cnt_bit[1]_i_2_n_0
    SLICE_X102Y90        LUT5 (Prop_lut5_I0_O)        0.045     0.477 r  u_ofdm_modem/u_punt/cnt_bit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.477    u_ofdm_modem/u_punt/cnt_bit[1]_i_1_n_0
    SLICE_X102Y90        FDCE                                         r  u_ofdm_modem/u_punt/cnt_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.877    -0.777    u_ofdm_modem/u_punt/cb_clk
    SLICE_X102Y90        FDCE                                         r  u_ofdm_modem/u_punt/cnt_bit_reg[1]/C
                         clock pessimism              0.558    -0.219    
                         clock uncertainty            0.252     0.032    
    SLICE_X102Y90        FDCE (Hold_fdce_C_D)         0.121     0.153    u_ofdm_modem/u_punt/cnt_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_punt/symbol_len_con_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.231ns (21.923%)  route 0.823ns (78.077%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.607    -0.540    u_ofdm_modem/u_conv_code/din_clk
    SLICE_X103Y90        FDCE                                         r  u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  u_ofdm_modem/u_conv_code/signal_flag_out_reg/Q
                         net (fo=10, routed)          0.476     0.078    u_ofdm_modem/u_punt/signal_flag_out
    SLICE_X103Y89        LUT4 (Prop_lut4_I0_O)        0.045     0.123 r  u_ofdm_modem/u_punt/cnt_bit[1]_i_2/O
                         net (fo=4, routed)           0.346     0.469    u_ofdm_modem/u_punt/cnt_bit[1]_i_2_n_0
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.045     0.514 r  u_ofdm_modem/u_punt/symbol_len_con[0]_i_1/O
                         net (fo=1, routed)           0.000     0.514    u_ofdm_modem/u_punt/symbol_len_con[0]_i_1_n_0
    SLICE_X102Y89        FDCE                                         r  u_ofdm_modem/u_punt/symbol_len_con_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.876    -0.778    u_ofdm_modem/u_punt/cb_clk
    SLICE_X102Y89        FDCE                                         r  u_ofdm_modem/u_punt/symbol_len_con_reg[0]/C
                         clock pessimism              0.558    -0.220    
                         clock uncertainty            0.252     0.031    
    SLICE_X102Y89        FDCE (Hold_fdce_C_D)         0.120     0.151    u_ofdm_modem/u_punt/symbol_len_con_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_ofdm_modem/u_punt/symbol_len_con_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_80m_pll_clk  {rise@0.000ns fall@6.254ns period=12.508ns})
  Path Group:             clk_80m_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.231ns (21.840%)  route 0.827ns (78.160%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.607    -0.540    u_ofdm_modem/u_conv_code/din_clk
    SLICE_X103Y90        FDCE                                         r  u_ofdm_modem/u_conv_code/signal_flag_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  u_ofdm_modem/u_conv_code/signal_flag_out_reg/Q
                         net (fo=10, routed)          0.476     0.078    u_ofdm_modem/u_punt/signal_flag_out
    SLICE_X103Y89        LUT4 (Prop_lut4_I0_O)        0.045     0.123 r  u_ofdm_modem/u_punt/cnt_bit[1]_i_2/O
                         net (fo=4, routed)           0.350     0.473    u_ofdm_modem/u_punt/cnt_bit[1]_i_2_n_0
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.045     0.518 r  u_ofdm_modem/u_punt/symbol_len_con[1]_i_1/O
                         net (fo=1, routed)           0.000     0.518    u_ofdm_modem/u_punt/symbol_len_con[1]_i_1_n_0
    SLICE_X102Y89        FDCE                                         r  u_ofdm_modem/u_punt/symbol_len_con_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_80m_pll_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout4_buf/O
                         net (fo=2597, routed)        0.876    -0.778    u_ofdm_modem/u_punt/cb_clk
    SLICE_X102Y89        FDCE                                         r  u_ofdm_modem/u_punt/symbol_len_con_reg[1]/C
                         clock pessimism              0.558    -0.220    
                         clock uncertainty            0.252     0.031    
    SLICE_X102Y89        FDCE (Hold_fdce_C_D)         0.121     0.152    u_ofdm_modem/u_punt/symbol_len_con_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_60m_pll_clk
  To Clock:  clk_60m_pll_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.074ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.456ns (14.990%)  route 2.586ns (85.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 14.778 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.190ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.866    -1.190    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.456    -0.734 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          2.586     1.852    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X108Y96        FDPE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.683    14.778    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X108Y96        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.640    15.418    
                         clock uncertainty           -0.132    15.287    
    SLICE_X108Y96        FDPE (Recov_fdpe_C_PRE)     -0.361    14.926    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                          -1.852    
  -------------------------------------------------------------------
                         slack                                 13.074    

Slack (MET) :             13.074ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.456ns (14.990%)  route 2.586ns (85.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 14.778 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.190ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.866    -1.190    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.456    -0.734 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          2.586     1.852    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X108Y96        FDPE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.683    14.778    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X108Y96        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.640    15.418    
                         clock uncertainty           -0.132    15.287    
    SLICE_X108Y96        FDPE (Recov_fdpe_C_PRE)     -0.361    14.926    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                          -1.852    
  -------------------------------------------------------------------
                         slack                                 13.074    

Slack (MET) :             13.679ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.456ns (18.721%)  route 1.980ns (81.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 14.781 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.190ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.866    -1.190    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.456    -0.734 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          1.980     1.245    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X111Y96        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.686    14.781    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X111Y96        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.680    15.461    
                         clock uncertainty           -0.132    15.330    
    SLICE_X111Y96        FDCE (Recov_fdce_C_CLR)     -0.405    14.925    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                 13.679    

Slack (MET) :             13.679ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.456ns (18.721%)  route 1.980ns (81.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 14.781 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.190ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.866    -1.190    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.456    -0.734 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          1.980     1.245    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X111Y96        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.686    14.781    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X111Y96        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.680    15.461    
                         clock uncertainty           -0.132    15.330    
    SLICE_X111Y96        FDCE (Recov_fdce_C_CLR)     -0.405    14.925    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                 13.679    

Slack (MET) :             13.721ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.456ns (18.688%)  route 1.984ns (81.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 14.781 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.190ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.866    -1.190    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.456    -0.734 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          1.984     1.250    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X110Y96        FDPE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.686    14.781    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X110Y96        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.680    15.461    
                         clock uncertainty           -0.132    15.330    
    SLICE_X110Y96        FDPE (Recov_fdpe_C_PRE)     -0.359    14.971    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                 13.721    

Slack (MET) :             13.721ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.456ns (18.688%)  route 1.984ns (81.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 14.781 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.190ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.866    -1.190    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.456    -0.734 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          1.984     1.250    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X110Y96        FDPE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.686    14.781    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X110Y96        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.680    15.461    
                         clock uncertainty           -0.132    15.330    
    SLICE_X110Y96        FDPE (Recov_fdpe_C_PRE)     -0.359    14.971    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                 13.721    

Slack (MET) :             13.867ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/CLR
                            (recovery check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.456ns (21.384%)  route 1.676ns (78.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 14.705 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.190ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.866    -1.190    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.456    -0.734 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          1.676     0.942    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]_0
    SLICE_X105Y98        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.610    14.705    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X105Y98        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/C
                         clock pessimism              0.640    15.345    
                         clock uncertainty           -0.132    15.214    
    SLICE_X105Y98        FDCE (Recov_fdce_C_CLR)     -0.405    14.809    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -0.942    
  -------------------------------------------------------------------
                         slack                                 13.867    

Slack (MET) :             13.867ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.456ns (21.384%)  route 1.676ns (78.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 14.705 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.190ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.866    -1.190    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.456    -0.734 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          1.676     0.942    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]_0
    SLICE_X105Y98        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.610    14.705    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X105Y98        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.640    15.345    
                         clock uncertainty           -0.132    15.214    
    SLICE_X105Y98        FDCE (Recov_fdce_C_CLR)     -0.405    14.809    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -0.942    
  -------------------------------------------------------------------
                         slack                                 13.867    

Slack (MET) :             13.867ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.456ns (21.384%)  route 1.676ns (78.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 14.705 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.190ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.866    -1.190    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.456    -0.734 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          1.676     0.942    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]_0
    SLICE_X105Y98        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.610    14.705    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X105Y98        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.640    15.345    
                         clock uncertainty           -0.132    15.214    
    SLICE_X105Y98        FDCE (Recov_fdce_C_CLR)     -0.405    14.809    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -0.942    
  -------------------------------------------------------------------
                         slack                                 13.867    

Slack (MET) :             13.867ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.678ns  (clk_60m_pll_clk rise@16.678ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.456ns (21.384%)  route 1.676ns (78.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 14.705 - 16.678 ) 
    Source Clock Delay      (SCD):    -1.190ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.866    -1.190    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.456    -0.734 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          1.676     0.942    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]_0
    SLICE_X105Y98        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                     16.678    16.678 r  
    U14                                               0.000    16.678 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.678    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940    17.617 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.779    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.500    11.280 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    13.005    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.096 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         1.610    14.705    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X105Y98        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.640    15.345    
                         clock uncertainty           -0.132    15.214    
    SLICE_X105Y98        FDCE (Recov_fdce_C_CLR)     -0.405    14.809    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -0.942    
  -------------------------------------------------------------------
                         slack                                 13.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/CLR
                            (removal check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.475%)  route 0.225ns (61.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.141    -0.369 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          0.225    -0.143    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]_0
    SLICE_X106Y99        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.906    -0.748    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X106Y99        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/C
                         clock pessimism              0.273    -0.475    
    SLICE_X106Y99        FDCE (Remov_fdce_C_CLR)     -0.092    -0.567    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.762%)  route 0.162ns (52.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X112Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDPE (Prop_fdpe_C_Q)         0.148    -0.362 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.162    -0.200    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X111Y99        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.909    -0.745    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.251    -0.494    
    SLICE_X111Y99        FDCE (Remov_fdce_C_CLR)     -0.145    -0.639    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.762%)  route 0.162ns (52.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X112Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDPE (Prop_fdpe_C_Q)         0.148    -0.362 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.162    -0.200    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X111Y99        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.909    -0.745    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.251    -0.494    
    SLICE_X111Y99        FDCE (Remov_fdce_C_CLR)     -0.145    -0.639    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.762%)  route 0.162ns (52.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X112Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDPE (Prop_fdpe_C_Q)         0.148    -0.362 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.162    -0.200    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X111Y99        FDPE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.909    -0.745    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.251    -0.494    
    SLICE_X111Y99        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.642    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.997%)  route 0.286ns (67.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.141    -0.369 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          0.286    -0.082    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X107Y98        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.906    -0.748    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X107Y98        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.273    -0.475    
    SLICE_X107Y98        FDCE (Remov_fdce_C_CLR)     -0.092    -0.567    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.997%)  route 0.286ns (67.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.141    -0.369 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          0.286    -0.082    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X107Y98        FDPE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.906    -0.748    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X107Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.273    -0.475    
    SLICE_X107Y98        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.570    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.997%)  route 0.286ns (67.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.141    -0.369 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          0.286    -0.082    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X107Y98        FDPE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.906    -0.748    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X107Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.273    -0.475    
    SLICE_X107Y98        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.570    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.997%)  route 0.286ns (67.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.141    -0.369 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          0.286    -0.082    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X107Y98        FDPE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.906    -0.748    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X107Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.273    -0.475    
    SLICE_X107Y98        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.570    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.664%)  route 0.291ns (67.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.141    -0.369 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          0.291    -0.078    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]_0
    SLICE_X106Y98        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.906    -0.748    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X106Y98        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.273    -0.475    
    SLICE_X106Y98        FDCE (Remov_fdce_C_CLR)     -0.092    -0.567    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/CLR
                            (removal check against rising-edge clock clk_60m_pll_clk  {rise@0.000ns fall@8.339ns period=16.678ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60m_pll_clk rise@0.000ns - clk_60m_pll_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.664%)  route 0.291ns (67.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y99        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDPE (Prop_fdpe_C_Q)         0.141    -0.369 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=44, routed)          0.291    -0.078    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]_0
    SLICE_X106Y98        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_60m_pll_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout3_buf/O
                         net (fo=162, routed)         0.906    -0.748    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X106Y98        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism              0.273    -0.475    
    SLICE_X106Y98        FDCE (Remov_fdce_C_CLR)     -0.092    -0.567    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.489    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_7_5m_pll_clk
  To Clock:  clk_7_5m_pll_clk

Setup :            0  Failing Endpoints,  Worst Slack      130.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             130.805ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.456ns (30.202%)  route 1.054ns (69.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 131.391 - 133.290 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.058    -0.998    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDPE (Prop_fdpe_C_Q)         0.456    -0.542 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.054     0.511    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y95        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.683   131.391    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y95        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.539   131.930    
                         clock uncertainty           -0.209   131.721    
    SLICE_X109Y95        FDCE (Recov_fdce_C_CLR)     -0.405   131.316    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                        131.316    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                130.805    

Slack (MET) :             130.805ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.456ns (30.202%)  route 1.054ns (69.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 131.391 - 133.290 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.058    -0.998    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDPE (Prop_fdpe_C_Q)         0.456    -0.542 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.054     0.511    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y95        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.683   131.391    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y95        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.539   131.930    
                         clock uncertainty           -0.209   131.721    
    SLICE_X109Y95        FDCE (Recov_fdce_C_CLR)     -0.405   131.316    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                        131.316    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                130.805    

Slack (MET) :             130.805ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.456ns (30.202%)  route 1.054ns (69.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 131.391 - 133.290 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.058    -0.998    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDPE (Prop_fdpe_C_Q)         0.456    -0.542 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.054     0.511    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y95        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.683   131.391    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y95        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.539   131.930    
                         clock uncertainty           -0.209   131.721    
    SLICE_X109Y95        FDCE (Recov_fdce_C_CLR)     -0.405   131.316    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                        131.316    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                130.805    

Slack (MET) :             130.805ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.456ns (30.202%)  route 1.054ns (69.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 131.391 - 133.290 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.058    -0.998    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDPE (Prop_fdpe_C_Q)         0.456    -0.542 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.054     0.511    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y95        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.683   131.391    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y95        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.539   131.930    
                         clock uncertainty           -0.209   131.721    
    SLICE_X109Y95        FDCE (Recov_fdce_C_CLR)     -0.405   131.316    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                        131.316    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                130.805    

Slack (MET) :             130.805ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.456ns (30.202%)  route 1.054ns (69.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 131.391 - 133.290 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.058    -0.998    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDPE (Prop_fdpe_C_Q)         0.456    -0.542 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.054     0.511    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y95        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.683   131.391    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y95        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.539   131.930    
                         clock uncertainty           -0.209   131.721    
    SLICE_X109Y95        FDCE (Recov_fdce_C_CLR)     -0.405   131.316    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                        131.316    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                130.805    

Slack (MET) :             130.824ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.456ns (30.532%)  route 1.038ns (69.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 131.394 - 133.290 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.058    -0.998    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDPE (Prop_fdpe_C_Q)         0.456    -0.542 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.038     0.495    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y95        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.686   131.394    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y95        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.539   131.933    
                         clock uncertainty           -0.209   131.724    
    SLICE_X111Y95        FDCE (Recov_fdce_C_CLR)     -0.405   131.319    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                        131.319    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                130.824    

Slack (MET) :             130.824ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.456ns (30.532%)  route 1.038ns (69.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 131.394 - 133.290 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.058    -0.998    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDPE (Prop_fdpe_C_Q)         0.456    -0.542 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.038     0.495    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y95        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.686   131.394    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y95        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.539   131.933    
                         clock uncertainty           -0.209   131.724    
    SLICE_X111Y95        FDCE (Recov_fdce_C_CLR)     -0.405   131.319    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                        131.319    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                130.824    

Slack (MET) :             130.851ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.456ns (30.202%)  route 1.054ns (69.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 131.391 - 133.290 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.058    -0.998    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDPE (Prop_fdpe_C_Q)         0.456    -0.542 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.054     0.511    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y95        FDPE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.683   131.391    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y95        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.539   131.930    
                         clock uncertainty           -0.209   131.721    
    SLICE_X109Y95        FDPE (Recov_fdpe_C_PRE)     -0.359   131.362    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                        131.362    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                130.851    

Slack (MET) :             130.870ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.456ns (30.532%)  route 1.038ns (69.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 131.394 - 133.290 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.058    -0.998    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDPE (Prop_fdpe_C_Q)         0.456    -0.542 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.038     0.495    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y95        FDPE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.686   131.394    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y95        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.539   131.933    
                         clock uncertainty           -0.209   131.724    
    SLICE_X111Y95        FDPE (Recov_fdpe_C_PRE)     -0.359   131.365    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                        131.365    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                130.870    

Slack (MET) :             130.880ns  (required time - arrival time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CLR
                            (recovery check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            133.290ns  (clk_7_5m_pll_clk rise@133.290ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.456ns (31.768%)  route 0.979ns (68.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 131.392 - 133.290 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.360    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.046 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.157    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -3.056 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         2.058    -0.998    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDPE (Prop_fdpe_C_Q)         0.456    -0.542 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.979     0.437    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y98        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                    133.290   133.290 r  
    U14                                               0.000   133.290 r  sys_clk (IN)
                         net (fo=0)                   0.000   133.290    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.940   134.230 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   135.392    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   127.892 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   129.617    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   129.708 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         1.684   131.392    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y98        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                         clock pessimism              0.539   131.931    
                         clock uncertainty           -0.209   131.722    
    SLICE_X109Y98        FDCE (Recov_fdce_C_CLR)     -0.405   131.317    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]
  -------------------------------------------------------------------
                         required time                        131.317    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                130.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.949%)  route 0.201ns (61.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X111Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128    -0.382 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.201    -0.181    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y101       FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.995    -0.659    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y101       FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.503    -0.156    
    SLICE_X110Y101       FDCE (Remov_fdce_C_CLR)     -0.146    -0.302    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.198%)  route 0.258ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X111Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128    -0.382 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.258    -0.124    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y100       FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.995    -0.659    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.503    -0.156    
    SLICE_X110Y100       FDCE (Remov_fdce_C_CLR)     -0.146    -0.302    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.198%)  route 0.258ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X111Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128    -0.382 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.258    -0.124    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y100       FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.995    -0.659    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.503    -0.156    
    SLICE_X110Y100       FDCE (Remov_fdce_C_CLR)     -0.146    -0.302    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.198%)  route 0.258ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X111Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128    -0.382 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.258    -0.124    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y100       FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.995    -0.659    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.503    -0.156    
    SLICE_X110Y100       FDCE (Remov_fdce_C_CLR)     -0.146    -0.302    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.198%)  route 0.258ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X111Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128    -0.382 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.258    -0.124    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y100       FDPE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.995    -0.659    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.503    -0.156    
    SLICE_X110Y100       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.305    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.198%)  route 0.258ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X111Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128    -0.382 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.258    -0.124    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y100       FDPE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.995    -0.659    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.503    -0.156    
    SLICE_X110Y100       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.305    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.198%)  route 0.258ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X111Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128    -0.382 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.258    -0.124    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y100       FDPE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.995    -0.659    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.503    -0.156    
    SLICE_X110Y100       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.305    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.198%)  route 0.258ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X111Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128    -0.382 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.258    -0.124    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y100       FDPE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.995    -0.659    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.503    -0.156    
    SLICE_X110Y100       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.305    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.198%)  route 0.258ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.637    -0.510    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X111Y98        FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128    -0.382 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.258    -0.124    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y100       FDPE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.995    -0.659    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.503    -0.156    
    SLICE_X110Y100       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.305    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Destination:            u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
                            (removal check against rising-edge clock clk_7_5m_pll_clk  {rise@0.000ns fall@66.645ns period=133.290ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_7_5m_pll_clk rise@0.000ns - clk_7_5m_pll_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.837%)  route 0.232ns (62.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.701 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.172    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.719    -0.427    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y100       FDPE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDPE (Prop_fdpe_C_Q)         0.141    -0.286 f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.232    -0.054    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y98        FDCE                                         f  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_7_5m_pll_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  u_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.972    u_pll/inst/clk_in1_pll_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.259 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.683    u_pll/inst/clk_7_5m_pll_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.654 r  u_pll/inst/clkout1_buf/O
                         net (fo=156, routed)         0.909    -0.745    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y98        FDCE                                         r  u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism              0.503    -0.242    
    SLICE_X110Y98        FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.280    





