// Seed: 3813574078
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    output tri0 id_4,
    output tri id_5,
    input tri id_6,
    output wire id_7,
    output tri1 id_8,
    output tri id_9,
    input wire id_10,
    input wor id_11,
    input wire id_12,
    output supply0 id_13
);
  tri1 id_15 = id_12;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    id_15,
    input tri0 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wor id_5,
    input logic id_6,
    input wand id_7,
    id_16,
    input supply1 id_8,
    output wor id_9,
    id_17,
    output logic id_10,
    output wire id_11,
    input supply1 id_12,
    input supply1 id_13
);
  always @(posedge -1'h0) id_10 <= id_6;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_3,
      id_0,
      id_4,
      id_4,
      id_8,
      id_11,
      id_9,
      id_4,
      id_7,
      id_2,
      id_3,
      id_0
  );
  assign modCall_1.id_12 = 0;
endmodule
