// Seed: 621069552
module module_0;
  wand id_1;
  assign module_2.id_3 = 0;
  assign module_1.id_3 = 0;
  assign id_1 = -1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd40
) (
    id_1,
    id_2[1'b0 : id_3],
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  input wire _id_3;
  input logic [7:0] id_2;
  inout wire id_1;
  logic id_8;
  ;
endmodule
module module_2 #(
    parameter id_1 = 32'd55
) (
    input tri id_0,
    input supply1 _id_1[id_1 : -1 'h0]
);
  logic id_3 = -1;
  assign id_3 = id_0 << id_3;
  parameter id_4 = 1;
  logic id_5;
  module_0 modCall_1 ();
endmodule
