cocci_test_suite() {
	const u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 72 */;
	struct nvkm_vmm_map *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 66 */;
	struct nvkm_vmm **cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 381 */;
	const char *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 380 */;
	struct lock_class_key *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 380 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 380 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 379 */;
	struct nvkm_mmu *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 379 */;
	const struct nvkm_vmm_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 364 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 345 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 344 */;
	struct nvkm_vmm_join *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 342 */;
	const u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 341 */;
	struct nvkm_memory *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 339 */;
	const u8 *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 240 */;
	u8 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 238 */;
	struct nvkm_ram *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 236 */;
	union {
		struct nv50_vmm_map_vn vn;
		struct nv50_vmm_map_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 231 */;
	const struct nvkm_vmm_page *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 230 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 184 */;
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 183 */;
	struct nvkm_vmm *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 181 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 181 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 180 */;
	const struct nvkm_vmm_desc cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 166 */[];
	const struct nvkm_vmm_desc_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 161 */;
	struct nvkm_mmu_pt *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 108 */;
	u64 *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 106 */;
	struct nvkm_vmm_pt *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c 106 */;
}
