
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 11.5 Build EDK_LS5.70
# Mon Nov 08 13:45:04 2010
# Target Board:  Custom
# Family:    virtex4
# Device:    xc4vfx60
# Package:   ff1152
# Speed Grade:  -12
# Processor number: 1
# Processor 1: ppc405_0
# Processor clock frequency: 100.0
# Bus clock frequency: 100.0
# Debug Interface: FPGA JTAG
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_clk_1_sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 125000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT xps_gpio_0_GPIO2_IO_I_pin = xps_gpio_0_GPIO2_IO_I, DIR = I, VEC = [0:3]
 PORT mpmc_0_DDR_DQ = mpmc_0_DDR_DQ, DIR = IO, VEC = [15:0]
 PORT mpmc_0_DDR_BankAddr_pin = mpmc_0_DDR_BankAddr, DIR = O, VEC = [1:0]
 PORT mpmc_0_DDR_Addr_pin = mpmc_0_DDR_Addr, DIR = O, VEC = [12:0]
 PORT mpmc_0_DDR_Clk_pin = mpmc_0_DDR_Clk, DIR = O, VEC = [0:0], SIGIS = CLK
 PORT mpmc_0_DDR_Clk_n_pin = mpmc_0_DDR_Clk_n, DIR = O, VEC = [0:0], SIGIS = CLK
 PORT mpmc_0_DDR_CS_n_pin = mpmc_0_DDR_CS_n, DIR = O, VEC = [0:0]
 PORT mpmc_0_DDR_CE_pin = mpmc_0_DDR_CE, DIR = O, VEC = [0:0]
 PORT mpmc_0_DDR_RAS_n_pin = mpmc_0_DDR_RAS_n, DIR = O
 PORT mpmc_0_DDR_CAS_n_pin = mpmc_0_DDR_CAS_n, DIR = O
 PORT mpmc_0_DDR_WE_n_pin = mpmc_0_DDR_WE_n, DIR = O
 PORT mpmc_0_DDR_DM_pin = mpmc_0_DDR_DM, DIR = O, VEC = [1:0]
 PORT mpmc_0_DDR_DQS = mpmc_0_DDR_DQS, DIR = IO, VEC = [1:0]
 PORT clock_generator_0_LOCKED_pin = Dcm_all_locked, DIR = O
 PORT mpmc_0_MPMC_Idelayctrl_Rdy_O_pin = mpmc_0_MPMC_Idelayctrl_Rdy_O, DIR = O
 PORT mpmc_0_MPMC_InitDone_pin = mpmc_0_MPMC_InitDone, DIR = O


BEGIN ppc405_virtex4
 PARAMETER INSTANCE = ppc405_0
 PARAMETER C_FASTEST_PLB_CLOCK = DPLB0
 PARAMETER C_IDCR_BASEADDR = 0b0100000000
 PARAMETER C_IDCR_HIGHADDR = 0b0111111111
 PARAMETER HW_VER = 2.01.b
 BUS_INTERFACE DPLB0 = plb
 BUS_INTERFACE IPLB0 = plb
 BUS_INTERFACE JTAGPPC = ppc405_0_jtagppc_bus
 BUS_INTERFACE RESETPPC = ppc_reset_bus
 BUS_INTERFACE DPLB1 = plb_ddr
 BUS_INTERFACE IPLB1 = plb_ddr
 PORT CPMC405CLOCK = clk_125_0000MHzDCM0
END

BEGIN plb_v46
 PARAMETER INSTANCE = plb
 PARAMETER C_DCR_INTFCE = 0
 PARAMETER C_NUM_CLK_PLB2OPB_REARB = 100
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_62_5000MHzDCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = xps_bram_if_cntlr_1
 PARAMETER C_SPLB_NATIVE_DWIDTH = 64
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0xffff0000
 PARAMETER C_HIGHADDR = 0xffffffff
 BUS_INTERFACE SPLB = plb
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_1_port
END

BEGIN bram_block
 PARAMETER INSTANCE = plb_bram_if_cntlr_1_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_1_port
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 125000000
 PARAMETER C_CLKOUT0_FREQ = 125000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = DCM0
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER HW_VER = 4.02.a
 PARAMETER C_CLKOUT1_FREQ = 62500000
 PARAMETER C_CLKOUT1_PHASE = 0
 PARAMETER C_CLKOUT1_GROUP = DCM0
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT2_FREQ = 125000000
 PARAMETER C_CLKOUT2_PHASE = 90
 PARAMETER C_CLKOUT2_GROUP = DCM0
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT3_FREQ = 200000000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_GROUP = NONE
 PARAMETER C_CLKOUT3_BUF = TRUE
 PORT CLKIN = dcm_clk_s
 PORT CLKOUT0 = clk_125_0000MHzDCM0
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
 PORT CLKOUT1 = clk_62_5000MHzDCM0
 PORT CLKOUT2 = clk_125_0000MHz90DCM0
 PORT CLKOUT3 = clk_200_0000MHz
END

BEGIN jtagppc_cntlr
 PARAMETER INSTANCE = jtagppc_cntlr_inst
 PARAMETER HW_VER = 2.01.c
 BUS_INTERFACE JTAGPPC0 = ppc405_0_jtagppc_bus
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 3.00.a
 BUS_INTERFACE RESETPPC0 = ppc_reset_bus
 PORT Slowest_sync_clk = clk_62_5000MHzDCM0
 PORT Ext_Reset_In = sys_rst_s
 PORT Dcm_locked = Dcm_all_locked
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT MB_Debug_Sys_Rst = mdm_0_Debug_SYS_Rst
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_USE_UART = 1
# PARAMETER C_UART_WIDTH = 8
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = plb
 PORT Debug_SYS_Rst = mdm_0_Debug_SYS_Rst
END

BEGIN xps_gpio
 PARAMETER INSTANCE = xps_gpio_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO2_WIDTH = 4
 PARAMETER C_ALL_INPUTS_2 = 1
 PARAMETER C_BASEADDR = 0x81400000
 PARAMETER C_HIGHADDR = 0x8140ffff
 BUS_INTERFACE SPLB = plb
 PORT GPIO2_IO_I = xps_gpio_0_GPIO2_IO_I
END

BEGIN mpmc
 PARAMETER INSTANCE = mpmc_0
 PARAMETER HW_VER = 6.04.a
 PARAMETER C_MEM_PARTNO = K4H511638D-CC
 PARAMETER C_MEM_TYPE = DDR
 PARAMETER C_MEM_DATA_WIDTH = 16
 PARAMETER C_MPMC_BASEADDR = 0x00000000
 PARAMETER C_MPMC_HIGHADDR = 0x03ffffff
 BUS_INTERFACE SPLB0 = plb_ddr
 PORT DDR_DQ = mpmc_0_DDR_DQ
 PORT DDR_BankAddr = mpmc_0_DDR_BankAddr
 PORT DDR_Addr = mpmc_0_DDR_Addr
 PORT DDR_Clk = mpmc_0_DDR_Clk
 PORT DDR_Clk_n = mpmc_0_DDR_Clk_n
 PORT DDR_CS_n = mpmc_0_DDR_CS_n
 PORT DDR_CE = mpmc_0_DDR_CE
 PORT DDR_RAS_n = mpmc_0_DDR_RAS_n
 PORT DDR_CAS_n = mpmc_0_DDR_CAS_n
 PORT DDR_WE_n = mpmc_0_DDR_WE_n
 PORT DDR_DM = mpmc_0_DDR_DM
 PORT DDR_DQS = mpmc_0_DDR_DQS
 PORT MPMC_Clk0 = clk_125_0000MHzDCM0
 PORT MPMC_Clk90 = clk_125_0000MHz90DCM0
 PORT MPMC_Clk_200MHz = clk_200_0000MHz
 PORT MPMC_Rst = sys_bus_reset
 PORT MPMC_Idelayctrl_Rdy_O = mpmc_0_MPMC_Idelayctrl_Rdy_O
 PORT MPMC_InitDone = mpmc_0_MPMC_InitDone
END

BEGIN plb_v46
 PARAMETER INSTANCE = plb_ddr
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_62_5000MHzDCM0
END
