{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523562856476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523562856476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 15:54:13 2018 " "Processing started: Thu Apr 12 15:54:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523562856476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562856476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off capacitive_sensor -c capacitive_sensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off capacitive_sensor -c capacitive_sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562856476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523562856883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523562856883 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "debugger.qsys " "Elaborating Qsys system entity \"debugger.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523562867207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.12.15:54:31 Progress: Loading capacitive_sensor/debugger.qsys " "2018.04.12.15:54:31 Progress: Loading capacitive_sensor/debugger.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562871647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.12.15:54:32 Progress: Reading input file " "2018.04.12.15:54:32 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562872132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.12.15:54:32 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 16.0\] " "2018.04.12.15:54:32 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562872210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.12.15:54:32 Progress: Parameterizing module in_system_sources_probes_0 " "2018.04.12.15:54:32 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562872398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.12.15:54:32 Progress: Building connections " "2018.04.12.15:54:32 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562872398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.12.15:54:32 Progress: Parameterizing connections " "2018.04.12.15:54:32 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562872398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.12.15:54:32 Progress: Validating " "2018.04.12.15:54:32 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562872429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.12.15:54:33 Progress: Done reading input file " "2018.04.12.15:54:33 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562873210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debugger: Generating debugger \"debugger\" for QUARTUS_SYNTH " "Debugger: Generating debugger \"debugger\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562874210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"debugger\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"debugger\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562874697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debugger: Done \"debugger\" with 2 modules, 2 files " "Debugger: Done \"debugger\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562874713 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "debugger.qsys " "Finished elaborating Qsys system entity \"debugger.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523562875525 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "capacitive_sensor_array.v(27) " "Verilog HDL information at capacitive_sensor_array.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "capacitive_sensor_array.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor_array.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523562875541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capacitive_sensor_array.v 1 1 " "Found 1 design units, including 1 entities, in source file capacitive_sensor_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 capacitive_sensor_array " "Found entity 1: capacitive_sensor_array" {  } { { "capacitive_sensor_array.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523562875541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562875541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugger/synthesis/debugger.v 1 1 " "Found 1 design units, including 1 entities, in source file debugger/synthesis/debugger.v" { { "Info" "ISGN_ENTITY_NAME" "1 debugger " "Found entity 1: debugger" {  } { { "debugger/synthesis/debugger.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/debugger.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523562875556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562875556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugger/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file debugger/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "debugger/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523562875556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562875556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523562875556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562875556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523562875556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562875556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capacitive_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file capacitive_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 capacitive_sensor " "Found entity 1: capacitive_sensor" {  } { { "capacitive_sensor.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523562875556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562875556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/probes/probes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/probes/probes.v" { { "Info" "ISGN_ENTITY_NAME" "1 probes " "Found entity 1: probes" {  } { { "db/ip/probes/probes.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/db/ip/probes/probes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523562875556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562875556 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "debugger debugger.v(6) " "Verilog HDL error at debugger.v(6): module \"debugger\" cannot be declared more than once" {  } { { "db/ip/debugger/debugger.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/db/ip/debugger/debugger.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1523562875556 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "debugger debugger.v(6) " "HDL info at debugger.v(6): see declaration for object \"debugger\"" {  } { { "debugger/synthesis/debugger.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/debugger.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523562875556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debugger/debugger.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/debugger/debugger.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562875556 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altsource_probe_top altsource_probe_top.v(14) " "Verilog HDL error at altsource_probe_top.v(14): module \"altsource_probe_top\" cannot be declared more than once" {  } { { "db/ip/debugger/submodules/altsource_probe_top.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/db/ip/debugger/submodules/altsource_probe_top.v" 14 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1523562875572 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altsource_probe_top altsource_probe_top.v(14) " "HDL info at altsource_probe_top.v(14): see declaration for object \"altsource_probe_top\"" {  } { { "debugger/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/submodules/altsource_probe_top.v" 14 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523562875572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debugger/submodules/altsource_probe_top.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/debugger/submodules/altsource_probe_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562875572 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor.map.smsg " "Generated suppressed messages file C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562875603 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "857 " "Peak virtual memory: 857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523562875650 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 12 15:54:35 2018 " "Processing ended: Thu Apr 12 15:54:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523562875650 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523562875650 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523562875650 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562875650 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562876275 ""}
