{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606751150073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606751150073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 10:45:49 2020 " "Processing started: Mon Nov 30 10:45:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606751150073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1606751150073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1606751150073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1606751150629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1606751150629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/cl_25_24_quartus.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/cl_25_24_quartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 cl_25_24_quartus " "Found entity 1: cl_25_24_quartus" {  } { { "scr/cl_25_24_quartus.v" "" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/cl_25_24_quartus.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606751159813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606751159813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/fsm_game.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/fsm_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_game " "Found entity 1: FSM_game" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/FSM_game.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606751159813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606751159813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver640x480 " "Found entity 1: VGA_Driver640x480" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/VGA_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606751159821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606751159821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/test_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/test_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_VGA " "Found entity 1: test_VGA" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606751159821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606751159821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/buffer_ram_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/buffer_ram_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_ram_dp " "Found entity 1: buffer_ram_dp" {  } { { "scr/buffer_ram_dp.v" "" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/buffer_ram_dp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606751159821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606751159821 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btnr test_VGA.v(165) " "Verilog HDL Implicit Net warning at test_VGA.v(165): created implicit net for \"btnr\"" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1606751159821 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Design Software" 0 -1 1606751159893 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Design Software" 0 -1 1606751159893 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Design Software" 0 -1 1606751159893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_VGA " "Elaborating entity \"test_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1606751159901 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk12M test_VGA.v(55) " "Verilog HDL or VHDL warning at test_VGA.v(55): object \"clk12M\" assigned a value but never read" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606751159905 "|test_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_ram_dp buffer_ram_dp:DP_RAM " "Elaborating entity \"buffer_ram_dp\" for hierarchy \"buffer_ram_dp:DP_RAM\"" {  } { { "scr/test_VGA.v" "DP_RAM" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606751159905 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "19214 0 32767 buffer_ram_dp.v(54) " "Verilog HDL warning at buffer_ram_dp.v(54): number of words (19214) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "scr/buffer_ram_dp.v" "" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/buffer_ram_dp.v" 54 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606751160018 "|test_VGA|buffer_ram_dp:DP_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Driver640x480 VGA_Driver640x480:VGA640x480 " "Elaborating entity \"VGA_Driver640x480\" for hierarchy \"VGA_Driver640x480:VGA640x480\"" {  } { { "scr/test_VGA.v" "VGA640x480" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606751174519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(57) " "Verilog HDL assignment warning at VGA_driver.v(57): truncated value with size 32 to match size of target (10)" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/VGA_driver.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1606751174519 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_driver.v(58) " "Verilog HDL assignment warning at VGA_driver.v(58): truncated value with size 32 to match size of target (9)" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/VGA_driver.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1606751174519 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_driver.v(67) " "Verilog HDL assignment warning at VGA_driver.v(67): truncated value with size 32 to match size of target (9)" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/VGA_driver.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1606751174519 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(71) " "Verilog HDL assignment warning at VGA_driver.v(71): truncated value with size 32 to match size of target (10)" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/VGA_driver.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1606751174519 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_game FSM_game:juego " "Elaborating entity \"FSM_game\" for hierarchy \"FSM_game:juego\"" {  } { { "scr/test_VGA.v" "juego" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606751174519 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_px_addr FSM_game.v(8) " "Output port \"mem_px_addr\" at FSM_game.v(8) has no driver" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/FSM_game.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1606751174519 "|test_VGA|FSM_game:juego"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_px_data FSM_game.v(9) " "Output port \"mem_px_data\" at FSM_game.v(9) has no driver" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/FSM_game.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1606751174519 "|test_VGA|FSM_game:juego"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "px_wr FSM_game.v(11) " "Output port \"px_wr\" at FSM_game.v(11) has no driver" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/FSM_game.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1606751174519 "|test_VGA|FSM_game:juego"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "btnr " "Net \"btnr\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "btnr" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 165 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "btnr " "Net \"btnr\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "btnr" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 165 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "btnr " "Net \"btnr\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "btnr" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 165 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[14\] " "Net \"DP_RAM_addr_in\[14\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[14\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[13\] " "Net \"DP_RAM_addr_in\[13\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[13\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[12\] " "Net \"DP_RAM_addr_in\[12\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[12\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[11\] " "Net \"DP_RAM_addr_in\[11\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[11\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[10\] " "Net \"DP_RAM_addr_in\[10\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[10\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[9\] " "Net \"DP_RAM_addr_in\[9\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[9\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[8\] " "Net \"DP_RAM_addr_in\[8\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[8\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[7\] " "Net \"DP_RAM_addr_in\[7\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[7\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[6\] " "Net \"DP_RAM_addr_in\[6\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[6\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[5\] " "Net \"DP_RAM_addr_in\[5\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[5\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[4\] " "Net \"DP_RAM_addr_in\[4\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[4\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[3\] " "Net \"DP_RAM_addr_in\[3\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[3\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[2\] " "Net \"DP_RAM_addr_in\[2\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[2\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[1\] " "Net \"DP_RAM_addr_in\[1\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[1\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[11\] " "Net \"DP_RAM_data_in\[11\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[11\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[10\] " "Net \"DP_RAM_data_in\[10\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[10\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[9\] " "Net \"DP_RAM_data_in\[9\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[9\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[8\] " "Net \"DP_RAM_data_in\[8\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[8\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[7\] " "Net \"DP_RAM_data_in\[7\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[7\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[6\] " "Net \"DP_RAM_data_in\[6\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[6\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[5\] " "Net \"DP_RAM_data_in\[5\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[5\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[4\] " "Net \"DP_RAM_data_in\[4\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[4\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[3\] " "Net \"DP_RAM_data_in\[3\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[3\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[2\] " "Net \"DP_RAM_data_in\[2\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[2\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[1\] " "Net \"DP_RAM_data_in\[1\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[1\]" { Text "C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606751174534 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1606751174566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606751174597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 10:46:14 2020 " "Processing ended: Mon Nov 30 10:46:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606751174597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606751174597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606751174597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1606751174597 ""}
