// Seed: 627150140
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  integer id_4, id_5 = 1;
  assign id_1 = 1'h0;
  assign id_2 = 1;
  wire id_6;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input tri id_2,
    input wire id_3,
    input tri1 id_4,
    input supply1 id_5
);
  assign id_0 = {{{1'b0, id_3}}, -1, 1 + -1, id_4};
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign modCall_1.id_2 = 0;
  integer id_8;
  always begin : LABEL_0$display
    ;
  end
endmodule
