============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 11 2025  03:19:09 pm
  Module:                 sklansky_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[15]
       Endpoint: (R) S[31]

                   Capture    Launch  
      Path Delay:+    1730         -  
      Drv Adjust:+       0         0  
         Arrival:=    1730            
                                      
   Required Time:=    1730            
       Data Path:-    1730            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1730            constraints.sdc_line_1 

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  A[15]                                        -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g112/X                                       -       A->X  F     sky130_fd_sc_hd__clkbuf_1      3 10.5    85   352     352    (-,-) 
  GENERATE_PROPAGATE[15].PROPAGATE/g28__5122/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  5.9    71    90     442    (-,-) 
  GENERATE_PROPAGATE[15].PROPAGATE/g26__2802/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       3 12.0    60    72     514    (-,-) 
  LEVEL_1[15].B1/PROPAGATE/g11__6260/X         -       B->X  F     sky130_fd_sc_hd__and2_4        2  6.3    33   162     676    (-,-) 
  LEVEL_2[15].B2/PROPAGATE/g2__1617/X          -       A->X  F     sky130_fd_sc_hd__and2_4        2  8.3    35   134     811    (-,-) 
  LEVEL_3[15].B4/PROPAGATE/g12__5122/Y         -       B->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    64     874    (-,-) 
  LEVEL_3[15].B4/PROPAGATE/g11/Y               -       A->Y  F     sky130_fd_sc_hd__inv_2         2  8.8    27    40     914    (-,-) 
  LEVEL_4[31].B11/GENERATE/g19__1705/X         -       A2->X F     sky130_fd_sc_hd__a21o_4       17 48.6    87   263    1178    (-,-) 
  LEVEL_5[30].B13/GENERATE/g19__1705/X         -       A2->X F     sky130_fd_sc_hd__a21o_1        1  4.2    40   195    1373    (-,-) 
  C30/fopt/Y                                   -       A->Y  R     sky130_fd_sc_hd__clkinv_1      1  5.9    41    52    1425    (-,-) 
  C30/g19__4319/Y                              -       B->Y  F     sky130_fd_sc_hd__nand2_2       2 10.5    53    64    1489    (-,-) 
  S31/g19/Y                                    -       A->Y  R     sky130_fd_sc_hd__inv_2         1 10.1    54    67    1556    (-,-) 
  S31/g17__6161/Y                              -       A->Y  F     sky130_fd_sc_hd__nand2_4       1 17.7    75    60    1616    (-,-) 
  S31/g15__7482/Y                              -       A->Y  R     sky130_fd_sc_hd__nand2_8       1 51.3   109   114    1730    (-,-) 
  S[31]                                        <<<     -     R     (port)                         -    -     -     0    1730    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

