EDA Netlist Writer report for WashingMachine07
Sun Jun 19 22:07:22 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. Board-Level Settings
  6. Board-Level Generated Files
  7. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                 ;
+------------------------------------+---------------------------------------+
; EDA Netlist Writer Status          ; Successful - Sun Jun 19 22:07:22 2022 ;
; Revision Name                      ; WashingMachine07                      ;
; Top-level Entity Name              ; WashingMachine07                      ;
; Family                             ; Cyclone IV E                          ;
; Simulation Files Creation          ; Successful                            ;
; Board Boundary Scan Files Creation ; Successful                            ;
+------------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                        ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Option                                                                                            ; Setting                ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (VHDL) ;
; Generate functional simulation netlist                                                            ; On                     ;
; Truncate long hierarchy paths                                                                     ; Off                    ;
; Map illegal HDL characters                                                                        ; Off                    ;
; Flatten buses into individual nodes                                                               ; Off                    ;
; Maintain hierarchy                                                                                ; Off                    ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                    ;
; Enable glitch filtering                                                                           ; Off                    ;
; Do not write top level VHDL entity                                                                ; Off                    ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                    ;
; Architecture name in VHDL output netlist                                                          ; structure              ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                    ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                    ;
+---------------------------------------------------------------------------------------------------+------------------------+


+------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                           ;
+------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                      ;
+------------------------------------------------------------------------------------------------------+
; C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/simulation/modelsim/WashingMachine07.vho ;
+------------------------------------------------------------------------------------------------------+


+--------------------------------------+
; Board-Level Settings                 ;
+----------------------------+---------+
; Option                     ; Setting ;
+----------------------------+---------+
; Board Boundary Scan Format ; BSDL    ;
+----------------------------+---------+


+-------------------------------------------------------------------------------------------------+
; Board-Level Generated Files                                                                     ;
+-------------------------------------------------------------------------------------------------+
; Generated Files                                                                                 ;
+-------------------------------------------------------------------------------------------------+
; Board Boundary Scan                                                                             ;
;     C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/board/bsd/EP4CE115F29C7_pre.bsd ;
+-------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Jun 19 22:07:21 2022
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off WashingMachine07 -c WashingMachine07
Info (204019): Generated file WashingMachine07.vho in folder "C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/simulation/modelsim/" for EDA simulation tool
Info: TOTAL BSCAN REGISTERS IS 540
Info: TOTAL IO PAD COUNT IS 532
Warning: New Pin Type UDCLK
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Info: EP4CE115F29 has 540 JTAG SEQUENCE AVAILABLE
Info (199065): Generated Boundary-Scan Description Language output file C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/board/bsd/EP4CE115F29C7_pre.bsd for board-level analysis
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4658 megabytes
    Info: Processing ended: Sun Jun 19 22:07:22 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


