/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1242-47
+ date
Mon Sep  4 17:06:10 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1693847170
+ CACTUS_STARTTIME=1693847170
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Sep 04 2023 (16:58:23)
Run date:          Sep 04 2023 (17:06:10+0000)
Run host:          fv-az1242-47 (pid=100646)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1242-47
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7098320KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=3f508f40-9be0-9a45-87d7-a20ff4ddad29, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=5.15.0-1041-azure, OSVersion="#48-Ubuntu SMP Tue Jun 20 20:34:08 UTC 2023", HostName=fv-az1242-47, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7098320KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#0, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#0, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00166148 sec
      iterations=10000000... time=0.0161307 sec
      iterations=100000000... time=0.160969 sec
      iterations=700000000... time=1.12459 sec
      iterations=700000000... time=1.12451 sec
      result: 17477.3 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00357657 sec
      iterations=10000000... time=0.036062 sec
      iterations=100000000... time=0.359007 sec
      iterations=300000000... time=1.07878 sec
      result: 8.89897 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00221801 sec
      iterations=10000000... time=0.0221029 sec
      iterations=100000000... time=0.220917 sec
      iterations=500000000... time=1.10505 sec
      result: 7.2395 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000161508 sec
      iterations=10000... time=0.00161068 sec
      iterations=100000... time=0.0160642 sec
      iterations=1000000... time=0.160705 sec
      iterations=7000000... time=1.12481 sec
      result: 1.60687 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000636631 sec
      iterations=10000... time=0.0061328 sec
      iterations=100000... time=0.0610579 sec
      iterations=1000000... time=0.609208 sec
      iterations=2000000... time=1.21949 sec
      result: 6.09743 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.9e-06 sec
      iterations=100... time=3.7302e-05 sec
      iterations=1000... time=0.000371618 sec
      iterations=10000... time=0.00373128 sec
      iterations=100000... time=0.0372119 sec
      iterations=1000000... time=0.37209 sec
      iterations=3000000... time=1.11659 sec
      result: 66.0295 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.1301e-05 sec
      iterations=10... time=0.000187809 sec
      iterations=100... time=0.00186989 sec
      iterations=1000... time=0.018741 sec
      iterations=10000... time=0.187242 sec
      iterations=60000... time=1.12374 sec
      result: 41.99 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.2e-06 sec
      iterations=10000... time=3.2901e-05 sec
      iterations=100000... time=0.000321416 sec
      iterations=1000000... time=0.00322396 sec
      iterations=10000000... time=0.0321357 sec
      iterations=100000000... time=0.321489 sec
      iterations=300000000... time=0.964248 sec
      iterations=600000000... time=1.92834 sec
      result: 0.401738 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.2402e-05 sec
      iterations=10000... time=0.000175008 sec
      iterations=100000... time=0.00169478 sec
      iterations=1000000... time=0.0170016 sec
      iterations=10000000... time=0.169442 sec
      iterations=60000000... time=1.01627 sec
      result: 2.11723 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=3e-07 sec
      iterations=10... time=2.1e-06 sec
      iterations=100... time=1.8601e-05 sec
      iterations=1000... time=0.000184809 sec
      iterations=10000... time=0.00185079 sec
      iterations=100000... time=0.0185281 sec
      iterations=1000000... time=0.185218 sec
      iterations=6000000... time=1.11131 sec
      result: 132.687 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.3701e-05 sec
      iterations=10... time=0.000239012 sec
      iterations=100... time=0.00239632 sec
      iterations=1000... time=0.0239303 sec
      iterations=10000... time=0.228383 sec
      iterations=50000... time=0.993808 sec
      iterations=100000... time=1.79972 sec
      result: 43.6974 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.3501e-05 sec
      iterations=10... time=0.000327515 sec
      iterations=100... time=0.00327755 sec
      iterations=1000... time=0.0329189 sec
      iterations=10000... time=0.328791 sec
      iterations=30000... time=0.987172 sec
      iterations=60000... time=1.97628 sec
      result: 0.0524621 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.00020971 sec
      iterations=10... time=0.00201069 sec
      iterations=100... time=0.0198814 sec
      iterations=1000... time=0.198345 sec
      iterations=6000... time=1.19233 sec
      result: 0.254895 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00484452 sec
      iterations=10... time=0.0489471 sec
      iterations=100... time=0.483583 sec
      iterations=200... time=0.957423 sec
      iterations=400... time=1.94622 sec
      result: 0.364104 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00226771 sec
      iterations=10000000... time=0.0167294 sec
      iterations=100000000... time=0.165374 sec
      iterations=700000000... time=1.16214 sec
      iterations=700000000... time=1.14719 sec
      result: 93.6081 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00465632 sec
      iterations=10000000... time=0.0369087 sec
      iterations=100000000... time=0.366928 sec
      iterations=300000000... time=1.10343 sec
      result: 8.70013 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00313405 sec
      iterations=10000000... time=0.0235603 sec
      iterations=100000000... time=0.223495 sec
      iterations=500000000... time=1.13742 sec
      result: 7.03345 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000224811 sec
      iterations=10000... time=0.00201415 sec
      iterations=100000... time=0.016291 sec
      iterations=1000000... time=0.163446 sec
      iterations=7000000... time=1.15432 sec
      result: 1.64903 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.00120525 sec
      iterations=10000... time=0.00717204 sec
      iterations=100000... time=0.0711945 sec
      iterations=1000000... time=0.724196 sec
      iterations=2000000... time=1.36395 sec
      result: 6.81973 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=5.4005e-06 sec
      iterations=100... time=5.1852e-05 sec
      iterations=1000... time=0.000517421 sec
      iterations=10000... time=0.00522786 sec
      iterations=100000... time=0.0381724 sec
      iterations=1000000... time=0.372479 sec
      iterations=3000000... time=1.11945 sec
      result: 65.861 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.1601e-05 sec
      iterations=10... time=0.00019401 sec
      iterations=100... time=0.00193299 sec
      iterations=1000... time=0.0193624 sec
      iterations=10000... time=0.193954 sec
      iterations=60000... time=1.16629 sec
      result: 40.458 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=5e-06 sec
      iterations=10000... time=4.50525e-05 sec
      iterations=100000... time=0.000447371 sec
      iterations=1000000... time=0.00459202 sec
      iterations=10000000... time=0.0322267 sec
      iterations=100000000... time=0.322194 sec
      iterations=300000000... time=0.970332 sec
      iterations=600000000... time=1.93987 sec
      result: 0.40414 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.5952e-05 sec
      iterations=10000... time=0.000175609 sec
      iterations=100000... time=0.00170348 sec
      iterations=1000000... time=0.0170614 sec
      iterations=10000000... time=0.170896 sec
      iterations=60000000... time=1.02275 sec
      result: 2.13073 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=4.6505e-06 sec
      iterations=100... time=1.8901e-05 sec
      iterations=1000... time=0.000185259 sec
      iterations=10000... time=0.00190594 sec
      iterations=100000... time=0.0188572 sec
      iterations=1000000... time=0.189925 sec
      iterations=6000000... time=1.12014 sec
      result: 131.64 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.4452e-05 sec
      iterations=10... time=0.000341066 sec
      iterations=100... time=0.00343876 sec
      iterations=1000... time=0.0324743 sec
      iterations=10000... time=0.246067 sec
      iterations=40000... time=0.809766 sec
      iterations=80000... time=1.64177 sec
      result: 38.3213 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=4.3e-06 sec
      iterations=10... time=3.89515e-05 sec
      iterations=100... time=0.00040692 sec
      iterations=1000... time=0.00335181 sec
      iterations=10000... time=0.0331714 sec
      iterations=100000... time=0.312802 sec
      iterations=400000... time=1.24694 sec
      result: 0.233853 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.28515e-05 sec
      iterations=10... time=0.000307714 sec
      iterations=100... time=0.00308235 sec
      iterations=1000... time=0.0305905 sec
      iterations=10000... time=0.307096 sec
      iterations=40000... time=1.23253 sec
      result: 0.791512 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00118416 sec
      iterations=10... time=0.0115977 sec
      iterations=100... time=0.11498 sec
      iterations=1000... time=1.1685 sec
      result: 1.5161 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon Sep  4 17:07:09 UTC 2023
+ echo Done.
Done.
  Elapsed time: 59.2 s
