Analysis & Synthesis report for PFC_FB_ON_OFF_Tester
Wed Oct 21 16:02:44 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for sld_signaltap:auto_signaltap_0
 14. Parameter Settings for User Entity Instance: Top-level Entity: |PFC_FB_ON_OFF_Tester
 15. Parameter Settings for User Entity Instance: BinaryToBCDConverter:binary_to_BCD
 16. Parameter Settings for User Entity Instance: ClockDivider:clock_divider
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Port Connectivity Checks: "ClockDivider:clock_divider"
 19. Port Connectivity Checks: "SevenSegment:SSdriver_hundredthousands"
 20. Port Connectivity Checks: "SevenSegment:SSdriver_tenthousands"
 21. Port Connectivity Checks: "SevenSegment:SSdriver_thousands"
 22. Port Connectivity Checks: "SevenSegment:SSdriver_hundreds"
 23. Port Connectivity Checks: "SevenSegment:SSdriver_tens"
 24. Port Connectivity Checks: "SevenSegment:SSdriver_ones"
 25. Port Connectivity Checks: "BinaryToBCDConverter:binary_to_BCD"
 26. SignalTap II Logic Analyzer Settings
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Connections to In-System Debugging Instance "auto_signaltap_0"
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 21 16:02:44 2020       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; PFC_FB_ON_OFF_Tester                        ;
; Top-level Entity Name              ; PFC_FB_ON_OFF_Tester                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,095                                       ;
;     Total combinational functions  ; 727                                         ;
;     Dedicated logic registers      ; 781                                         ;
; Total registers                    ; 781                                         ;
; Total pins                         ; 185                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 20,480                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                     ; Setting              ; Default Value        ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                     ; 10M50DAF484C7G       ;                      ;
; Top-level entity name                                                      ; PFC_FB_ON_OFF_Tester ; PFC_FB_ON_OFF_Tester ;
; Family name                                                                ; MAX 10 FPGA          ; Cyclone V            ;
; Use smart compilation                                                      ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                                ; Off                  ; Off                  ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                  ;
; Preserve fewer node names                                                  ; On                   ; On                   ;
; OpenCore Plus hardware evaluation                                          ; Enable               ; Enable               ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto                 ; Auto                 ;
; Safe State Machine                                                         ; Off                  ; Off                  ;
; Extract Verilog State Machines                                             ; On                   ; On                   ;
; Extract VHDL State Machines                                                ; On                   ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                   ;
; Parallel Synthesis                                                         ; On                   ; On                   ;
; DSP Block Balancing                                                        ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                   ; On                   ;
; Power-Up Don't Care                                                        ; On                   ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                 ; On                   ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                  ;
; Optimization Technique                                                     ; Balanced             ; Balanced             ;
; Carry Chain Length                                                         ; 70                   ; 70                   ;
; Auto Carry Chains                                                          ; On                   ; On                   ;
; Auto Open-Drain Pins                                                       ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                  ;
; Auto ROM Replacement                                                       ; On                   ; On                   ;
; Auto RAM Replacement                                                       ; On                   ; On                   ;
; Auto DSP Block Replacement                                                 ; On                   ; On                   ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                   ; On                   ;
; Strict RAM Replacement                                                     ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                                   ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                      ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                    ; On                   ; On                   ;
; Report Parameter Settings                                                  ; On                   ; On                   ;
; Report Source Assignments                                                  ; On                   ; On                   ;
; Report Connectivity Checks                                                 ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                    ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                          ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                  ;
; Clock MUX Protection                                                       ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                  ;
; Block Design Naming                                                        ; Auto                 ; Auto                 ;
; SDC constraint protection                                                  ; Off                  ; Off                  ;
; Synthesis Effort                                                           ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                   ;
+----------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; pfc_fb_on_off_tester.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v                                             ;             ;
; binarytobcdconverter.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/binarytobcdconverter.v                                             ;             ;
; sevensegment.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/sevensegment.v                                                     ;             ;
; clockdivider.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/clockdivider.v                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                                          ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                                        ;             ;
; db/altsyncram_sk14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/altsyncram_sk14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                                                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                                        ;             ;
; db/mux_f7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/mux_f7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/declut.inc                                                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                     ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                             ;             ;
; db/cntr_1rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cntr_1rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_uji.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cntr_uji.tdf                                                    ;             ;
; db/cntr_2rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cntr_2rh.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                         ; altera_sld  ;
; db/ip/sld9946e339/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,095                    ;
;                                             ;                          ;
; Total combinational functions               ; 727                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 321                      ;
;     -- 3 input functions                    ; 204                      ;
;     -- <=2 input functions                  ; 202                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 593                      ;
;     -- arithmetic mode                      ; 134                      ;
;                                             ;                          ;
; Total registers                             ; 781                      ;
;     -- Dedicated logic registers            ; 781                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 185                      ;
; Total memory bits                           ; 20480                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 412                      ;
; Total fan-out                               ; 5570                     ;
; Average fan-out                             ; 2.82                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |PFC_FB_ON_OFF_Tester                                                                                                                   ; 727 (46)            ; 781 (21)                  ; 20480       ; 0          ; 0            ; 0       ; 0         ; 185  ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester                                                                                                                                                                                                                                                                                                                                            ; PFC_FB_ON_OFF_Tester              ; work         ;
;    |BinaryToBCDConverter:binary_to_BCD|                                                                                                 ; 71 (71)             ; 71 (71)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|BinaryToBCDConverter:binary_to_BCD                                                                                                                                                                                                                                                                                                         ; BinaryToBCDConverter              ; work         ;
;    |ClockDivider:clock_divider|                                                                                                         ; 41 (41)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|ClockDivider:clock_divider                                                                                                                                                                                                                                                                                                                 ; ClockDivider                      ; work         ;
;    |SevenSegment:SSdriver_hundreds|                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|SevenSegment:SSdriver_hundreds                                                                                                                                                                                                                                                                                                             ; SevenSegment                      ; work         ;
;    |SevenSegment:SSdriver_hundredthousands|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|SevenSegment:SSdriver_hundredthousands                                                                                                                                                                                                                                                                                                     ; SevenSegment                      ; work         ;
;    |SevenSegment:SSdriver_ones|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|SevenSegment:SSdriver_ones                                                                                                                                                                                                                                                                                                                 ; SevenSegment                      ; work         ;
;    |SevenSegment:SSdriver_tens|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|SevenSegment:SSdriver_tens                                                                                                                                                                                                                                                                                                                 ; SevenSegment                      ; work         ;
;    |SevenSegment:SSdriver_tenthousands|                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|SevenSegment:SSdriver_tenthousands                                                                                                                                                                                                                                                                                                         ; SevenSegment                      ; work         ;
;    |SevenSegment:SSdriver_thousands|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|SevenSegment:SSdriver_thousands                                                                                                                                                                                                                                                                                                            ; SevenSegment                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 400 (2)             ; 570 (40)                  ; 20480       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 398 (0)             ; 530 (0)                   ; 20480       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 398 (88)            ; 530 (160)                 ; 20480       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_f7c:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_f7c:auto_generated                                                                                                                              ; mux_f7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 20480       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_sk14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sk14:auto_generated                                                                                                                                                 ; altsyncram_sk14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 59 (59)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 48 (1)              ; 116 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 40 (0)              ; 100 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 40 (0)              ; 40 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7 (7)               ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 98 (9)              ; 83 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_1rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1rh:auto_generated                                                             ; cntr_1rh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_uji:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_uji:auto_generated                                                                                      ; cntr_uji                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_2rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_2rh:auto_generated                                                                            ; cntr_2rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 20 (20)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PFC_FB_ON_OFF_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sk14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 20           ; 1024         ; 20           ; 20480 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PFC_FB_ON_OFF_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PFC_FB_ON_OFF_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PFC_FB_ON_OFF_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PFC_FB_ON_OFF_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PFC_FB_ON_OFF_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 781   ;
; Number of registers using Synchronous Clear  ; 81    ;
; Number of registers using Synchronous Load   ; 67    ;
; Number of registers using Asynchronous Clear ; 236   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 446   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PFC_FB_ON_OFF_Tester|BinaryToBCDConverter:binary_to_BCD|BinaryNumber_buffer[16] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PFC_FB_ON_OFF_Tester|BinaryToBCDConverter:binary_to_BCD|BinaryNumber_buffer[4]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PFC_FB_ON_OFF_Tester|BinaryToBCDConverter:binary_to_BCD|BCDNumber_buffer[1]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PFC_FB_ON_OFF_Tester|BinaryToBCDConverter:binary_to_BCD|BCDNumber_buffer[4]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PFC_FB_ON_OFF_Tester|BinaryToBCDConverter:binary_to_BCD|BCDNumber_buffer[8]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PFC_FB_ON_OFF_Tester|BinaryToBCDConverter:binary_to_BCD|BCDNumber_buffer[14]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PFC_FB_ON_OFF_Tester|BinaryToBCDConverter:binary_to_BCD|BCDNumber_buffer[18]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PFC_FB_ON_OFF_Tester|BinaryToBCDConverter:binary_to_BCD|BCDNumber_buffer[23]    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |PFC_FB_ON_OFF_Tester|count[1]                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |PFC_FB_ON_OFF_Tester ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; ON             ; 30    ; Signed Integer                                              ;
; OFF            ; 32    ; Signed Integer                                              ;
; WAIT           ; 5     ; Signed Integer                                              ;
; BitWidth       ; 17    ; Signed Integer                                              ;
; BCDDigits      ; 6     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinaryToBCDConverter:binary_to_BCD ;
+-----------------+-------+-------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                  ;
+-----------------+-------+-------------------------------------------------------+
; BitWidth        ; 17    ; Signed Integer                                        ;
; BCDDigits       ; 6     ; Signed Integer                                        ;
; state_reg_width ; 5     ; Signed Integer                                        ;
+-----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDivider:clock_divider ;
+-----------------+----------+--------------------------------------------+
; Parameter Name  ; Value    ; Type                                       ;
+-----------------+----------+--------------------------------------------+
; clock_ratio     ; 50000000 ; Signed Integer                             ;
; clock_ratio_two ; 25000000 ; Signed Integer                             ;
; reg_width       ; 26       ; Signed Integer                             ;
+-----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                         ;
+-------------------------------------------------+--------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 20                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 20                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                 ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 84                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 20                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Port Connectivity Checks: "ClockDivider:clock_divider" ;
+-------+-------+----------+-----------------------------+
; Port  ; Type  ; Severity ; Details                     ;
+-------+-------+----------+-----------------------------+
; reset ; Input ; Info     ; Stuck at GND                ;
+-------+-------+----------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegment:SSdriver_hundredthousands"                                                                                                                                        ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seven_segment ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegment:SSdriver_tenthousands"                                                                                                                                            ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seven_segment ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegment:SSdriver_thousands"                                                                                                                                               ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seven_segment ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegment:SSdriver_hundreds"                                                                                                                                                ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seven_segment ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegment:SSdriver_tens"                                                                                                                                                    ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seven_segment ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegment:SSdriver_ones"                                                                                                                                                    ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seven_segment ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "BinaryToBCDConverter:binary_to_BCD" ;
+---------------------+-------+----------+-----------------------+
; Port                ; Type  ; Severity ; Details               ;
+---------------------+-------+----------+-----------------------+
; BinaryNumber[16..9] ; Input ; Info     ; Stuck at GND          ;
; reset               ; Input ; Info     ; Stuck at GND          ;
+---------------------+-------+----------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 20                  ; 20               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 205                         ;
; cycloneiii_ff         ; 120                         ;
;     ENA               ; 79                          ;
;     SCLR              ; 33                          ;
;     plain             ; 8                           ;
; cycloneiii_io_obuf    ; 71                          ;
; cycloneiii_lcell_comb ; 207                         ;
;     arith             ; 47                          ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 160                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 41                          ;
;         4 data inputs ; 102                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; MAX10_CLK1_50        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MAX10_CLK1_50                       ; N/A     ;
; Total_ON_OFF[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[0]                     ; N/A     ;
; Total_ON_OFF[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[0]                     ; N/A     ;
; Total_ON_OFF[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[1]                     ; N/A     ;
; Total_ON_OFF[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[1]                     ; N/A     ;
; Total_ON_OFF[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[2]                     ; N/A     ;
; Total_ON_OFF[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[2]                     ; N/A     ;
; Total_ON_OFF[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[3]                     ; N/A     ;
; Total_ON_OFF[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[3]                     ; N/A     ;
; Total_ON_OFF[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[4]                     ; N/A     ;
; Total_ON_OFF[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[4]                     ; N/A     ;
; Total_ON_OFF[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[5]                     ; N/A     ;
; Total_ON_OFF[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[5]                     ; N/A     ;
; Total_ON_OFF[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[6]                     ; N/A     ;
; Total_ON_OFF[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[6]                     ; N/A     ;
; Total_ON_OFF[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[7]                     ; N/A     ;
; Total_ON_OFF[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[7]                     ; N/A     ;
; Total_ON_OFF[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[8]                     ; N/A     ;
; Total_ON_OFF[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Total_ON_OFF[8]                     ; N/A     ;
; count[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[0]                            ; N/A     ;
; count[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[0]                            ; N/A     ;
; count[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[1]                            ; N/A     ;
; count[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[1]                            ; N/A     ;
; count[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[2]                            ; N/A     ;
; count[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[2]                            ; N/A     ;
; count[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[3]                            ; N/A     ;
; count[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[3]                            ; N/A     ;
; count[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[4]                            ; N/A     ;
; count[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[4]                            ; N/A     ;
; count[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[5]                            ; N/A     ;
; count[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[5]                            ; N/A     ;
; count[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[6]                            ; N/A     ;
; count[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[6]                            ; N/A     ;
; count[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[7]                            ; N/A     ;
; count[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[7]                            ; N/A     ;
; count[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[8]                            ; N/A     ;
; count[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[8]                            ; N/A     ;
; count[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[9]                            ; N/A     ;
; count[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[9]                            ; N/A     ;
; drive                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; drive                               ; N/A     ;
; drive                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; drive                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Oct 21 16:01:55 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PFC_FB_ON_OFF_Tester -c PFC_FB_ON_OFF_Tester
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12125): Using design file pfc_fb_on_off_tester.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PFC_FB_ON_OFF_Tester File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 6
Info (12127): Elaborating entity "PFC_FB_ON_OFF_Tester" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at pfc_fb_on_off_tester.v(136): truncated value with size 32 to match size of target (10) File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 136
Warning (10230): Verilog HDL assignment warning at pfc_fb_on_off_tester.v(140): truncated value with size 32 to match size of target (10) File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 140
Warning (10230): Verilog HDL assignment warning at pfc_fb_on_off_tester.v(150): truncated value with size 32 to match size of target (10) File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 150
Warning (10230): Verilog HDL assignment warning at pfc_fb_on_off_tester.v(160): truncated value with size 32 to match size of target (10) File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 160
Warning (10230): Verilog HDL assignment warning at pfc_fb_on_off_tester.v(167): truncated value with size 32 to match size of target (9) File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 167
Warning (10034): Output port "DRAM_ADDR" at pfc_fb_on_off_tester.v(14) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 14
Warning (10034): Output port "DRAM_BA" at pfc_fb_on_off_tester.v(15) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 15
Warning (10034): Output port "VGA_B" at pfc_fb_on_off_tester.v(44) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 44
Warning (10034): Output port "VGA_G" at pfc_fb_on_off_tester.v(45) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 45
Warning (10034): Output port "VGA_R" at pfc_fb_on_off_tester.v(47) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 47
Warning (10034): Output port "DRAM_CAS_N" at pfc_fb_on_off_tester.v(16) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 16
Warning (10034): Output port "DRAM_CKE" at pfc_fb_on_off_tester.v(17) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 17
Warning (10034): Output port "DRAM_CLK" at pfc_fb_on_off_tester.v(18) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 18
Warning (10034): Output port "DRAM_CS_N" at pfc_fb_on_off_tester.v(19) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 19
Warning (10034): Output port "DRAM_LDQM" at pfc_fb_on_off_tester.v(21) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 21
Warning (10034): Output port "DRAM_RAS_N" at pfc_fb_on_off_tester.v(22) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 22
Warning (10034): Output port "DRAM_UDQM" at pfc_fb_on_off_tester.v(23) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 23
Warning (10034): Output port "DRAM_WE_N" at pfc_fb_on_off_tester.v(24) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 24
Warning (10034): Output port "VGA_HS" at pfc_fb_on_off_tester.v(46) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 46
Warning (10034): Output port "VGA_VS" at pfc_fb_on_off_tester.v(48) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 48
Warning (10034): Output port "GSENSOR_CS_N" at pfc_fb_on_off_tester.v(51) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 51
Warning (10034): Output port "GSENSOR_SCLK" at pfc_fb_on_off_tester.v(53) has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 53
Warning (12125): Using design file binarytobcdconverter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BinaryToBCDConverter File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/binarytobcdconverter.v Line: 12
Info (12128): Elaborating entity "BinaryToBCDConverter" for hierarchy "BinaryToBCDConverter:binary_to_BCD" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 93
Warning (10230): Verilog HDL assignment warning at binarytobcdconverter.v(63): truncated value with size 32 to match size of target (6) File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/binarytobcdconverter.v Line: 63
Warning (10230): Verilog HDL assignment warning at binarytobcdconverter.v(76): truncated value with size 32 to match size of target (4) File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/binarytobcdconverter.v Line: 76
Warning (10230): Verilog HDL assignment warning at binarytobcdconverter.v(81): truncated value with size 32 to match size of target (6) File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/binarytobcdconverter.v Line: 81
Warning (12125): Using design file sevensegment.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SevenSegment File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/sevensegment.v Line: 23
Info (12128): Elaborating entity "SevenSegment" for hierarchy "SevenSegment:SSdriver_ones" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 96
Warning (12125): Using design file clockdivider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ClockDivider File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/clockdivider.v Line: 14
Info (12128): Elaborating entity "ClockDivider" for hierarchy "ClockDivider:clock_divider" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 124
Warning (10230): Verilog HDL assignment warning at clockdivider.v(50): truncated value with size 32 to match size of target (27) File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/clockdivider.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sk14.tdf
    Info (12023): Found entity 1: altsyncram_sk14 File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/altsyncram_sk14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf
    Info (12023): Found entity 1: mux_f7c File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/mux_f7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1rh.tdf
    Info (12023): Found entity 1: cntr_1rh File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cntr_1rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uji.tdf
    Info (12023): Found entity 1: cntr_uji File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cntr_uji.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2rh.tdf
    Info (12023): Found entity 1: cntr_2rh File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cntr_2rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.10.21.16:02:22 Progress: Loading sld9946e339/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9946e339/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[0]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[1]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[2]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[3]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[4]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[5]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[6]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[7]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[8]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[9]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[12]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[14]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[15]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[1]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[4]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[5]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[6]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[8]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[9]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[10]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[11]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[12]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[13]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[14]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[15]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[16]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[17]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[18]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[19]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[20]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[21]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[22]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[23]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[24]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[25]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[26]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[27]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[28]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[29]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[30]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[31]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[32]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[33]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[34]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[35]" and its non-tri-state driver. File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 20
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 54
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 55
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 59
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[0]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13010): Node "ARDUINO_IO[1]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13010): Node "ARDUINO_IO[2]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13010): Node "ARDUINO_IO[3]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13010): Node "ARDUINO_IO[4]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13010): Node "ARDUINO_IO[5]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13010): Node "ARDUINO_IO[6]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13010): Node "ARDUINO_IO[7]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13010): Node "ARDUINO_IO[8]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13010): Node "ARDUINO_IO[9]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13010): Node "ARDUINO_IO[12]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13010): Node "ARDUINO_IO[14]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13010): Node "ARDUINO_IO[15]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 58
    Warning (13010): Node "GPIO[1]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[2]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[3]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[4]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[5]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[6]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[7]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[8]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[9]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[10]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[11]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[12]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[13]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[14]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[15]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[16]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[17]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[18]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[19]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[20]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[21]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[22]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[23]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[24]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[25]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[26]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[27]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[28]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[29]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[30]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[31]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[32]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[33]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[34]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
    Warning (13010): Node "GPIO[35]~synth" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 63
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 14
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 15
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 15
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 16
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 17
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 18
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 19
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 21
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 22
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 23
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 24
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 27
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 28
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 29
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 30
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 31
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 32
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 44
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 44
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 44
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 44
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 45
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 45
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 45
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 45
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 46
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 47
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 47
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 47
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 47
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 48
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 51
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 53
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/PFC_FB_ON_OFF_Tester.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 73 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 9
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 35
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 35
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 41
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 41
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 41
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 41
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 41
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 41
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 41
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 41
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 41
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 41
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 52
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v Line: 52
Info (21057): Implemented 1320 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 98 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 1110 logic cells
    Info (21064): Implemented 20 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 220 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Wed Oct 21 16:02:44 2020
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:01:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/PFC_FB_ON_OFF_Tester.map.smsg.


