// Seed: 876786544
module module_0 ();
  tri1  id_1 = -1;
  tri   id_2 = -1;
  logic id_3;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_2 = 32'd51,
    parameter id_4 = 32'd76,
    parameter id_8 = 32'd83,
    parameter id_9 = 32'd19
) (
    output tri id_0,
    input wor id_1,
    input tri1 _id_2,
    input supply1 id_3,
    input wire _id_4,
    input tri1 id_5,
    output supply1 id_6,
    input uwire id_7,
    input wand _id_8,
    input tri0 _id_9
    , id_16,
    output uwire id_10,
    input wire id_11,
    input tri0 id_12,
    input wand id_13,
    output wand id_14
);
  initial begin : LABEL_0
    $clog2(28);
    ;
  end
  module_0 modCall_1 ();
  wire [id_8 : -1  ==  id_9] id_17;
  localparam id_18 = 1;
  wire [id_4  <  id_8 : id_2] id_19;
endmodule
