<root><simulation><result_generated_time />2023-05-17 18:42:07<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />307200<total_data_size_element />{'W': 12288, 'I': 12800, 'O': 600}<total_data_reuse />{'W': 25, 'I': 24.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'K_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />42</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [768, 1, 1], 'I': [16, 1, 1], 'O': [48, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 24)], [('C', 16), ('K', 2)]], [], []]<I />[[[('K', 24)], [('K', 2)]], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 24)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 5), ('OX', 5)], [('C', 2), ('C', 16)], []]<I />[[], [('OY', 5), ('OX', 5), ('C', 2), ('C', 16)], []]<O />[[], [('OY', 5), ('OX', 5), ('C', 2), ('C', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 25, 1, 1], 'I': [48.0, 1.0, 1.0, 1.0], 'O': [16.0, 1, 32, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 196608, 196608], 'I': [8, 102400, 102400], 'O': [8, 9600, 9600], 'O_partial': [8, 9600, 0], 'O_final': [0, 0, 9600]}<actual_mem_utilization_individual />{'W': [0.02, 0.01, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.01, 0.0], 'I': [0.02, 0.01, 0.0], 'O': [0.02, 0.01, 0.0]}<effective_mem_size_bit />{'W': [8, 98304, 196608], 'I': [8, 51200, 102400], 'O': [8, 9600, 9600], 'O_partial': [8, 9600, 0], 'O_final': [0, 0, 9600]}<total_unit_count />{'W': [768, 768, 1, 1], 'I': [768, 16, 1, 1], 'O': [768, 48, 1, 1]}<unique_unit_count />{'W': [768, 768, 1, 1], 'I': [16, 16, 1, 1], 'O': [48, 48, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [48.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[12288, 12288], [12288, 12288], [12288, 0]]<I />[[12800, 12800], [12800, 12800], [12800, 0]]<O />[[(18600, 19200), (19200, 18600)], [(18600, 19200), (600, 0)], [(0, 600), (0, 0)]]<O_partial />[[(18600, 19200), (19200, 18600)], [(18600, 19200), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (600, 0)], [(0, 600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1536, 1536], [192, 192], [48, 0]]<I />[[1600, 1600], [200, 200], [50, 0]]<O />[[(2325, 2400), (2400, 2325)], [(291, 300), (9, 0)], [(0, 2), (0, 0)]]<O_partial />[([2325, 2400], [2400, 2325]), ([291, 300], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [9, 0]), ([0, 2], [0, 0])]</mem_access_count_word><mac_count><active />307200<idle />102400</mac_count></basic_info><energy><total_energy />676935.5<mem_energy_breakdown><W />[1.1, 38.1, 63.9]<I />[1.1, 39.6, 66.6]<O />[3.3, 59.5, 3.1]</mem_energy_breakdown><MAC_energy><active_MAC />671539.2<idle_MAC />5120.0<total />676659.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3415<utilization_without_data_loading />0.5119<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.4553<mac_utilize_temporal_without_data_loading />0.6826</mac_array_utilization><latency><latency_cycle_with_data_loading />1757<latency_cycle_without_data_loading />1172<ideal_computing_cycle />800<data_loading><load_cycle_total />585<load_cycle_individual />{'W': [12, 384, 0], 'I': [1, 200, 0]}<load_cycle_combined />{'W': 384, 'I': 200}</data_loading><mem_stalling><mem_stall_cycle_total />372<mem_stall_cycle_individual />{'W': [[-799], [-775, -403], [-800, -800]], 'I': [[-799], [-799, -799], [-800, -800]], 'O': [[-800], [-800, 0], [-781, -795]]}<mem_stall_cycle_shared />{'W': [[-799], [-775, 372], [0, 0]], 'I': [[-799], [-799, 372], [0, 0]], 'O': [[-800], [-800, 0], [-781, -795]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 196608, 196608], 'I': [8, 102400, 102400], 'O': [8, 9600, 9600], 'O_partial': [8, 9600, 0], 'O_final': [0, 0, 9600]}<data_size_each_level_total />{'W': [6144, 196608, 196608], 'I': [128, 102400, 102400], 'O': [384, 9600, 9600]}<loop_cycles_each_level />{'W': [25, 800, 800], 'I': [1, 800, 800], 'O': [1, 800, 800]}<top_ir_loop_size />{'W': [25, 1, 1], 'I': [1, 1, 1], 'O': [1, 32, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [245.8, 245.8], [245.8, 245.8]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 8.0], [384.0, 12.0], [12.0, 12.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [6144.0, 245.8], [245.8, 245.8]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 8.0], [384.0, 384.0], [384.0, 12.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [245.8, 245.8], [245.8, 0]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 0]], 'O': [[8.0, 8.0], [384.0, 12.0], [12.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [769.8, 757.8], [373.8, 12.0]], 'I': [[8.0, 8.0], [769.8, 757.8], [373.8, 12.0]], 'O': [[8.0, 8.0], [769.8, 757.8], [373.8, 12.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 800], [25, 25, 32], [800, 800, 1]], 'I': [[1, 1, 800], [1, 1, 800], [800, 800, 1]], 'O': [[1, 1, 800], [1, 1, 800], [800, 800, 1]]}<trans_time_real />{'W': [[0, 1, 800], [[0, 25, 32], [12, 25, 32]], [[384, 800, 1], [96, 800, 1]]], 'I': [[0, 1, 800], [[0, 1, 800], [0, 1, 800]], [[200, 800, 1], [50, 800, 1]]], 'O': [[0, 1, 800], [[0, 1, 800], [1, 1, 800]], [[19, 800, 1], [5, 800, 1]]]}<single_stall_cycle />{'W': [[-1], [-25, -13], [-416, -704]], 'I': [[-1], [-1, -1], [-600, -750]], 'O': [[-1], [-1, 0], [-781, -795]]}<single_stall_count />{'W': [799, 31, 0], 'I': [799, 799, 0], 'O': [800, 800, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [19, 0]}, 1: {'W': [372, 0], 'I': [0, 0], 'O': [800, 19]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-800, -800], [-781, -800]], 1: [[372, -800], [0, -781]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>