Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Thu Jan  9 16:14:40 2020
| Host         : DESKTOP-Q046UDF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           11 |
| No           | No                    | Yes                    |              49 |           21 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |             108 |           30 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+--------------------------------------------+----------------------+------------------+----------------+
|            Clock Signal            |                Enable Signal               |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------------------+--------------------------------------------+----------------------+------------------+----------------+
|  SD_CLK_OBUF_BUFG                  |                                            | MPG_instance/MPG_Out |                4 |              6 |
|  SD_CLK_OBUF_BUFG                  | MPG_instance/E[0]                          |                      |                4 |              8 |
|  SD_inst/ErrorCheck_reg[7]_i_1_n_1 |                                            |                      |                2 |              8 |
|  Clk_IBUF_BUFG                     |                                            |                      |                9 |             11 |
|  SD_CLK_OBUF_BUFG                  | SD_inst/t[12]_i_1_n_1                      | MPG_instance/MPG_Out |                4 |             13 |
|  Clk_IBUF_BUFG                     |                                            | Rst_IBUF             |                5 |             17 |
|  n_0_256_BUFG                      | VGA_Controller_instance/hPos1_carry__1_n_2 | MPG_instance/MPG_Out |                6 |             32 |
|  n_0_256_BUFG                      |                                            | MPG_instance/MPG_Out |               17 |             43 |
|  SD_CLK_OBUF_BUFG                  | SD_inst/SD_WE                              | MPG_instance/MPG_Out |               20 |             63 |
+------------------------------------+--------------------------------------------+----------------------+------------------+----------------+


