local: https://raw.githubusercontent.com/pine64/OpenPineBuds/533d01aee617f24dfe9cda124fbb20b6efbe2f73/platform/hal/best2300p/reg_psc_best2300p.h
remote: https://raw.githubusercontent.com/OneDeuxTriSeiGo/device_soc_bestechnic/c0502a1345f2f5b7ffc7f38b5374be0fcb42a487/bes2600/liteos_m/sdk/bsp/platform/hal/best2003/reg_psc_best2003.h
diff -sw local remote
---

1c1,5
< /***************************************************************************
---
> /*
>  * Copyright (c) 2021 Bestechnic (Shanghai) Co., Ltd. All rights reserved.
>  * Licensed under the Apache License, Version 2.0 (the "License");
>  * you may not use this file except in compliance with the License.
>  * You may obtain a copy of the License at
3,4c7
<  * Copyright 2015-2019 BES.
<  * All rights reserved. All unpublished rights reserved.
---
>  *     http://www.apache.org/licenses/LICENSE-2.0
6,17c9,16
<  * No part of this work may be used or reproduced in any form or by any
<  * means, or stored in a database or retrieval system, without prior written
<  * permission of BES.
<  *
<  * Use of this work is governed by a license granted by BES.
<  * This work contains confidential and proprietary information of
<  * BES. which is protected by copyright, trade secret,
<  * trademark and other intellectual property rights.
<  *
<  ****************************************************************************/
< #ifndef __REG_PSC_BEST2300P_H__
< #define __REG_PSC_BEST2300P_H__
---
>  * Unless required by applicable law or agreed to in writing, software
>  * distributed under the License is distributed on an "AS IS" BASIS,
>  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
>  * See the License for the specific language governing permissions and
>  * limitations under the License.
>  */
> #ifndef __REG_PSC_BEST2003_H__
> #define __REG_PSC_BEST2003_H__
67a67,102
>     __IO uint32_t REG_0B8;
>     __IO uint32_t REG_0BC;
>     __IO uint32_t REG_0C0;
>     __IO uint32_t REG_0C4;
>     __IO uint32_t REG_0C8;
>     __IO uint32_t REG_0CC;
>     __IO uint32_t REG_0D0;
>     __IO uint32_t REG_0D4;
>     __IO uint32_t REG_0D8;
>     __IO uint32_t REG_0DC;
>     __IO uint32_t REG_0E0;
>     __IO uint32_t REG_0E4;
>     __IO uint32_t REG_0E8;
>     __IO uint32_t REG_0EC;
>     __IO uint32_t REG_0F0;
>     __IO uint32_t REG_0F4;
>     __IO uint32_t REG_0F8;
>     __IO uint32_t REG_0FC;
>     __IO uint32_t REG_100;
>     __IO uint32_t REG_104;
>     __IO uint32_t REG_108;
>     __IO uint32_t REG_10C;
>     __IO uint32_t REG_110;
>     __IO uint32_t REG_114;
>     __IO uint32_t REG_118;
>     __IO uint32_t REG_11C;
>     __IO uint32_t REG_120;
>     __IO uint32_t REG_124;
>     __IO uint32_t REG_128;
>     __IO uint32_t REG_12C;
>     __IO uint32_t REG_130;
>     __IO uint32_t REG_134;
>     __IO uint32_t REG_138;
>     __IO uint32_t REG_13C;
>     __IO uint32_t REG_140;
>     __IO uint32_t REG_144;
70c105
< // reg_00
---
> // reg_000
71a107
> #define PSC_AON_MCU_PG_HW_EN                                (1 << 1)
73c109
< // reg_04
---
> // reg_004
88c124
< // reg_08
---
> // reg_008
105c141
< // reg_0c
---
> // reg_00c
122c158
< // reg_10
---
> // reg_010
125c161
< // reg_14
---
> // reg_014
128c164
< // reg_18
---
> // reg_018
138,174c174,212
< // reg_1c
< #define PSC_AON_MCU_MAIN_STATE_R(n)             (((n) & 0x3) << 0)
< #define PSC_AON_MCU_MAIN_STATE_R_MASK           (0x3 << 0)
< #define PSC_AON_MCU_MAIN_STATE_R_SHIFT          (0)
< #define PSC_AON_MCU_POWERDN_STATE_R(n)          (((n) & 0x7) << 2)
< #define PSC_AON_MCU_POWERDN_STATE_R_MASK        (0x7 << 2)
< #define PSC_AON_MCU_POWERDN_STATE_R_SHIFT       (2)
< #define PSC_AON_MCU_POWERUP_STATE_R(n)          (((n) & 0x7) << 5)
< #define PSC_AON_MCU_POWERUP_STATE_R_MASK        (0x7 << 5)
< #define PSC_AON_MCU_POWERUP_STATE_R_SHIFT       (5)
< #define PSC_AON_BT_MAIN_STATE_R(n)              (((n) & 0x3) << 8)
< #define PSC_AON_BT_MAIN_STATE_R_MASK            (0x3 << 8)
< #define PSC_AON_BT_MAIN_STATE_R_SHIFT           (8)
< #define PSC_AON_BT_POWERDN_STATE_R(n)           (((n) & 0x7) << 10)
< #define PSC_AON_BT_POWERDN_STATE_R_MASK         (0x7 << 10)
< #define PSC_AON_BT_POWERDN_STATE_R_SHIFT        (10)
< #define PSC_AON_BT_POWERUP_STATE_R(n)           (((n) & 0x7) << 13)
< #define PSC_AON_BT_POWERUP_STATE_R_MASK         (0x7 << 13)
< #define PSC_AON_BT_POWERUP_STATE_R_SHIFT        (13)
< #define PSC_AON_WLAN_MAIN_STATE_R(n)            (((n) & 0x3) << 16)
< #define PSC_AON_WLAN_MAIN_STATE_R_MASK          (0x3 << 16)
< #define PSC_AON_WLAN_MAIN_STATE_R_SHIFT         (16)
< #define PSC_AON_WLAN_POWERDN_STATE_R(n)         (((n) & 0x7) << 18)
< #define PSC_AON_WLAN_POWERDN_STATE_R_MASK       (0x7 << 18)
< #define PSC_AON_WLAN_POWERDN_STATE_R_SHIFT      (18)
< #define PSC_AON_WLAN_POWERUP_STATE_R(n)         (((n) & 0x7) << 21)
< #define PSC_AON_WLAN_POWERUP_STATE_R_MASK       (0x7 << 21)
< #define PSC_AON_WLAN_POWERUP_STATE_R_SHIFT      (21)
< #define PSC_AON_CODEC_MAIN_STATE_R(n)           (((n) & 0x3) << 24)
< #define PSC_AON_CODEC_MAIN_STATE_R_MASK         (0x3 << 24)
< #define PSC_AON_CODEC_MAIN_STATE_R_SHIFT        (24)
< #define PSC_AON_CODEC_POWERDN_STATE_R(n)        (((n) & 0x7) << 26)
< #define PSC_AON_CODEC_POWERDN_STATE_R_MASK      (0x7 << 26)
< #define PSC_AON_CODEC_POWERDN_STATE_R_SHIFT     (26)
< #define PSC_AON_CODEC_POWERUP_STATE_R(n)        (((n) & 0x7) << 29)
< #define PSC_AON_CODEC_POWERUP_STATE_R_MASK      (0x7 << 29)
< #define PSC_AON_CODEC_POWERUP_STATE_R_SHIFT     (29)
---
> #if 0
> // reg_01c
> #define PSC_AON_MCU_MAIN_STATE(n)                           (((n) & 0x3) << 0)
> #define PSC_AON_MCU_MAIN_STATE_MASK                         (0x3 << 0)
> #define PSC_AON_MCU_MAIN_STATE_SHIFT                        (0)
> #define PSC_AON_MCU_POWERDN_STATE(n)                        (((n) & 0x7) << 2)
> #define PSC_AON_MCU_POWERDN_STATE_MASK                      (0x7 << 2)
> #define PSC_AON_MCU_POWERDN_STATE_SHIFT                     (2)
> #define PSC_AON_MCU_POWERUP_STATE(n)                        (((n) & 0x7) << 5)
> #define PSC_AON_MCU_POWERUP_STATE_MASK                      (0x7 << 5)
> #define PSC_AON_MCU_POWERUP_STATE_SHIFT                     (5)
> #define PSC_AON_BT_MAIN_STATE(n)                            (((n) & 0x3) << 8)
> #define PSC_AON_BT_MAIN_STATE_MASK                          (0x3 << 8)
> #define PSC_AON_BT_MAIN_STATE_SHIFT                         (8)
> #define PSC_AON_BT_POWERDN_STATE(n)                         (((n) & 0x7) << 10)
> #define PSC_AON_BT_POWERDN_STATE_MASK                       (0x7 << 10)
> #define PSC_AON_BT_POWERDN_STATE_SHIFT                      (10)
> #define PSC_AON_BT_POWERUP_STATE(n)                         (((n) & 0x7) << 13)
> #define PSC_AON_BT_POWERUP_STATE_MASK                       (0x7 << 13)
> #define PSC_AON_BT_POWERUP_STATE_SHIFT                      (13)
> #define PSC_AON_WLAN_MAIN_STATE(n)                          (((n) & 0x3) << 16)
> #define PSC_AON_WLAN_MAIN_STATE_MASK                        (0x3 << 16)
> #define PSC_AON_WLAN_MAIN_STATE_SHIFT                       (16)
> #define PSC_AON_WLAN_POWERDN_STATE(n)                       (((n) & 0x7) << 18)
> #define PSC_AON_WLAN_POWERDN_STATE_MASK                     (0x7 << 18)
> #define PSC_AON_WLAN_POWERDN_STATE_SHIFT                    (18)
> #define PSC_AON_WLAN_POWERUP_STATE(n)                       (((n) & 0x7) << 21)
> #define PSC_AON_WLAN_POWERUP_STATE_MASK                     (0x7 << 21)
> #define PSC_AON_WLAN_POWERUP_STATE_SHIFT                    (21)
> #define PSC_AON_CODEC_MAIN_STATE(n)                         (((n) & 0x3) << 24)
> #define PSC_AON_CODEC_MAIN_STATE_MASK                       (0x3 << 24)
> #define PSC_AON_CODEC_MAIN_STATE_SHIFT                      (24)
> #define PSC_AON_CODEC_POWERDN_STATE(n)                      (((n) & 0x7) << 26)
> #define PSC_AON_CODEC_POWERDN_STATE_MASK                    (0x7 << 26)
> #define PSC_AON_CODEC_POWERDN_STATE_SHIFT                   (26)
> #define PSC_AON_CODEC_POWERUP_STATE(n)                      (((n) & 0x7) << 29)
> #define PSC_AON_CODEC_POWERUP_STATE_MASK                    (0x7 << 29)
> #define PSC_AON_CODEC_POWERUP_STATE_SHIFT                   (29)
> #endif
176c214
< // reg_20
---
> // reg_020
177a216
> #define PSC_AON_BT_PG_HW_EN                                 (1 << 1)
179c218
< // reg_24
---
> // reg_024
194c233,235
< // reg_28
---
> #define PSC_AON_BT_SLEEP_NO_WFI                             (1 << 2)
> 
> // reg_028
211c252
< // reg_2c
---
> // reg_02c
228c269
< // reg_30
---
> // reg_030
231c272
< // reg_34
---
> // reg_034
234c275
< // reg_38
---
> // reg_038
244c285
< // reg_40
---
> // reg_040
245a287
> #define PSC_AON_WLAN_PG_HW_EN                               (1 << 1)
247c289
< // reg_44
---
> // reg_044
262c304
< // reg_48
---
> // reg_048
279c321
< // reg_4c
---
> // reg_04c
296c338
< // reg_50
---
> // reg_050
299c341
< // reg_54
---
> // reg_054
302c344
< // reg_58
---
> // reg_058
312c354
< // reg_60
---
> // reg_060
315c357
< // reg_64
---
> // reg_064
330c372
< // reg_68
---
> // reg_068
347c389
< // reg_6c
---
> // reg_06c
364c406
< // reg_70
---
> // reg_070
367c409
< // reg_74
---
> // reg_074
370c412
< // reg_78
---
> // reg_078
380c422
< // reg_80
---
> // reg_080
385c427
< // reg_84
---
> // reg_084
390c432
< // reg_88
---
> // reg_088
395c437
< // reg_8c
---
> // reg_08c
400c442
< // reg_90
---
> // reg_090
405c447
< // reg_94
---
> // reg_094
410c452
< // reg_98
---
> // reg_098
415c457
< // reg_9c
---
> // reg_09c
420c462
< // reg_a0
---
> // reg_0a0
425c467
< // reg_a4
---
> // reg_0a4
430c472
< // reg_a8
---
> // reg_0a8
435c477
< // reg_ac
---
> // reg_0ac
440c482
< // reg_b0
---
> // reg_0b0
445c487
< // reg_b4
---
> // reg_0b4
448a491,803
> 
> // reg_0c0
> #define PSC_AON_A7_PG_AUTO_EN                               (1 << 0)
> #define PSC_AON_A7_PG_HW_EN                                 (1 << 1)
> 
> // reg_0c4
> #define PSC_AON_A7_PSW_ACK_VALID                            (1 << 0)
> #define PSC_AON_A7_RESERVED(n)                              (((n) & 0x7F) << 1)
> #define PSC_AON_A7_RESERVED_MASK                            (0x7F << 1)
> #define PSC_AON_A7_RESERVED_SHIFT                           (1)
> #define PSC_AON_A7_MAIN_STATE(n)                            (((n) & 0x3) << 8)
> #define PSC_AON_A7_MAIN_STATE_MASK                          (0x3 << 8)
> #define PSC_AON_A7_MAIN_STATE_SHIFT                         (8)
> #define PSC_AON_A7_POWERDN_STATE(n)                         (((n) & 0x7) << 10)
> #define PSC_AON_A7_POWERDN_STATE_MASK                       (0x7 << 10)
> #define PSC_AON_A7_POWERDN_STATE_SHIFT                      (10)
> #define PSC_AON_A7_POWERUP_STATE(n)                         (((n) & 0x7) << 13)
> #define PSC_AON_A7_POWERUP_STATE_MASK                       (0x7 << 13)
> #define PSC_AON_A7_POWERUP_STATE_SHIFT                      (13)
> 
> // reg_0c8
> #define PSC_AON_A7_POWERDN_TIMER1(n)                        (((n) & 0x3F) << 0)
> #define PSC_AON_A7_POWERDN_TIMER1_MASK                      (0x3F << 0)
> #define PSC_AON_A7_POWERDN_TIMER1_SHIFT                     (0)
> #define PSC_AON_A7_POWERDN_TIMER2(n)                        (((n) & 0x3F) << 6)
> #define PSC_AON_A7_POWERDN_TIMER2_MASK                      (0x3F << 6)
> #define PSC_AON_A7_POWERDN_TIMER2_SHIFT                     (6)
> #define PSC_AON_A7_POWERDN_TIMER3(n)                        (((n) & 0x3F) << 12)
> #define PSC_AON_A7_POWERDN_TIMER3_MASK                      (0x3F << 12)
> #define PSC_AON_A7_POWERDN_TIMER3_SHIFT                     (12)
> #define PSC_AON_A7_POWERDN_TIMER4(n)                        (((n) & 0x3F) << 18)
> #define PSC_AON_A7_POWERDN_TIMER4_MASK                      (0x3F << 18)
> #define PSC_AON_A7_POWERDN_TIMER4_SHIFT                     (18)
> #define PSC_AON_A7_POWERDN_TIMER5(n)                        (((n) & 0xFF) << 24)
> #define PSC_AON_A7_POWERDN_TIMER5_MASK                      (0xFF << 24)
> #define PSC_AON_A7_POWERDN_TIMER5_SHIFT                     (24)
> 
> // reg_0cc
> #define PSC_AON_A7_POWERUP_TIMER1(n)                        (((n) & 0x3F) << 0)
> #define PSC_AON_A7_POWERUP_TIMER1_MASK                      (0x3F << 0)
> #define PSC_AON_A7_POWERUP_TIMER1_SHIFT                     (0)
> #define PSC_AON_A7_POWERUP_TIMER2(n)                        (((n) & 0xFF) << 6)
> #define PSC_AON_A7_POWERUP_TIMER2_MASK                      (0xFF << 6)
> #define PSC_AON_A7_POWERUP_TIMER2_SHIFT                     (6)
> #define PSC_AON_A7_POWERUP_TIMER3(n)                        (((n) & 0x3F) << 14)
> #define PSC_AON_A7_POWERUP_TIMER3_MASK                      (0x3F << 14)
> #define PSC_AON_A7_POWERUP_TIMER3_SHIFT                     (14)
> #define PSC_AON_A7_POWERUP_TIMER4(n)                        (((n) & 0x3F) << 20)
> #define PSC_AON_A7_POWERUP_TIMER4_MASK                      (0x3F << 20)
> #define PSC_AON_A7_POWERUP_TIMER4_SHIFT                     (20)
> #define PSC_AON_A7_POWERUP_TIMER5(n)                        (((n) & 0x3F) << 26)
> #define PSC_AON_A7_POWERUP_TIMER5_MASK                      (0x3F << 26)
> #define PSC_AON_A7_POWERUP_TIMER5_SHIFT                     (26)
> 
> // reg_0d0
> #define PSC_AON_A7_POWERDN_START                            (1 << 0)
> 
> // reg_0d4
> #define PSC_AON_A7_POWERUP_START                            (1 << 0)
> 
> // reg_0d8
> #define PSC_AON_A7_CLK_STOP_REG                             (1 << 0)
> #define PSC_AON_A7_ISO_EN_REG                               (1 << 1)
> #define PSC_AON_A7_RESETN_ASSERT_REG                        (1 << 2)
> #define PSC_AON_A7_PSW_EN_REG                               (1 << 3)
> #define PSC_AON_A7_CLK_STOP_DR                              (1 << 4)
> #define PSC_AON_A7_ISO_EN_DR                                (1 << 5)
> #define PSC_AON_A7_RESETN_ASSERT_DR                         (1 << 6)
> #define PSC_AON_A7_PSW_EN_DR                                (1 << 7)
> 
> // reg_0e0
> #define PSC_AON_A7_INTR_MASK(n)                             (((n) & 0xFFFFFFFF) << 0)
> #define PSC_AON_A7_INTR_MASK_MASK                           (0xFFFFFFFF << 0)
> #define PSC_AON_A7_INTR_MASK_SHIFT                          (0)
> 
> // reg_0e4
> #define PSC_AON_A7_INTR_MASK2(n)                            (((n) & 0xFFFF) << 0)
> #define PSC_AON_A7_INTR_MASK2_MASK                          (0xFFFF << 0)
> #define PSC_AON_A7_INTR_MASK2_SHIFT                         (0)
> 
> // reg_0e8
> #define PSC_AON_A7_INTR_MASK_STATUS(n)                      (((n) & 0xFFFFFFFF) << 0)
> #define PSC_AON_A7_INTR_MASK_STATUS_MASK                    (0xFFFFFFFF << 0)
> #define PSC_AON_A7_INTR_MASK_STATUS_SHIFT                   (0)
> 
> // reg_0ec
> #define PSC_AON_A7_INTR_MASK_STATUS2(n)                     (((n) & 0xFFFF) << 0)
> #define PSC_AON_A7_INTR_MASK_STATUS2_MASK                   (0xFFFF << 0)
> #define PSC_AON_A7_INTR_MASK_STATUS2_SHIFT                  (0)
> 
> // reg_0f0
> #define PSC_AON_A7SYS_PG_AUTO_EN                            (1 << 0)
> #define PSC_AON_A7SYS_PG_HW_EN                              (1 << 1)
> 
> // reg_0f4
> #define PSC_AON_A7SYS_PSW_ACK_VALID                         (1 << 0)
> #define PSC_AON_A7SYS_RESERVED(n)                           (((n) & 0x7F) << 1)
> #define PSC_AON_A7SYS_RESERVED_MASK                         (0x7F << 1)
> #define PSC_AON_A7SYS_RESERVED_SHIFT                        (1)
> #define PSC_AON_A7SYS_MAIN_STATE(n)                         (((n) & 0x3) << 8)
> #define PSC_AON_A7SYS_MAIN_STATE_MASK                       (0x3 << 8)
> #define PSC_AON_A7SYS_MAIN_STATE_SHIFT                      (8)
> #define PSC_AON_A7SYS_POWERDN_STATE(n)                      (((n) & 0x7) << 10)
> #define PSC_AON_A7SYS_POWERDN_STATE_MASK                    (0x7 << 10)
> #define PSC_AON_A7SYS_POWERDN_STATE_SHIFT                   (10)
> #define PSC_AON_A7SYS_POWERUP_STATE(n)                      (((n) & 0x7) << 13)
> #define PSC_AON_A7SYS_POWERUP_STATE_MASK                    (0x7 << 13)
> #define PSC_AON_A7SYS_POWERUP_STATE_SHIFT                   (13)
> 
> // reg_0f8
> #define PSC_AON_A7SYS_POWERDN_TIMER1(n)                     (((n) & 0x3F) << 0)
> #define PSC_AON_A7SYS_POWERDN_TIMER1_MASK                   (0x3F << 0)
> #define PSC_AON_A7SYS_POWERDN_TIMER1_SHIFT                  (0)
> #define PSC_AON_A7SYS_POWERDN_TIMER2(n)                     (((n) & 0x3F) << 6)
> #define PSC_AON_A7SYS_POWERDN_TIMER2_MASK                   (0x3F << 6)
> #define PSC_AON_A7SYS_POWERDN_TIMER2_SHIFT                  (6)
> #define PSC_AON_A7SYS_POWERDN_TIMER3(n)                     (((n) & 0x3F) << 12)
> #define PSC_AON_A7SYS_POWERDN_TIMER3_MASK                   (0x3F << 12)
> #define PSC_AON_A7SYS_POWERDN_TIMER3_SHIFT                  (12)
> #define PSC_AON_A7SYS_POWERDN_TIMER4(n)                     (((n) & 0x3F) << 18)
> #define PSC_AON_A7SYS_POWERDN_TIMER4_MASK                   (0x3F << 18)
> #define PSC_AON_A7SYS_POWERDN_TIMER4_SHIFT                  (18)
> #define PSC_AON_A7SYS_POWERDN_TIMER5(n)                     (((n) & 0xFF) << 24)
> #define PSC_AON_A7SYS_POWERDN_TIMER5_MASK                   (0xFF << 24)
> #define PSC_AON_A7SYS_POWERDN_TIMER5_SHIFT                  (24)
> 
> // reg_0fc
> #define PSC_AON_A7SYS_POWERUP_TIMER1(n)                     (((n) & 0x3F) << 0)
> #define PSC_AON_A7SYS_POWERUP_TIMER1_MASK                   (0x3F << 0)
> #define PSC_AON_A7SYS_POWERUP_TIMER1_SHIFT                  (0)
> #define PSC_AON_A7SYS_POWERUP_TIMER2(n)                     (((n) & 0xFF) << 6)
> #define PSC_AON_A7SYS_POWERUP_TIMER2_MASK                   (0xFF << 6)
> #define PSC_AON_A7SYS_POWERUP_TIMER2_SHIFT                  (6)
> #define PSC_AON_A7SYS_POWERUP_TIMER3(n)                     (((n) & 0x3F) << 14)
> #define PSC_AON_A7SYS_POWERUP_TIMER3_MASK                   (0x3F << 14)
> #define PSC_AON_A7SYS_POWERUP_TIMER3_SHIFT                  (14)
> #define PSC_AON_A7SYS_POWERUP_TIMER4(n)                     (((n) & 0x3F) << 20)
> #define PSC_AON_A7SYS_POWERUP_TIMER4_MASK                   (0x3F << 20)
> #define PSC_AON_A7SYS_POWERUP_TIMER4_SHIFT                  (20)
> #define PSC_AON_A7SYS_POWERUP_TIMER5(n)                     (((n) & 0x3F) << 26)
> #define PSC_AON_A7SYS_POWERUP_TIMER5_MASK                   (0x3F << 26)
> #define PSC_AON_A7SYS_POWERUP_TIMER5_SHIFT                  (26)
> 
> // reg_100
> #define PSC_AON_A7SYS_POWERDN_START                         (1 << 0)
> 
> // reg_104
> #define PSC_AON_A7SYS_POWERUP_START                         (1 << 0)
> 
> // reg_108
> #define PSC_AON_A7SYS_CLK_STOP_REG                          (1 << 0)
> #define PSC_AON_A7SYS_ISO_EN_REG                            (1 << 1)
> #define PSC_AON_A7SYS_RESETN_ASSERT_REG                     (1 << 2)
> #define PSC_AON_A7SYS_PSW_EN_REG                            (1 << 3)
> #define PSC_AON_A7SYS_CLK_STOP_DR                           (1 << 4)
> #define PSC_AON_A7SYS_ISO_EN_DR                             (1 << 5)
> #define PSC_AON_A7SYS_RESETN_ASSERT_DR                      (1 << 6)
> #define PSC_AON_A7SYS_PSW_EN_DR                             (1 << 7)
> 
> // reg_110
> #define PSC_AON_A7SYS_INTR_MASK(n)                          (((n) & 0xFFFFFFFF) << 0)
> #define PSC_AON_A7SYS_INTR_MASK_MASK                        (0xFFFFFFFF << 0)
> #define PSC_AON_A7SYS_INTR_MASK_SHIFT                       (0)
> 
> // reg_114
> #define PSC_AON_A7SYS_INTR_MASK2(n)                         (((n) & 0xFFFF) << 0)
> #define PSC_AON_A7SYS_INTR_MASK2_MASK                       (0xFFFF << 0)
> #define PSC_AON_A7SYS_INTR_MASK2_SHIFT                      (0)
> 
> // reg_118
> #define PSC_AON_A7SYS_INTR_MASK_STATUS(n)                   (((n) & 0xFFFFFFFF) << 0)
> #define PSC_AON_A7SYS_INTR_MASK_STATUS_MASK                 (0xFFFFFFFF << 0)
> #define PSC_AON_A7SYS_INTR_MASK_STATUS_SHIFT                (0)
> 
> // reg_11c
> #define PSC_AON_A7SYS_INTR_MASK_STATUS2(n)                  (((n) & 0xFFFF) << 0)
> #define PSC_AON_A7SYS_INTR_MASK_STATUS2_MASK                (0xFFFF << 0)
> #define PSC_AON_A7SYS_INTR_MASK_STATUS2_SHIFT               (0)
> 
> // reg_124
> #define PSC_AON_TIMER1_MCU_REG(n)                           (((n) & 0xF) << 0)
> #define PSC_AON_TIMER1_MCU_REG_MASK                         (0xF << 0)
> #define PSC_AON_TIMER1_MCU_REG_SHIFT                        (0)
> #define PSC_AON_TIMER2_MCU_REG(n)                           (((n) & 0xF) << 4)
> #define PSC_AON_TIMER2_MCU_REG_MASK                         (0xF << 4)
> #define PSC_AON_TIMER2_MCU_REG_SHIFT                        (4)
> #define PSC_AON_TIMER3_MCU_REG(n)                           (((n) & 0xF) << 8)
> #define PSC_AON_TIMER3_MCU_REG_MASK                         (0xF << 8)
> #define PSC_AON_TIMER3_MCU_REG_SHIFT                        (8)
> #define PSC_AON_PG_AUTO_EN_MCU_REG                          (1 << 12)
> #define PSC_AON_PG_AUTO_EN_BT_REG                           (1 << 13)
> #define PSC_AON_PG_AUTO_EN_WF_REG                           (1 << 14)
> #define PSC_AON_PG_AUTO_EN_A7_REG                           (1 << 15)
> #define PSC_AON_POWER_MODE_BT_DR                            (1 << 16)
> #define PSC_AON_DSLP_FORCE_ON_BT_REG                        (1 << 17)
> #define PSC_AON_PWR_MEM_SEL_AON_MCU                         (1 << 18)
> #define PSC_AON_PWR_MEM_SEL_AON_BT                          (1 << 19)
> #define PSC_AON_PWR_MEM_SEL_AON_WF                          (1 << 20)
> #define PSC_AON_PWR_MEM_SEL_AON_A7                          (1 << 21)
> #define PSC_AON_DEEPSLEEP_MODE_A7_REG                       (1 << 22)
> #define PSC_AON_DEEPSLEEP_MODE_WF_REG                       (1 << 23)
> 
> // reg_128
> #define PSC_AON_RAM_RET1N0_0(n)                             (((n) & 0xFFFFFFFF) << 0)
> #define PSC_AON_RAM_RET1N0_0_MASK                           (0xFFFFFFFF << 0)
> #define PSC_AON_RAM_RET1N0_0_SHIFT                          (0)
> 
> // reg_12c
> #define PSC_AON_RAM_RET1N0_1(n)                             (((n) & 0x1F) << 0)
> #define PSC_AON_RAM_RET1N0_1_MASK                           (0x1F << 0)
> #define PSC_AON_RAM_RET1N0_1_SHIFT                          (0)
> 
> // reg_130
> #define PSC_AON_RAM_RET2N0_0(n)                             (((n) & 0xFFFFFFFF) << 0)
> #define PSC_AON_RAM_RET2N0_0_MASK                           (0xFFFFFFFF << 0)
> #define PSC_AON_RAM_RET2N0_0_SHIFT                          (0)
> 
> // reg_134
> #define PSC_AON_RAM_RET2N0_1(n)                             (((n) & 0x1F) << 0)
> #define PSC_AON_RAM_RET2N0_1_MASK                           (0x1F << 0)
> #define PSC_AON_RAM_RET2N0_1_SHIFT                          (0)
> 
> // reg_138
> #define PSC_AON_RAM_PGEN0_0(n)                              (((n) & 0xFFFFFFFF) << 0)
> #define PSC_AON_RAM_PGEN0_0_MASK                            (0xFFFFFFFF << 0)
> #define PSC_AON_RAM_PGEN0_0_SHIFT                           (0)
> 
> // reg_13c
> #define PSC_AON_RAM_PGEN0_1(n)                              (((n) & 0x1F) << 0)
> #define PSC_AON_RAM_PGEN0_1_MASK                            (0x1F << 0)
> #define PSC_AON_RAM_PGEN0_1_SHIFT                           (0)
> 
> // reg_140
> #define PSC_AON_RAM_RET1N1_0(n)                             (((n) & 0xFFFFFFFF) << 0)
> #define PSC_AON_RAM_RET1N1_0_MASK                           (0xFFFFFFFF << 0)
> #define PSC_AON_RAM_RET1N1_0_SHIFT                          (0)
> 
> // reg_144
> #define PSC_AON_RAM_RET1N1_1(n)                             (((n) & 0x1F) << 0)
> #define PSC_AON_RAM_RET1N1_1_MASK                           (0x1F << 0)
> #define PSC_AON_RAM_RET1N1_1_SHIFT                          (0)
> 
> // reg_148
> #define PSC_AON_RAM_RET2N1_0(n)                             (((n) & 0xFFFFFFFF) << 0)
> #define PSC_AON_RAM_RET2N1_0_MASK                           (0xFFFFFFFF << 0)
> #define PSC_AON_RAM_RET2N1_0_SHIFT                          (0)
> 
> // reg_14c
> #define PSC_AON_RAM_RET2N1_1(n)                             (((n) & 0x1F) << 0)
> #define PSC_AON_RAM_RET2N1_1_MASK                           (0x1F << 0)
> #define PSC_AON_RAM_RET2N1_1_SHIFT                          (0)
> 
> // reg_150
> #define PSC_AON_RAM_PGEN1_0(n)                              (((n) & 0xFFFFFFFF) << 0)
> #define PSC_AON_RAM_PGEN1_0_MASK                            (0xFFFFFFFF << 0)
> #define PSC_AON_RAM_PGEN1_0_SHIFT                           (0)
> 
> // reg_154
> #define PSC_AON_RAM_PGEN1_1(n)                              (((n) & 0x1F) << 0)
> #define PSC_AON_RAM_PGEN1_1_MASK                            (0x1F << 0)
> #define PSC_AON_RAM_PGEN1_1_SHIFT                           (0)
> 
> // reg_158
> #define PSC_AON_SRAM_AUTO_EN_MODE_0(n)                      (((n) & 0xFFFFFFFF) << 0)
> #define PSC_AON_SRAM_AUTO_EN_MODE_0_MASK                    (0xFFFFFFFF << 0)
> #define PSC_AON_SRAM_AUTO_EN_MODE_0_SHIFT                   (0)
> 
> // reg_15c
> #define PSC_AON_SRAM_AUTO_EN_MODE_1(n)                      (((n) & 0x1F) << 0)
> #define PSC_AON_SRAM_AUTO_EN_MODE_1_MASK                    (0x1F << 0)
> #define PSC_AON_SRAM_AUTO_EN_MODE_1_SHIFT                   (0)
> 
> // reg_160
> #define PSC_AON_CEN_MSK_A7_DR(n)                            (((n) & 0x3) << 0)
> #define PSC_AON_CEN_MSK_A7_DR_MASK                          (0x3 << 0)
> #define PSC_AON_CEN_MSK_A7_DR_SHIFT                         (0)
> #define PSC_AON_CEN_MSK_WF_DR(n)                            (((n) & 0x3) << 2)
> #define PSC_AON_CEN_MSK_WF_DR_MASK                          (0x3 << 2)
> #define PSC_AON_CEN_MSK_WF_DR_SHIFT                         (2)
> #define PSC_AON_CEN_MSK_BT_DR(n)                            (((n) & 0x1FF) << 4)
> #define PSC_AON_CEN_MSK_BT_DR_MASK                          (0x1FF << 4)
> #define PSC_AON_CEN_MSK_BT_DR_SHIFT                         (4)
> 
> // reg_164
> #define PSC_AON_CEN_MSK_MCU_DR(n)                           (((n) & 0x3FFFFF) << 0)
> #define PSC_AON_CEN_MSK_MCU_DR_MASK                         (0x3FFFFF << 0)
> #define PSC_AON_CEN_MSK_MCU_DR_SHIFT                        (0)
> 
> // reg_168
> #define PSC_AON_CEN_MSK_A7_REG(n)                           (((n) & 0x3) << 0)
> #define PSC_AON_CEN_MSK_A7_REG_MASK                         (0x3 << 0)
> #define PSC_AON_CEN_MSK_A7_REG_SHIFT                        (0)
> #define PSC_AON_CEN_MSK_WF_REG(n)                           (((n) & 0x3) << 2)
> #define PSC_AON_CEN_MSK_WF_REG_MASK                         (0x3 << 2)
> #define PSC_AON_CEN_MSK_WF_REG_SHIFT                        (2)
> #define PSC_AON_CEN_MSK_BT_REG(n)                           (((n) & 0x1FF) << 4)
> #define PSC_AON_CEN_MSK_BT_REG_MASK                         (0x1FF << 4)
> #define PSC_AON_CEN_MSK_BT_REG_SHIFT                        (4)
> 
> // reg_16c
> #define PSC_AON_CEN_MSK_MCU_REG(n)                          (((n) & 0x3FFFFF) << 0)
> #define PSC_AON_CEN_MSK_MCU_REG_MASK                        (0x3FFFFF << 0)
> #define PSC_AON_CEN_MSK_MCU_REG_SHIFT                       (0)
> 
> // reg_170
> #define PSC_AON_POWER_MODE_MCU_0(n)                         (((n) & 0xFFFFFFFF) << 0)
> #define PSC_AON_POWER_MODE_MCU_0_MASK                       (0xFFFFFFFF << 0)
> #define PSC_AON_POWER_MODE_MCU_0_SHIFT                      (0)
> 
> // reg_174
> #define PSC_AON_POWER_MODE_MCU_1(n)                         (((n) & 0x1F) << 0)
> #define PSC_AON_POWER_MODE_MCU_1_MASK                       (0x1F << 0)
> #define PSC_AON_POWER_MODE_MCU_1_SHIFT                      (0)
