// Seed: 1405532340
module module_0 ();
  wire id_1;
  module_2(
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri id_4,
    input supply0 id_5,
    input uwire id_6
    , id_13,
    input tri0 id_7,
    input uwire id_8,
    input supply0 id_9,
    input uwire id_10,
    output supply1 id_11
);
  wire id_14;
  xnor (id_11, id_13, id_14, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always begin
    id_15 = 1;
  end
  wire id_22;
  assign id_17 = 1;
  assign id_1  = 1'b0;
  wire id_23;
  wire id_24;
  assign id_10 = 1;
  assign id_10 = id_13;
  always_comb @(posedge id_7, posedge id_5 or 1) begin
    id_17 = 1;
  end
endmodule
