OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/beeri/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/project2/runs/RUN_2025.05.10_13.53.11/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   alu
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     942
Number of terminals:      29
Number of snets:          2
Number of nets:           316

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 193.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 11742.
[INFO DRT-0033] mcon shape region query size = 3384.
[INFO DRT-0033] met1 shape region query size = 2092.
[INFO DRT-0033] via shape region query size = 580.
[INFO DRT-0033] met2 shape region query size = 359.
[INFO DRT-0033] via2 shape region query size = 464.
[INFO DRT-0033] met3 shape region query size = 364.
[INFO DRT-0033] via3 shape region query size = 464.
[INFO DRT-0033] met4 shape region query size = 156.
[INFO DRT-0033] via4 shape region query size = 24.
[INFO DRT-0033] met5 shape region query size = 36.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 645 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 175 unique inst patterns.
[INFO DRT-0084]   Complete 220 groups.
#scanned instances     = 942
#unique  instances     = 193
#stdCellGenAp          = 4899
#stdCellValidPlanarAp  = 28
#stdCellValidViaAp     = 3851
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1069
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:04, memory = 125.51 (MB), peak = 125.51 (MB)

Number of guides:     5022

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1035.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1214.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 985.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 344.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 129.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 14.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2149 vertical wires in 1 frboxes and 1572 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 667 vertical wires in 1 frboxes and 624 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 136.76 (MB), peak = 136.76 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 136.76 (MB), peak = 136.76 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 147.08 (MB).
    Completing 20% with 258 violations.
    elapsed time = 00:00:10, memory = 158.92 (MB).
    Completing 30% with 430 violations.
    elapsed time = 00:00:16, memory = 170.84 (MB).
    Completing 40% with 529 violations.
    elapsed time = 00:00:20, memory = 170.92 (MB).
[INFO DRT-0199]   Number of violations = 800.
Viol/Layer        met1   met2   met3   met4
Metal Spacing       22     83     15      2
Recheck             74     45     26     12
Short              314    179     26      2
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:20, memory = 498.69 (MB), peak = 498.69 (MB)
Total wire length = 30599 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10441 um.
Total wire length on LAYER met2 = 10613 um.
Total wire length on LAYER met3 = 5982 um.
Total wire length on LAYER met4 = 3054 um.
Total wire length on LAYER met5 = 507 um.
Total number of vias = 3731.
Up-via summary (total 3731):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1879
           met2     511
           met3     252
           met4      20
-----------------------
                   3731


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 800 violations.
    elapsed time = 00:00:00, memory = 499.46 (MB).
    Completing 20% with 800 violations.
    elapsed time = 00:00:00, memory = 499.46 (MB).
    Completing 30% with 800 violations.
    elapsed time = 00:00:00, memory = 499.46 (MB).
    Completing 40% with 800 violations.
    elapsed time = 00:00:00, memory = 499.46 (MB).
    Completing 50% with 807 violations.
    elapsed time = 00:00:01, memory = 506.10 (MB).
    Completing 60% with 807 violations.
    elapsed time = 00:00:04, memory = 506.10 (MB).
    Completing 70% with 708 violations.
    elapsed time = 00:00:04, memory = 506.10 (MB).
    Completing 80% with 708 violations.
    elapsed time = 00:00:06, memory = 506.10 (MB).
    Completing 90% with 682 violations.
    elapsed time = 00:00:15, memory = 506.10 (MB).
    Completing 100% with 496 violations.
    elapsed time = 00:00:15, memory = 506.10 (MB).
[INFO DRT-0199]   Number of violations = 496.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          1      0      0      0      0
Metal Spacing        0     23     45      7      1
Short                0    308     98     10      3
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:15, memory = 509.16 (MB), peak = 509.16 (MB)
Total wire length = 30449 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10486 um.
Total wire length on LAYER met2 = 10393 um.
Total wire length on LAYER met3 = 5911 um.
Total wire length on LAYER met4 = 3201 um.
Total wire length on LAYER met5 = 456 um.
Total number of vias = 3804.
Up-via summary (total 3804):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1933
           met2     522
           met3     264
           met4      16
-----------------------
                   3804


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 496 violations.
    elapsed time = 00:00:00, memory = 509.16 (MB).
    Completing 20% with 496 violations.
    elapsed time = 00:00:00, memory = 509.16 (MB).
    Completing 30% with 496 violations.
    elapsed time = 00:00:00, memory = 509.16 (MB).
    Completing 40% with 496 violations.
    elapsed time = 00:00:00, memory = 512.45 (MB).
    Completing 50% with 516 violations.
    elapsed time = 00:00:00, memory = 520.57 (MB).
    Completing 60% with 516 violations.
    elapsed time = 00:00:03, memory = 529.65 (MB).
    Completing 70% with 534 violations.
    elapsed time = 00:00:03, memory = 529.65 (MB).
    Completing 80% with 534 violations.
    elapsed time = 00:00:06, memory = 529.65 (MB).
    Completing 90% with 526 violations.
    elapsed time = 00:00:17, memory = 529.65 (MB).
    Completing 100% with 430 violations.
    elapsed time = 00:00:17, memory = 529.65 (MB).
[INFO DRT-0199]   Number of violations = 430.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0     28     20      8
Short                0    302     60     11
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:17, memory = 529.65 (MB), peak = 529.65 (MB)
Total wire length = 30107 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10235 um.
Total wire length on LAYER met2 = 10424 um.
Total wire length on LAYER met3 = 5947 um.
Total wire length on LAYER met4 = 3085 um.
Total wire length on LAYER met5 = 415 um.
Total number of vias = 3738.
Up-via summary (total 3738):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1893
           met2     522
           met3     240
           met4      14
-----------------------
                   3738


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 430 violations.
    elapsed time = 00:00:11, memory = 529.65 (MB).
    Completing 20% with 430 violations.
    elapsed time = 00:00:20, memory = 529.65 (MB).
    Completing 30% with 430 violations.
    elapsed time = 00:00:23, memory = 529.65 (MB).
    Completing 40% with 371 violations.
    elapsed time = 00:00:31, memory = 529.65 (MB).
[INFO DRT-0199]   Number of violations = 345.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0     38     13      7
Short                0    228     58      0
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:31, memory = 529.65 (MB), peak = 529.65 (MB)
Total wire length = 30055 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10171 um.
Total wire length on LAYER met2 = 10309 um.
Total wire length on LAYER met3 = 5946 um.
Total wire length on LAYER met4 = 3211 um.
Total wire length on LAYER met5 = 415 um.
Total number of vias = 3822.
Up-via summary (total 3822):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1927
           met2     549
           met3     263
           met4      14
-----------------------
                   3822


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 345 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 20% with 345 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 30% with 345 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 40% with 345 violations.
    elapsed time = 00:00:01, memory = 529.65 (MB).
    Completing 50% with 306 violations.
    elapsed time = 00:00:01, memory = 529.65 (MB).
    Completing 60% with 306 violations.
    elapsed time = 00:00:13, memory = 529.65 (MB).
    Completing 70% with 306 violations.
    elapsed time = 00:00:13, memory = 529.65 (MB).
    Completing 80% with 306 violations.
    elapsed time = 00:00:17, memory = 529.65 (MB).
    Completing 90% with 306 violations.
    elapsed time = 00:00:24, memory = 529.65 (MB).
    Completing 100% with 203 violations.
    elapsed time = 00:00:24, memory = 529.65 (MB).
[INFO DRT-0199]   Number of violations = 203.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          1      0      0      0      0
Metal Spacing        0     20      4      4      0
Short                0    154     18      0      2
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:24, memory = 529.65 (MB), peak = 529.65 (MB)
Total wire length = 29968 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10010 um.
Total wire length on LAYER met2 = 10107 um.
Total wire length on LAYER met3 = 6032 um.
Total wire length on LAYER met4 = 3402 um.
Total wire length on LAYER met5 = 415 um.
Total number of vias = 3882.
Up-via summary (total 3882):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1942
           met2     578
           met3     279
           met4      14
-----------------------
                   3882


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 203 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 20% with 203 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 30% with 203 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 40% with 203 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 50% with 203 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 60% with 203 violations.
    elapsed time = 00:00:04, memory = 529.65 (MB).
    Completing 70% with 203 violations.
    elapsed time = 00:00:04, memory = 529.65 (MB).
    Completing 80% with 203 violations.
    elapsed time = 00:00:06, memory = 529.65 (MB).
    Completing 90% with 190 violations.
    elapsed time = 00:00:22, memory = 529.65 (MB).
    Completing 100% with 190 violations.
    elapsed time = 00:00:22, memory = 529.65 (MB).
[INFO DRT-0199]   Number of violations = 190.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          1      0      0      0      0
Metal Spacing        0     15      6      4      0
Short                0    142     20      0      2
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:22, memory = 529.65 (MB), peak = 529.65 (MB)
Total wire length = 29951 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10027 um.
Total wire length on LAYER met2 = 10098 um.
Total wire length on LAYER met3 = 6023 um.
Total wire length on LAYER met4 = 3386 um.
Total wire length on LAYER met5 = 415 um.
Total number of vias = 3892.
Up-via summary (total 3892):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1949
           met2     581
           met3     279
           met4      14
-----------------------
                   3892


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 190 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 20% with 190 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 30% with 190 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 40% with 190 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 50% with 190 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 60% with 190 violations.
    elapsed time = 00:00:01, memory = 529.65 (MB).
    Completing 70% with 178 violations.
    elapsed time = 00:00:01, memory = 529.65 (MB).
    Completing 80% with 178 violations.
    elapsed time = 00:00:01, memory = 529.65 (MB).
    Completing 90% with 178 violations.
    elapsed time = 00:00:13, memory = 529.65 (MB).
    Completing 100% with 163 violations.
    elapsed time = 00:00:13, memory = 529.65 (MB).
[INFO DRT-0199]   Number of violations = 163.
Viol/Layer        met1   met2   met3
Metal Spacing        6      9      5
Short               88     45     10
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:13, memory = 529.65 (MB), peak = 529.65 (MB)
Total wire length = 29929 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9907 um.
Total wire length on LAYER met2 = 10002 um.
Total wire length on LAYER met3 = 6069 um.
Total wire length on LAYER met4 = 3526 um.
Total wire length on LAYER met5 = 424 um.
Total number of vias = 3945.
Up-via summary (total 3945):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1957
           met2     614
           met3     291
           met4      14
-----------------------
                   3945


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 163 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 20% with 163 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 30% with 163 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 40% with 163 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 50% with 162 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 60% with 162 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 70% with 162 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 80% with 162 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 90% with 161 violations.
    elapsed time = 00:00:11, memory = 549.30 (MB).
    Completing 100% with 142 violations.
    elapsed time = 00:00:11, memory = 549.30 (MB).
[INFO DRT-0199]   Number of violations = 142.
Viol/Layer        met1   met2   met3
Metal Spacing       10      5      0
Short               94     23     10
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:11, memory = 549.30 (MB), peak = 549.30 (MB)
Total wire length = 29950 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9948 um.
Total wire length on LAYER met2 = 9995 um.
Total wire length on LAYER met3 = 6055 um.
Total wire length on LAYER met4 = 3522 um.
Total wire length on LAYER met5 = 427 um.
Total number of vias = 3959.
Up-via summary (total 3959):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1970
           met2     615
           met3     291
           met4      14
-----------------------
                   3959


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 142 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 20% with 142 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 30% with 142 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 40% with 142 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 50% with 142 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 60% with 142 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 70% with 142 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 80% with 142 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 90% with 142 violations.
    elapsed time = 00:00:10, memory = 549.30 (MB).
    Completing 100% with 37 violations.
    elapsed time = 00:00:10, memory = 549.30 (MB).
[INFO DRT-0199]   Number of violations = 37.
Viol/Layer        met1   met2   met3
Metal Spacing        7      1      0
Short               20      8      1
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:10, memory = 549.30 (MB), peak = 549.30 (MB)
Total wire length = 29921 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9940 um.
Total wire length on LAYER met2 = 10033 um.
Total wire length on LAYER met3 = 5990 um.
Total wire length on LAYER met4 = 3529 um.
Total wire length on LAYER met5 = 427 um.
Total number of vias = 3970.
Up-via summary (total 3970):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1983
           met2     615
           met3     289
           met4      14
-----------------------
                   3970


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 37 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 20% with 37 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 50% with 37 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 60% with 37 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 70% with 37 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 80% with 37 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 90% with 37 violations.
    elapsed time = 00:00:06, memory = 549.30 (MB).
    Completing 100% with 37 violations.
    elapsed time = 00:00:06, memory = 549.30 (MB).
[INFO DRT-0199]   Number of violations = 37.
Viol/Layer        met1   met2   met3
Metal Spacing        7      1      0
Short               20      8      1
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 549.30 (MB), peak = 549.30 (MB)
Total wire length = 29921 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9940 um.
Total wire length on LAYER met2 = 10033 um.
Total wire length on LAYER met3 = 5990 um.
Total wire length on LAYER met4 = 3529 um.
Total wire length on LAYER met5 = 427 um.
Total number of vias = 3970.
Up-via summary (total 3970):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1983
           met2     615
           met3     289
           met4      14
-----------------------
                   3970


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 37 violations.
    elapsed time = 00:00:01, memory = 549.30 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:04, memory = 549.30 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:04, memory = 549.30 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:04, memory = 549.30 (MB).
[INFO DRT-0199]   Number of violations = 26.
Viol/Layer        met2
Metal Spacing        5
Short               21
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 549.30 (MB), peak = 549.30 (MB)
Total wire length = 29944 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9924 um.
Total wire length on LAYER met2 = 10012 um.
Total wire length on LAYER met3 = 6016 um.
Total wire length on LAYER met4 = 3562 um.
Total wire length on LAYER met5 = 427 um.
Total number of vias = 4007.
Up-via summary (total 4007):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1994
           met2     636
           met3     294
           met4      14
-----------------------
                   4007


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 26 violations.
    elapsed time = 00:00:03, memory = 549.30 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:04, memory = 549.30 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:04, memory = 549.30 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:04, memory = 549.30 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1   met2
Metal Spacing        3      2
Short                9      1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 549.30 (MB), peak = 549.30 (MB)
Total wire length = 29923 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9914 um.
Total wire length on LAYER met2 = 9993 um.
Total wire length on LAYER met3 = 6027 um.
Total wire length on LAYER met4 = 3559 um.
Total wire length on LAYER met5 = 427 um.
Total number of vias = 4003.
Up-via summary (total 4003):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1993
           met2     632
           met3     295
           met4      14
-----------------------
                   4003


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:01, memory = 549.30 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:01, memory = 549.30 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:01, memory = 549.30 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1   met2
Metal Spacing        3      2
Short                9      1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 549.30 (MB), peak = 549.30 (MB)
Total wire length = 29923 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9914 um.
Total wire length on LAYER met2 = 9993 um.
Total wire length on LAYER met3 = 6027 um.
Total wire length on LAYER met4 = 3559 um.
Total wire length on LAYER met5 = 427 um.
Total number of vias = 4003.
Up-via summary (total 4003):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1993
           met2     632
           met3     295
           met4      14
-----------------------
                   4003


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:03, memory = 549.30 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:03, memory = 549.30 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:03, memory = 549.30 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1   met2
Metal Spacing        3      2
Short                9      1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 549.30 (MB), peak = 549.30 (MB)
Total wire length = 29923 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9914 um.
Total wire length on LAYER met2 = 9993 um.
Total wire length on LAYER met3 = 6027 um.
Total wire length on LAYER met4 = 3559 um.
Total wire length on LAYER met5 = 427 um.
Total number of vias = 4003.
Up-via summary (total 4003):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1993
           met2     632
           met3     295
           met4      14
-----------------------
                   4003


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:01, memory = 549.30 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:01, memory = 549.30 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:01, memory = 549.30 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1   met2
Metal Spacing        3      2
Short                9      1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 549.30 (MB), peak = 549.30 (MB)
Total wire length = 29923 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9914 um.
Total wire length on LAYER met2 = 9993 um.
Total wire length on LAYER met3 = 6027 um.
Total wire length on LAYER met4 = 3559 um.
Total wire length on LAYER met5 = 427 um.
Total number of vias = 4003.
Up-via summary (total 4003):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1993
           met2     632
           met3     295
           met4      14
-----------------------
                   4003


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:01, memory = 549.30 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 549.30 (MB), peak = 549.30 (MB)
Total wire length = 29912 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9878 um.
Total wire length on LAYER met2 = 9966 um.
Total wire length on LAYER met3 = 6069 um.
Total wire length on LAYER met4 = 3569 um.
Total wire length on LAYER met5 = 427 um.
Total number of vias = 4004.
Up-via summary (total 4004):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1990
           met2     634
           met3     297
           met4      14
-----------------------
                   4004


[INFO DRT-0198] Complete detail routing.
Total wire length = 29912 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9878 um.
Total wire length on LAYER met2 = 9966 um.
Total wire length on LAYER met3 = 6069 um.
Total wire length on LAYER met4 = 3569 um.
Total wire length on LAYER met5 = 427 um.
Total number of vias = 4004.
Up-via summary (total 4004):

-----------------------
 FR_MASTERSLICE       0
            li1    1069
           met1    1990
           met2     634
           met3     297
           met4      14
-----------------------
                   4004


[INFO DRT-0267] cpu time = 00:03:22, elapsed time = 00:03:13, memory = 549.30 (MB), peak = 549.30 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/project2/runs/RUN_2025.05.10_13.53.11/results/routing/alu.odb'…
Writing netlist to '/openlane/designs/project2/runs/RUN_2025.05.10_13.53.11/results/routing/alu.nl.v'…
Writing powered netlist to '/openlane/designs/project2/runs/RUN_2025.05.10_13.53.11/results/routing/alu.pnl.v'…
Writing layout to '/openlane/designs/project2/runs/RUN_2025.05.10_13.53.11/results/routing/alu.def'…
