============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  01:51:40 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

     Instance      Cells  Cell Area  Net Area  
-----------------------------------------------
square_root          424      10249      2310  
  PARTE_OPERATIVA    186       5924       878  
    TESTE              6         83         5  
    COMPUTA_R          6         83         5  
    COMPUTA_S          1         73         0  
    COMPUTA_D          1         73         0  
  PARTE_CONTROLE     238       4324      1172  
    inc_add_71_16     61       1128       179  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  01:51:40 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

     Pin           Type      Fanout Load Slew Delay Arrival   
                                    (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------
(clock clock)    launch                                   0 R 
PARTE_CONTROLE
  cs_reg[2]/CK                              0             0 R 
  cs_reg[2]/Q    DFFRHQX1         9 37.8  770  +709     709 R 
  p0114A/A                                       +0     709   
  p0114A/Y       NOR2XL           5 22.0  331  +291    1000 F 
  p0174A/A0                                      +0    1000   
  p0174A/Y       OAI21XL          1  4.8  288  +250    1250 R 
  p0078A/B1                                      +0    1250   
  p0078A/Y       AOI22XL          1  3.5  214  +154    1405 F 
  cs_reg[1]/D    DFFRHQX1                        +0    1405   
  cs_reg[1]/CK   setup                      0  +385    1790 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)    capture                               2000 R 
                 uncertainty                   -200    1800 R 
--------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :      10ps 
Start-point  : PARTE_CONTROLE/cs_reg[2]/CK
End-point    : PARTE_CONTROLE/cs_reg[1]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  01:51:40 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage    Internal      Net     Switching  
  Instance  Cells Power(nW)  Power(nW)   Power(nW)  Power(nW)  
---------------------------------------------------------------
square_root   424   245.259 1831604.897 274443.678 2106048.575 

