$date
	Sun Oct 23 05:54:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#394756
b1101 !
1"
#394758
b1101 &
b1101 %
1$
#394759
0"
#394762
b101000 &
b101000 %
#394766
b10100 &
b10100 %
#394770
b1010 &
b1010 %
#394774
b101 &
b101 %
#394778
b10000 &
b10000 %
#394782
b1000 &
b1000 %
#394786
b100 &
b100 %
#394790
b10 &
b10 %
#394794
b1 &
b1 %
1#
#394798
b0 &
0#
b0 %
0$
#1373558
b11101 &
b11101 %
1$
b11101 !
1"
#1373559
0"
#1373562
b1011000 &
b1011000 %
#1373566
b101100 &
b101100 %
#1373570
b10110 &
b10110 %
#1373574
b1011 &
b1011 %
#1373578
b100010 &
b100010 %
#1373582
b10001 &
b10001 %
#1373586
b110100 &
b110100 %
#1373590
b11010 &
b11010 %
#1373594
b1101 &
b1101 %
#1373598
b101000 &
b101000 %
#1373602
b10100 &
b10100 %
#1373606
b1010 &
b1010 %
#1373610
b101 &
b101 %
#1373614
b10000 &
b10000 %
#1373618
b1000 &
b1000 %
#1373622
b100 &
b100 %
#1373626
b10 &
b10 %
#1373630
b1 &
1#
b1 %
#1373634
b0 &
b0 %
0#
0$
#2391478
b1 &
b1 %
1$
b1 !
1"
#2391479
0"
#2391482
1#
#2391486
b0 &
0#
b0 %
0$
#4500012
