module mult_bp(
		input wire clk,
		input wire areset,
		input wire ab_valid,
		input wire[15:0] a,
		input wire[15:0] b,
		input wire backpressure,
		output wire q_valid,
		output wire[15:0] q
	);
	wire en;
	reg 
	
	mult(clk, areset, a, b, en, a, b, q)
	
	always @(posedge clk, posedge areset) begin
		if (areset) begin
			
		end
	end
endmodule