<profile>

<section name = "Vivado HLS Report for 'dut'" level="0">
<item name = "Date">Sun Dec 11 11:07:50 2016
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">mfcc.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3979282, 4057962, 3979283, 4057963, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dut_mfcc_fu_119">dut_mfcc, 3602959, 3681639, 3602959, 3681639, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">376320, 376320, 30, -, -, 12544, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 20</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">158, 53, 19778, 22777</column>
<column name="Memory">32, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 123</column>
<column name="Register">-, -, 254, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">67, 24, 18, 43</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dut_fadd_32ns_32ns_32_5_full_dsp_U37">dut_fadd_32ns_32ns_32_5_full_dsp, 0, 2, 205, 390</column>
<column name="dut_fdiv_32ns_32ns_32_16_U38">dut_fdiv_32ns_32ns_32_16, 0, 0, 761, 994</column>
<column name="grp_dut_mfcc_fu_119">dut_mfcc, 158, 51, 18472, 20839</column>
<column name="dut_uitofp_64ns_32_6_U39">dut_uitofp_64ns_32_6, 0, 0, 340, 554</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="sound_in_U">dut_mfcc_M, 32, 0, 0, 12544, 32, 1, 401408</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_8_fu_159_p2">+, 0, 0, 14, 14, 1</column>
<column name="ap_sig_103">and, 0, 0, 1, 1, 1</column>
<column name="exitcond_fu_153_p2">icmp, 0, 0, 5, 14, 13</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">60, 34, 1, 34</column>
<column name="i_reg_107">14, 2, 14, 28</column>
<column name="sound_in_address0">14, 3, 14, 42</column>
<column name="sound_in_ce0">1, 3, 1, 3</column>
<column name="strm_in_V_V_blk_n">1, 2, 1, 2</column>
<column name="strm_out_V_V_blk_n">1, 2, 1, 2</column>
<column name="strm_out_V_V_din">32, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">33, 0, 33, 0</column>
<column name="ap_reg_grp_dut_mfcc_fu_119_ap_start">1, 0, 1, 0</column>
<column name="i_8_reg_185">14, 0, 14, 0</column>
<column name="i_reg_107">14, 0, 14, 0</column>
<column name="tmp_61_reg_211">32, 0, 32, 0</column>
<column name="tmp_62_reg_216">32, 0, 32, 0</column>
<column name="tmp_V_1_reg_94">32, 0, 32, 0</column>
<column name="tmp_V_2_reg_190">32, 0, 32, 0</column>
<column name="tmp_V_3_reg_196">32, 0, 32, 0</column>
<column name="tmp_s_reg_206">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="strm_in_V_V_dout">in, 32, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_in_V_V_empty_n">in, 1, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_in_V_V_read">out, 1, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_out_V_V_din">out, 32, ap_fifo, strm_out_V_V, pointer</column>
<column name="strm_out_V_V_full_n">in, 1, ap_fifo, strm_out_V_V, pointer</column>
<column name="strm_out_V_V_write">out, 1, ap_fifo, strm_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
