INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/test/test.srcs/sources_1/imports/new/FixedLengthPulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FixedLengthPulse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/test/test.srcs/sim_1/imports/Vivado/GenerateClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenerateClock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/test/test.srcs/sim_1/imports/new/SinglePulse_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SinglePulse_tb
