Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 90 dtrace files:

===========================================================================
..tick():::ENTER
trap == mem_valid
trap == pcpi_valid
trap == eoi
trap == trace_valid
trap == irq_delay
trap == irq_active
trap == timer
trap == pcpi_int_wr
trap == pcpi_int_wait
trap == pcpi_int_ready
trap == mem_state
trap == mem_do_prefetch
trap == mem_do_rinst
trap == mem_do_rdata
trap == mem_do_wdata
trap == mem_la_secondword
trap == mem_la_firstword_reg
trap == last_mem_valid
trap == prefetched_high_word
trap == clear_prefetched_high_word
trap == instr_beq
trap == instr_bne
trap == instr_blt
trap == instr_bge
trap == instr_bltu
trap == instr_bgeu
trap == instr_slti
trap == instr_sltiu
trap == instr_xori
trap == instr_ori
trap == instr_andi
trap == instr_add
trap == instr_sub
trap == instr_sll
trap == instr_slt
trap == instr_sltu
trap == instr_xor
trap == instr_srl
trap == instr_sra
trap == instr_or
trap == instr_and
trap == is_beq_bne_blt_bge_bltu_bgeu
trap == is_compare
trap == irq_state
trap == set_mem_do_rinst
trap == set_mem_do_rdata
trap == set_mem_do_wdata
trap == latched_stalu
trap == latched_branch
trap == latched_trace
trap == latched_is_lh
trap == latched_is_lb
trap == pcpi_timeout
trap == do_waitirq
trap == alu_wait
trap == alu_wait_2
trap == clear_prefetched_high_word_q
mem_instr == mem_wordsize
mem_instr == instr_lui
mem_instr == instr_auipc
mem_instr == instr_jalr
mem_instr == instr_lb
mem_instr == instr_lh
mem_instr == instr_lbu
mem_instr == instr_lhu
mem_instr == instr_sb
mem_instr == instr_sh
mem_instr == instr_sw
mem_instr == instr_slli
mem_instr == instr_srli
mem_instr == instr_srai
mem_instr == instr_rdcycle
mem_instr == instr_rdcycleh
mem_instr == instr_rdinstr
mem_instr == instr_rdinstrh
mem_instr == instr_ecall_ebreak
mem_instr == instr_getq
mem_instr == instr_setq
mem_instr == instr_retirq
mem_instr == instr_maskirq
mem_instr == instr_waitirq
mem_instr == instr_timer
mem_instr == decoder_trigger_q
mem_instr == decoder_pseudo_trigger_q
mem_instr == compressed_instr
mem_instr == is_slli_srli_srai
mem_instr == is_sb_sh_sw
mem_instr == is_sll_srl_sra
mem_instr == is_slti_blt_slt
mem_instr == is_sltiu_bltu_sltu
mem_instr == is_alu_reg_reg
mem_instr == dbg_insn_imm
mem_instr == q_insn_imm
mem_instr == dbg_next
mem_instr == latched_compr
mem_addr == reg_op1
mem_addr == dbg_rs1val
mem_la_wdata == reg_op2
mem_la_wdata == dbg_rs2val
pcpi_insn == trace_data
pcpi_insn == reg_sh
pcpi_insn == pcpi_int_rd
pcpi_insn == mem_16bit_buffer
pcpi_insn == current_pc
pcpi_insn == pcpi_timeout_counter
pcpi_insn == alu_out_0
pcpi_insn == alu_out_0_q
pcpi_insn == decoded_rs
reg_out == cpuregs_wrdata
next_insn_opcode == mem_rdata_word
next_insn_opcode == mem_rdata_q
dbg_insn_opcode == q_insn_opcode
irq_pending == next_irq_pending
instr_jal == is_lui_auipc_jal
instr_lw == is_lb_lh_lw_lbu_lhu
instr_lw == is_lbu_lhu_lw
instr_addi == latched_store
instr_addi == latched_is_lu
instr_addi == cpuregs_write
decoded_rd == cached_insn_rd
decoded_rs1 == cached_insn_rs1
decoded_rs2 == cached_insn_rs2
decoded_imm == cached_insn_imm
decoder_trigger == decoder_pseudo_trigger
decoder_trigger == dbg_valid_insn
is_jalr_addi_slti_sltiu_xori_ori_andi == is_alu_reg_imm
dbg_ascii_instr == q_ascii_instr
dbg_insn_rs1 == dbg_rs1val_valid
dbg_insn_rs1 == q_insn_rs1
dbg_insn_rs2 == q_insn_rs2
dbg_insn_rd == q_insn_rd
dbg_insn_rd == latched_rd
alu_out == alu_out_q
alu_eq == alu_ltu
alu_eq == alu_lts
trap == 0
mem_instr one of { -1, 0 }
mem_addr one of { -1, 1020 }
mem_wstrb one of { -1, 0, 15 }
mem_la_wdata >= -1
mem_la_wstrb one of { -1, 15 }
mem_la_wstrb != 0
pcpi_insn == -1
reg_out >= -1
dbg_insn_addr != 0
irq_mask == 4294967295L
irq_pending one of { -1, 0 }
instr_jal one of { -1, 0, 1 }
instr_lw one of { -1, 0, 1 }
instr_addi one of { 0, 1 }
decoded_rd one of { -1, 0, 2 }
decoder_trigger one of { 0, 1 }
is_jalr_addi_slti_sltiu_xori_ori_andi one of { -1, 0, 1 }
is_lui_auipc_jal_jalr_addi_add_sub one of { -1, 0, 1 }
dbg_ascii_instr one of { -1, 27767, 29559 }
dbg_insn_rs1 one of { -1, 1 }
dbg_insn_rs1 != 0
dbg_insn_rs2 one of { -1, 0, 2 }
dbg_insn_rd one of { -1, 0, 2 }
dbg_rs2val_valid one of { -1, 0, 1 }
cpu_state == 64
dbg_ascii_state == 439788790632L
alu_out >= -1
alu_add_sub >= -1
alu_shl >= -1
alu_shr >= -1
alu_eq one of { -1, 0 }
cpuregs_rs1 >= -1
cpuregs_rs2 one of { -1, 0, 1020 }
trap >= mem_instr
trap != mem_addr
trap != mem_la_wstrb
trap <= count_cycle
trap <= count_instr
trap <= reg_pc
trap <= reg_next_pc
trap != reg_out
trap != dbg_insn_opcode
trap != dbg_insn_addr
trap >= irq_pending
trap <= instr_addi
trap != decoded_rs1
trap != decoded_imm_j
trap <= decoder_trigger
trap <= new_ascii_instr
trap != dbg_ascii_instr
trap != dbg_insn_rs1
trap != cached_ascii_instr
trap != cached_insn_opcode
trap != alu_out
trap != alu_add_sub
trap >= alu_eq
trap != cpuregs_rs1
mem_instr <= mem_addr
mem_instr <= mem_wdata
mem_instr <= mem_wstrb
mem_instr <= mem_la_wstrb
mem_instr >= pcpi_insn
mem_instr < count_cycle
mem_instr < count_instr
mem_instr < reg_pc
mem_instr < reg_next_pc
mem_instr % reg_out == 0
mem_instr % dbg_insn_opcode == 0
mem_instr <= dbg_insn_opcode
mem_instr % dbg_insn_addr == 0
mem_instr <= dbg_insn_addr
mem_instr < irq_mask
mem_instr != irq_pending
mem_instr <= instr_jal
mem_instr <= instr_lw
mem_instr <= instr_addi
mem_instr <= decoded_rd
mem_instr % decoded_rs1 == 0
mem_instr <= decoded_rs1
mem_instr <= decoded_rs2
mem_instr <= decoded_imm
mem_instr % decoded_imm_j == 0
mem_instr <= decoded_imm_j
mem_instr < decoder_trigger
mem_instr <= is_jalr_addi_slti_sltiu_xori_ori_andi
mem_instr <= is_lui_auipc_jal_jalr_addi_add_sub
mem_instr < new_ascii_instr
mem_instr % dbg_ascii_instr == 0
mem_instr <= dbg_ascii_instr
mem_instr <= dbg_insn_rs1
mem_instr <= dbg_insn_rs2
mem_instr <= dbg_insn_rd
mem_instr <= dbg_rs2val_valid
mem_instr % cached_ascii_instr == 0
mem_instr <= cached_ascii_instr
mem_instr % cached_insn_opcode == 0
mem_instr <= cached_insn_opcode
mem_instr < cpu_state
mem_instr < dbg_ascii_state
mem_instr % alu_out == 0
mem_instr % alu_add_sub == 0
mem_instr >= alu_eq
mem_instr % cpuregs_rs1 == 0
mem_addr >= mem_wdata
mem_addr >= mem_wstrb
mem_addr >= mem_la_wdata
mem_addr >= mem_la_wstrb
mem_addr >= pcpi_insn
mem_addr != count_cycle
mem_addr != count_instr
mem_addr != reg_pc
mem_addr != reg_next_pc
mem_addr >= reg_out
mem_addr >= next_insn_opcode
mem_addr <= dbg_insn_opcode
mem_addr >= dbg_insn_addr
mem_addr < irq_mask
mem_addr != irq_pending
mem_addr >= instr_jal
mem_addr >= instr_lw
mem_addr != instr_addi
mem_addr >= decoded_rd
mem_addr >= decoded_rs1
mem_addr >= decoded_rs2
mem_addr <= decoded_imm_j
mem_addr != decoder_trigger
mem_addr >= is_jalr_addi_slti_sltiu_xori_ori_andi
mem_addr >= is_lui_auipc_jal_jalr_addi_add_sub
mem_addr < new_ascii_instr
mem_addr <= dbg_ascii_instr
mem_addr >= dbg_insn_rs1
mem_addr >= dbg_insn_rs2
mem_addr >= dbg_insn_rd
mem_addr >= dbg_rs2val_valid
mem_addr <= cached_ascii_instr
mem_addr <= cached_insn_opcode
mem_addr != cpu_state
mem_addr < dbg_ascii_state
mem_addr >= alu_shr
mem_addr >= alu_eq
mem_addr >= cpuregs_rs1
mem_addr >= cpuregs_rs2
mem_wdata >= mem_la_wdata
mem_wdata >= pcpi_insn
mem_wdata < count_cycle
mem_wdata < count_instr
mem_wdata % reg_out == 0
mem_wdata >= reg_out
mem_wdata >= next_insn_opcode
mem_wdata <= dbg_insn_opcode
mem_wdata < irq_mask
mem_wdata != irq_pending
mem_wdata >= instr_jal
mem_wdata <= decoded_imm_j
mem_wdata >= is_jalr_addi_slti_sltiu_xori_ori_andi
mem_wdata >= is_lui_auipc_jal_jalr_addi_add_sub
mem_wdata < new_ascii_instr
mem_wdata <= dbg_ascii_instr
mem_wdata % dbg_insn_rs1 == 0
mem_wdata <= cached_ascii_instr
mem_wdata <= cached_insn_opcode
mem_wdata < cpu_state
mem_wdata < dbg_ascii_state
mem_wdata >= alu_eq
mem_wdata % cpuregs_rs1 == 0
mem_wstrb % mem_la_wstrb == 0
mem_wstrb <= mem_la_wstrb
mem_wstrb >= pcpi_insn
mem_wstrb <= count_cycle
mem_wstrb != count_instr
mem_wstrb != reg_pc
mem_wstrb != reg_next_pc
mem_wstrb % reg_out == 0
mem_wstrb <= dbg_insn_opcode
mem_wstrb < irq_mask
mem_wstrb != irq_pending
mem_wstrb >= instr_jal
mem_wstrb >= instr_lw
mem_wstrb != instr_addi
mem_wstrb <= decoded_imm_j
mem_wstrb != decoder_trigger
mem_wstrb < new_ascii_instr
mem_wstrb <= dbg_ascii_instr
mem_wstrb % dbg_insn_rs1 == 0
mem_wstrb >= dbg_insn_rs2
mem_wstrb >= dbg_rs2val_valid
mem_wstrb <= cached_ascii_instr
mem_wstrb <= cached_insn_opcode
mem_wstrb < cpu_state
mem_wstrb < dbg_ascii_state
mem_wstrb >= alu_eq
mem_la_wdata >= pcpi_insn
mem_la_wdata < count_cycle
mem_la_wdata < count_instr
mem_la_wdata <= dbg_insn_opcode
mem_la_wdata < irq_mask
mem_la_wdata <= decoded_imm
mem_la_wdata <= decoded_imm_j
mem_la_wdata < new_ascii_instr
mem_la_wdata <= dbg_ascii_instr
mem_la_wdata % dbg_insn_rs1 == 0
mem_la_wdata <= cached_ascii_instr
mem_la_wdata <= cached_insn_opcode
mem_la_wdata < cpu_state
mem_la_wdata < dbg_ascii_state
mem_la_wdata <= alu_add_sub
mem_la_wdata >= alu_eq
mem_la_wstrb >= pcpi_insn
mem_la_wstrb <= count_cycle
mem_la_wstrb != reg_pc
mem_la_wstrb != reg_next_pc
mem_la_wstrb <= dbg_insn_opcode
mem_la_wstrb < irq_mask
mem_la_wstrb != irq_pending
mem_la_wstrb >= instr_jal
mem_la_wstrb >= instr_lw
mem_la_wstrb != instr_addi
mem_la_wstrb >= decoded_rd
mem_la_wstrb <= decoded_imm_j
mem_la_wstrb != decoder_trigger
mem_la_wstrb >= is_jalr_addi_slti_sltiu_xori_ori_andi
mem_la_wstrb >= is_lui_auipc_jal_jalr_addi_add_sub
mem_la_wstrb < new_ascii_instr
mem_la_wstrb <= dbg_ascii_instr
mem_la_wstrb >= dbg_insn_rs1
mem_la_wstrb >= dbg_insn_rs2
mem_la_wstrb >= dbg_insn_rd
mem_la_wstrb >= dbg_rs2val_valid
mem_la_wstrb <= cached_ascii_instr
mem_la_wstrb <= cached_insn_opcode
mem_la_wstrb < cpu_state
mem_la_wstrb < dbg_ascii_state
mem_la_wstrb >= alu_eq
pcpi_insn < count_cycle
pcpi_insn < count_instr
pcpi_insn < reg_pc
pcpi_insn < reg_next_pc
pcpi_insn <= reg_out
pcpi_insn <= next_insn_opcode
pcpi_insn <= dbg_insn_opcode
pcpi_insn <= dbg_insn_addr
pcpi_insn <= irq_pending
pcpi_insn <= instr_jal
pcpi_insn <= instr_lw
pcpi_insn < instr_addi
pcpi_insn <= decoded_rd
pcpi_insn <= decoded_rs1
pcpi_insn <= decoded_rs2
pcpi_insn <= decoded_imm
pcpi_insn <= decoded_imm_j
pcpi_insn < decoder_trigger
pcpi_insn <= is_jalr_addi_slti_sltiu_xori_ori_andi
pcpi_insn <= is_lui_auipc_jal_jalr_addi_add_sub
pcpi_insn < new_ascii_instr
pcpi_insn <= dbg_ascii_instr
pcpi_insn <= dbg_insn_rs1
pcpi_insn <= dbg_insn_rs2
pcpi_insn <= dbg_insn_rd
pcpi_insn <= dbg_rs2val_valid
pcpi_insn <= cached_ascii_instr
pcpi_insn <= cached_insn_opcode
pcpi_insn <= alu_out
pcpi_insn <= alu_add_sub
pcpi_insn <= alu_shl
pcpi_insn <= alu_shr
pcpi_insn <= alu_eq
pcpi_insn <= cpuregs_rs1
pcpi_insn <= cpuregs_rs2
count_cycle >= count_instr
count_cycle >= reg_pc
count_cycle >= reg_next_pc
count_cycle > reg_out
count_cycle > next_insn_opcode
count_cycle != dbg_insn_opcode
count_cycle > dbg_insn_addr
count_cycle < irq_mask
count_cycle >= irq_pending
count_cycle > instr_jal
count_cycle > instr_lw
count_cycle >= instr_addi
count_cycle > decoded_rd
count_cycle > decoded_rs1
count_cycle > decoded_rs2
count_cycle != decoded_imm
count_cycle != decoded_imm_j
count_cycle >= decoder_trigger
count_cycle > is_jalr_addi_slti_sltiu_xori_ori_andi
count_cycle > is_lui_auipc_jal_jalr_addi_add_sub
count_cycle <= new_ascii_instr
count_cycle != dbg_ascii_instr
count_cycle % dbg_insn_rs1 == 0
count_cycle > dbg_insn_rs1
count_cycle > dbg_insn_rs2
count_cycle > dbg_insn_rd
count_cycle > dbg_rs2val_valid
count_cycle != cached_ascii_instr
count_cycle != cached_insn_opcode
count_cycle != cpu_state
count_cycle < dbg_ascii_state
count_cycle != alu_out
count_cycle != alu_add_sub
count_cycle != alu_shl
count_cycle != alu_shr
count_cycle > alu_eq
count_cycle != cpuregs_rs1
count_cycle != cpuregs_rs2
count_instr > reg_out
count_instr > next_insn_opcode
count_instr != dbg_insn_opcode
count_instr != dbg_insn_addr
count_instr < irq_mask
count_instr >= irq_pending
count_instr > instr_jal
count_instr > instr_lw
count_instr >= instr_addi
count_instr >= decoded_rd
count_instr != decoded_rs1
count_instr != decoded_imm
count_instr != decoded_imm_j
count_instr >= decoder_trigger
count_instr > is_jalr_addi_slti_sltiu_xori_ori_andi
count_instr > is_lui_auipc_jal_jalr_addi_add_sub
count_instr <= new_ascii_instr
count_instr != dbg_ascii_instr
count_instr % dbg_insn_rs1 == 0
count_instr > dbg_insn_rs1
count_instr > dbg_insn_rs2
count_instr > dbg_insn_rd
count_instr > dbg_rs2val_valid
count_instr != cached_ascii_instr
count_instr != cached_insn_opcode
count_instr != cpu_state
count_instr < dbg_ascii_state
count_instr != alu_out
count_instr != alu_add_sub
count_instr != alu_shl
count_instr != alu_shr
count_instr > alu_eq
count_instr != cpuregs_rs1
count_instr != cpuregs_rs2
reg_pc <= reg_next_pc
reg_pc != dbg_insn_opcode
reg_pc % dbg_insn_addr == 0
reg_pc >= dbg_insn_addr
reg_pc < irq_mask
reg_pc >= irq_pending
reg_pc > instr_jal
reg_pc > instr_lw
reg_pc >= instr_addi
reg_pc > decoded_rd
reg_pc != decoded_rs1
reg_pc != decoded_rs2
reg_pc != decoded_imm
reg_pc != decoded_imm_j
reg_pc >= decoder_trigger
reg_pc > is_jalr_addi_slti_sltiu_xori_ori_andi
reg_pc > is_lui_auipc_jal_jalr_addi_add_sub
reg_pc <= new_ascii_instr
reg_pc != dbg_ascii_instr
reg_pc % dbg_insn_rs1 == 0
reg_pc > dbg_insn_rs1
reg_pc > dbg_insn_rs2
reg_pc > dbg_insn_rd
reg_pc > dbg_rs2val_valid
reg_pc != cached_ascii_instr
reg_pc != cached_insn_opcode
reg_pc < cpu_state
reg_pc < dbg_ascii_state
reg_pc != alu_out
reg_pc != alu_add_sub
reg_pc != alu_shl
reg_pc != alu_shr
reg_pc > alu_eq
reg_pc != cpuregs_rs2
reg_next_pc != dbg_insn_opcode
reg_next_pc > dbg_insn_addr
reg_next_pc < irq_mask
reg_next_pc >= irq_pending
reg_next_pc > instr_jal
reg_next_pc > instr_lw
reg_next_pc >= instr_addi
reg_next_pc > decoded_rd
reg_next_pc != decoded_rs1
reg_next_pc != decoded_rs2
reg_next_pc != decoded_imm
reg_next_pc != decoded_imm_j
reg_next_pc >= decoder_trigger
reg_next_pc > is_jalr_addi_slti_sltiu_xori_ori_andi
reg_next_pc > is_lui_auipc_jal_jalr_addi_add_sub
reg_next_pc <= new_ascii_instr
reg_next_pc != dbg_ascii_instr
reg_next_pc % dbg_insn_rs1 == 0
reg_next_pc > dbg_insn_rs1
reg_next_pc > dbg_insn_rs2
reg_next_pc > dbg_insn_rd
reg_next_pc > dbg_rs2val_valid
reg_next_pc != cached_ascii_instr
reg_next_pc != cached_insn_opcode
reg_next_pc < cpu_state
reg_next_pc < dbg_ascii_state
reg_next_pc != alu_out
reg_next_pc != alu_add_sub
reg_next_pc != alu_shl
reg_next_pc != alu_shr
reg_next_pc > alu_eq
reg_next_pc != cpuregs_rs2
next_insn_opcode % reg_out == 0
reg_out <= next_insn_opcode
reg_out <= dbg_insn_opcode
reg_out < irq_mask
instr_jal % reg_out == 0
instr_lw % reg_out == 0
reg_out <= decoded_imm_j
reg_out < new_ascii_instr
reg_out <= dbg_ascii_instr
reg_out % dbg_insn_rs1 == 0
dbg_insn_rs2 % reg_out == 0
dbg_rs2val_valid % reg_out == 0
reg_out <= cached_ascii_instr
reg_out <= cached_insn_opcode
reg_out < cpu_state
reg_out < dbg_ascii_state
cpuregs_rs1 % reg_out == 0
reg_out <= cpuregs_rs1
reg_out <= cpuregs_rs2
next_insn_opcode <= dbg_insn_opcode
next_insn_opcode < irq_mask
next_insn_opcode <= decoded_imm_j
next_insn_opcode < new_ascii_instr
next_insn_opcode <= dbg_ascii_instr
next_insn_opcode % dbg_insn_rs1 == 0
next_insn_opcode <= cached_ascii_instr
next_insn_opcode <= cached_insn_opcode
next_insn_opcode < cpu_state
next_insn_opcode < dbg_ascii_state
dbg_insn_opcode >= dbg_insn_addr
dbg_insn_opcode < irq_mask
dbg_insn_opcode != irq_pending
dbg_insn_opcode >= instr_jal
dbg_insn_opcode >= instr_lw
dbg_insn_opcode != instr_addi
dbg_insn_opcode >= decoded_rd
dbg_insn_opcode >= decoded_rs1
dbg_insn_opcode >= decoded_rs2
dbg_insn_opcode != decoder_trigger
dbg_insn_opcode >= is_jalr_addi_slti_sltiu_xori_ori_andi
dbg_insn_opcode >= is_lui_auipc_jal_jalr_addi_add_sub
dbg_insn_opcode != new_ascii_instr
dbg_insn_opcode >= dbg_ascii_instr
dbg_insn_opcode % dbg_insn_rs1 == 0
dbg_insn_opcode >= dbg_insn_rs1
dbg_insn_opcode >= dbg_insn_rs2
dbg_insn_opcode >= dbg_insn_rd
dbg_insn_opcode >= dbg_rs2val_valid
dbg_insn_opcode <= cached_insn_opcode
dbg_insn_opcode != cpu_state
dbg_insn_opcode < dbg_ascii_state
dbg_insn_opcode >= alu_out
dbg_insn_opcode >= alu_add_sub
dbg_insn_opcode >= alu_shr
dbg_insn_opcode >= alu_eq
dbg_insn_opcode >= cpuregs_rs1
dbg_insn_opcode >= cpuregs_rs2
dbg_insn_addr < irq_mask
dbg_insn_addr != irq_pending
dbg_insn_addr >= instr_jal
dbg_insn_addr >= instr_lw
dbg_insn_addr != instr_addi
dbg_insn_addr >= decoded_rd
dbg_insn_addr <= decoded_imm_j
dbg_insn_addr != decoder_trigger
dbg_insn_addr >= is_jalr_addi_slti_sltiu_xori_ori_andi
dbg_insn_addr >= is_lui_auipc_jal_jalr_addi_add_sub
dbg_insn_addr < new_ascii_instr
dbg_insn_addr <= dbg_ascii_instr
dbg_insn_addr % dbg_insn_rs1 == 0
dbg_insn_addr >= dbg_insn_rs1
dbg_insn_addr >= dbg_insn_rs2
dbg_insn_addr >= dbg_insn_rd
dbg_insn_addr >= dbg_rs2val_valid
dbg_insn_addr <= cached_ascii_instr
dbg_insn_addr <= cached_insn_opcode
dbg_insn_addr < cpu_state
dbg_insn_addr < dbg_ascii_state
dbg_insn_addr >= alu_eq
irq_mask > irq_pending
irq_mask > instr_jal
irq_mask > instr_lw
irq_mask > instr_addi
irq_mask > decoded_rd
irq_mask > decoded_rs1
irq_mask > decoded_rs2
irq_mask > decoded_imm
irq_mask > decoded_imm_j
irq_mask > decoder_trigger
irq_mask > is_jalr_addi_slti_sltiu_xori_ori_andi
irq_mask > is_lui_auipc_jal_jalr_addi_add_sub
irq_mask > new_ascii_instr
irq_mask > dbg_ascii_instr
irq_mask > dbg_insn_rs1
irq_mask > dbg_insn_rs2
irq_mask > dbg_insn_rd
irq_mask > dbg_rs2val_valid
irq_mask > cached_ascii_instr
irq_mask > cached_insn_opcode
irq_mask > alu_out
irq_mask > alu_add_sub
irq_mask > alu_shl
irq_mask > alu_shr
irq_mask > alu_eq
irq_mask > cpuregs_rs1
irq_mask > cpuregs_rs2
irq_pending != instr_jal
irq_pending != instr_lw
irq_pending <= instr_addi
irq_pending != decoded_rd
irq_pending != decoded_rs1
irq_pending != decoded_rs2
irq_pending != decoded_imm
irq_pending != decoded_imm_j
irq_pending <= decoder_trigger
irq_pending != is_jalr_addi_slti_sltiu_xori_ori_andi
irq_pending != is_lui_auipc_jal_jalr_addi_add_sub
irq_pending <= new_ascii_instr
irq_pending != dbg_ascii_instr
irq_pending != dbg_insn_rs1
irq_pending != dbg_insn_rs2
irq_pending != dbg_insn_rd
irq_pending != dbg_rs2val_valid
irq_pending != cached_ascii_instr
irq_pending != cached_insn_opcode
irq_pending < cpu_state
irq_pending < dbg_ascii_state
instr_jal <= decoded_rs1
instr_jal <= decoded_rs2
instr_jal <= decoded_imm
instr_jal <= decoded_imm_j
instr_jal <= decoder_trigger
instr_jal <= is_lui_auipc_jal_jalr_addi_add_sub
instr_jal < new_ascii_instr
instr_jal <= dbg_ascii_instr
instr_jal % dbg_insn_rs1 == 0
instr_jal <= dbg_insn_rs1
instr_jal <= dbg_insn_rs2
instr_jal <= dbg_rs2val_valid
instr_jal <= cached_ascii_instr
instr_jal <= cached_insn_opcode
instr_jal < cpu_state
instr_jal < dbg_ascii_state
instr_jal >= alu_eq
instr_jal % cpuregs_rs1 == 0
instr_lw <= decoded_rd
instr_lw % decoded_rs1 == 0
instr_lw <= decoded_rs1
instr_lw <= decoded_imm_j
instr_lw <= decoder_trigger
instr_lw < new_ascii_instr
instr_lw <= dbg_ascii_instr
instr_lw % dbg_insn_rs1 == 0
instr_lw <= dbg_insn_rs1
instr_lw <= dbg_rs2val_valid
instr_lw <= cached_ascii_instr
instr_lw <= cached_insn_opcode
instr_lw < cpu_state
instr_lw < dbg_ascii_state
instr_lw % alu_out == 0
instr_lw >= alu_eq
instr_addi != decoded_rs1
instr_addi != decoded_imm_j
instr_addi <= decoder_trigger
instr_addi >= is_jalr_addi_slti_sltiu_xori_ori_andi
instr_addi <= new_ascii_instr
instr_addi != dbg_ascii_instr
instr_addi != dbg_rs2val_valid
instr_addi != cached_ascii_instr
instr_addi != cached_insn_opcode
instr_addi < cpu_state
instr_addi < dbg_ascii_state
instr_addi != alu_out
instr_addi % alu_out == 0
instr_addi != alu_add_sub
instr_addi % alu_add_sub == 0
instr_addi >= alu_eq
decoded_rd % decoded_rs1 == 0
decoded_rd <= decoded_imm_j
decoded_rd != decoder_trigger
decoded_rd >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoded_rd < new_ascii_instr
decoded_rd <= dbg_ascii_instr
decoded_rd % dbg_insn_rs1 == 0
decoded_rd >= dbg_insn_rd
decoded_rd <= cached_ascii_instr
decoded_rd <= cached_insn_opcode
decoded_rd < cpu_state
decoded_rd < dbg_ascii_state
decoded_rd % alu_out == 0
decoded_rd >= alu_eq
decoded_rs1 >= decoded_rs2
decoded_rs1 <= decoded_imm_j
decoded_rs1 >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoded_rs1 >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_rs1 < new_ascii_instr
decoded_rs1 <= dbg_ascii_instr
decoded_rs1 % dbg_insn_rs1 == 0
decoded_rs1 >= dbg_insn_rs1
decoded_rs1 >= dbg_insn_rs2
dbg_insn_rd % decoded_rs1 == 0
decoded_rs1 >= dbg_insn_rd
decoded_rs1 >= dbg_rs2val_valid
decoded_rs1 <= cached_ascii_instr
decoded_rs1 <= cached_insn_opcode
decoded_rs1 < cpu_state
decoded_rs1 < dbg_ascii_state
decoded_rs1 >= alu_eq
decoded_rs2 <= decoded_imm
decoded_rs2 <= decoded_imm_j
decoded_rs2 >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoded_rs2 >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_rs2 < new_ascii_instr
decoded_rs2 <= dbg_ascii_instr
decoded_rs2 % dbg_insn_rs1 == 0
decoded_rs2 >= dbg_insn_rs2
decoded_rs2 <= cached_ascii_instr
decoded_rs2 <= cached_insn_opcode
decoded_rs2 < cpu_state
decoded_rs2 < dbg_ascii_state
decoded_rs2 >= alu_eq
decoded_imm <= decoded_imm_j
decoded_imm >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoded_imm >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_imm != new_ascii_instr
decoded_imm % dbg_insn_rs1 == 0
decoded_imm >= dbg_insn_rs2
decoded_imm != cpu_state
decoded_imm < dbg_ascii_state
decoded_imm >= alu_out
decoded_imm >= alu_eq
decoded_imm_j != decoder_trigger
decoded_imm_j >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoded_imm_j >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_imm_j != new_ascii_instr
decoded_imm_j >= dbg_ascii_instr
decoded_imm_j % dbg_insn_rs1 == 0
decoded_imm_j >= dbg_insn_rs1
decoded_imm_j >= dbg_insn_rs2
decoded_imm_j >= dbg_insn_rd
decoded_imm_j >= dbg_rs2val_valid
decoded_imm_j != cpu_state
decoded_imm_j < dbg_ascii_state
decoded_imm_j >= alu_out
decoded_imm_j >= alu_add_sub
decoded_imm_j >= alu_shl
decoded_imm_j >= alu_shr
decoded_imm_j >= alu_eq
decoded_imm_j >= cpuregs_rs1
decoded_imm_j >= cpuregs_rs2
decoder_trigger >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoder_trigger >= is_lui_auipc_jal_jalr_addi_add_sub
decoder_trigger <= new_ascii_instr
decoder_trigger != dbg_ascii_instr
decoder_trigger >= dbg_insn_rs1
decoder_trigger != dbg_insn_rs2
decoder_trigger != dbg_insn_rd
decoder_trigger >= dbg_rs2val_valid
decoder_trigger != cached_ascii_instr
decoder_trigger != cached_insn_opcode
decoder_trigger < cpu_state
decoder_trigger < dbg_ascii_state
decoder_trigger != alu_out
decoder_trigger != alu_add_sub
decoder_trigger != alu_shl
decoder_trigger > alu_eq
decoder_trigger != cpuregs_rs2
is_jalr_addi_slti_sltiu_xori_ori_andi <= is_lui_auipc_jal_jalr_addi_add_sub
is_jalr_addi_slti_sltiu_xori_ori_andi < new_ascii_instr
is_jalr_addi_slti_sltiu_xori_ori_andi <= dbg_ascii_instr
is_jalr_addi_slti_sltiu_xori_ori_andi % dbg_insn_rs1 == 0
is_jalr_addi_slti_sltiu_xori_ori_andi <= dbg_insn_rs1
is_jalr_addi_slti_sltiu_xori_ori_andi <= dbg_insn_rd
is_jalr_addi_slti_sltiu_xori_ori_andi <= cached_ascii_instr
is_jalr_addi_slti_sltiu_xori_ori_andi <= cached_insn_opcode
is_jalr_addi_slti_sltiu_xori_ori_andi < cpu_state
is_jalr_addi_slti_sltiu_xori_ori_andi < dbg_ascii_state
is_jalr_addi_slti_sltiu_xori_ori_andi % alu_out == 0
is_jalr_addi_slti_sltiu_xori_ori_andi % alu_add_sub == 0
is_jalr_addi_slti_sltiu_xori_ori_andi >= alu_eq
is_lui_auipc_jal_jalr_addi_add_sub < new_ascii_instr
is_lui_auipc_jal_jalr_addi_add_sub <= dbg_ascii_instr
is_lui_auipc_jal_jalr_addi_add_sub % dbg_insn_rs1 == 0
is_lui_auipc_jal_jalr_addi_add_sub <= dbg_insn_rs1
is_lui_auipc_jal_jalr_addi_add_sub <= cached_ascii_instr
is_lui_auipc_jal_jalr_addi_add_sub <= cached_insn_opcode
is_lui_auipc_jal_jalr_addi_add_sub < cpu_state
is_lui_auipc_jal_jalr_addi_add_sub < dbg_ascii_state
is_lui_auipc_jal_jalr_addi_add_sub >= alu_eq
new_ascii_instr != dbg_ascii_instr
new_ascii_instr % dbg_insn_rs1 == 0
new_ascii_instr > dbg_insn_rs1
new_ascii_instr > dbg_insn_rs2
new_ascii_instr > dbg_insn_rd
new_ascii_instr > dbg_rs2val_valid
new_ascii_instr % cached_ascii_instr == 0
new_ascii_instr >= cached_ascii_instr
new_ascii_instr != cached_insn_opcode
new_ascii_instr != cpu_state
new_ascii_instr < dbg_ascii_state
new_ascii_instr > alu_out
new_ascii_instr > alu_add_sub
new_ascii_instr != alu_shl
new_ascii_instr > alu_shr
new_ascii_instr > alu_eq
new_ascii_instr > cpuregs_rs1
new_ascii_instr > cpuregs_rs2
dbg_ascii_instr % dbg_insn_rs1 == 0
dbg_ascii_instr >= dbg_insn_rs1
dbg_ascii_instr >= dbg_insn_rs2
dbg_ascii_instr >= dbg_insn_rd
dbg_ascii_instr >= dbg_rs2val_valid
dbg_ascii_instr <= cached_insn_opcode
dbg_ascii_instr != cpu_state
dbg_ascii_instr < dbg_ascii_state
dbg_ascii_instr >= alu_out
dbg_ascii_instr >= alu_add_sub
dbg_ascii_instr >= alu_shr
dbg_ascii_instr >= alu_eq
dbg_ascii_instr >= cpuregs_rs1
dbg_ascii_instr >= cpuregs_rs2
dbg_insn_rs2 % dbg_insn_rs1 == 0
dbg_insn_rd % dbg_insn_rs1 == 0
dbg_insn_rs1 >= dbg_rs2val_valid
dbg_rs2val_valid % dbg_insn_rs1 == 0
cached_ascii_instr % dbg_insn_rs1 == 0
dbg_insn_rs1 <= cached_ascii_instr
cached_insn_opcode % dbg_insn_rs1 == 0
dbg_insn_rs1 <= cached_insn_opcode
dbg_insn_rs1 < cpu_state
dbg_insn_rs1 < dbg_ascii_state
alu_out % dbg_insn_rs1 == 0
alu_add_sub % dbg_insn_rs1 == 0
alu_shl % dbg_insn_rs1 == 0
alu_shr % dbg_insn_rs1 == 0
dbg_insn_rs1 >= alu_eq
cpuregs_rs1 % dbg_insn_rs1 == 0
cpuregs_rs2 % dbg_insn_rs1 == 0
dbg_insn_rs2 <= cached_ascii_instr
dbg_insn_rs2 <= cached_insn_opcode
dbg_insn_rs2 < cpu_state
dbg_insn_rs2 < dbg_ascii_state
dbg_insn_rs2 >= alu_eq
dbg_insn_rs2 % cpuregs_rs1 == 0
dbg_insn_rd <= cached_ascii_instr
dbg_insn_rd <= cached_insn_opcode
dbg_insn_rd < cpu_state
dbg_insn_rd < dbg_ascii_state
dbg_insn_rd % alu_out == 0
dbg_insn_rd % alu_add_sub == 0
dbg_insn_rd >= alu_eq
dbg_rs2val_valid <= cached_ascii_instr
dbg_rs2val_valid <= cached_insn_opcode
dbg_rs2val_valid < cpu_state
dbg_rs2val_valid < dbg_ascii_state
dbg_rs2val_valid >= alu_eq
cached_ascii_instr != cpu_state
cached_ascii_instr < dbg_ascii_state
cached_ascii_instr >= alu_out
cached_ascii_instr >= alu_add_sub
cached_ascii_instr >= alu_shr
cached_ascii_instr >= alu_eq
cached_ascii_instr >= cpuregs_rs1
cached_ascii_instr >= cpuregs_rs2
cached_insn_opcode != cpu_state
cached_insn_opcode < dbg_ascii_state
cached_insn_opcode >= alu_out
cached_insn_opcode >= alu_add_sub
cached_insn_opcode >= alu_shl
cached_insn_opcode >= alu_shr
cached_insn_opcode >= alu_eq
cached_insn_opcode >= cpuregs_rs1
cached_insn_opcode >= cpuregs_rs2
cpu_state != alu_out
cpu_state != alu_add_sub
cpu_state != alu_shl
cpu_state != alu_shr
cpu_state > alu_eq
cpu_state != cpuregs_rs1
cpu_state != cpuregs_rs2
dbg_ascii_state > alu_out
dbg_ascii_state > alu_add_sub
dbg_ascii_state > alu_shl
dbg_ascii_state > alu_shr
dbg_ascii_state > alu_eq
dbg_ascii_state > cpuregs_rs1
dbg_ascii_state > cpuregs_rs2
alu_add_sub % alu_out == 0
alu_out <= alu_add_sub
alu_eq % alu_out == 0
alu_add_sub >= alu_shr
alu_add_sub >= alu_eq
alu_eq % alu_add_sub == 0
alu_shl >= alu_shr
alu_shl >= alu_eq
alu_shr >= alu_eq
mem_wdata - mem_la_wdata - reg_out - 1 == 0
mem_wdata - next_insn_opcode - alu_eq - 1 == 0
mem_la_wdata - alu_add_sub + 1020 * alu_eq + 1020 == 0
===========================================================================
..tick():::EXIT
trap == mem_valid
trap == pcpi_valid
trap == eoi
trap == trace_valid
trap == irq_delay
trap == irq_active
trap == timer
trap == pcpi_int_wr
trap == pcpi_int_wait
trap == pcpi_int_ready
trap == mem_state
trap == mem_do_rdata
trap == mem_do_wdata
trap == mem_la_secondword
trap == mem_la_firstword_reg
trap == last_mem_valid
trap == prefetched_high_word
trap == clear_prefetched_high_word
trap == instr_beq
trap == instr_bne
trap == instr_blt
trap == instr_bge
trap == instr_bltu
trap == instr_bgeu
trap == instr_slti
trap == instr_sltiu
trap == instr_xori
trap == instr_ori
trap == instr_andi
trap == instr_add
trap == instr_sub
trap == instr_sll
trap == instr_slt
trap == instr_sltu
trap == instr_xor
trap == instr_srl
trap == instr_sra
trap == instr_or
trap == instr_and
trap == decoder_trigger
trap == decoder_pseudo_trigger
trap == is_beq_bne_blt_bge_bltu_bgeu
trap == is_compare
trap == irq_state
trap == set_mem_do_rinst
trap == set_mem_do_rdata
trap == set_mem_do_wdata
trap == latched_store
trap == latched_stalu
trap == latched_trace
trap == latched_is_lu
trap == latched_is_lh
trap == latched_is_lb
trap == pcpi_timeout
trap == do_waitirq
trap == alu_wait
trap == alu_wait_2
trap == clear_prefetched_high_word_q
trap == orig(trap)
trap == orig(mem_valid)
trap == orig(pcpi_valid)
trap == orig(eoi)
trap == orig(trace_valid)
trap == orig(irq_delay)
trap == orig(irq_active)
trap == orig(timer)
trap == orig(pcpi_int_wr)
trap == orig(pcpi_int_wait)
trap == orig(pcpi_int_ready)
trap == orig(mem_state)
trap == orig(mem_do_prefetch)
trap == orig(mem_do_rinst)
trap == orig(mem_do_rdata)
trap == orig(mem_do_wdata)
trap == orig(mem_la_secondword)
trap == orig(mem_la_firstword_reg)
trap == orig(last_mem_valid)
trap == orig(prefetched_high_word)
trap == orig(clear_prefetched_high_word)
trap == orig(instr_beq)
trap == orig(instr_bne)
trap == orig(instr_blt)
trap == orig(instr_bge)
trap == orig(instr_bltu)
trap == orig(instr_bgeu)
trap == orig(instr_slti)
trap == orig(instr_sltiu)
trap == orig(instr_xori)
trap == orig(instr_ori)
trap == orig(instr_andi)
trap == orig(instr_add)
trap == orig(instr_sub)
trap == orig(instr_sll)
trap == orig(instr_slt)
trap == orig(instr_sltu)
trap == orig(instr_xor)
trap == orig(instr_srl)
trap == orig(instr_sra)
trap == orig(instr_or)
trap == orig(instr_and)
trap == orig(is_beq_bne_blt_bge_bltu_bgeu)
trap == orig(is_compare)
trap == orig(irq_state)
trap == orig(set_mem_do_rinst)
trap == orig(set_mem_do_rdata)
trap == orig(set_mem_do_wdata)
trap == orig(latched_stalu)
trap == orig(latched_branch)
trap == orig(latched_trace)
trap == orig(latched_is_lh)
trap == orig(latched_is_lb)
trap == orig(pcpi_timeout)
trap == orig(do_waitirq)
trap == orig(alu_wait)
trap == orig(alu_wait_2)
trap == orig(clear_prefetched_high_word_q)
mem_instr == mem_wordsize
mem_instr == instr_lui
mem_instr == instr_auipc
mem_instr == instr_jalr
mem_instr == instr_lb
mem_instr == instr_lh
mem_instr == instr_lbu
mem_instr == instr_lhu
mem_instr == instr_sb
mem_instr == instr_sh
mem_instr == instr_sw
mem_instr == instr_slli
mem_instr == instr_srli
mem_instr == instr_srai
mem_instr == instr_rdcycle
mem_instr == instr_rdcycleh
mem_instr == instr_rdinstr
mem_instr == instr_rdinstrh
mem_instr == instr_ecall_ebreak
mem_instr == instr_getq
mem_instr == instr_setq
mem_instr == instr_retirq
mem_instr == instr_maskirq
mem_instr == instr_waitirq
mem_instr == instr_timer
mem_instr == compressed_instr
mem_instr == is_slli_srli_srai
mem_instr == is_sb_sh_sw
mem_instr == is_sll_srl_sra
mem_instr == is_slti_blt_slt
mem_instr == is_sltiu_bltu_sltu
mem_instr == is_alu_reg_reg
mem_instr == dbg_rs1val_valid
mem_instr == dbg_rs2val_valid
mem_instr == q_insn_imm
mem_instr == latched_compr
mem_instr == orig(mem_instr)
mem_instr == orig(mem_wordsize)
mem_instr == orig(instr_lui)
mem_instr == orig(instr_auipc)
mem_instr == orig(instr_jalr)
mem_instr == orig(instr_lb)
mem_instr == orig(instr_lh)
mem_instr == orig(instr_lbu)
mem_instr == orig(instr_lhu)
mem_instr == orig(instr_sb)
mem_instr == orig(instr_sh)
mem_instr == orig(instr_sw)
mem_instr == orig(instr_slli)
mem_instr == orig(instr_srli)
mem_instr == orig(instr_srai)
mem_instr == orig(instr_rdcycle)
mem_instr == orig(instr_rdcycleh)
mem_instr == orig(instr_rdinstr)
mem_instr == orig(instr_rdinstrh)
mem_instr == orig(instr_ecall_ebreak)
mem_instr == orig(instr_getq)
mem_instr == orig(instr_setq)
mem_instr == orig(instr_retirq)
mem_instr == orig(instr_maskirq)
mem_instr == orig(instr_waitirq)
mem_instr == orig(instr_timer)
mem_instr == orig(decoder_trigger_q)
mem_instr == orig(decoder_pseudo_trigger_q)
mem_instr == orig(compressed_instr)
mem_instr == orig(is_slli_srli_srai)
mem_instr == orig(is_sb_sh_sw)
mem_instr == orig(is_sll_srl_sra)
mem_instr == orig(is_slti_blt_slt)
mem_instr == orig(is_sltiu_bltu_sltu)
mem_instr == orig(is_alu_reg_reg)
mem_instr == orig(dbg_insn_imm)
mem_instr == orig(q_insn_imm)
mem_instr == orig(dbg_next)
mem_instr == orig(latched_compr)
mem_addr == reg_op1
mem_addr == orig(mem_addr)
mem_addr == orig(reg_op1)
mem_addr == orig(dbg_rs1val)
mem_wdata == orig(mem_wdata)
mem_wstrb == orig(mem_wstrb)
mem_la_wdata == reg_op2
mem_la_wdata == orig(mem_la_wdata)
mem_la_wdata == orig(reg_op2)
mem_la_wdata == orig(dbg_rs2val)
mem_la_wstrb == orig(mem_la_wstrb)
pcpi_insn == trace_data
pcpi_insn == reg_out
pcpi_insn == reg_sh
pcpi_insn == pcpi_int_rd
pcpi_insn == mem_16bit_buffer
pcpi_insn == dbg_rs1val
pcpi_insn == dbg_rs2val
pcpi_insn == current_pc
pcpi_insn == pcpi_timeout_counter
pcpi_insn == alu_out_0
pcpi_insn == alu_out_0_q
pcpi_insn == decoded_rs
pcpi_insn == orig(pcpi_insn)
pcpi_insn == orig(trace_data)
pcpi_insn == orig(reg_sh)
pcpi_insn == orig(pcpi_int_rd)
pcpi_insn == orig(mem_16bit_buffer)
pcpi_insn == orig(current_pc)
pcpi_insn == orig(pcpi_timeout_counter)
pcpi_insn == orig(alu_out_0)
pcpi_insn == orig(alu_out_0_q)
pcpi_insn == orig(decoded_rs)
reg_pc == orig(reg_next_pc)
next_insn_opcode == mem_rdata_word
next_insn_opcode == mem_rdata_q
next_insn_opcode == orig(next_insn_opcode)
next_insn_opcode == orig(mem_rdata_word)
next_insn_opcode == orig(mem_rdata_q)
dbg_insn_opcode == cached_insn_opcode
dbg_insn_opcode == orig(cached_insn_opcode)
irq_mask == orig(irq_mask)
irq_pending == next_irq_pending
irq_pending == orig(irq_pending)
irq_pending == orig(next_irq_pending)
mem_do_rinst == latched_branch
mem_do_rinst == cpuregs_write
instr_jal == is_lui_auipc_jal
instr_jal == orig(instr_jal)
instr_jal == orig(is_lui_auipc_jal)
instr_lw == is_lb_lh_lw_lbu_lhu
instr_lw == is_lbu_lhu_lw
instr_lw == orig(instr_lw)
instr_lw == orig(is_lb_lh_lw_lbu_lhu)
instr_lw == orig(is_lbu_lhu_lw)
instr_addi == orig(instr_addi)
instr_addi == orig(latched_store)
instr_addi == orig(latched_is_lu)
instr_addi == orig(cpuregs_write)
decoded_rd == dbg_insn_rd
decoded_rd == cached_insn_rd
decoded_rd == latched_rd
decoded_rd == orig(decoded_rd)
decoded_rd == orig(cached_insn_rd)
decoded_rs1 == dbg_insn_rs1
decoded_rs1 == cached_insn_rs1
decoded_rs1 == orig(decoded_rs1)
decoded_rs1 == orig(cached_insn_rs1)
decoded_rs2 == dbg_insn_rs2
decoded_rs2 == cached_insn_rs2
decoded_rs2 == orig(decoded_rs2)
decoded_rs2 == orig(cached_insn_rs2)
decoded_imm == dbg_insn_imm
decoded_imm == cached_insn_imm
decoded_imm == orig(decoded_imm)
decoded_imm == orig(cached_insn_imm)
decoded_imm_j == orig(decoded_imm_j)
decoder_trigger_q == decoder_pseudo_trigger_q
decoder_trigger_q == q_insn_rs1
decoder_trigger_q == dbg_next
decoder_trigger_q == orig(dbg_insn_rs1)
decoder_trigger_q == orig(dbg_rs1val_valid)
decoder_trigger_q == orig(q_insn_rs1)
is_jalr_addi_slti_sltiu_xori_ori_andi == is_alu_reg_imm
is_jalr_addi_slti_sltiu_xori_ori_andi == orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
is_jalr_addi_slti_sltiu_xori_ori_andi == orig(is_alu_reg_imm)
is_lui_auipc_jal_jalr_addi_add_sub == orig(is_lui_auipc_jal_jalr_addi_add_sub)
new_ascii_instr == orig(new_ascii_instr)
dbg_ascii_instr == cached_ascii_instr
dbg_ascii_instr == orig(cached_ascii_instr)
q_ascii_instr == orig(dbg_ascii_instr)
q_ascii_instr == orig(q_ascii_instr)
q_insn_opcode == orig(dbg_insn_opcode)
q_insn_opcode == orig(q_insn_opcode)
q_insn_rs2 == orig(dbg_insn_rs2)
q_insn_rs2 == orig(q_insn_rs2)
q_insn_rd == orig(dbg_insn_rd)
q_insn_rd == orig(q_insn_rd)
q_insn_rd == orig(latched_rd)
dbg_valid_insn == orig(decoder_trigger)
dbg_valid_insn == orig(decoder_pseudo_trigger)
dbg_valid_insn == orig(dbg_valid_insn)
alu_out == alu_out_q
alu_out == orig(alu_out)
alu_out == orig(alu_out_q)
alu_add_sub == orig(alu_add_sub)
alu_shl == orig(alu_shl)
alu_shr == orig(alu_shr)
alu_eq == alu_ltu
alu_eq == alu_lts
alu_eq == orig(alu_eq)
alu_eq == orig(alu_ltu)
alu_eq == orig(alu_lts)
cpuregs_rs1 == orig(cpuregs_rs1)
cpuregs_rs2 == orig(cpuregs_rs2)
trap == 0
mem_instr one of { -1, 0 }
mem_addr one of { -1, 1020 }
mem_wstrb one of { -1, 0, 15 }
mem_la_wdata >= -1
mem_la_wstrb one of { -1, 15 }
mem_la_wstrb != 0
pcpi_insn == -1
irq_mask == 4294967295L
irq_pending one of { -1, 0 }
mem_do_prefetch one of { 0, 1 }
mem_do_rinst one of { 0, 1 }
instr_jal one of { -1, 0, 1 }
instr_lw one of { -1, 0, 1 }
instr_addi one of { 0, 1 }
decoded_rd one of { -1, 0, 2 }
decoder_trigger_q one of { -1, 1 }
decoder_trigger_q != 0
is_jalr_addi_slti_sltiu_xori_ori_andi one of { -1, 0, 1 }
is_lui_auipc_jal_jalr_addi_add_sub one of { -1, 0, 1 }
q_ascii_instr one of { -1, 27767, 29559 }
q_insn_rs2 one of { -1, 0, 2 }
q_insn_rd one of { -1, 0, 2 }
dbg_valid_insn one of { 0, 1 }
cpu_state one of { 32, 64 }
dbg_ascii_state one of { 439788790632L, 119178353865521L }
alu_out >= -1
alu_add_sub >= -1
alu_shl >= -1
alu_shr >= -1
alu_eq one of { -1, 0 }
cpuregs_wrdata one of { -1, 24 }
cpuregs_rs1 >= -1
cpuregs_rs2 one of { -1, 0, 1020 }
trap >= mem_instr
trap != mem_addr
trap != mem_la_wstrb
trap <= count_cycle
trap <= count_instr
trap <= reg_pc
trap <= reg_next_pc
trap != dbg_insn_opcode
trap != dbg_insn_addr
trap >= irq_pending
trap <= mem_do_prefetch
trap <= mem_do_rinst
trap <= instr_addi
trap != decoded_rs1
trap != decoded_imm_j
trap != decoder_trigger_q
trap <= new_ascii_instr
trap != dbg_ascii_instr
trap != q_ascii_instr
trap != q_insn_opcode
trap <= dbg_valid_insn
trap < cpu_state
trap < dbg_ascii_state
trap != alu_out
trap != alu_add_sub
trap >= alu_eq
trap != cpuregs_wrdata
trap != cpuregs_rs1
trap <= orig(count_cycle)
trap <= orig(count_instr)
trap <= orig(reg_pc)
trap != orig(reg_out)
trap != orig(dbg_insn_addr)
mem_instr <= mem_addr
mem_instr <= mem_wdata
mem_instr <= mem_wstrb
mem_instr <= mem_la_wstrb
mem_instr >= pcpi_insn
mem_instr < count_cycle
mem_instr < count_instr
mem_instr < reg_pc
mem_instr < reg_next_pc
mem_instr % dbg_insn_opcode == 0
mem_instr <= dbg_insn_opcode
mem_instr % dbg_insn_addr == 0
mem_instr <= dbg_insn_addr
mem_instr < irq_mask
mem_instr != irq_pending
mem_instr <= mem_do_prefetch
mem_instr <= mem_do_rinst
mem_instr <= instr_jal
mem_instr <= instr_lw
mem_instr <= instr_addi
mem_instr <= decoded_rd
mem_instr % decoded_rs1 == 0
mem_instr <= decoded_rs1
mem_instr <= decoded_rs2
mem_instr <= decoded_imm
mem_instr % decoded_imm_j == 0
mem_instr <= decoded_imm_j
mem_instr <= decoder_trigger_q
mem_instr <= is_jalr_addi_slti_sltiu_xori_ori_andi
mem_instr <= is_lui_auipc_jal_jalr_addi_add_sub
mem_instr < new_ascii_instr
mem_instr % dbg_ascii_instr == 0
mem_instr <= dbg_ascii_instr
mem_instr % q_ascii_instr == 0
mem_instr <= q_ascii_instr
mem_instr % q_insn_opcode == 0
mem_instr <= q_insn_opcode
mem_instr <= q_insn_rs2
mem_instr <= q_insn_rd
mem_instr < dbg_valid_insn
mem_instr < cpu_state
mem_instr < dbg_ascii_state
mem_instr % alu_out == 0
mem_instr % alu_add_sub == 0
mem_instr >= alu_eq
mem_instr % cpuregs_rs1 == 0
mem_instr < orig(count_cycle)
mem_instr < orig(count_instr)
mem_instr < orig(reg_pc)
mem_instr % orig(reg_out) == 0
mem_instr % orig(dbg_insn_addr) == 0
mem_instr <= orig(dbg_insn_addr)
mem_instr <= orig(dbg_rs2val_valid)
mem_instr < orig(cpu_state)
mem_instr < orig(dbg_ascii_state)
mem_addr >= mem_wdata
mem_addr >= mem_wstrb
mem_addr >= mem_la_wdata
mem_addr >= mem_la_wstrb
mem_addr >= pcpi_insn
mem_addr != count_cycle
mem_addr != count_instr
mem_addr != reg_pc
mem_addr != reg_next_pc
mem_addr >= next_insn_opcode
mem_addr <= dbg_insn_opcode
mem_addr >= dbg_insn_addr
mem_addr < irq_mask
mem_addr != irq_pending
mem_addr != mem_do_prefetch
mem_addr != mem_do_rinst
mem_addr >= instr_jal
mem_addr >= instr_lw
mem_addr != instr_addi
mem_addr >= decoded_rd
mem_addr >= decoded_rs1
mem_addr >= decoded_rs2
mem_addr <= decoded_imm_j
mem_addr >= decoder_trigger_q
mem_addr >= is_jalr_addi_slti_sltiu_xori_ori_andi
mem_addr >= is_lui_auipc_jal_jalr_addi_add_sub
mem_addr < new_ascii_instr
mem_addr <= dbg_ascii_instr
mem_addr <= q_ascii_instr
mem_addr <= q_insn_opcode
mem_addr >= q_insn_rs2
mem_addr >= q_insn_rd
mem_addr != dbg_valid_insn
mem_addr != cpu_state
mem_addr < dbg_ascii_state
mem_addr >= alu_shr
mem_addr >= alu_eq
mem_addr >= cpuregs_wrdata
mem_addr >= cpuregs_rs1
mem_addr >= cpuregs_rs2
mem_addr != orig(count_cycle)
mem_addr != orig(count_instr)
mem_addr != orig(reg_pc)
mem_addr >= orig(reg_out)
mem_addr >= orig(dbg_insn_addr)
mem_addr >= orig(dbg_rs2val_valid)
mem_addr != orig(cpu_state)
mem_addr < orig(dbg_ascii_state)
mem_wdata >= mem_la_wdata
mem_wdata >= pcpi_insn
mem_wdata < count_cycle
mem_wdata < count_instr
mem_wdata >= next_insn_opcode
mem_wdata <= dbg_insn_opcode
mem_wdata < irq_mask
mem_wdata != irq_pending
mem_wdata >= instr_jal
mem_wdata <= decoded_imm_j
mem_wdata % decoder_trigger_q == 0
mem_wdata >= is_jalr_addi_slti_sltiu_xori_ori_andi
mem_wdata >= is_lui_auipc_jal_jalr_addi_add_sub
mem_wdata < new_ascii_instr
mem_wdata <= dbg_ascii_instr
mem_wdata <= q_ascii_instr
mem_wdata <= q_insn_opcode
mem_wdata < dbg_ascii_state
mem_wdata >= alu_eq
mem_wdata % cpuregs_rs1 == 0
mem_wdata < orig(count_cycle)
mem_wdata < orig(count_instr)
mem_wdata % orig(reg_out) == 0
mem_wdata >= orig(reg_out)
mem_wdata < orig(cpu_state)
mem_wdata < orig(dbg_ascii_state)
mem_wstrb % mem_la_wstrb == 0
mem_wstrb <= mem_la_wstrb
mem_wstrb >= pcpi_insn
mem_wstrb < count_cycle
mem_wstrb != count_instr
mem_wstrb != reg_pc
mem_wstrb != reg_next_pc
mem_wstrb <= dbg_insn_opcode
mem_wstrb < irq_mask
mem_wstrb != irq_pending
mem_wstrb != mem_do_prefetch
mem_wstrb >= instr_jal
mem_wstrb >= instr_lw
mem_wstrb != instr_addi
mem_wstrb <= decoded_imm_j
mem_wstrb % decoder_trigger_q == 0
mem_wstrb < new_ascii_instr
mem_wstrb <= dbg_ascii_instr
mem_wstrb <= q_ascii_instr
mem_wstrb <= q_insn_opcode
mem_wstrb >= q_insn_rs2
mem_wstrb != dbg_valid_insn
mem_wstrb < cpu_state
mem_wstrb < dbg_ascii_state
mem_wstrb >= alu_eq
mem_wstrb <= orig(count_cycle)
mem_wstrb != orig(count_instr)
mem_wstrb != orig(reg_pc)
mem_wstrb % orig(reg_out) == 0
mem_wstrb >= orig(dbg_rs2val_valid)
mem_wstrb < orig(cpu_state)
mem_wstrb < orig(dbg_ascii_state)
mem_la_wdata >= pcpi_insn
mem_la_wdata < count_cycle
mem_la_wdata < count_instr
mem_la_wdata <= dbg_insn_opcode
mem_la_wdata < irq_mask
mem_la_wdata != mem_do_prefetch
mem_la_wdata <= decoded_imm
mem_la_wdata <= decoded_imm_j
mem_la_wdata % decoder_trigger_q == 0
mem_la_wdata < new_ascii_instr
mem_la_wdata <= dbg_ascii_instr
mem_la_wdata <= q_ascii_instr
mem_la_wdata <= q_insn_opcode
mem_la_wdata < cpu_state
mem_la_wdata < dbg_ascii_state
mem_la_wdata <= alu_add_sub
mem_la_wdata >= alu_eq
mem_la_wdata < orig(count_cycle)
mem_la_wdata < orig(count_instr)
mem_la_wdata < orig(cpu_state)
mem_la_wdata < orig(dbg_ascii_state)
mem_la_wstrb >= pcpi_insn
mem_la_wstrb < count_cycle
mem_la_wstrb != count_instr
mem_la_wstrb != reg_pc
mem_la_wstrb != reg_next_pc
mem_la_wstrb <= dbg_insn_opcode
mem_la_wstrb < irq_mask
mem_la_wstrb != irq_pending
mem_la_wstrb != mem_do_prefetch
mem_la_wstrb != mem_do_rinst
mem_la_wstrb >= instr_jal
mem_la_wstrb >= instr_lw
mem_la_wstrb != instr_addi
mem_la_wstrb >= decoded_rd
mem_la_wstrb <= decoded_imm_j
mem_la_wstrb >= decoder_trigger_q
mem_la_wstrb >= is_jalr_addi_slti_sltiu_xori_ori_andi
mem_la_wstrb >= is_lui_auipc_jal_jalr_addi_add_sub
mem_la_wstrb < new_ascii_instr
mem_la_wstrb <= dbg_ascii_instr
mem_la_wstrb <= q_ascii_instr
mem_la_wstrb <= q_insn_opcode
mem_la_wstrb >= q_insn_rs2
mem_la_wstrb >= q_insn_rd
mem_la_wstrb != dbg_valid_insn
mem_la_wstrb < cpu_state
mem_la_wstrb < dbg_ascii_state
mem_la_wstrb >= alu_eq
mem_la_wstrb <= orig(count_cycle)
mem_la_wstrb != orig(reg_pc)
mem_la_wstrb >= orig(dbg_rs2val_valid)
mem_la_wstrb < orig(cpu_state)
mem_la_wstrb < orig(dbg_ascii_state)
pcpi_insn < count_cycle
pcpi_insn < count_instr
pcpi_insn < reg_pc
pcpi_insn < reg_next_pc
pcpi_insn <= next_insn_opcode
pcpi_insn <= dbg_insn_opcode
pcpi_insn <= dbg_insn_addr
pcpi_insn <= irq_pending
pcpi_insn < mem_do_prefetch
pcpi_insn < mem_do_rinst
pcpi_insn <= instr_jal
pcpi_insn <= instr_lw
pcpi_insn < instr_addi
pcpi_insn <= decoded_rd
pcpi_insn <= decoded_rs1
pcpi_insn <= decoded_rs2
pcpi_insn <= decoded_imm
pcpi_insn <= decoded_imm_j
pcpi_insn <= decoder_trigger_q
pcpi_insn <= is_jalr_addi_slti_sltiu_xori_ori_andi
pcpi_insn <= is_lui_auipc_jal_jalr_addi_add_sub
pcpi_insn < new_ascii_instr
pcpi_insn <= dbg_ascii_instr
pcpi_insn <= q_ascii_instr
pcpi_insn <= q_insn_opcode
pcpi_insn <= q_insn_rs2
pcpi_insn <= q_insn_rd
pcpi_insn < dbg_valid_insn
pcpi_insn < cpu_state
pcpi_insn < dbg_ascii_state
pcpi_insn <= alu_out
pcpi_insn <= alu_add_sub
pcpi_insn <= alu_shl
pcpi_insn <= alu_shr
pcpi_insn <= alu_eq
pcpi_insn <= cpuregs_wrdata
pcpi_insn <= cpuregs_rs1
pcpi_insn <= cpuregs_rs2
pcpi_insn < orig(count_cycle)
pcpi_insn < orig(count_instr)
pcpi_insn < orig(reg_pc)
pcpi_insn <= orig(reg_out)
pcpi_insn <= orig(dbg_insn_addr)
pcpi_insn <= orig(dbg_rs2val_valid)
count_cycle >= count_instr
count_cycle >= reg_pc
count_cycle >= reg_next_pc
count_cycle > next_insn_opcode
count_cycle != dbg_insn_opcode
count_cycle > dbg_insn_addr
count_cycle < irq_mask
count_cycle >= irq_pending
count_cycle >= mem_do_prefetch
count_cycle >= mem_do_rinst
count_cycle > instr_jal
count_cycle > instr_lw
count_cycle >= instr_addi
count_cycle > decoded_rd
count_cycle > decoded_rs1
count_cycle > decoded_rs2
count_cycle != decoded_imm
count_cycle != decoded_imm_j
count_cycle % decoder_trigger_q == 0
count_cycle > decoder_trigger_q
count_cycle > is_jalr_addi_slti_sltiu_xori_ori_andi
count_cycle > is_lui_auipc_jal_jalr_addi_add_sub
count_cycle <= new_ascii_instr
count_cycle != dbg_ascii_instr
count_cycle != q_ascii_instr
count_cycle != q_insn_opcode
count_cycle > q_insn_rs2
count_cycle > q_insn_rd
count_cycle >= dbg_valid_insn
count_cycle != cpu_state
count_cycle < dbg_ascii_state
count_cycle != alu_out
count_cycle != alu_add_sub
count_cycle != alu_shl
count_cycle != alu_shr
count_cycle > alu_eq
count_cycle > cpuregs_wrdata
count_cycle != cpuregs_rs1
count_cycle != cpuregs_rs2
count_cycle >= orig(count_cycle)
count_cycle >= orig(count_instr)
count_cycle >= orig(reg_pc)
count_cycle > orig(reg_out)
count_cycle > orig(dbg_insn_addr)
count_cycle > orig(dbg_rs2val_valid)
count_cycle != orig(cpu_state)
count_cycle < orig(dbg_ascii_state)
count_instr > next_insn_opcode
count_instr != dbg_insn_opcode
count_instr < irq_mask
count_instr >= irq_pending
count_instr >= mem_do_prefetch
count_instr >= mem_do_rinst
count_instr > instr_jal
count_instr > instr_lw
count_instr >= instr_addi
count_instr > decoded_rd
count_instr != decoded_rs1
count_instr != decoded_rs2
count_instr != decoded_imm
count_instr != decoded_imm_j
count_instr % decoder_trigger_q == 0
count_instr > decoder_trigger_q
count_instr > is_jalr_addi_slti_sltiu_xori_ori_andi
count_instr > is_lui_auipc_jal_jalr_addi_add_sub
count_instr <= new_ascii_instr
count_instr != dbg_ascii_instr
count_instr != q_ascii_instr
count_instr != q_insn_opcode
count_instr > q_insn_rs2
count_instr > q_insn_rd
count_instr >= dbg_valid_insn
count_instr < dbg_ascii_state
count_instr != alu_out
count_instr != alu_add_sub
count_instr != alu_shl
count_instr != alu_shr
count_instr > alu_eq
count_instr != cpuregs_wrdata
count_instr != cpuregs_rs1
count_instr != cpuregs_rs2
count_instr <= orig(count_cycle)
count_instr >= orig(count_instr)
count_instr > orig(reg_out)
count_instr > orig(dbg_rs2val_valid)
count_instr < orig(dbg_ascii_state)
reg_pc != dbg_insn_opcode
reg_pc % dbg_insn_addr == 0
reg_pc >= dbg_insn_addr
reg_pc < irq_mask
reg_pc >= irq_pending
reg_pc >= mem_do_prefetch
reg_pc >= mem_do_rinst
reg_pc > instr_jal
reg_pc > instr_lw
reg_pc >= instr_addi
reg_pc > decoded_rd
reg_pc != decoded_rs1
reg_pc != decoded_rs2
reg_pc != decoded_imm
reg_pc != decoded_imm_j
reg_pc % decoder_trigger_q == 0
reg_pc > decoder_trigger_q
reg_pc > is_jalr_addi_slti_sltiu_xori_ori_andi
reg_pc > is_lui_auipc_jal_jalr_addi_add_sub
reg_pc <= new_ascii_instr
reg_pc != dbg_ascii_instr
reg_pc != q_ascii_instr
reg_pc != q_insn_opcode
reg_pc > q_insn_rs2
reg_pc > q_insn_rd
reg_pc >= dbg_valid_insn
reg_pc < cpu_state
reg_pc < dbg_ascii_state
reg_pc != alu_out
reg_pc != alu_add_sub
reg_pc != alu_shl
reg_pc != alu_shr
reg_pc > alu_eq
reg_pc != cpuregs_wrdata
reg_pc != cpuregs_rs2
reg_pc <= orig(count_cycle)
reg_pc >= orig(reg_pc)
reg_pc > orig(dbg_insn_addr)
reg_pc > orig(dbg_rs2val_valid)
reg_pc < orig(cpu_state)
reg_pc < orig(dbg_ascii_state)
reg_next_pc != dbg_insn_opcode
reg_next_pc != dbg_insn_addr
reg_next_pc < irq_mask
reg_next_pc >= irq_pending
reg_next_pc >= mem_do_prefetch
reg_next_pc >= mem_do_rinst
reg_next_pc > instr_jal
reg_next_pc > instr_lw
reg_next_pc >= instr_addi
reg_next_pc > decoded_rd
reg_next_pc != decoded_rs1
reg_next_pc != decoded_rs2
reg_next_pc != decoded_imm
reg_next_pc != decoded_imm_j
reg_next_pc % decoder_trigger_q == 0
reg_next_pc > decoder_trigger_q
reg_next_pc > is_jalr_addi_slti_sltiu_xori_ori_andi
reg_next_pc > is_lui_auipc_jal_jalr_addi_add_sub
reg_next_pc <= new_ascii_instr
reg_next_pc != dbg_ascii_instr
reg_next_pc != q_ascii_instr
reg_next_pc != q_insn_opcode
reg_next_pc > q_insn_rs2
reg_next_pc > q_insn_rd
reg_next_pc >= dbg_valid_insn
reg_next_pc < cpu_state
reg_next_pc < dbg_ascii_state
reg_next_pc != alu_out
reg_next_pc != alu_add_sub
reg_next_pc != alu_shl
reg_next_pc != alu_shr
reg_next_pc > alu_eq
reg_next_pc != cpuregs_wrdata
reg_next_pc != cpuregs_rs2
reg_next_pc <= orig(count_cycle)
reg_next_pc != orig(dbg_insn_addr)
reg_next_pc > orig(dbg_rs2val_valid)
reg_next_pc < orig(cpu_state)
reg_next_pc < orig(dbg_ascii_state)
next_insn_opcode <= dbg_insn_opcode
next_insn_opcode < irq_mask
next_insn_opcode <= decoded_imm_j
next_insn_opcode % decoder_trigger_q == 0
next_insn_opcode < new_ascii_instr
next_insn_opcode <= dbg_ascii_instr
next_insn_opcode <= q_ascii_instr
next_insn_opcode <= q_insn_opcode
next_insn_opcode < dbg_ascii_state
next_insn_opcode < orig(count_cycle)
next_insn_opcode < orig(count_instr)
next_insn_opcode % orig(reg_out) == 0
next_insn_opcode >= orig(reg_out)
next_insn_opcode < orig(cpu_state)
next_insn_opcode < orig(dbg_ascii_state)
dbg_insn_opcode >= dbg_insn_addr
dbg_insn_opcode < irq_mask
dbg_insn_opcode != irq_pending
dbg_insn_opcode != mem_do_prefetch
dbg_insn_opcode != mem_do_rinst
dbg_insn_opcode >= instr_jal
dbg_insn_opcode >= instr_lw
dbg_insn_opcode != instr_addi
dbg_insn_opcode >= decoded_rd
dbg_insn_opcode >= decoded_rs1
dbg_insn_opcode >= decoded_rs2
dbg_insn_opcode % decoder_trigger_q == 0
dbg_insn_opcode >= decoder_trigger_q
dbg_insn_opcode >= is_jalr_addi_slti_sltiu_xori_ori_andi
dbg_insn_opcode >= is_lui_auipc_jal_jalr_addi_add_sub
dbg_insn_opcode != new_ascii_instr
dbg_insn_opcode >= q_ascii_instr
dbg_insn_opcode >= q_insn_opcode
dbg_insn_opcode >= q_insn_rs2
dbg_insn_opcode >= q_insn_rd
dbg_insn_opcode != dbg_valid_insn
dbg_insn_opcode != cpu_state
dbg_insn_opcode < dbg_ascii_state
dbg_insn_opcode >= alu_out
dbg_insn_opcode >= alu_add_sub
dbg_insn_opcode >= alu_shl
dbg_insn_opcode >= alu_shr
dbg_insn_opcode >= alu_eq
dbg_insn_opcode >= cpuregs_wrdata
dbg_insn_opcode >= cpuregs_rs1
dbg_insn_opcode >= cpuregs_rs2
dbg_insn_opcode != orig(count_cycle)
dbg_insn_opcode != orig(count_instr)
dbg_insn_opcode != orig(reg_pc)
dbg_insn_opcode >= orig(reg_out)
dbg_insn_opcode >= orig(dbg_insn_addr)
dbg_insn_opcode >= orig(dbg_rs2val_valid)
dbg_insn_opcode != orig(cpu_state)
dbg_insn_opcode < orig(dbg_ascii_state)
dbg_insn_addr < irq_mask
dbg_insn_addr != irq_pending
dbg_insn_addr != mem_do_prefetch
dbg_insn_addr != mem_do_rinst
dbg_insn_addr >= instr_jal
dbg_insn_addr >= instr_lw
dbg_insn_addr != instr_addi
dbg_insn_addr >= decoded_rd
dbg_insn_addr <= decoded_imm_j
dbg_insn_addr % decoder_trigger_q == 0
dbg_insn_addr >= decoder_trigger_q
dbg_insn_addr >= is_jalr_addi_slti_sltiu_xori_ori_andi
dbg_insn_addr >= is_lui_auipc_jal_jalr_addi_add_sub
dbg_insn_addr < new_ascii_instr
dbg_insn_addr <= dbg_ascii_instr
dbg_insn_addr <= q_ascii_instr
dbg_insn_addr <= q_insn_opcode
dbg_insn_addr >= q_insn_rs2
dbg_insn_addr >= q_insn_rd
dbg_insn_addr != dbg_valid_insn
dbg_insn_addr < cpu_state
dbg_insn_addr < dbg_ascii_state
dbg_insn_addr >= alu_eq
dbg_insn_addr < orig(count_cycle)
dbg_insn_addr != orig(count_instr)
dbg_insn_addr != orig(reg_pc)
dbg_insn_addr >= orig(dbg_insn_addr)
dbg_insn_addr >= orig(dbg_rs2val_valid)
dbg_insn_addr < orig(cpu_state)
dbg_insn_addr < orig(dbg_ascii_state)
irq_mask > irq_pending
irq_mask > mem_do_prefetch
irq_mask > mem_do_rinst
irq_mask > instr_jal
irq_mask > instr_lw
irq_mask > instr_addi
irq_mask > decoded_rd
irq_mask > decoded_rs1
irq_mask > decoded_rs2
irq_mask > decoded_imm
irq_mask > decoded_imm_j
irq_mask > decoder_trigger_q
irq_mask > is_jalr_addi_slti_sltiu_xori_ori_andi
irq_mask > is_lui_auipc_jal_jalr_addi_add_sub
irq_mask > new_ascii_instr
irq_mask > dbg_ascii_instr
irq_mask > q_ascii_instr
irq_mask > q_insn_opcode
irq_mask > q_insn_rs2
irq_mask > q_insn_rd
irq_mask > dbg_valid_insn
irq_mask > cpu_state
irq_mask < dbg_ascii_state
irq_mask > alu_out
irq_mask > alu_add_sub
irq_mask > alu_shl
irq_mask > alu_shr
irq_mask > alu_eq
irq_mask > cpuregs_wrdata
irq_mask > cpuregs_rs1
irq_mask > cpuregs_rs2
irq_mask > orig(count_cycle)
irq_mask > orig(count_instr)
irq_mask > orig(reg_pc)
irq_mask > orig(reg_out)
irq_mask > orig(dbg_insn_addr)
irq_mask > orig(dbg_rs2val_valid)
irq_pending <= mem_do_prefetch
irq_pending <= mem_do_rinst
irq_pending != instr_jal
irq_pending != instr_lw
irq_pending <= instr_addi
irq_pending != decoded_rd
irq_pending != decoded_rs1
irq_pending != decoded_rs2
irq_pending != decoded_imm
irq_pending != decoded_imm_j
irq_pending != decoder_trigger_q
irq_pending != is_jalr_addi_slti_sltiu_xori_ori_andi
irq_pending != is_lui_auipc_jal_jalr_addi_add_sub
irq_pending <= new_ascii_instr
irq_pending != dbg_ascii_instr
irq_pending != q_ascii_instr
irq_pending != q_insn_opcode
irq_pending != q_insn_rs2
irq_pending != q_insn_rd
irq_pending <= dbg_valid_insn
irq_pending < cpu_state
irq_pending < dbg_ascii_state
irq_pending <= orig(count_cycle)
irq_pending <= orig(count_instr)
irq_pending <= orig(reg_pc)
irq_pending != orig(dbg_insn_addr)
irq_pending != orig(dbg_rs2val_valid)
irq_pending < orig(cpu_state)
irq_pending < orig(dbg_ascii_state)
mem_do_prefetch != instr_jal
mem_do_prefetch >= instr_lw
mem_do_prefetch >= instr_addi
mem_do_prefetch != decoded_imm_j
mem_do_prefetch >= is_jalr_addi_slti_sltiu_xori_ori_andi
mem_do_prefetch <= new_ascii_instr
mem_do_prefetch != dbg_ascii_instr
mem_do_prefetch != q_ascii_instr
mem_do_prefetch != q_insn_opcode
mem_do_prefetch != q_insn_rs2
mem_do_prefetch <= dbg_valid_insn
mem_do_prefetch < cpu_state
mem_do_prefetch < dbg_ascii_state
mem_do_prefetch != alu_out
mem_do_prefetch % alu_out == 0
mem_do_prefetch != alu_add_sub
mem_do_prefetch >= alu_eq
mem_do_prefetch != cpuregs_wrdata
mem_do_prefetch != cpuregs_rs2
mem_do_prefetch <= orig(count_cycle)
mem_do_prefetch <= orig(count_instr)
mem_do_prefetch <= orig(reg_pc)
mem_do_prefetch != orig(dbg_insn_addr)
mem_do_prefetch < orig(cpu_state)
mem_do_prefetch < orig(dbg_ascii_state)
mem_do_rinst >= instr_jal
mem_do_rinst != decoded_rd
mem_do_rinst != decoded_rs1
mem_do_rinst != decoded_imm_j
mem_do_rinst <= new_ascii_instr
mem_do_rinst != dbg_ascii_instr
mem_do_rinst != q_ascii_instr
mem_do_rinst != q_insn_opcode
mem_do_rinst <= dbg_valid_insn
mem_do_rinst < cpu_state
mem_do_rinst < dbg_ascii_state
mem_do_rinst != alu_out
mem_do_rinst != alu_add_sub
mem_do_rinst != alu_shl
mem_do_rinst >= alu_eq
mem_do_rinst != cpuregs_wrdata
mem_do_rinst != cpuregs_rs1
mem_do_rinst % cpuregs_rs1 == 0
mem_do_rinst <= orig(count_cycle)
mem_do_rinst <= orig(count_instr)
mem_do_rinst <= orig(reg_pc)
mem_do_rinst != orig(reg_out)
mem_do_rinst % orig(reg_out) == 0
mem_do_rinst != orig(dbg_insn_addr)
mem_do_rinst < orig(cpu_state)
mem_do_rinst < orig(dbg_ascii_state)
instr_jal <= decoded_rs1
instr_jal <= decoded_rs2
instr_jal <= decoded_imm
instr_jal <= decoded_imm_j
instr_jal % decoder_trigger_q == 0
instr_jal <= decoder_trigger_q
instr_jal <= is_lui_auipc_jal_jalr_addi_add_sub
instr_jal < new_ascii_instr
instr_jal <= dbg_ascii_instr
instr_jal <= q_ascii_instr
instr_jal <= q_insn_opcode
instr_jal <= q_insn_rs2
instr_jal <= dbg_valid_insn
instr_jal < cpu_state
instr_jal < dbg_ascii_state
instr_jal >= alu_eq
instr_jal % cpuregs_rs1 == 0
instr_jal < orig(count_cycle)
instr_jal < orig(count_instr)
instr_jal < orig(reg_pc)
instr_jal % orig(reg_out) == 0
instr_jal <= orig(dbg_insn_addr)
instr_jal <= orig(dbg_rs2val_valid)
instr_jal < orig(cpu_state)
instr_jal < orig(dbg_ascii_state)
instr_lw <= decoded_rd
instr_lw % decoded_rs1 == 0
instr_lw <= decoded_rs1
instr_lw <= decoded_imm_j
instr_lw % decoder_trigger_q == 0
instr_lw <= decoder_trigger_q
instr_lw < new_ascii_instr
instr_lw <= dbg_ascii_instr
instr_lw <= q_ascii_instr
instr_lw <= q_insn_opcode
instr_lw <= dbg_valid_insn
instr_lw < cpu_state
instr_lw < dbg_ascii_state
instr_lw % alu_out == 0
instr_lw >= alu_eq
instr_lw % cpuregs_wrdata == 0
instr_lw < orig(count_cycle)
instr_lw < orig(count_instr)
instr_lw < orig(reg_pc)
instr_lw % orig(reg_out) == 0
instr_lw <= orig(dbg_insn_addr)
instr_lw <= orig(dbg_rs2val_valid)
instr_lw < orig(cpu_state)
instr_lw < orig(dbg_ascii_state)
instr_addi != decoded_rs1
instr_addi != decoded_imm_j
instr_addi >= is_jalr_addi_slti_sltiu_xori_ori_andi
instr_addi <= new_ascii_instr
instr_addi != dbg_ascii_instr
instr_addi != q_ascii_instr
instr_addi != q_insn_opcode
instr_addi <= dbg_valid_insn
instr_addi < cpu_state
instr_addi < dbg_ascii_state
instr_addi != alu_out
instr_addi % alu_out == 0
instr_addi != alu_add_sub
instr_addi % alu_add_sub == 0
instr_addi >= alu_eq
instr_addi != cpuregs_wrdata
instr_addi <= orig(count_cycle)
instr_addi <= orig(count_instr)
instr_addi <= orig(reg_pc)
instr_addi != orig(dbg_insn_addr)
instr_addi != orig(dbg_rs2val_valid)
instr_addi < orig(cpu_state)
instr_addi < orig(dbg_ascii_state)
decoded_rd % decoded_rs1 == 0
decoded_rd <= decoded_imm_j
decoded_rd % decoder_trigger_q == 0
decoded_rd >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoded_rd < new_ascii_instr
decoded_rd <= dbg_ascii_instr
decoded_rd <= q_ascii_instr
decoded_rd <= q_insn_opcode
decoded_rd >= q_insn_rd
decoded_rd != dbg_valid_insn
decoded_rd < cpu_state
decoded_rd < dbg_ascii_state
decoded_rd % alu_out == 0
decoded_rd >= alu_eq
decoded_rd % cpuregs_wrdata == 0
decoded_rd < orig(count_cycle)
decoded_rd <= orig(count_instr)
decoded_rd < orig(reg_pc)
decoded_rd <= orig(dbg_insn_addr)
decoded_rd < orig(cpu_state)
decoded_rd < orig(dbg_ascii_state)
decoded_rs1 >= decoded_rs2
decoded_rs1 <= decoded_imm_j
decoded_rs1 % decoder_trigger_q == 0
decoded_rs1 >= decoder_trigger_q
decoded_rs1 >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoded_rs1 >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_rs1 < new_ascii_instr
decoded_rs1 <= dbg_ascii_instr
decoded_rs1 <= q_ascii_instr
decoded_rs1 <= q_insn_opcode
decoded_rs1 >= q_insn_rs2
decoded_rs1 >= q_insn_rd
q_insn_rd % decoded_rs1 == 0
decoded_rs1 < cpu_state
decoded_rs1 < dbg_ascii_state
decoded_rs1 >= alu_eq
decoded_rs1 >= cpuregs_wrdata
decoded_rs1 < orig(count_cycle)
decoded_rs1 != orig(count_instr)
decoded_rs1 != orig(reg_pc)
decoded_rs1 >= orig(dbg_rs2val_valid)
decoded_rs1 < orig(cpu_state)
decoded_rs1 < orig(dbg_ascii_state)
decoded_rs2 <= decoded_imm
decoded_rs2 <= decoded_imm_j
decoded_rs2 % decoder_trigger_q == 0
decoded_rs2 >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoded_rs2 >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_rs2 < new_ascii_instr
decoded_rs2 <= dbg_ascii_instr
decoded_rs2 <= q_ascii_instr
decoded_rs2 <= q_insn_opcode
decoded_rs2 >= q_insn_rs2
decoded_rs2 < cpu_state
decoded_rs2 < dbg_ascii_state
decoded_rs2 >= alu_eq
decoded_rs2 < orig(count_cycle)
decoded_rs2 != orig(reg_pc)
decoded_rs2 < orig(cpu_state)
decoded_rs2 < orig(dbg_ascii_state)
decoded_imm <= decoded_imm_j
decoded_imm % decoder_trigger_q == 0
decoded_imm >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoded_imm >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_imm != new_ascii_instr
decoded_imm >= q_insn_rs2
decoded_imm != cpu_state
decoded_imm < dbg_ascii_state
decoded_imm >= alu_out
decoded_imm >= alu_eq
decoded_imm >= cpuregs_wrdata
decoded_imm != orig(count_cycle)
decoded_imm != orig(count_instr)
decoded_imm != orig(reg_pc)
decoded_imm != orig(cpu_state)
decoded_imm < orig(dbg_ascii_state)
decoded_imm_j % decoder_trigger_q == 0
decoded_imm_j >= decoder_trigger_q
decoded_imm_j >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoded_imm_j >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_imm_j != new_ascii_instr
decoded_imm_j >= q_ascii_instr
decoded_imm_j >= q_insn_rs2
decoded_imm_j >= q_insn_rd
decoded_imm_j != dbg_valid_insn
decoded_imm_j != cpu_state
decoded_imm_j < dbg_ascii_state
decoded_imm_j >= alu_out
decoded_imm_j >= alu_add_sub
decoded_imm_j >= alu_shl
decoded_imm_j >= alu_shr
decoded_imm_j >= alu_eq
decoded_imm_j >= cpuregs_wrdata
decoded_imm_j >= cpuregs_rs1
decoded_imm_j >= cpuregs_rs2
decoded_imm_j != orig(count_cycle)
decoded_imm_j != orig(count_instr)
decoded_imm_j != orig(reg_pc)
decoded_imm_j >= orig(reg_out)
decoded_imm_j >= orig(dbg_insn_addr)
decoded_imm_j >= orig(dbg_rs2val_valid)
decoded_imm_j != orig(cpu_state)
decoded_imm_j < orig(dbg_ascii_state)
decoder_trigger_q >= is_jalr_addi_slti_sltiu_xori_ori_andi
is_jalr_addi_slti_sltiu_xori_ori_andi % decoder_trigger_q == 0
decoder_trigger_q >= is_lui_auipc_jal_jalr_addi_add_sub
is_lui_auipc_jal_jalr_addi_add_sub % decoder_trigger_q == 0
decoder_trigger_q < new_ascii_instr
new_ascii_instr % decoder_trigger_q == 0
dbg_ascii_instr % decoder_trigger_q == 0
decoder_trigger_q <= dbg_ascii_instr
decoder_trigger_q <= q_ascii_instr
q_ascii_instr % decoder_trigger_q == 0
decoder_trigger_q <= q_insn_opcode
q_insn_opcode % decoder_trigger_q == 0
q_insn_rs2 % decoder_trigger_q == 0
q_insn_rd % decoder_trigger_q == 0
decoder_trigger_q <= dbg_valid_insn
decoder_trigger_q < cpu_state
decoder_trigger_q < dbg_ascii_state
alu_out % decoder_trigger_q == 0
alu_add_sub % decoder_trigger_q == 0
alu_shl % decoder_trigger_q == 0
alu_shr % decoder_trigger_q == 0
decoder_trigger_q >= alu_eq
cpuregs_rs1 % decoder_trigger_q == 0
cpuregs_rs2 % decoder_trigger_q == 0
decoder_trigger_q < orig(count_cycle)
orig(count_cycle) % decoder_trigger_q == 0
decoder_trigger_q < orig(count_instr)
orig(count_instr) % decoder_trigger_q == 0
decoder_trigger_q < orig(reg_pc)
orig(reg_pc) % decoder_trigger_q == 0
orig(reg_out) % decoder_trigger_q == 0
decoder_trigger_q <= orig(dbg_insn_addr)
orig(dbg_insn_addr) % decoder_trigger_q == 0
decoder_trigger_q >= orig(dbg_rs2val_valid)
orig(dbg_rs2val_valid) % decoder_trigger_q == 0
decoder_trigger_q < orig(cpu_state)
decoder_trigger_q < orig(dbg_ascii_state)
is_jalr_addi_slti_sltiu_xori_ori_andi <= is_lui_auipc_jal_jalr_addi_add_sub
is_jalr_addi_slti_sltiu_xori_ori_andi < new_ascii_instr
is_jalr_addi_slti_sltiu_xori_ori_andi <= dbg_ascii_instr
is_jalr_addi_slti_sltiu_xori_ori_andi <= q_ascii_instr
is_jalr_addi_slti_sltiu_xori_ori_andi <= q_insn_opcode
is_jalr_addi_slti_sltiu_xori_ori_andi <= q_insn_rd
is_jalr_addi_slti_sltiu_xori_ori_andi <= dbg_valid_insn
is_jalr_addi_slti_sltiu_xori_ori_andi < cpu_state
is_jalr_addi_slti_sltiu_xori_ori_andi < dbg_ascii_state
is_jalr_addi_slti_sltiu_xori_ori_andi % alu_out == 0
is_jalr_addi_slti_sltiu_xori_ori_andi % alu_add_sub == 0
is_jalr_addi_slti_sltiu_xori_ori_andi >= alu_eq
is_jalr_addi_slti_sltiu_xori_ori_andi % cpuregs_wrdata == 0
is_jalr_addi_slti_sltiu_xori_ori_andi < orig(count_cycle)
is_jalr_addi_slti_sltiu_xori_ori_andi < orig(count_instr)
is_jalr_addi_slti_sltiu_xori_ori_andi < orig(reg_pc)
is_jalr_addi_slti_sltiu_xori_ori_andi <= orig(dbg_insn_addr)
is_jalr_addi_slti_sltiu_xori_ori_andi < orig(cpu_state)
is_jalr_addi_slti_sltiu_xori_ori_andi < orig(dbg_ascii_state)
is_lui_auipc_jal_jalr_addi_add_sub < new_ascii_instr
is_lui_auipc_jal_jalr_addi_add_sub <= dbg_ascii_instr
is_lui_auipc_jal_jalr_addi_add_sub <= q_ascii_instr
is_lui_auipc_jal_jalr_addi_add_sub <= q_insn_opcode
is_lui_auipc_jal_jalr_addi_add_sub <= dbg_valid_insn
is_lui_auipc_jal_jalr_addi_add_sub < cpu_state
is_lui_auipc_jal_jalr_addi_add_sub < dbg_ascii_state
is_lui_auipc_jal_jalr_addi_add_sub >= alu_eq
is_lui_auipc_jal_jalr_addi_add_sub < orig(count_cycle)
is_lui_auipc_jal_jalr_addi_add_sub < orig(count_instr)
is_lui_auipc_jal_jalr_addi_add_sub < orig(reg_pc)
is_lui_auipc_jal_jalr_addi_add_sub <= orig(dbg_insn_addr)
is_lui_auipc_jal_jalr_addi_add_sub < orig(cpu_state)
is_lui_auipc_jal_jalr_addi_add_sub < orig(dbg_ascii_state)
new_ascii_instr % dbg_ascii_instr == 0
new_ascii_instr >= dbg_ascii_instr
new_ascii_instr != q_ascii_instr
new_ascii_instr != q_insn_opcode
new_ascii_instr > q_insn_rs2
new_ascii_instr > q_insn_rd
new_ascii_instr >= dbg_valid_insn
new_ascii_instr != cpu_state
new_ascii_instr < dbg_ascii_state
new_ascii_instr > alu_out
new_ascii_instr > alu_add_sub
new_ascii_instr != alu_shl
new_ascii_instr > alu_shr
new_ascii_instr > alu_eq
new_ascii_instr > cpuregs_wrdata
new_ascii_instr > cpuregs_rs1
new_ascii_instr > cpuregs_rs2
new_ascii_instr >= orig(count_cycle)
new_ascii_instr >= orig(count_instr)
new_ascii_instr >= orig(reg_pc)
new_ascii_instr > orig(reg_out)
new_ascii_instr > orig(dbg_insn_addr)
new_ascii_instr > orig(dbg_rs2val_valid)
new_ascii_instr != orig(cpu_state)
new_ascii_instr < orig(dbg_ascii_state)
dbg_ascii_instr >= q_insn_rs2
dbg_ascii_instr >= q_insn_rd
dbg_ascii_instr != dbg_valid_insn
dbg_ascii_instr != cpu_state
dbg_ascii_instr < dbg_ascii_state
dbg_ascii_instr >= alu_out
dbg_ascii_instr >= alu_add_sub
dbg_ascii_instr >= alu_shr
dbg_ascii_instr >= alu_eq
dbg_ascii_instr >= cpuregs_wrdata
dbg_ascii_instr >= cpuregs_rs1
dbg_ascii_instr >= cpuregs_rs2
dbg_ascii_instr != orig(count_cycle)
dbg_ascii_instr != orig(count_instr)
dbg_ascii_instr != orig(reg_pc)
dbg_ascii_instr >= orig(reg_out)
dbg_ascii_instr >= orig(dbg_insn_addr)
dbg_ascii_instr >= orig(dbg_rs2val_valid)
dbg_ascii_instr != orig(cpu_state)
dbg_ascii_instr < orig(dbg_ascii_state)
q_ascii_instr <= q_insn_opcode
q_ascii_instr >= q_insn_rs2
q_ascii_instr >= q_insn_rd
q_ascii_instr != dbg_valid_insn
q_ascii_instr != cpu_state
q_ascii_instr < dbg_ascii_state
q_ascii_instr >= alu_out
q_ascii_instr >= alu_add_sub
q_ascii_instr >= alu_shr
q_ascii_instr >= alu_eq
q_ascii_instr >= cpuregs_wrdata
q_ascii_instr >= cpuregs_rs1
q_ascii_instr >= cpuregs_rs2
q_ascii_instr != orig(count_cycle)
q_ascii_instr != orig(count_instr)
q_ascii_instr != orig(reg_pc)
q_ascii_instr >= orig(reg_out)
q_ascii_instr >= orig(dbg_insn_addr)
q_ascii_instr >= orig(dbg_rs2val_valid)
q_ascii_instr != orig(cpu_state)
q_ascii_instr < orig(dbg_ascii_state)
q_insn_opcode >= q_insn_rs2
q_insn_opcode >= q_insn_rd
q_insn_opcode != dbg_valid_insn
q_insn_opcode != cpu_state
q_insn_opcode < dbg_ascii_state
q_insn_opcode >= alu_out
q_insn_opcode >= alu_add_sub
q_insn_opcode >= alu_shr
q_insn_opcode >= alu_eq
q_insn_opcode >= cpuregs_wrdata
q_insn_opcode >= cpuregs_rs1
q_insn_opcode >= cpuregs_rs2
q_insn_opcode != orig(count_cycle)
q_insn_opcode != orig(count_instr)
q_insn_opcode != orig(reg_pc)
q_insn_opcode >= orig(reg_out)
q_insn_opcode >= orig(dbg_insn_addr)
q_insn_opcode >= orig(dbg_rs2val_valid)
q_insn_opcode != orig(cpu_state)
q_insn_opcode < orig(dbg_ascii_state)
q_insn_rs2 != dbg_valid_insn
q_insn_rs2 < cpu_state
q_insn_rs2 < dbg_ascii_state
q_insn_rs2 >= alu_eq
q_insn_rs2 % cpuregs_rs1 == 0
q_insn_rs2 < orig(count_cycle)
q_insn_rs2 < orig(count_instr)
q_insn_rs2 < orig(reg_pc)
q_insn_rs2 % orig(reg_out) == 0
q_insn_rs2 <= orig(dbg_insn_addr)
q_insn_rs2 < orig(cpu_state)
q_insn_rs2 < orig(dbg_ascii_state)
q_insn_rd != dbg_valid_insn
q_insn_rd < cpu_state
q_insn_rd < dbg_ascii_state
q_insn_rd % alu_out == 0
q_insn_rd % alu_add_sub == 0
q_insn_rd >= alu_eq
q_insn_rd % cpuregs_wrdata == 0
q_insn_rd < orig(count_cycle)
q_insn_rd < orig(count_instr)
q_insn_rd < orig(reg_pc)
q_insn_rd <= orig(dbg_insn_addr)
q_insn_rd < orig(cpu_state)
q_insn_rd < orig(dbg_ascii_state)
dbg_valid_insn < cpu_state
dbg_valid_insn < dbg_ascii_state
dbg_valid_insn != alu_out
dbg_valid_insn != alu_add_sub
dbg_valid_insn != alu_shl
dbg_valid_insn > alu_eq
dbg_valid_insn != cpuregs_wrdata
dbg_valid_insn != cpuregs_rs2
dbg_valid_insn <= orig(count_cycle)
dbg_valid_insn <= orig(count_instr)
dbg_valid_insn <= orig(reg_pc)
dbg_valid_insn != orig(dbg_insn_addr)
dbg_valid_insn >= orig(dbg_rs2val_valid)
dbg_valid_insn < orig(cpu_state)
dbg_valid_insn < orig(dbg_ascii_state)
cpu_state < dbg_ascii_state
cpu_state != alu_out
cpu_state != alu_add_sub
cpu_state != alu_shl
cpu_state != alu_shr
cpu_state > alu_eq
cpu_state > cpuregs_wrdata
cpu_state != cpuregs_rs2
cpu_state != orig(count_cycle)
cpu_state != orig(count_instr)
cpu_state > orig(reg_pc)
cpu_state % orig(dbg_insn_addr) == 0
cpu_state > orig(dbg_insn_addr)
cpu_state > orig(dbg_rs2val_valid)
cpu_state <= orig(cpu_state)
cpu_state < orig(dbg_ascii_state)
dbg_ascii_state > alu_out
dbg_ascii_state > alu_add_sub
dbg_ascii_state > alu_shl
dbg_ascii_state > alu_shr
dbg_ascii_state > alu_eq
dbg_ascii_state > cpuregs_wrdata
dbg_ascii_state > cpuregs_rs1
dbg_ascii_state > cpuregs_rs2
dbg_ascii_state > orig(count_cycle)
dbg_ascii_state > orig(count_instr)
dbg_ascii_state > orig(reg_pc)
dbg_ascii_state > orig(reg_out)
dbg_ascii_state > orig(dbg_insn_addr)
dbg_ascii_state > orig(dbg_rs2val_valid)
dbg_ascii_state > orig(cpu_state)
dbg_ascii_state >= orig(dbg_ascii_state)
alu_add_sub % alu_out == 0
alu_out <= alu_add_sub
alu_eq % alu_out == 0
alu_out >= cpuregs_wrdata
alu_out != orig(count_cycle)
alu_out != orig(count_instr)
alu_out != orig(reg_pc)
alu_out != orig(cpu_state)
alu_out < orig(dbg_ascii_state)
alu_add_sub >= alu_shr
alu_add_sub >= alu_eq
alu_eq % alu_add_sub == 0
alu_add_sub >= cpuregs_wrdata
alu_add_sub != orig(count_cycle)
alu_add_sub != orig(count_instr)
alu_add_sub != orig(reg_pc)
alu_add_sub != orig(cpu_state)
alu_add_sub < orig(dbg_ascii_state)
alu_shl >= alu_shr
alu_shl >= alu_eq
alu_shl != orig(count_cycle)
alu_shl != orig(count_instr)
alu_shl != orig(reg_pc)
alu_shl != orig(cpu_state)
alu_shl < orig(dbg_ascii_state)
alu_shr >= alu_eq
alu_shr != orig(count_cycle)
alu_shr != orig(count_instr)
alu_shr != orig(reg_pc)
alu_shr != orig(cpu_state)
alu_shr < orig(dbg_ascii_state)
alu_eq < orig(count_cycle)
alu_eq < orig(count_instr)
alu_eq < orig(reg_pc)
alu_eq <= orig(dbg_insn_addr)
alu_eq <= orig(dbg_rs2val_valid)
alu_eq < orig(cpu_state)
alu_eq < orig(dbg_ascii_state)
cpuregs_wrdata < orig(count_cycle)
cpuregs_wrdata != orig(count_instr)
cpuregs_wrdata != orig(reg_pc)
cpuregs_wrdata < orig(cpu_state)
cpuregs_wrdata < orig(dbg_ascii_state)
cpuregs_rs1 != orig(count_cycle)
cpuregs_rs1 != orig(count_instr)
cpuregs_rs1 % orig(reg_out) == 0
cpuregs_rs1 >= orig(reg_out)
cpuregs_rs1 != orig(cpu_state)
cpuregs_rs1 < orig(dbg_ascii_state)
cpuregs_rs2 != orig(count_cycle)
cpuregs_rs2 != orig(count_instr)
cpuregs_rs2 != orig(reg_pc)
cpuregs_rs2 >= orig(reg_out)
cpuregs_rs2 != orig(cpu_state)
cpuregs_rs2 < orig(dbg_ascii_state)
mem_instr - count_cycle + orig(count_cycle) + 1 == 0
mem_instr - count_instr + orig(count_instr) + 1 == 0
mem_addr - 1021 * count_cycle + 1021 * orig(count_cycle) + 1 == 0
mem_addr - 1021 * count_instr + 1021 * orig(count_instr) + 1 == 0
mem_wdata - mem_la_wdata - orig(reg_out) - 1 == 0
mem_wdata - next_insn_opcode - alu_eq - 1 == 0
mem_la_wdata - alu_add_sub + 1020 * alu_eq + 1020 == 0
mem_la_wstrb - 16 * count_cycle + 16 * orig(count_cycle) + 1 == 0
mem_la_wstrb - 16 * count_instr + 16 * orig(count_instr) + 1 == 0
count_cycle + irq_pending - orig(count_cycle) == 0
50 * count_cycle - 1125 * decoded_imm + 1.93273527757E11 * cpuregs_wrdata + 1.93273526632E11 == 0
2 * count_cycle - decoder_trigger_q - 2 * orig(count_cycle) - 1 == 0
count_cycle - dbg_valid_insn - orig(count_cycle) == 0
count_instr + irq_pending - orig(count_instr) == 0
25 * count_instr - 100 * decoded_imm + 1.7179869134E10 * cpuregs_wrdata + 1.7179869034E10 == 0
2 * count_instr - decoder_trigger_q - 2 * orig(count_instr) - 1 == 0
count_instr - dbg_valid_insn - orig(count_instr) == 0
25525 * decoded_imm - 25 * alu_add_sub - 4.385161596963E12 * cpuregs_wrdata - 4.385161571463E12 == 0
25525 * decoded_imm - 25 * alu_shr - 4.385161597729E12 * cpuregs_wrdata - 4.385161572229E12 == 0
5105 * decoded_imm - 8.77032319597E11 * cpuregs_wrdata - 5 * cpuregs_rs1 - 8.77032314497E11 == 0
550 * decoded_imm - 9.4489280237E10 * cpuregs_wrdata - 25 * orig(count_cycle) - 9.4489279687E10 == 0
35 * decoded_imm - 6.012954197E9 * cpuregs_wrdata - 10 * orig(count_instr) - 6.012954162E9 == 0
15 * decoded_imm - 2.576980371E9 * cpuregs_wrdata - 10 * orig(reg_out) - 2.576980366E9 == 0
Exiting Daikon.
