{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670607352060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670607352065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 18:35:51 2022 " "Processing started: Fri Dec 09 18:35:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670607352065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607352065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BE_VHDL -c BE_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off BE_VHDL -c BE_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607352065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670607352726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670607352726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/soc/synthesis/soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Soc-rtl " "Found design unit 1: Soc-rtl" {  } { { "ip/Soc/synthesis/Soc.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360554 ""} { "Info" "ISGN_ENTITY_NAME" "1 Soc " "Found entity 1: Soc" {  } { { "ip/Soc/synthesis/Soc.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ip/Soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ip/Soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_irq_mapper " "Found entity 1: Soc_irq_mapper" {  } { { "ip/Soc/synthesis/submodules/Soc_irq_mapper.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0 " "Found entity 1: Soc_mm_interconnect_0" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Soc_mm_interconnect_0_avalon_st_adapter" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Soc_mm_interconnect_0_rsp_mux_001" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360579 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_rsp_mux " "Found entity 1: Soc_mm_interconnect_0_rsp_mux" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_rsp_demux " "Found entity 1: Soc_mm_interconnect_0_rsp_demux" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: Soc_mm_interconnect_0_cmd_mux_002" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_cmd_mux " "Found entity 1: Soc_mm_interconnect_0_cmd_mux" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Soc_mm_interconnect_0_cmd_demux_001" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_cmd_demux " "Found entity 1: Soc_mm_interconnect_0_cmd_demux" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Soc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607360597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Soc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607360597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_router_006_default_decode " "Found entity 1: Soc_mm_interconnect_0_router_006_default_decode" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360598 ""} { "Info" "ISGN_ENTITY_NAME" "2 Soc_mm_interconnect_0_router_006 " "Found entity 2: Soc_mm_interconnect_0_router_006" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Soc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607360600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Soc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607360601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_router_004_default_decode " "Found entity 1: Soc_mm_interconnect_0_router_004_default_decode" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360602 ""} { "Info" "ISGN_ENTITY_NAME" "2 Soc_mm_interconnect_0_router_004 " "Found entity 2: Soc_mm_interconnect_0_router_004" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607360603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607360604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: Soc_mm_interconnect_0_router_002_default_decode" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360605 ""} { "Info" "ISGN_ENTITY_NAME" "2 Soc_mm_interconnect_0_router_002 " "Found entity 2: Soc_mm_interconnect_0_router_002" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607360607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607360607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: Soc_mm_interconnect_0_router_001_default_decode" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360608 ""} { "Info" "ISGN_ENTITY_NAME" "2 Soc_mm_interconnect_0_router_001 " "Found entity 2: Soc_mm_interconnect_0_router_001" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607360610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607360611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_router_default_decode " "Found entity 1: Soc_mm_interconnect_0_router_default_decode" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360612 ""} { "Info" "ISGN_ENTITY_NAME" "2 Soc_mm_interconnect_0_router " "Found entity 2: Soc_mm_interconnect_0_router" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ip/Soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file ip/soc/synthesis/submodules/soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: Soc_jtag_uart_0_sim_scfifo_w" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360638 ""} { "Info" "ISGN_ENTITY_NAME" "2 Soc_jtag_uart_0_scfifo_w " "Found entity 2: Soc_jtag_uart_0_scfifo_w" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360638 ""} { "Info" "ISGN_ENTITY_NAME" "3 Soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: Soc_jtag_uart_0_sim_scfifo_r" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360638 ""} { "Info" "ISGN_ENTITY_NAME" "4 Soc_jtag_uart_0_scfifo_r " "Found entity 4: Soc_jtag_uart_0_scfifo_r" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360638 ""} { "Info" "ISGN_ENTITY_NAME" "5 Soc_jtag_uart_0 " "Found entity 5: Soc_jtag_uart_0" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_RAM " "Found entity 1: Soc_RAM" {  } { { "ip/Soc/synthesis/submodules/Soc_RAM.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_CPU " "Found entity 1: Soc_CPU" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ip/soc/synthesis/submodules/soc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_CPU_cpu_register_bank_a_module " "Found entity 1: Soc_CPU_cpu_register_bank_a_module" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "2 Soc_CPU_cpu_register_bank_b_module " "Found entity 2: Soc_CPU_cpu_register_bank_b_module" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "3 Soc_CPU_cpu_nios2_oci_debug " "Found entity 3: Soc_CPU_cpu_nios2_oci_debug" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "4 Soc_CPU_cpu_nios2_oci_break " "Found entity 4: Soc_CPU_cpu_nios2_oci_break" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "5 Soc_CPU_cpu_nios2_oci_xbrk " "Found entity 5: Soc_CPU_cpu_nios2_oci_xbrk" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "6 Soc_CPU_cpu_nios2_oci_dbrk " "Found entity 6: Soc_CPU_cpu_nios2_oci_dbrk" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "7 Soc_CPU_cpu_nios2_oci_itrace " "Found entity 7: Soc_CPU_cpu_nios2_oci_itrace" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "8 Soc_CPU_cpu_nios2_oci_td_mode " "Found entity 8: Soc_CPU_cpu_nios2_oci_td_mode" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "9 Soc_CPU_cpu_nios2_oci_dtrace " "Found entity 9: Soc_CPU_cpu_nios2_oci_dtrace" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "10 Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "11 Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "12 Soc_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Soc_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "13 Soc_CPU_cpu_nios2_oci_fifo " "Found entity 13: Soc_CPU_cpu_nios2_oci_fifo" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "14 Soc_CPU_cpu_nios2_oci_pib " "Found entity 14: Soc_CPU_cpu_nios2_oci_pib" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "15 Soc_CPU_cpu_nios2_oci_im " "Found entity 15: Soc_CPU_cpu_nios2_oci_im" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "16 Soc_CPU_cpu_nios2_performance_monitors " "Found entity 16: Soc_CPU_cpu_nios2_performance_monitors" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "17 Soc_CPU_cpu_nios2_avalon_reg " "Found entity 17: Soc_CPU_cpu_nios2_avalon_reg" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "18 Soc_CPU_cpu_ociram_sp_ram_module " "Found entity 18: Soc_CPU_cpu_ociram_sp_ram_module" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "19 Soc_CPU_cpu_nios2_ocimem " "Found entity 19: Soc_CPU_cpu_nios2_ocimem" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "20 Soc_CPU_cpu_nios2_oci " "Found entity 20: Soc_CPU_cpu_nios2_oci" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""} { "Info" "ISGN_ENTITY_NAME" "21 Soc_CPU_cpu " "Found entity 21: Soc_CPU_cpu" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_CPU_cpu_debug_slave_sysclk " "Found entity 1: Soc_CPU_cpu_debug_slave_sysclk" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_CPU_cpu_debug_slave_tck " "Found entity 1: Soc_CPU_cpu_debug_slave_tck" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_tck.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_CPU_cpu_debug_slave_wrapper " "Found entity 1: Soc_CPU_cpu_debug_slave_wrapper" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_CPU_cpu_test_bench " "Found entity 1: Soc_CPU_cpu_test_bench" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_test_bench.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/verin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/soc/synthesis/submodules/verin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Verin-Behavioral " "Found design unit 1: Verin-Behavioral" {  } { { "ip/Soc/synthesis/submodules/Verin.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360684 ""} { "Info" "ISGN_ENTITY_NAME" "1 Verin " "Found entity 1: Verin" {  } { { "ip/Soc/synthesis/submodules/Verin.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin/mcp3201/tb_gestion_mcp3201.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin/mcp3201/tb_gestion_mcp3201.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Gestion_MCP3201-Testbench " "Found design unit 1: tb_Gestion_MCP3201-Testbench" {  } { { "Verin/MCP3201/tb_Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/tb_Gestion_MCP3201.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360687 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Gestion_MCP3201 " "Found entity 1: tb_Gestion_MCP3201" {  } { { "Verin/MCP3201/tb_Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/tb_Gestion_MCP3201.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin/mcp3201/gestion_mcp3201.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin/mcp3201/gestion_mcp3201.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gestion_MCP3201-Behavioral " "Found design unit 1: Gestion_MCP3201-Behavioral" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360689 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gestion_MCP3201 " "Found entity 1: Gestion_MCP3201" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin/gestion butee/gestion_butee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin/gestion butee/gestion_butee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gestion_butee-Behavioral " "Found design unit 1: Gestion_butee-Behavioral" {  } { { "Verin/Gestion butee/Gestion_butee.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion butee/Gestion_butee.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360692 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gestion_butee " "Found entity 1: Gestion_butee" {  } { { "Verin/Gestion butee/Gestion_butee.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion butee/Gestion_butee.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin/gestion_pwm/src/tb_gestion_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin/gestion_pwm/src/tb_gestion_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Gestion_PWM-testbench " "Found design unit 1: tb_Gestion_PWM-testbench" {  } { { "Verin/Gestion_PWM/src/tb_Gestion_PWM.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion_PWM/src/tb_Gestion_PWM.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360694 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Gestion_PWM " "Found entity 1: tb_Gestion_PWM" {  } { { "Verin/Gestion_PWM/src/tb_Gestion_PWM.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion_PWM/src/tb_Gestion_PWM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin/gestion_pwm/src/gestion_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin/gestion_pwm/src/gestion_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gestion_PWM-Behavioral " "Found design unit 1: Gestion_PWM-Behavioral" {  } { { "Verin/Gestion_PWM/src/Gestion_PWM.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion_PWM/src/Gestion_PWM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360697 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gestion_PWM " "Found entity 1: Gestion_PWM" {  } { { "Verin/Gestion_PWM/src/Gestion_PWM.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion_PWM/src/Gestion_PWM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin/verin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin/verin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Verin-Behavioral " "Found design unit 1: Verin-Behavioral" {  } { { "Verin/Verin.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Verin.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360699 ""} { "Info" "ISGN_ENTITY_NAME" "1 Verin " "Found entity 1: Verin" {  } { { "Verin/Verin.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Verin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top-rtl " "Found design unit 1: Top-rtl" {  } { { "Top.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360702 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607360702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670607360793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc Soc:uSoc " "Elaborating entity \"Soc\" for hierarchy \"Soc:uSoc\"" {  } { { "Top.vhd" "uSoc" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Top.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607360801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Verin Soc:uSoc\|Verin:avalon_verin_0 " "Elaborating entity \"Verin\" for hierarchy \"Soc:uSoc\|Verin:avalon_verin_0\"" {  } { { "ip/Soc/synthesis/Soc.vhd" "avalon_verin_0" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607360821 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sConfig\[31..5\] Verin.vhd(61) " "Using initial value X (don't care) for net \"sConfig\[31..5\]\" at Verin.vhd(61)" {  } { { "ip/Soc/synthesis/submodules/Verin.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360824 "|Top|Soc:uSoc|Verin:avalon_verin_0"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sAngle_barre\[31..12\] Verin.vhd(61) " "Using initial value X (don't care) for net \"sAngle_barre\[31..12\]\" at Verin.vhd(61)" {  } { { "ip/Soc/synthesis/submodules/Verin.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360824 "|Top|Soc:uSoc|Verin:avalon_verin_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gestion_butee Soc:uSoc\|Verin:avalon_verin_0\|Gestion_butee:uControlButee " "Elaborating entity \"Gestion_butee\" for hierarchy \"Soc:uSoc\|Verin:avalon_verin_0\|Gestion_butee:uControlButee\"" {  } { { "ip/Soc/synthesis/submodules/Verin.vhd" "uControlButee" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607360843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gestion_PWM Soc:uSoc\|Verin:avalon_verin_0\|Gestion_PWM:uGestion_pwm " "Elaborating entity \"Gestion_PWM\" for hierarchy \"Soc:uSoc\|Verin:avalon_verin_0\|Gestion_PWM:uGestion_pwm\"" {  } { { "ip/Soc/synthesis/submodules/Verin.vhd" "uGestion_pwm" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607360852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gestion_MCP3201 Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC " "Elaborating entity \"Gestion_MCP3201\" for hierarchy \"Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\"" {  } { { "ip/Soc/synthesis/submodules/Verin.vhd" "uADC" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607360860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_clk_adc_RE Gestion_MCP3201.vhd(17) " "Verilog HDL or VHDL warning at Gestion_MCP3201.vhd(17): object \"s_clk_adc_RE\" assigned a value but never read" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670607360861 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_fronts Gestion_MCP3201.vhd(126) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(126): signal \"count_fronts\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670607360861 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data Gestion_MCP3201.vhd(129) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(129): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670607360861 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_fronts Gestion_MCP3201.vhd(131) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(131): signal \"count_fronts\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670607360861 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data Gestion_MCP3201.vhd(133) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(133): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670607360861 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in Gestion_MCP3201.vhd(134) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(134): signal \"Data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670607360861 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "conv_state Gestion_MCP3201.vhd(119) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(119): inferring latch(es) for signal or variable \"conv_state\", which holds its previous value in one or more paths through the process" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670607360862 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_fronts Gestion_MCP3201.vhd(119) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(119): inferring latch(es) for signal or variable \"count_fronts\", which holds its previous value in one or more paths through the process" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670607360862 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Angle_barre Gestion_MCP3201.vhd(119) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(119): inferring latch(es) for signal or variable \"Angle_barre\", which holds its previous value in one or more paths through the process" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670607360862 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_data Gestion_MCP3201.vhd(119) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(119): inferring latch(es) for signal or variable \"s_data\", which holds its previous value in one or more paths through the process" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670607360862 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[0\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[0\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360862 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[1\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[1\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[2\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[2\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[3\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[3\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[4\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[4\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[5\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[5\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[6\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[6\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[7\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[7\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[8\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[8\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[9\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[9\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[10\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[10\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[11\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[11\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[0\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[0\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[1\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[1\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[2\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[2\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[3\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[3\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[4\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[4\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[5\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[5\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[6\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[6\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[7\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[7\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[8\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[8\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[9\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[9\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[10\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[10\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360863 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[11\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[11\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360864 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_fronts\[0\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"count_fronts\[0\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360864 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_fronts\[1\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"count_fronts\[1\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360864 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_fronts\[2\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"count_fronts\[2\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360864 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_fronts\[3\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"count_fronts\[3\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360864 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_state Gestion_MCP3201.vhd(119) " "Inferred latch for \"conv_state\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607360864 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU Soc:uSoc\|Soc_CPU:cpu " "Elaborating entity \"Soc_CPU\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\"" {  } { { "ip/Soc/synthesis/Soc.vhd" "cpu" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607360875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu " "Elaborating entity \"Soc_CPU_cpu\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU.v" "cpu" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607360885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_test_bench Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_test_bench:the_Soc_CPU_cpu_test_bench " "Elaborating entity \"Soc_CPU_cpu_test_bench\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_test_bench:the_Soc_CPU_cpu_test_bench\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_test_bench" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607360951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_register_bank_a_module Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a " "Elaborating entity \"Soc_CPU_cpu_register_bank_a_module\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "Soc_CPU_cpu_register_bank_a" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607360963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_altsyncram" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361041 ""}  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670607361041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607361082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607361082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_register_bank_b_module Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b " "Elaborating entity \"Soc_CPU_cpu_register_bank_b_module\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "Soc_CPU_cpu_register_bank_b" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci " "Elaborating entity \"Soc_CPU_cpu_nios2_oci\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_debug Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_debug\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_debug" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361186 ""}  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670607361186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_break Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_break:the_Soc_CPU_cpu_nios2_oci_break " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_break\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_break:the_Soc_CPU_cpu_nios2_oci_break\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_break" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_xbrk Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_xbrk:the_Soc_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_xbrk:the_Soc_CPU_cpu_nios2_oci_xbrk\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_xbrk" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_dbrk Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_dbrk:the_Soc_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_dbrk:the_Soc_CPU_cpu_nios2_oci_dbrk\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_dbrk" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_itrace Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_itrace:the_Soc_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_itrace\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_itrace:the_Soc_CPU_cpu_nios2_oci_itrace\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_itrace" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_dtrace Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_dtrace:the_Soc_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_dtrace:the_Soc_CPU_cpu_nios2_oci_dtrace\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_dtrace" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_td_mode Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_dtrace:the_Soc_CPU_cpu_nios2_oci_dtrace\|Soc_CPU_cpu_nios2_oci_td_mode:Soc_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_dtrace:the_Soc_CPU_cpu_nios2_oci_dtrace\|Soc_CPU_cpu_nios2_oci_td_mode:Soc_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "Soc_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_fifo Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_fifo\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_fifo" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo\|Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo\|Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo\|Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo\|Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_fifo_cnt_inc Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo\|Soc_CPU_cpu_nios2_oci_fifo_cnt_inc:the_Soc_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo\|Soc_CPU_cpu_nios2_oci_fifo_cnt_inc:the_Soc_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_pib Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_pib:the_Soc_CPU_cpu_nios2_oci_pib " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_pib\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_pib:the_Soc_CPU_cpu_nios2_oci_pib\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_pib" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_im Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_im:the_Soc_CPU_cpu_nios2_oci_im " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_im\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_im:the_Soc_CPU_cpu_nios2_oci_im\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_im" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_avalon_reg Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"Soc_CPU_cpu_nios2_avalon_reg\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_avalon_reg" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_ocimem Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem " "Elaborating entity \"Soc_CPU_cpu_nios2_ocimem\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_ocimem" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_ociram_sp_ram_module Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram " "Elaborating entity \"Soc_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "Soc_CPU_cpu_ociram_sp_ram" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_altsyncram" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361404 ""}  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670607361404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607361442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607361442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_debug_slave_wrapper Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"Soc_CPU_cpu_debug_slave_wrapper\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_debug_slave_wrapper" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_debug_slave_tck Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck " "Elaborating entity \"Soc_CPU_cpu_debug_slave_tck\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" "the_Soc_CPU_cpu_debug_slave_tck" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_debug_slave_sysclk Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"Soc_CPU_cpu_debug_slave_sysclk\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" "the_Soc_CPU_cpu_debug_slave_sysclk" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" "Soc_CPU_cpu_debug_slave_phy" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361604 ""}  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670607361604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361608 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_RAM Soc:uSoc\|Soc_RAM:ram " "Elaborating entity \"Soc_RAM\" for hierarchy \"Soc:uSoc\|Soc_RAM:ram\"" {  } { { "ip/Soc/synthesis/Soc.vhd" "ram" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Soc:uSoc\|Soc_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Soc:uSoc\|Soc_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "ip/Soc/synthesis/submodules/Soc_RAM.v" "the_altsyncram" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_RAM.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Soc:uSoc\|Soc_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Soc:uSoc\|Soc_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "ip/Soc/synthesis/submodules/Soc_RAM.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_RAM.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Soc:uSoc\|Soc_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Soc:uSoc\|Soc_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Soc_RAM.hex " "Parameter \"init_file\" = \"Soc_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607361867 ""}  } { { "ip/Soc/synthesis/submodules/Soc_RAM.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_RAM.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670607361867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pq12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pq12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pq12 " "Found entity 1: altsyncram_pq12" {  } { { "db/altsyncram_pq12.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_pq12.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607361920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607361920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pq12 Soc:uSoc\|Soc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_pq12:auto_generated " "Elaborating entity \"altsyncram_pq12\" for hierarchy \"Soc:uSoc\|Soc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_pq12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607361923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_jtag_uart_0 Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Soc_jtag_uart_0\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\"" {  } { { "ip/Soc/synthesis/Soc.vhd" "jtag_uart_0" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607362233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_jtag_uart_0_scfifo_w Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w " "Elaborating entity \"Soc_jtag_uart_0_scfifo_w\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\"" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "the_Soc_jtag_uart_0_scfifo_w" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607362243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607362393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607362399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607362399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607362399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607362399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607362399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607362399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607362399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607362399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607362399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607362399 ""}  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670607362399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607362439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607362439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607362441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607362467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607362467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607362472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607362493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607362493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607362498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607362538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607362538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607362545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607362604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607362604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607362608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607362652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607362652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607362657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_jtag_uart_0_scfifo_r Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r " "Elaborating entity \"Soc_jtag_uart_0_scfifo_r\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r\"" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "the_Soc_jtag_uart_0_scfifo_r" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607362678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "Soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607362931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607362948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607362948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607362948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607362948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607362948 ""}  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670607362948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607362975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607362987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Soc_mm_interconnect_0\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ip/Soc/synthesis/Soc.vhd" "mm_interconnect_0" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607362998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "avalon_verin_0_avalon_slave_0_translator" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s2_translator\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "ram_s2_translator" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router:router " "Elaborating entity \"Soc_mm_interconnect_0_router\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router:router\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "router" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_default_decode Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router:router\|Soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Soc_mm_interconnect_0_router_default_decode\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router:router\|Soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_001 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Soc_mm_interconnect_0_router_001\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_001:router_001\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_001_default_decode Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_001:router_001\|Soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_001:router_001\|Soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_002 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Soc_mm_interconnect_0_router_002\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_002:router_002\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_002_default_decode Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_002:router_002\|Soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_002:router_002\|Soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_004 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Soc_mm_interconnect_0_router_004\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_004:router_004\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "router_004" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_004_default_decode Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_004:router_004\|Soc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Soc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_004:router_004\|Soc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_006 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Soc_mm_interconnect_0_router_006\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_006:router_006\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "router_006" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_006_default_decode Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_006:router_006\|Soc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Soc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_006:router_006\|Soc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_cmd_demux Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Soc_mm_interconnect_0_cmd_demux\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_cmd_demux_001 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_cmd_mux Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Soc_mm_interconnect_0_cmd_mux\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_cmd_mux_002 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"Soc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_rsp_demux Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Soc_mm_interconnect_0_rsp_demux\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_rsp_mux Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Soc_mm_interconnect_0_rsp_mux\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 2026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_rsp_mux_001 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_avalon_st_adapter Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_irq_mapper Soc:uSoc\|Soc_irq_mapper:irq_mapper " "Elaborating entity \"Soc_irq_mapper\" for hierarchy \"Soc:uSoc\|Soc_irq_mapper:irq_mapper\"" {  } { { "ip/Soc/synthesis/Soc.vhd" "irq_mapper" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Soc:uSoc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Soc:uSoc\|altera_reset_controller:rst_controller\"" {  } { { "ip/Soc/synthesis/Soc.vhd" "rst_controller" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Soc:uSoc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Soc:uSoc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ip/Soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Soc:uSoc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Soc:uSoc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ip/Soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607363593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oa24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oa24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oa24 " "Found entity 1: altsyncram_oa24" {  } { { "db/altsyncram_oa24.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_oa24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607365801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607365801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607366005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607366005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607366113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607366113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_mgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607366269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607366269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607366313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607366313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607366397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607366397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607366515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607366515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607366612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607366612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607366743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607366743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607366792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607366792 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607367041 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670607367222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.09.18:36:10 Progress: Loading sld532a44b4/alt_sld_fab_wrapper_hw.tcl " "2022.12.09.18:36:10 Progress: Loading sld532a44b4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607370402 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607372242 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607372345 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607374244 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607374313 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607374387 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607374471 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607374475 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607374476 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670607375162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld532a44b4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld532a44b4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld532a44b4/alt_sld_fab.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607375345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607375345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607375419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607375419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607375427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607375427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607375477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607375477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607375542 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607375542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607375542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607375597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607375597 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670607378295 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 20 -1 0 } } { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2878 -1 0 } } { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 3500 -1 0 } } { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 398 -1 0 } } { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "ip/Soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670607378395 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670607378396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607378924 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670607379758 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670607379839 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670607379840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607380066 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670607380643 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670607380643 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607380836 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ove-a/Desktop/Projet_Vhdl/output_files/BE_VHDL.map.smsg " "Generated suppressed messages file C:/Users/ove-a/Desktop/Projet_Vhdl/output_files/BE_VHDL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607381441 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 163 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 163 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1670607383678 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670607383722 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607383722 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3680 " "Implemented 3680 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670607384001 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670607384001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3459 " "Implemented 3459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670607384001 ""} { "Info" "ICUT_CUT_TM_RAMS" "209 " "Implemented 209 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670607384001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670607384001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670607384035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 18:36:24 2022 " "Processing ended: Fri Dec 09 18:36:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670607384035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670607384035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670607384035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607384035 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670607385241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670607385248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 18:36:24 2022 " "Processing started: Fri Dec 09 18:36:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670607385248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670607385248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BE_VHDL -c BE_VHDL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BE_VHDL -c BE_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670607385248 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670607385362 ""}
{ "Info" "0" "" "Project  = BE_VHDL" {  } {  } 0 0 "Project  = BE_VHDL" 0 0 "Fitter" 0 0 1670607385362 ""}
{ "Info" "0" "" "Revision = BE_VHDL" {  } {  } 0 0 "Revision = BE_VHDL" 0 0 "Fitter" 0 0 1670607385362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670607385457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670607385457 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BE_VHDL EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"BE_VHDL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670607385480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670607385511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670607385511 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670607385637 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670607385642 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670607385968 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670607385968 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670607385968 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670607385968 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 11747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670607385974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 11749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670607385974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 11751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670607385974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 11753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670607385974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 11755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670607385974 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670607385974 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670607385976 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1670607386083 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "29 " "The Timing Analyzer is analyzing 29 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1670607386597 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670607386599 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1670607386599 ""}
{ "Info" "ISTA_SDC_FOUND" "ip/Soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ip/Soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1670607386639 ""}
{ "Info" "ISTA_SDC_FOUND" "ip/Soc/synthesis/submodules/Soc_CPU_cpu.sdc " "Reading SDC File: 'ip/Soc/synthesis/submodules/Soc_CPU_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1670607386646 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|monitor_ready clk " "Register Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670607386665 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1670607386665 "|Top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE " "Node: Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|Angle_barre\[8\] Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE " "Latch Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|Angle_barre\[8\] is being clocked by Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670607386665 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1670607386665 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_clk_adc_FE"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670607386698 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670607386698 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670607386698 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1670607386698 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1670607386699 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670607386699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670607386699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670607386699 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1670607386699 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670607386904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[58\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[58\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 8901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[58\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[58\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 8966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386904 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670607386904 ""}  } { { "Top.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 11736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670607386904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670607386905 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 7086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670607386905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|Angle_barre\[11\]~3  " "Automatically promoted node Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|Angle_barre\[11\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670607386905 ""}  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 4287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670607386905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_data\[0\]~2  " "Automatically promoted node Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_data\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670607386905 ""}  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 4289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670607386905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|Angle_barre\[11\]~2  " "Automatically promoted node Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|Angle_barre\[11\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670607386905 ""}  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 2826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670607386905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Soc:uSoc\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node Soc:uSoc\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Soc:uSoc\|Verin:avalon_verin_0\|sConfig\[2\]~0 " "Destination node Soc:uSoc\|Verin:avalon_verin_0\|sConfig\[2\]~0" {  } { { "ip/Soc/synthesis/submodules/Verin.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 2823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Soc:uSoc\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node Soc:uSoc\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "ip/Soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 2979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|W_rf_wren " "Destination node Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|W_rf_wren" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 1900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 1150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670607386905 ""}  } { { "ip/Soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670607386905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 9839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 9863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 7937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670607386905 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 8819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670607386905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Soc:uSoc\|Verin:avalon_verin_0\|sConfig\[0\]  " "Automatically promoted node Soc:uSoc\|Verin:avalon_verin_0\|sConfig\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_PWM:uGestion_pwm\|pwm_state " "Destination node Soc:uSoc\|Verin:avalon_verin_0\|Gestion_PWM:uGestion_pwm\|pwm_state" {  } { { "Verin/Gestion_PWM/src/Gestion_PWM.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion_PWM/src/Gestion_PWM.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 2055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE " "Destination node Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 2030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|Raz_Compteur " "Destination node Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|Raz_Compteur" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 2027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|count\[0\]~1 " "Destination node Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|count\[0\]~1" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 2840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|count_100ms\[22\] " "Destination node Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|count_100ms\[22\]" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 1990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|count_100ms\[19\] " "Destination node Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|count_100ms\[19\]" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 1993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|count_100ms\[21\] " "Destination node Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|count_100ms\[21\]" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 1991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|count_100ms\[20\] " "Destination node Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|count_100ms\[20\]" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 1992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|count_100ms\[18\] " "Destination node Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|count_100ms\[18\]" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 1994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|count_100ms\[17\] " "Destination node Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|count_100ms\[17\]" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 1995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670607386905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1670607386905 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670607386905 ""}  } { { "ip/Soc/synthesis/submodules/Verin.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 0 { 0 ""} 0 2200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670607386905 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670607387337 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670607387341 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670607387341 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670607387346 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670607387352 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670607387359 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670607387359 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670607387362 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670607387448 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1670607387452 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670607387452 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670607387635 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670607387642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670607388403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670607388892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670607388923 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670607389576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670607389576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670607390039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/ove-a/Desktop/Projet_Vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670607391309 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670607391309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670607391497 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1670607391497 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670607391497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670607391499 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670607391635 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670607391657 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670607391910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670607391912 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670607392260 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670607392800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ove-a/Desktop/Projet_Vhdl/output_files/BE_VHDL.fit.smsg " "Generated suppressed messages file C:/Users/ove-a/Desktop/Projet_Vhdl/output_files/BE_VHDL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670607393208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5568 " "Peak virtual memory: 5568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670607394042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 18:36:34 2022 " "Processing ended: Fri Dec 09 18:36:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670607394042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670607394042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670607394042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670607394042 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670607395120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670607395127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 18:36:35 2022 " "Processing started: Fri Dec 09 18:36:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670607395127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670607395127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BE_VHDL -c BE_VHDL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BE_VHDL -c BE_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670607395127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670607395485 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670607396444 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670607396470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670607396685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 18:36:36 2022 " "Processing ended: Fri Dec 09 18:36:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670607396685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670607396685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670607396685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670607396685 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670607397286 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670607397895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670607397903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 18:36:37 2022 " "Processing started: Fri Dec 09 18:36:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670607397903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670607397903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BE_VHDL -c BE_VHDL " "Command: quartus_sta BE_VHDL -c BE_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670607397903 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1670607398106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670607398588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670607398588 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607398620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607398620 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "29 " "The Timing Analyzer is analyzing 29 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1670607398823 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670607398906 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1670607398906 ""}
{ "Info" "ISTA_SDC_FOUND" "ip/Soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ip/Soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1670607398935 ""}
{ "Info" "ISTA_SDC_FOUND" "ip/Soc/synthesis/submodules/Soc_CPU_cpu.sdc " "Reading SDC File: 'ip/Soc/synthesis/submodules/Soc_CPU_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1670607398943 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|monitor_ready clk " "Register Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670607398962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670607398962 "|Top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE " "Node: Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|Angle_barre\[8\] Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE " "Latch Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|Angle_barre\[8\] is being clocked by Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670607398962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670607398962 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_clk_adc_FE"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670607398981 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670607398981 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670607398981 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1670607398981 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670607398982 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670607398992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.039 " "Worst-case setup slack is 42.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.039               0.000 altera_reserved_tck  " "   42.039               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607399018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607399024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.659 " "Worst-case recovery slack is 47.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.659               0.000 altera_reserved_tck  " "   47.659               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607399028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.248 " "Worst-case removal slack is 1.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.248               0.000 altera_reserved_tck  " "    1.248               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607399031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.582 " "Worst-case minimum pulse width slack is 49.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.582               0.000 altera_reserved_tck  " "   49.582               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607399033 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.198 ns " "Worst Case Available Settling Time: 197.198 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399077 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670607399077 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670607399081 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670607399099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670607399504 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|monitor_ready clk " "Register Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670607399649 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670607399649 "|Top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE " "Node: Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|Angle_barre\[8\] Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE " "Latch Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|Angle_barre\[8\] is being clocked by Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670607399649 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670607399649 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_clk_adc_FE"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670607399654 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670607399654 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670607399654 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1670607399654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.957 " "Worst-case setup slack is 42.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.957               0.000 altera_reserved_tck  " "   42.957               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607399669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607399675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.949 " "Worst-case recovery slack is 47.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.949               0.000 altera_reserved_tck  " "   47.949               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607399678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.131 " "Worst-case removal slack is 1.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.131               0.000 altera_reserved_tck  " "    1.131               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607399682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.549 " "Worst-case minimum pulse width slack is 49.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.549               0.000 altera_reserved_tck  " "   49.549               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607399686 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.498 ns " "Worst Case Available Settling Time: 197.498 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399731 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670607399731 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670607399735 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|monitor_ready clk " "Register Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670607399842 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670607399842 "|Top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE " "Node: Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|Angle_barre\[8\] Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE " "Latch Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|Angle_barre\[8\] is being clocked by Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\|s_clk_adc_FE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670607399843 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670607399843 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_clk_adc_FE"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670607399848 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670607399848 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670607399848 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1670607399848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.528 " "Worst-case setup slack is 45.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.528               0.000 altera_reserved_tck  " "   45.528               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607399858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607399866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.799 " "Worst-case recovery slack is 48.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.799               0.000 altera_reserved_tck  " "   48.799               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607399871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.694 " "Worst-case removal slack is 0.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 altera_reserved_tck  " "    0.694               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607399878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.469 " "Worst-case minimum pulse width slack is 49.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.469               0.000 altera_reserved_tck  " "   49.469               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670607399881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670607399881 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399930 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399930 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399930 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399930 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.443 ns " "Worst Case Available Settling Time: 198.443 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399930 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399930 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399930 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670607399930 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670607399930 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670607400198 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670607400199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 20 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670607400259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 18:36:40 2022 " "Processing ended: Fri Dec 09 18:36:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670607400259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670607400259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670607400259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670607400259 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670607400922 ""}
