{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition " "Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 19:24:41 2008 " "Info: Processing started: Thu Jul 31 19:24:41 2008" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off Processor -c Processor --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off Processor -c Processor --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTDB_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITDB_NODE_MAP_TO_CLK" "clk " "Info: Assuming node clk is an undefined clock" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 -112 56 -64 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { -88 56 80 -72 "clk" "" } { 184 56 88 200 "clk" "" } { -16 320 352 0 "clk" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Sequencer:inst\|ADD_SUB~reg0 register lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[7\] 145.01 MHz 6.896 ns Internal " "Info: Clock clk has Internal fmax of 145.01 MHz between source register Sequencer:inst\|ADD_SUB~reg0 and destination register lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[7\] (period= 6.896 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.246 ns + Longest register register " "Info: + Longest register to register delay is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sequencer:inst\|ADD_SUB~reg0 1 REG LC_X16_Y8_N2 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y8_N2; Fanout = 21; REG Node = 'Sequencer:inst\|ADD_SUB~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { Sequencer:inst|ADD_SUB~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.915 ns) 1.531 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[0\]~COUT1 2 COMB LC_X17_Y8_N0 2 " "Info: 2: + IC(0.616 ns) + CELL(0.915 ns) = 1.531 ns; Loc. = LC_X17_Y8_N0; Fanout = 2; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[0\]~COUT1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "1.531 ns" { Sequencer:inst|ADD_SUB~reg0 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[0]~COUT1 } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 1.593 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[1\]~COUT1 3 COMB LC_X17_Y8_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.062 ns) = 1.593 ns; Loc. = LC_X17_Y8_N1; Fanout = 2; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[1\]~COUT1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.062 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[0]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[1]~COUT1 } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 1.655 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[2\]~COUT1 4 COMB LC_X17_Y8_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.062 ns) = 1.655 ns; Loc. = LC_X17_Y8_N2; Fanout = 2; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[2\]~COUT1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.062 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[1]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[2]~COUT1 } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 1.717 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[3\]~COUT1 5 COMB LC_X17_Y8_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.062 ns) = 1.717 ns; Loc. = LC_X17_Y8_N3; Fanout = 2; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[3\]~COUT1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.062 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[2]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[3]~COUT1 } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.121 ns) 1.838 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~COUT 6 COMB LC_X17_Y8_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.121 ns) = 1.838 ns; Loc. = LC_X17_Y8_N4; Fanout = 3; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~COUT'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.121 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[3]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 123 15 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 2.316 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[7\] 7 COMB LC_X17_Y8_N7 1 " "Info: 7: + IC(0.000 ns) + CELL(0.478 ns) = 2.316 ns; Loc. = LC_X17_Y8_N7; Fanout = 1; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[7\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.478 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[7] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.368 ns) 3.246 ns lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[7\] 8 REG LC_X16_Y8_N3 3 " "Info: 8: + IC(0.562 ns) + CELL(0.368 ns) = 3.246 ns; Loc. = LC_X16_Y8_N3; Fanout = 3; REG Node = 'lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.930 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[7] lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 66 6 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.068 ns 63.71 % " "Info: Total cell delay = 2.068 ns ( 63.71 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.178 ns 36.29 % " "Info: Total interconnect delay = 1.178 ns ( 36.29 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "3.246 ns" { Sequencer:inst|ADD_SUB~reg0 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[0]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[1]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[2]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[3]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[7] lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.124 ns + Shortest register " "Info: + Shortest clock path from clock clk to destination register is 2.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 71 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 71; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 -112 56 -64 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { -88 56 80 -72 "clk" "" } { 184 56 88 200 "clk" "" } { -16 320 352 0 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.547 ns) 2.124 ns lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LC_X16_Y8_N3 3 " "Info: 2: + IC(0.447 ns) + CELL(0.547 ns) = 2.124 ns; Loc. = LC_X16_Y8_N3; Fanout = 3; REG Node = 'lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.994 ns" { clk lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 66 6 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 78.95 % " "Info: Total cell delay = 1.677 ns ( 78.95 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.447 ns 21.05 % " "Info: Total interconnect delay = 0.447 ns ( 21.05 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.124 ns" { clk lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.124 ns - Longest register " "Info: - Longest clock path from clock clk to source register is 2.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 71 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 71; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 -112 56 -64 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { -88 56 80 -72 "clk" "" } { 184 56 88 200 "clk" "" } { -16 320 352 0 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.547 ns) 2.124 ns Sequencer:inst\|ADD_SUB~reg0 2 REG LC_X16_Y8_N2 21 " "Info: 2: + IC(0.447 ns) + CELL(0.547 ns) = 2.124 ns; Loc. = LC_X16_Y8_N2; Fanout = 21; REG Node = 'Sequencer:inst\|ADD_SUB~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.994 ns" { clk Sequencer:inst|ADD_SUB~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 78.95 % " "Info: Total cell delay = 1.677 ns ( 78.95 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.447 ns 21.05 % " "Info: Total interconnect delay = 0.447 ns ( 21.05 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.124 ns" { clk Sequencer:inst|ADD_SUB~reg0 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.124 ns" { clk lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.124 ns" { clk Sequencer:inst|ADD_SUB~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 66 6 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } } { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 66 6 0 } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "3.246 ns" { Sequencer:inst|ADD_SUB~reg0 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[0]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[1]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[2]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[3]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[7] lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.124 ns" { clk lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.124 ns" { clk Sequencer:inst|ADD_SUB~reg0 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "Sequencer:inst\|IR_D2\[0\]~reg0 reset clk 1.776 ns register " "Info: tsu for register Sequencer:inst\|IR_D2\[0\]~reg0 (data pin = reset, clock pin = clk) is 1.776 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.868 ns + Longest pin register " "Info: + Longest pin to register delay is 3.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset 1 PIN Pin_16 15 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_16; Fanout = 15; PIN Node = 'reset'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { reset } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -152 -104 64 -136 "reset" "" } { -232 514 544 -216 "reset" "" } { -160 64 98 -144 "reset" "" } { 152 56 90 168 "reset" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.225 ns) 2.244 ns Sequencer:inst\|IR_D2\[0\]~5 2 COMB LC_X16_Y10_N4 3 " "Info: 2: + IC(0.889 ns) + CELL(0.225 ns) = 2.244 ns; Loc. = LC_X16_Y10_N4; Fanout = 3; COMB Node = 'Sequencer:inst\|IR_D2\[0\]~5'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "1.114 ns" { reset Sequencer:inst|IR_D2[0]~5 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.667 ns) 3.868 ns Sequencer:inst\|IR_D2\[0\]~reg0 3 REG LC_X16_Y11_N2 1 " "Info: 3: + IC(0.957 ns) + CELL(0.667 ns) = 3.868 ns; Loc. = LC_X16_Y11_N2; Fanout = 1; REG Node = 'Sequencer:inst\|IR_D2\[0\]~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "1.624 ns" { Sequencer:inst|IR_D2[0]~5 Sequencer:inst|IR_D2[0]~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns 52.28 % " "Info: Total cell delay = 2.022 ns ( 52.28 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.846 ns 47.72 % " "Info: Total interconnect delay = 1.846 ns ( 47.72 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "3.868 ns" { reset Sequencer:inst|IR_D2[0]~5 Sequencer:inst|IR_D2[0]~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.121 ns - Shortest register " "Info: - Shortest clock path from clock clk to destination register is 2.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 71 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 71; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 -112 56 -64 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { -88 56 80 -72 "clk" "" } { 184 56 88 200 "clk" "" } { -16 320 352 0 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.547 ns) 2.121 ns Sequencer:inst\|IR_D2\[0\]~reg0 2 REG LC_X16_Y11_N2 1 " "Info: 2: + IC(0.444 ns) + CELL(0.547 ns) = 2.121 ns; Loc. = LC_X16_Y11_N2; Fanout = 1; REG Node = 'Sequencer:inst\|IR_D2\[0\]~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.991 ns" { clk Sequencer:inst|IR_D2[0]~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.07 % " "Info: Total cell delay = 1.677 ns ( 79.07 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns 20.93 % " "Info: Total interconnect delay = 0.444 ns ( 20.93 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.121 ns" { clk Sequencer:inst|IR_D2[0]~reg0 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "3.868 ns" { reset Sequencer:inst|IR_D2[0]~5 Sequencer:inst|IR_D2[0]~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.121 ns" { clk Sequencer:inst|IR_D2[0]~reg0 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rom2 lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[2\] 6.614 ns register " "Info: tco from clock clk to destination pin rom2 through register lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[2\] is 6.614 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.123 ns + Longest register " "Info: + Longest clock path from clock clk to source register is 2.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 71 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 71; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 -112 56 -64 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { -88 56 80 -72 "clk" "" } { 184 56 88 200 "clk" "" } { -16 320 352 0 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.547 ns) 2.123 ns lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[2\] 2 REG LC_X16_Y10_N7 4 " "Info: 2: + IC(0.446 ns) + CELL(0.547 ns) = 2.123 ns; Loc. = LC_X16_Y10_N7; Fanout = 4; REG Node = 'lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[2\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.993 ns" { clk lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[2] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 78.99 % " "Info: Total cell delay = 1.677 ns ( 78.99 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.446 ns 21.01 % " "Info: Total interconnect delay = 0.446 ns ( 21.01 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.318 ns + Longest register pin " "Info: + Longest register to pin delay is 4.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[2\] 1 REG LC_X16_Y10_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y10_N7; Fanout = 4; REG Node = 'lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[2\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[2] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.454 ns) 1.033 ns lpm_mux0:add_mux\|lpm_mux:lpm_mux_component\|mux_r8c:auto_generated\|w_result37w~10 2 COMB LC_X15_Y10_N7 2 " "Info: 2: + IC(0.579 ns) + CELL(0.454 ns) = 1.033 ns; Loc. = LC_X15_Y10_N7; Fanout = 2; COMB Node = 'lpm_mux0:add_mux\|lpm_mux:lpm_mux_component\|mux_r8c:auto_generated\|w_result37w~10'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "1.033 ns" { lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[2] lpm_mux0:add_mux|lpm_mux:lpm_mux_component|mux_r8c:auto_generated|w_result37w~10 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/mux_r8c.tdf" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/mux_r8c.tdf" 46 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(1.622 ns) 4.318 ns rom2 3 PIN Pin_131 0 " "Info: 3: + IC(1.663 ns) + CELL(1.622 ns) = 4.318 ns; Loc. = Pin_131; Fanout = 0; PIN Node = 'rom2'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "3.285 ns" { lpm_mux0:add_mux|lpm_mux:lpm_mux_component|mux_r8c:auto_generated|w_result37w~10 rom2 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 448 174 350 464 "rom2" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns 48.08 % " "Info: Total cell delay = 2.076 ns ( 48.08 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.242 ns 51.92 % " "Info: Total interconnect delay = 2.242 ns ( 51.92 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "4.318 ns" { lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[2] lpm_mux0:add_mux|lpm_mux:lpm_mux_component|mux_r8c:auto_generated|w_result37w~10 rom2 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[2] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "4.318 ns" { lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[2] lpm_mux0:add_mux|lpm_mux:lpm_mux_component|mux_r8c:auto_generated|w_result37w~10 rom2 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "Sequencer:inst\|ROM~reg0 reset clk -0.553 ns register " "Info: th for register Sequencer:inst\|ROM~reg0 (data pin = reset, clock pin = clk) is -0.553 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.123 ns + Longest register " "Info: + Longest clock path from clock clk to destination register is 2.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 71 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 71; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 -112 56 -64 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { -88 56 80 -72 "clk" "" } { 184 56 88 200 "clk" "" } { -16 320 352 0 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.547 ns) 2.123 ns Sequencer:inst\|ROM~reg0 2 REG LC_X16_Y10_N1 14 " "Info: 2: + IC(0.446 ns) + CELL(0.547 ns) = 2.123 ns; Loc. = LC_X16_Y10_N1; Fanout = 14; REG Node = 'Sequencer:inst\|ROM~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.993 ns" { clk Sequencer:inst|ROM~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 78.99 % " "Info: Total cell delay = 1.677 ns ( 78.99 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.446 ns 21.01 % " "Info: Total interconnect delay = 0.446 ns ( 21.01 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk Sequencer:inst|ROM~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.688 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset 1 PIN Pin_16 15 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_16; Fanout = 15; PIN Node = 'reset'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { reset } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -152 -104 64 -136 "reset" "" } { -232 514 544 -216 "reset" "" } { -160 64 98 -144 "reset" "" } { 152 56 90 168 "reset" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.667 ns) 2.688 ns Sequencer:inst\|ROM~reg0 2 REG LC_X16_Y10_N1 14 " "Info: 2: + IC(0.891 ns) + CELL(0.667 ns) = 2.688 ns; Loc. = LC_X16_Y10_N1; Fanout = 14; REG Node = 'Sequencer:inst\|ROM~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "1.558 ns" { reset Sequencer:inst|ROM~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns 66.85 % " "Info: Total cell delay = 1.797 ns ( 66.85 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.891 ns 33.15 % " "Info: Total interconnect delay = 0.891 ns ( 33.15 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.688 ns" { reset Sequencer:inst|ROM~reg0 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk Sequencer:inst|ROM~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.688 ns" { reset Sequencer:inst|ROM~reg0 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "clk pc_en Sequencer:inst\|PC~reg0 5.038 ns register " "Info: Minimum tco from clock clk to destination pin pc_en through register Sequencer:inst\|PC~reg0 is 5.038 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.123 ns + Shortest register " "Info: + Shortest clock path from clock clk to source register is 2.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 71 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 71; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 -112 56 -64 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { -88 56 80 -72 "clk" "" } { 184 56 88 200 "clk" "" } { -16 320 352 0 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.547 ns) 2.123 ns Sequencer:inst\|PC~reg0 2 REG LC_X16_Y10_N2 6 " "Info: 2: + IC(0.446 ns) + CELL(0.547 ns) = 2.123 ns; Loc. = LC_X16_Y10_N2; Fanout = 6; REG Node = 'Sequencer:inst\|PC~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.993 ns" { clk Sequencer:inst|PC~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 78.99 % " "Info: Total cell delay = 1.677 ns ( 78.99 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.446 ns 21.01 % " "Info: Total interconnect delay = 0.446 ns ( 21.01 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk Sequencer:inst|PC~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.742 ns + Shortest register pin " "Info: + Shortest register to pin delay is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sequencer:inst\|PC~reg0 1 REG LC_X16_Y10_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y10_N2; Fanout = 6; REG Node = 'Sequencer:inst\|PC~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { Sequencer:inst|PC~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(1.622 ns) 2.742 ns pc_en 2 PIN Pin_125 0 " "Info: 2: + IC(1.120 ns) + CELL(1.622 ns) = 2.742 ns; Loc. = Pin_125; Fanout = 0; PIN Node = 'pc_en'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.742 ns" { Sequencer:inst|PC~reg0 pc_en } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -240 832 1008 -224 "pc_en" "" } { 200 48 88 216 "pc_en" "" } { -248 728 832 -232 "pc_en" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.622 ns 59.15 % " "Info: Total cell delay = 1.622 ns ( 59.15 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns 40.85 % " "Info: Total interconnect delay = 1.120 ns ( 40.85 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.742 ns" { Sequencer:inst|PC~reg0 pc_en } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk Sequencer:inst|PC~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.742 ns" { Sequencer:inst|PC~reg0 pc_en } "NODE_NAME" } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 19:24:41 2008 " "Info: Processing ended: Thu Jul 31 19:24:41 2008" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
