[{"origin":"https://github.com/alexforencich/verilog-axis","visit":24,"date":"2022-11-27T18:03:17.942507+00:00","status":"full","snapshot":"53ae0ae8fd4b386bacf14bca39761e765f404495","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/24/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/53ae0ae8fd4b386bacf14bca39761e765f404495/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":23,"date":"2022-11-04T20:17:53.520688+00:00","status":"full","snapshot":"08b6cfa566d38850663450672ff2826080a97f3c","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/23/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/08b6cfa566d38850663450672ff2826080a97f3c/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":22,"date":"2022-10-29T15:58:13.475360+00:00","status":"full","snapshot":"3557f05b084a7b6ca43835b5685d2bb12ede3ffd","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/22/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/3557f05b084a7b6ca43835b5685d2bb12ede3ffd/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":21,"date":"2022-10-02T03:14:27.339253+00:00","status":"full","snapshot":"1c0db7fbe709bae8b597b7a5178e92f27c68425d","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/21/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/1c0db7fbe709bae8b597b7a5178e92f27c68425d/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":20,"date":"2022-08-03T21:16:03.767453+00:00","status":"full","snapshot":"2da363644bc9942dccc52ddf0c9dc8bcc9d07b50","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/20/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/2da363644bc9942dccc52ddf0c9dc8bcc9d07b50/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":19,"date":"2022-05-27T11:40:20.183590+00:00","status":"full","snapshot":"2da363644bc9942dccc52ddf0c9dc8bcc9d07b50","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/19/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/2da363644bc9942dccc52ddf0c9dc8bcc9d07b50/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":18,"date":"2022-05-11T07:50:13.568034+00:00","status":"full","snapshot":"5e3717603bb03f98e65e63a7e87b033fd2482b46","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/18/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/5e3717603bb03f98e65e63a7e87b033fd2482b46/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":17,"date":"2022-01-18T03:48:08.726485+00:00","status":"full","snapshot":"8ca81166834489956fe4dd94ce917a98a472a5d7","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/17/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/8ca81166834489956fe4dd94ce917a98a472a5d7/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":16,"date":"2021-12-24T14:49:25.184527+00:00","status":"full","snapshot":"345eb592b821a2a613d1c605999585ae21b48456","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/16/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/345eb592b821a2a613d1c605999585ae21b48456/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":15,"date":"2021-11-28T07:57:10.517651+00:00","status":"full","snapshot":"de4843fa891f0cd801bbd35e1e451e9c0ae2b9ab","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/15/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/de4843fa891f0cd801bbd35e1e451e9c0ae2b9ab/"}]
[{"origin":"https://github.com/alexforencich/verilog-axis","visit":14,"date":"2021-10-23T17:13:04.649635+00:00","status":"full","snapshot":"dcb825f69f03984e50f9e41551bd1c5625231640","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/14/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/dcb825f69f03984e50f9e41551bd1c5625231640/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":13,"date":"2021-08-26T07:59:18.025598+00:00","status":"full","snapshot":"b46140c9cb81c45ef4946dc2d93db2e664162a90","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/13/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/b46140c9cb81c45ef4946dc2d93db2e664162a90/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":12,"date":"2021-06-06T10:26:47.805480+00:00","status":"full","snapshot":"7bb1a996d055ef01bee8e8cd8610bd5dd73098dc","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/12/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/7bb1a996d055ef01bee8e8cd8610bd5dd73098dc/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":11,"date":"2020-04-12T08:56:40.439603+00:00","status":"full","snapshot":"dc16e895fe6aafc8fdc6e8e2a7f7337c5def63ef","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/11/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/dc16e895fe6aafc8fdc6e8e2a7f7337c5def63ef/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":10,"date":"2018-12-27T17:35:55.084529+00:00","status":"full","snapshot":"9c3b730b29975e564035c13d05b8c8abd685efd0","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/10/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/9c3b730b29975e564035c13d05b8c8abd685efd0/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":9,"date":"2018-02-10T14:15:06.189746+00:00","status":"full","snapshot":"f03ed433c5b0bc83d4a0101ff146567c089b4987","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/9/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/f03ed433c5b0bc83d4a0101ff146567c089b4987/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":8,"date":"2017-04-23T03:55:01.535585+00:00","status":"full","snapshot":"c89272042184f8ee52bdcc439b311ab331c72bd9","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/8/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/c89272042184f8ee52bdcc439b311ab331c72bd9/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":7,"date":"2016-09-11T12:52:16.608499+00:00","status":"full","snapshot":"c2500e94c1c1aa0d0163143a791fd55f3ed92b99","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/7/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/c2500e94c1c1aa0d0163143a791fd55f3ed92b99/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":6,"date":"2016-08-17T14:38:31.309133+00:00","status":"full","snapshot":"4647cd2dedd800c7680b079c0f2435b612443f0e","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/6/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/4647cd2dedd800c7680b079c0f2435b612443f0e/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":5,"date":"2016-08-08T08:44:27.125628+00:00","status":"full","snapshot":"4647cd2dedd800c7680b079c0f2435b612443f0e","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/5/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/4647cd2dedd800c7680b079c0f2435b612443f0e/"}]
[{"origin":"https://github.com/alexforencich/verilog-axis","visit":4,"date":"2016-06-17T20:54:16.759329+00:00","status":"full","snapshot":"1e01c7565aa79956d7ecf1a61961943526838b32","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/4/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/1e01c7565aa79956d7ecf1a61961943526838b32/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":3,"date":"2016-05-27T01:38:35.109232+00:00","status":"full","snapshot":"1e01c7565aa79956d7ecf1a61961943526838b32","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/3/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/1e01c7565aa79956d7ecf1a61961943526838b32/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":2,"date":"2016-03-29T10:14:17.998312+00:00","status":"full","snapshot":"1e01c7565aa79956d7ecf1a61961943526838b32","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/2/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/1e01c7565aa79956d7ecf1a61961943526838b32/"},{"origin":"https://github.com/alexforencich/verilog-axis","visit":1,"date":"2015-08-14T11:53:45+00:00","status":"full","snapshot":"cb4d1181007e8cb46a6cb6d19a02fdbde6aea6ab","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/alexforencich/verilog-axis/visit/1/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/cb4d1181007e8cb46a6cb6d19a02fdbde6aea6ab/"}]
