Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 12:27:17
gem5 executing on mnemosyne.ecn.purdue.edu, pid 12558
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/blackscholes/kite_small_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/blackscholes --router_map_file ./topologies_and_routing/topo_maps/noci/kite_small_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebc27e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebc31ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebc3aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebc42ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebc4bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebbd4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebbddef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebbe7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebbf0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebbf8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebc02ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebc0aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb94ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb9cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebba5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebbafef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebbb8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebbc1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebbc9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb54ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb5cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb66ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb6eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb79ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb81ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb8aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb13ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb1bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb25ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb2eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb38ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb41ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb4bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebad3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebadcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebae5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebaedef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebaf7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebaffef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb09ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebb11ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eba9bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebaa3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebaaeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebab7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebac0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7ebacaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eba52ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eba5cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eba64ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eba6eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eba76ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eba7fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eba88ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eba91ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eba1bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eba24ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eba2eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eba36ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eba3fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eba48ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eba51ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eb9daef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd7eb9e3ef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9ecbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9f4668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9fe0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9feb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eba065c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eba10048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eba10a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb998518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb998f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9a09e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9aa470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9aaeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9b2940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9bc3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9bce10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9c5898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9cd320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9cdd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9577f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb960278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb960cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb96a748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9731d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb973c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb97b6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb985128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb985b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb98d5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb916080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb916ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb920550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb920f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb928a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9324a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb932ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb93b978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb942400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb942e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb94c8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb8d5358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb8d5da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb8de828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb8e92b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb8e9cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb8ef780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb8fa208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb8fac50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb9026d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb90b160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb90bba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb894630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb89c0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb89cb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb8a4588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb8a4fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb8afa58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb8b74e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb8b7f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb8c19b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb8cb438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb8cbe80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb853908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb85c390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd7eb85cdd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb864748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb864978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb864ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb864dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb870048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb870278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb8704a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb8706d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb870908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb870b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb870d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb870f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb87a208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb87a438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb87a668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb87a898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb87aac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb87acf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb87af28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb886198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb8863c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb8865f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb886828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb886a58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb886c88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb886eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb812128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb812358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb812588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb8127b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb8129e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd7eb812c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fd7eb7f65f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fd7eb7f6c18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/kite_small_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_blackscholes
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/blackscholes/cpt.641764562461500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/blackscholes/cpt.641764562461500
Real time: 199.59s
Total real time: 199.59s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/blackscholes/kite_small_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641764562461500.  Starting simulation...
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641764563083729.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 641764563083729 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.764563083729  simulated seconds
Real time: 0.76s
Total real time: 200.35s
Dumping and resetting stats...
Switched CPUS @ tick 641764563083729
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641764563113185.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 641764565421799 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.764565421799  simulated seconds
Real time: 2.54s
Total real time: 209.68s
Dumping and resetting stats...
Done with simulation! Completely exiting...
