<!DOCTYPE html>
<html>
<head>
<meta charset="utf-8"/>
<style>
table.head, table.foot { width: 100%; }
td.head-rtitle, td.foot-os { text-align: right; }
td.head-vol { text-align: center; }
table.foot td { width: 50%; }
table.head td { width: 33%; }
div.spacer { margin: 1em 0; }
</style>
<link rel="stylesheet" href="/static/man_pages/linux/style.css" type="text/css" media="all"/>
<title>
PERF-LIST(1)</title>
</head>
<body>
<div class="mandoc">
<table class="head">
<tbody>
<tr>
<td class="head-ltitle">
PERF-LIST(1)</td>
<td class="head-vol">
perf Manual</td>
<td class="head-rtitle">
PERF-LIST(1)</td>
</tr>
</tbody>
</table>
<div class="section">
<h1>NAME</h1> perf-list - List all symbolic event types</div>
<div class="section">
<h1>SYNOPSIS</h1><br/>
<i>perf list</i> [hw|sw|cache|tracepoint|event_glob]<br/>
</div>
<div class="section">
<h1>DESCRIPTION</h1> This command displays the symbolic event types which can be selected in the various perf commands with the -e option.</div>
<div class="section">
<h1>EVENT MODIFIERS</h1> Events can optionally have a modifer by appending a colon and one or more modifiers. Modifiers allow the user to restrict when events are counted with  <i>u</i> for user-space, <i>k</i> for kernel, <i>h</i> for hypervisor.<div style="height: 1.00em;">
&#160;</div>
The <i>p</i> modifier can be used for specifying how precise the instruction address should be. The <i>p</i> modifier is currently only implemented for Intel PEBS and can be specified multiple times: 0 - SAMPLE_IP can have arbitrary skid 1 - SAMPLE_IP must have constant skid 2 - SAMPLE_IP requested to have 0 skid 3 - SAMPLE_IP must have 0 skid<div style="height: 1.00em;">
&#160;</div>
The PEBS implementation now supports up to 2.</div>
<div class="section">
<h1>RAW HARDWARE EVENT DESCRIPTOR</h1> Even when an event is not available in a symbolic form within perf right now, it can be encoded in a per processor specific way.<div style="height: 1.00em;">
&#160;</div>
For instance For x86 CPUs NNN represents the raw register encoding with the layout of IA32_PERFEVTSELx MSRs (see [Intel&#174; 64 and IA-32 Architectures Software Developer&#8217;s Manual Volume 3B: System Programming Guide] Figure 30-1 Layout of IA32_PERFEVTSELx MSRs) or AMD&#8217;s PerfEvtSeln (see [AMD64 Architecture Programmer&#8217;s Manual Volume 2: System Programming], Page 344, Figure 13-7 Performance Event-Select Register (PerfEvtSeln)).<div style="height: 1.00em;">
&#160;</div>
Example:<div style="height: 1.00em;">
&#160;</div>
If the Intel docs for a QM720 Core i7 describe an event as:<div style="height: 1.00em;">
&#160;</div>
<div style="margin-left: 4.00ex;">
<br/>
Event  Umask  Event Mask<br/>
Num.   Value  Mnemonic    Description                        Comment<br/>
</div>
<div style="height: 1.00em;">
&#160;</div>
<div style="margin-left: 4.00ex;">
<br/>
A8H      01H  LSD.UOPS    Counts the number of micro-ops     Use cmask=1 and<br/>
                          delivered by loop stream detector  invert to count<br/>
                                                             cycles<br/>
</div>
<div style="height: 1.00em;">
&#160;</div>
raw encoding of 0x1A8 can be used:<div style="height: 1.00em;">
&#160;</div>
<div style="margin-left: 4.00ex;">
<br/>
perf stat -e r1a8 -a sleep 1<br/>
perf record -e r1a8 ...<br/>
</div>
<div style="height: 1.00em;">
&#160;</div>
You should refer to the processor specific documentation for getting these details. Some of them are referenced in the SEE ALSO section below.</div>
<div class="section">
<h1>OPTIONS</h1> Without options all known events will be listed.<div style="height: 1.00em;">
&#160;</div>
To limit the list use:<div style="height: 1.00em;">
&#160;</div>
<div style="margin-left: 4.00ex;">
 1.<div style="height: 1.00em;">
&#160;</div>
<i>hw</i> or  <i>hardware</i> to list hardware events such as cache-misses, etc.</div>
<div style="height: 1.00em;">
&#160;</div>
<div style="margin-left: 4.00ex;">
 2.<div style="height: 1.00em;">
&#160;</div>
<i>sw</i> or  <i>software</i> to list software events such as context switches, etc.</div>
<div style="height: 1.00em;">
&#160;</div>
<div style="margin-left: 4.00ex;">
 3.<div style="height: 1.00em;">
&#160;</div>
<i>cache</i> or  <i>hwcache</i> to list hardware cache events such as L1-dcache-loads, etc.</div>
<div style="height: 1.00em;">
&#160;</div>
<div style="margin-left: 4.00ex;">
 4.<div style="height: 1.00em;">
&#160;</div>
<i>tracepoint</i> to list all tracepoint events, alternatively use  <i>subsys_glob:event_glob</i> to filter by tracepoint subsystems such as sched, block, etc.</div>
<div style="height: 1.00em;">
&#160;</div>
<div style="margin-left: 4.00ex;">
 5.If none of the above is matched, it will apply the supplied glob to all events, printing the ones that match.</div>
<div style="height: 1.00em;">
&#160;</div>
One or more types can be used at the same time, listing the events for the types specified.</div>
<div class="section">
<h1>SEE ALSO</h1>  <b>perf-stat</b>(1), <b>perf-top</b>(1), <b>perf-record</b>(1), <b>Intel&#174; 64 and IA-32 Architectures Software Developer&#8217;s Manual Volume 3B: System Programming Guide</b>[1], <b>AMD64 Architecture Programmer&#8217;s Manual Volume 2: System Programming</b>[2]</div>
<div class="section">
<h1>NOTES</h1><dl>
<dt>
 1.</dt>
<dd>
Intel&#174; 64 and IA-32 Architectures Software Developer&#8217;s Manual Volume 3B: System Programming Guide</dd>
</dl>
<div style="margin-left: 4.00ex;">
http://www.intel.com/Assets/PDF/manual/253669.pdf</div>
<dl>
<dt>
 2.</dt>
<dd>
AMD64 Architecture Programmer&#8217;s Manual Volume 2: System Programming</dd>
</dl>
<div style="margin-left: 4.00ex;">
http://support.amd.com/us/Processor_TechDocs/24593.pdf</div>
</div>
<table class="foot">
<tr>
<td class="foot-date">
03/10/2016</td>
<td class="foot-os">
perf 3.2.76</td>
</tr>
</table>
</div>
</body>
</html>

