// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2011a.41 Production Release
//  HLS Date:       Thu Apr  7 20:28:55 PDT 2011
// 
//  Generated by:   TA@TA-PC
//  Generated date: Fri Mar 29 21:19:29 2024
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    matrix_mult_core
// ------------------------------------------------------------------


module matrix_mult_core (
  clk, rst, input_matrix1_rsc_REGISTER_FILE_addr_rd, input_matrix1_rsc_REGISTER_FILE_re,
      input_matrix1_rsc_REGISTER_FILE_data_out, input_matrix2_rsc_REGISTER_FILE_addr_rd,
      input_matrix2_rsc_REGISTER_FILE_re, input_matrix2_rsc_REGISTER_FILE_data_out,
      output_rsc_mgc_out_stdreg_d, addr_rsc_mgc_out_stdreg_d
);
  input clk;
  input rst;
  output [6:0] input_matrix1_rsc_REGISTER_FILE_addr_rd;
  output input_matrix1_rsc_REGISTER_FILE_re;
  input [15:0] input_matrix1_rsc_REGISTER_FILE_data_out;
  output [7:0] input_matrix2_rsc_REGISTER_FILE_addr_rd;
  output input_matrix2_rsc_REGISTER_FILE_re;
  input [15:0] input_matrix2_rsc_REGISTER_FILE_data_out;
  output [35:0] output_rsc_mgc_out_stdreg_d;
  reg [35:0] output_rsc_mgc_out_stdreg_d;
  output [7:0] addr_rsc_mgc_out_stdreg_d;
  reg [7:0] addr_rsc_mgc_out_stdreg_d;


  // Interconnect Declarations
  reg input_matrix1_rsc_REGISTER_FILE_re_reg;
  reg input_matrix2_rsc_REGISTER_FILE_re_reg;
  reg [4:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1;
  reg [1:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_1;
  reg [5:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1;
  reg [1:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1;

  always begin : core
    // Interconnect Declarations
    reg [3:0] loop1_i_1_sva;
    reg [3:0] loop2_j_1_sva;
    reg exit_loop2_sva;
    reg [31:0] loop2_partial_out_sva;
    reg [3:0] loop3_k_1_sva;
    reg [31:0] loop2_partial_out_sva_1;
    reg [3:0] loop3_k_1_sva_1;
    reg exit_loop3_sva;
    reg [3:0] loop2_j_1_sva_1;
    reg exit_loop2_sva_1;
    reg [31:0] loop2_partial_out_sva_dfm;
    reg [31:0] loop2_partial_out_sva_dfm_1;
    reg [3:0] loop2_j_1_sva_dfm;
    reg [3:0] loop3_k_1_sva_dfm_1;
    reg exit_loop2_sva_dfm_1;
    reg exit_loop2_1_sva;
    reg [3:0] loop1_i_1_sva_1;
    reg exit_loop1_sva_1;
    reg exit_loop1_lpi_1_dfm;
    reg [31:0] loop2_partial_out_sva_dfm_2;
    reg [3:0] loop2_j_1_sva_dfm_1;
    reg [3:0] loop3_k_1_sva_dfm_2;
    reg loop1_stage_0;
    reg exit_loop2_sva_4;
    reg exit_loop3_sva_1;
    reg exit_loop2_1_sva_1;
    reg exit_loop1_lpi_1_dfm_1;
    reg exit_loop3_sva_st;
    reg exit_loop1_lpi_1_dfm_st;
    reg loop1_asn_1_itm;
    reg exit_loop3_sva_st_1;
    reg exit_loop1_lpi_1_dfm_st_1;
    reg loop1_asn_1_itm_1;
    reg loop1_stage_0_1;
    reg loop1_stage_0_2;
    reg [4:0] loop3_acc_11_sdt;
    reg [4:0] loop2_acc_4_sdt;
    reg [5:0] loop2_acc_3_itm_sg1;
    reg [1:0] loop2_acc_3_itm_2;
    reg [5:0] loop2_acc_3_itm_1_sg1;
    reg [1:0] loop2_acc_3_itm_3;

    begin : mainExit
      forever begin : main
        // C-Step 0 of Loop 'main'
        loop1_i_1_sva = 4'b0;
        loop2_j_1_sva = 4'b0;
        exit_loop2_sva = 1'b0;
        loop2_partial_out_sva = 32'b0;
        loop3_k_1_sva = 4'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_re_reg <= 1'b1;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 6'b0;
        input_matrix2_rsc_REGISTER_FILE_re_reg <= 1'b1;
        begin : waitLoop0Exit
          forever begin : waitLoop0
            @(posedge clk);
            if ( rst )
              disable mainExit;
            if ( clk )
              disable waitLoop0Exit;
          end
        end
        // C-Step 1 of Loop 'main'
        loop1_stage_0 = 1'b1;
        loop1_stage_0_1 = 1'b1;
        loop1_stage_0_2 = 1'b0;
        begin : loop1Exit
          forever begin : loop1
            // C-Step 0 of Loop 'loop1'
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
            input_matrix1_rsc_REGISTER_FILE_re_reg <= 1'b1;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 6'b0;
            input_matrix2_rsc_REGISTER_FILE_re_reg <= 1'b1;
            if ( loop1_stage_0_1 ) begin
              input_matrix1_rsc_REGISTER_FILE_re_reg <= 1'b0;
              input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_1 <= loop3_k_1_sva[1:0];
              input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= (({(loop1_i_1_sva[2:0])
                  , 2'b1}) + conv_u2u_2_5(loop3_k_1_sva[3:2])) + ({1'b1 , (~ loop1_i_1_sva)});
              input_matrix2_rsc_REGISTER_FILE_re_reg <= 1'b0;
              loop3_acc_11_sdt = conv_u2u_4_5(loop3_k_1_sva) + conv_u2u_4_5(loop2_j_1_sva);
              input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= loop3_acc_11_sdt[1:0];
              input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= conv_u2u_3_6(loop3_acc_11_sdt[4:2])
                  + conv_u2u_4_6(~ loop3_k_1_sva) + ({loop3_k_1_sva , 2'b1}) + 6'b110000;
            end
            begin : waitLoop1Exit
              forever begin : waitLoop1
                @(posedge clk);
                if ( rst )
                  disable mainExit;
                if ( clk )
                  disable waitLoop1Exit;
              end
            end
            // C-Step 1 of Loop 'loop1'
            if ( loop1_stage_0_2 ) begin
              loop2_partial_out_sva_dfm_2 = 32'b0;
              loop2_partial_out_sva_dfm = 32'b0;
              loop2_partial_out_sva_1 = loop2_partial_out_sva + conv_s2s_64_32(conv_u2u_16_32(input_matrix1_rsc_REGISTER_FILE_data_out)
                  * conv_u2u_16_32(input_matrix2_rsc_REGISTER_FILE_data_out));
              if ( exit_loop3_sva_st_1 ) begin
                output_rsc_mgc_out_stdreg_d <= {{4{loop2_partial_out_sva_1[31]}},
                    loop2_partial_out_sva_1};
                addr_rsc_mgc_out_stdreg_d <= {loop2_acc_3_itm_1_sg1 , loop2_acc_3_itm_3};
                loop2_partial_out_sva_dfm = loop2_partial_out_sva_1 & ({{31{exit_loop2_sva_4}},
                    exit_loop2_sva_4});
              end
              loop2_partial_out_sva_dfm_1 = MUX_v_32_2_2({loop2_partial_out_sva_1
                  , loop2_partial_out_sva_dfm}, exit_loop3_sva_1);
              if ( exit_loop1_lpi_1_dfm_st_1 ) begin
              end
              else begin
                loop2_partial_out_sva_dfm_2 = loop2_partial_out_sva_dfm_1 & (signext_32_1(~
                    exit_loop2_1_sva_1));
              end
              if ( loop1_asn_1_itm_1 ) begin
              end
              else begin
                loop2_partial_out_sva = MUX_v_32_2_2({loop2_partial_out_sva_dfm_2
                    , loop2_partial_out_sva_dfm_1}, exit_loop1_lpi_1_dfm_1);
              end
            end
            if ( loop1_stage_0_1 ) begin
              exit_loop2_sva_1 = 1'b0;
              loop3_k_1_sva_dfm_2 = 4'b0;
              loop2_j_1_sva_dfm_1 = 4'b0;
              exit_loop1_sva_1 = 1'b0;
              loop1_i_1_sva_1 = 4'b0;
              loop3_k_1_sva_1 = loop3_k_1_sva + 4'b1;
              exit_loop3_sva = ~ (readslicef_3_1_2((({1'b1 , (loop3_k_1_sva_1[3:2])})
                  + 3'b1)));
              exit_loop3_sva_st = exit_loop3_sva;
              if ( exit_loop3_sva ) begin
                loop2_acc_4_sdt = conv_u2u_4_5(loop1_i_1_sva) + conv_u2u_4_5(loop2_j_1_sva);
                loop2_acc_3_itm_2 = loop2_acc_4_sdt[1:0];
                loop2_acc_3_itm_sg1 = conv_u2u_3_6(loop2_acc_4_sdt[4:2]) + conv_u2u_4_6(~
                    loop1_i_1_sva) + ({loop1_i_1_sva , 2'b1}) + 6'b110000;
                loop2_j_1_sva_1 = loop2_j_1_sva + 4'b1;
                exit_loop2_sva_1 = ~ (readslicef_5_1_4((conv_u2s_4_5(loop2_j_1_sva_1)
                    + 5'b10011)));
                loop2_j_1_sva_dfm = loop2_j_1_sva_1;
                loop3_k_1_sva_dfm_1 = loop3_k_1_sva_1 & ({{3{exit_loop2_sva_1}},
                    exit_loop2_sva_1});
                exit_loop2_sva_dfm_1 = exit_loop2_sva_1;
              end
              else begin
                loop2_j_1_sva_dfm = loop2_j_1_sva;
                loop3_k_1_sva_dfm_1 = loop3_k_1_sva_1;
                exit_loop2_sva_dfm_1 = exit_loop2_sva;
              end
              exit_loop2_1_sva = exit_loop3_sva & exit_loop2_sva_dfm_1;
              if ( exit_loop2_1_sva ) begin
                loop1_i_1_sva_1 = loop1_i_1_sva + 4'b1;
                exit_loop1_sva_1 = ~ (readslicef_4_1_3((conv_u2s_3_4(loop1_i_1_sva_1[3:1])
                    + 4'b1011)));
              end
              exit_loop1_lpi_1_dfm = exit_loop1_sva_1 & exit_loop2_1_sva;
              exit_loop1_lpi_1_dfm_st = exit_loop1_lpi_1_dfm;
              if ( exit_loop1_lpi_1_dfm ) begin
              end
              else begin
                loop2_j_1_sva_dfm_1 = loop2_j_1_sva_dfm & (signext_4_1(~ exit_loop2_1_sva));
                loop3_k_1_sva_dfm_2 = loop3_k_1_sva_dfm_1 & (signext_4_1(~ exit_loop2_1_sva));
              end
              loop1_asn_1_itm = exit_loop1_lpi_1_dfm;
              if ( exit_loop1_lpi_1_dfm ) begin
                loop1_stage_0 = 1'b0;
              end
              else begin
                loop1_i_1_sva = MUX_v_4_2_2({loop1_i_1_sva , loop1_i_1_sva_1}, exit_loop2_1_sva);
                loop2_j_1_sva = loop2_j_1_sva_dfm_1;
                loop3_k_1_sva = loop3_k_1_sva_dfm_2;
                exit_loop2_sva = exit_loop2_sva_dfm_1 & (~ exit_loop2_1_sva);
              end
            end
            if ( ~(loop1_stage_0 | loop1_stage_0_1 | loop1_stage_0_2) )
              disable loop1Exit;
            exit_loop2_sva_4 = exit_loop2_sva_1;
            exit_loop3_sva_1 = exit_loop3_sva;
            exit_loop2_1_sva_1 = exit_loop2_1_sva;
            exit_loop1_lpi_1_dfm_1 = exit_loop1_lpi_1_dfm;
            loop2_acc_3_itm_3 = loop2_acc_3_itm_2;
            loop2_acc_3_itm_1_sg1 = loop2_acc_3_itm_sg1;
            exit_loop3_sva_st_1 = exit_loop3_sva_st;
            exit_loop1_lpi_1_dfm_st_1 = exit_loop1_lpi_1_dfm_st;
            loop1_asn_1_itm_1 = loop1_asn_1_itm;
            loop1_stage_0_2 = loop1_stage_0_1;
            loop1_stage_0_1 = loop1_stage_0;
          end
        end
      end
    end
    loop2_acc_3_itm_3 = 2'b0;
    loop2_acc_3_itm_1_sg1 = 6'b0;
    loop2_acc_3_itm_2 = 2'b0;
    loop2_acc_3_itm_sg1 = 6'b0;
    loop1_asn_1_itm_1 = 1'b0;
    exit_loop1_lpi_1_dfm_st_1 = 1'b0;
    exit_loop3_sva_st_1 = 1'b0;
    loop1_asn_1_itm = 1'b0;
    exit_loop1_lpi_1_dfm_st = 1'b0;
    exit_loop3_sva_st = 1'b0;
    exit_loop1_lpi_1_dfm_1 = 1'b0;
    exit_loop2_1_sva_1 = 1'b0;
    exit_loop3_sva_1 = 1'b0;
    exit_loop2_sva_4 = 1'b0;
    exit_loop1_lpi_1_dfm = 1'b0;
    exit_loop2_1_sva = 1'b0;
    exit_loop2_sva_1 = 1'b0;
    exit_loop3_sva = 1'b0;
    addr_rsc_mgc_out_stdreg_d <= 8'b0;
    output_rsc_mgc_out_stdreg_d <= 36'b0;
    input_matrix2_rsc_REGISTER_FILE_re_reg <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 6'b0;
    input_matrix1_rsc_REGISTER_FILE_re_reg <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_re_reg <= 1'b1;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 6'b0;
    input_matrix2_rsc_REGISTER_FILE_re_reg <= 1'b1;
  end

  assign input_matrix1_rsc_REGISTER_FILE_addr_rd = {input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1
      , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_1};
  assign input_matrix1_rsc_REGISTER_FILE_re = input_matrix1_rsc_REGISTER_FILE_re_reg;
  assign input_matrix2_rsc_REGISTER_FILE_addr_rd = {input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1
      , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1};
  assign input_matrix2_rsc_REGISTER_FILE_re = input_matrix2_rsc_REGISTER_FILE_re_reg;

  function [31:0] MUX_v_32_2_2;
    input [63:0] inputs;
    input [0:0] sel;
    reg [31:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[63:32];
      end
      1'b1 : begin
        result = inputs[31:0];
      end
      default : begin
        result = inputs[63:32];
      end
    endcase
    MUX_v_32_2_2 = result;
  end
  endfunction


  function [31:0] signext_32_1;
    input [0:0] vector;
  begin
    signext_32_1= {{31{vector[0]}}, vector};
  end
  endfunction


  function [0:0] readslicef_3_1_2;
    input [2:0] vector;
    reg [2:0] tmp;
  begin
    tmp = vector >> 2;
    readslicef_3_1_2 = tmp[0:0];
  end
  endfunction


  function [0:0] readslicef_5_1_4;
    input [4:0] vector;
    reg [4:0] tmp;
  begin
    tmp = vector >> 4;
    readslicef_5_1_4 = tmp[0:0];
  end
  endfunction


  function [0:0] readslicef_4_1_3;
    input [3:0] vector;
    reg [3:0] tmp;
  begin
    tmp = vector >> 3;
    readslicef_4_1_3 = tmp[0:0];
  end
  endfunction


  function [3:0] signext_4_1;
    input [0:0] vector;
  begin
    signext_4_1= {{3{vector[0]}}, vector};
  end
  endfunction


  function [3:0] MUX_v_4_2_2;
    input [7:0] inputs;
    input [0:0] sel;
    reg [3:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[7:4];
      end
      1'b1 : begin
        result = inputs[3:0];
      end
      default : begin
        result = inputs[7:4];
      end
    endcase
    MUX_v_4_2_2 = result;
  end
  endfunction


  function  [4:0] conv_u2u_2_5 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_5 = {{3{1'b0}}, vector};
  end
  endfunction


  function  [4:0] conv_u2u_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_5 = {1'b0, vector};
  end
  endfunction


  function  [5:0] conv_u2u_3_6 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_6 = {{3{1'b0}}, vector};
  end
  endfunction


  function  [5:0] conv_u2u_4_6 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_6 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [31:0] conv_s2s_64_32 ;
    input signed [63:0]  vector ;
  begin
    conv_s2s_64_32 = vector[31:0];
  end
  endfunction


  function  [31:0] conv_u2u_16_32 ;
    input [15:0]  vector ;
  begin
    conv_u2u_16_32 = {{16{1'b0}}, vector};
  end
  endfunction


  function signed [4:0] conv_u2s_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2s_4_5 = {1'b0, vector};
  end
  endfunction


  function signed [3:0] conv_u2s_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_4 = {1'b0, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    matrix_mult
//  Generated from file(s):
//    2) $PROJECT_HOME/MATRIX_MULT.cpp
// ------------------------------------------------------------------


module matrix_mult (
  output_rsc_z, output_valid_rsc_z, addr_rsc_z, clk, rst, input_matrix1_rsc_REGISTER_FILE_data_in,
      input_matrix1_rsc_REGISTER_FILE_addr_rd, input_matrix1_rsc_REGISTER_FILE_addr_wr,
      input_matrix1_rsc_REGISTER_FILE_re, input_matrix1_rsc_REGISTER_FILE_we, input_matrix1_rsc_REGISTER_FILE_data_out,
      input_matrix2_rsc_REGISTER_FILE_data_in, input_matrix2_rsc_REGISTER_FILE_addr_rd,
      input_matrix2_rsc_REGISTER_FILE_addr_wr, input_matrix2_rsc_REGISTER_FILE_re,
      input_matrix2_rsc_REGISTER_FILE_we, input_matrix2_rsc_REGISTER_FILE_data_out
);
  output [35:0] output_rsc_z;
  output output_valid_rsc_z;
  output [7:0] addr_rsc_z;
  input clk;
  input rst;
  output [15:0] input_matrix1_rsc_REGISTER_FILE_data_in;
  output [6:0] input_matrix1_rsc_REGISTER_FILE_addr_rd;
  output [6:0] input_matrix1_rsc_REGISTER_FILE_addr_wr;
  output input_matrix1_rsc_REGISTER_FILE_re;
  output input_matrix1_rsc_REGISTER_FILE_we;
  input [15:0] input_matrix1_rsc_REGISTER_FILE_data_out;
  output [15:0] input_matrix2_rsc_REGISTER_FILE_data_in;
  output [7:0] input_matrix2_rsc_REGISTER_FILE_addr_rd;
  output [7:0] input_matrix2_rsc_REGISTER_FILE_addr_wr;
  output input_matrix2_rsc_REGISTER_FILE_re;
  output input_matrix2_rsc_REGISTER_FILE_we;
  input [15:0] input_matrix2_rsc_REGISTER_FILE_data_out;


  // Interconnect Declarations
  wire [35:0] output_rsc_mgc_out_stdreg_d;
  wire [7:0] addr_rsc_mgc_out_stdreg_d;
  wire [6:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg;
  wire input_matrix1_rsc_REGISTER_FILE_re_reg;
  wire [7:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg;
  wire input_matrix2_rsc_REGISTER_FILE_re_reg;

  mgc_out_stdreg #(.rscid(3),
  .width(36)) output_rsc_mgc_out_stdreg (
      .d(output_rsc_mgc_out_stdreg_d),
      .z(output_rsc_z)
    );
  mgc_out_stdreg #(.rscid(4),
  .width(1)) output_valid_rsc_mgc_out_stdreg (
      .d(1'b1),
      .z(output_valid_rsc_z)
    );
  mgc_out_stdreg #(.rscid(5),
  .width(8)) addr_rsc_mgc_out_stdreg (
      .d(addr_rsc_mgc_out_stdreg_d),
      .z(addr_rsc_z)
    );
  matrix_mult_core matrix_mult_core_inst (
      .clk(clk),
      .rst(rst),
      .input_matrix1_rsc_REGISTER_FILE_addr_rd(input_matrix1_rsc_REGISTER_FILE_addr_rd_reg),
      .input_matrix1_rsc_REGISTER_FILE_re(input_matrix1_rsc_REGISTER_FILE_re_reg),
      .input_matrix1_rsc_REGISTER_FILE_data_out(input_matrix1_rsc_REGISTER_FILE_data_out),
      .input_matrix2_rsc_REGISTER_FILE_addr_rd(input_matrix2_rsc_REGISTER_FILE_addr_rd_reg),
      .input_matrix2_rsc_REGISTER_FILE_re(input_matrix2_rsc_REGISTER_FILE_re_reg),
      .input_matrix2_rsc_REGISTER_FILE_data_out(input_matrix2_rsc_REGISTER_FILE_data_out),
      .output_rsc_mgc_out_stdreg_d(output_rsc_mgc_out_stdreg_d),
      .addr_rsc_mgc_out_stdreg_d(addr_rsc_mgc_out_stdreg_d)
    );
  assign input_matrix1_rsc_REGISTER_FILE_data_in = 16'b0;
  assign input_matrix1_rsc_REGISTER_FILE_addr_rd = input_matrix1_rsc_REGISTER_FILE_addr_rd_reg;
  assign input_matrix1_rsc_REGISTER_FILE_addr_wr = 7'b0;
  assign input_matrix1_rsc_REGISTER_FILE_re = input_matrix1_rsc_REGISTER_FILE_re_reg;
  assign input_matrix1_rsc_REGISTER_FILE_we = 1'b1;
  assign input_matrix2_rsc_REGISTER_FILE_data_in = 16'b0;
  assign input_matrix2_rsc_REGISTER_FILE_addr_rd = input_matrix2_rsc_REGISTER_FILE_addr_rd_reg;
  assign input_matrix2_rsc_REGISTER_FILE_addr_wr = 8'b0;
  assign input_matrix2_rsc_REGISTER_FILE_re = input_matrix2_rsc_REGISTER_FILE_re_reg;
  assign input_matrix2_rsc_REGISTER_FILE_we = 1'b1;
endmodule



