-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
-- Date        : Sun Mar 18 22:31:17 2018
-- Host        : LAPTOP-I1KJOD6B running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Xilinx/ECE532/ethernet_tutorial/ethernet_tutorial.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/bd_929b_eth_buf_0_sim_netlist.vhdl
-- Design      : bd_929b_eth_buf_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a200tsbg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_address_decoder is
  port (
    BUS2IP_CS_reg_reg : out STD_LOGIC;
    BUS2IP_WrCE_reg_reg : out STD_LOGIC;
    BUS2IP_RdCE_reg_reg : out STD_LOGIC;
    s_axi_arready_embed : out STD_LOGIC;
    s_axi_awready_embed : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    BUS2IP_WrCE_reg : in STD_LOGIC;
    bus2shim_r_nw : in STD_LOGIC;
    Shim2IP_CS1 : in STD_LOGIC;
    BUS2IP_RdCE_reg : in STD_LOGIC;
    invalidRdReq : in STD_LOGIC;
    ip2shim_rd_ack : in STD_LOGIC;
    is_read : in STD_LOGIC;
    invalidWrReq : in STD_LOGIC;
    ip2shim_wr_ack : in STD_LOGIC;
    is_write_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    start2 : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_address_decoder : entity is "address_decoder";
end bd_929b_eth_buf_0_address_decoder;

architecture STRUCTURE of bd_929b_eth_buf_0_address_decoder is
  signal \^bus2ip_cs_reg_reg\ : STD_LOGIC;
  signal Bus_RNW_reg : STD_LOGIC;
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\ : STD_LOGIC;
  signal S_AXI_AWREADY_INST_0_i_8_n_0 : STD_LOGIC;
  signal ce_out_i : STD_LOGIC;
  signal \eqOp__5\ : STD_LOGIC;
  signal \^s_axi_arready_embed\ : STD_LOGIC;
  signal \^s_axi_awready_embed\ : STD_LOGIC;
begin
  BUS2IP_CS_reg_reg <= \^bus2ip_cs_reg_reg\;
  s_axi_arready_embed <= \^s_axi_arready_embed\;
  s_axi_awready_embed <= \^s_axi_awready_embed\;
BUS2IP_RdCE_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA2A2A2A"
    )
        port map (
      I0 => BUS2IP_RdCE_reg,
      I1 => bus2shim_r_nw,
      I2 => \^bus2ip_cs_reg_reg\,
      I3 => Bus_RNW_reg,
      I4 => ce_out_i,
      I5 => Shim2IP_CS1,
      O => BUS2IP_RdCE_reg_reg
    );
BUS2IP_WrCE_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008ABA8A8A"
    )
        port map (
      I0 => BUS2IP_WrCE_reg,
      I1 => bus2shim_r_nw,
      I2 => \^bus2ip_cs_reg_reg\,
      I3 => Bus_RNW_reg,
      I4 => ce_out_i,
      I5 => Shim2IP_CS1,
      O => BUS2IP_WrCE_reg_reg
    );
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus2shim_r_nw,
      I1 => start2,
      I2 => Bus_RNW_reg,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => Bus_RNW_reg,
      R => '0'
    );
\GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => ce_out_i,
      I1 => start2,
      I2 => \^s_axi_arready_embed\,
      I3 => \^s_axi_awready_embed\,
      I4 => sync_rst1_reg,
      O => \GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1_n_0\
    );
\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1_n_0\,
      Q => ce_out_i,
      R => '0'
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => \^bus2ip_cs_reg_reg\,
      I1 => start2,
      I2 => \^s_axi_arready_embed\,
      I3 => \^s_axi_awready_embed\,
      I4 => sync_rst1_reg,
      O => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\,
      Q => \^bus2ip_cs_reg_reg\,
      R => '0'
    );
S_AXI_ARREADY_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => invalidRdReq,
      I1 => ip2shim_rd_ack,
      I2 => is_read,
      I3 => \eqOp__5\,
      O => \^s_axi_arready_embed\
    );
S_AXI_AWREADY_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => invalidWrReq,
      I1 => ip2shim_wr_ack,
      I2 => is_write_reg,
      I3 => \eqOp__5\,
      O => \^s_axi_awready_embed\
    );
S_AXI_AWREADY_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(6),
      I1 => Q(2),
      I2 => Q(4),
      I3 => S_AXI_AWREADY_INST_0_i_8_n_0,
      O => \eqOp__5\
    );
S_AXI_AWREADY_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(5),
      O => S_AXI_AWREADY_INST_0_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_addr_response_shim is
  port (
    Shim2IP_CS1 : out STD_LOGIC;
    BUS2IP_RdCE_reg : out STD_LOGIC;
    invalidRdReq : out STD_LOGIC;
    BUS2IP_WrCE_reg : out STD_LOGIC;
    invalidWrReq : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_data_reg[30]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \IP2Bus_Data_reg[17]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \IP2Bus_Data_reg[18]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \IP2Bus_Data_reg[23]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[23]_0\ : out STD_LOGIC;
    \IP2Bus_Data_reg[24]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[25]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[26]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[27]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[28]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[29]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[30]\ : out STD_LOGIC;
    softWrite : out STD_LOGIC;
    softRead : out STD_LOGIC;
    bus2shim_cs : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    BUS2IP_RdCE_reg_reg_0 : in STD_LOGIC;
    BUS2IP_WrCE_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sync_rst1_reg : in STD_LOGIC;
    EMAC_CLIENT_AUTONEG_INT_CROSS : in STD_LOGIC;
    ClkBSignalOut : in STD_LOGIC;
    axiclk_frame_rejected_intrpt : in STD_LOGIC;
    axiclk_buffer_mem_overflow_intrpt : in STD_LOGIC;
    tx_cmplt_cross : in STD_LOGIC;
    data_out : in STD_LOGIC;
    data_sync7_i : in STD_LOGIC;
    data_sync7_i_0 : in STD_LOGIC;
    \reg_data_reg[17]\ : in STD_LOGIC;
    \reg_data_reg[17]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_data_reg[17]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    pcspma_status_cross : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_data_reg[17]_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_data_reg[17]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_data_reg[17]_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_data_reg[18]\ : in STD_LOGIC;
    \reg_data_reg[19]\ : in STD_LOGIC;
    \reg_data_reg[20]\ : in STD_LOGIC;
    \reg_data_reg[21]\ : in STD_LOGIC;
    \reg_data_reg[22]\ : in STD_LOGIC;
    \reg_data_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Bus2IP_Addr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ip2shim_wr_ack : in STD_LOGIC;
    ip2shim_rd_ack : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_addr_response_shim : entity is "addr_response_shim";
end bd_929b_eth_buf_0_addr_response_shim;

architecture STRUCTURE of bd_929b_eth_buf_0_addr_response_shim is
  signal \BUS2IP_Addr_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \BUS2IP_Addr_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \BUS2IP_Addr_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \BUS2IP_Addr_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \BUS2IP_Addr_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \BUS2IP_Addr_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \BUS2IP_Addr_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \BUS2IP_Addr_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \BUS2IP_Addr_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \BUS2IP_Addr_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \BUS2IP_Addr_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal BUS2IP_CS_reg : STD_LOGIC;
  signal \^bus2ip_rdce_reg\ : STD_LOGIC;
  signal \^bus2ip_wrce_reg\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_4_n_0\ : STD_LOGIC;
  signal \^ip2bus_data_reg[18]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shim2ip_cs1\ : STD_LOGIC;
  signal \Shim2IP_RdCE[0]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[0]_i_2_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[0]_i_3_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[0]_i_4_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[10]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[11]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[12]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[17]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[18]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[1]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[20]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[20]_i_2_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[2]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[3]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[4]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[4]_i_2_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[5]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[5]_i_2_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[6]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[6]_i_2_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[7]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[7]_i_2_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[8]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[8]_i_2_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[8]_i_3_n_0\ : STD_LOGIC;
  signal \Shim2IP_RdCE[9]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_WrCE[0]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_WrCE[10]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_WrCE[11]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_WrCE[17]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_WrCE[18]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_WrCE[1]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_WrCE[20]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_WrCE[2]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_WrCE[3]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_WrCE[4]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_WrCE[5]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_WrCE[6]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_WrCE[7]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_WrCE[8]_i_1_n_0\ : STD_LOGIC;
  signal \Shim2IP_WrCE[9]_i_1_n_0\ : STD_LOGIC;
  signal invalidAddrRspns_reg : STD_LOGIC;
  signal invalidAddrRspns_reg_i_2_n_0 : STD_LOGIC;
  signal invalidAddrRspns_reg_i_3_n_0 : STD_LOGIC;
  signal invalidAddrRspns_reg_i_4_n_0 : STD_LOGIC;
  signal invalidAddrRspns_reg_i_5_n_0 : STD_LOGIC;
  signal invalidAddrRspns_reg_i_6_n_0 : STD_LOGIC;
  signal \^invalidrdreq\ : STD_LOGIC;
  signal invalidRdReq_i_1_n_0 : STD_LOGIC;
  signal \^invalidwrreq\ : STD_LOGIC;
  signal invalidWrReq_i_1_n_0 : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^reg_data_reg[30]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal shim2ip_rd_ce : STD_LOGIC_VECTOR ( 0 to 20 );
  signal shim2ip_wr_ce : STD_LOGIC_VECTOR ( 3 to 20 );
  signal softRead_d1_i_2_n_0 : STD_LOGIC;
  signal softRead_d1_i_3_n_0 : STD_LOGIC;
  signal softWrite_d1_i_2_n_0 : STD_LOGIC;
  signal softWrite_d1_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Shim2IP_RdCE[4]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Shim2IP_RdCE[4]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Shim2IP_RdCE[5]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Shim2IP_RdCE[5]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Shim2IP_RdCE[6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Shim2IP_RdCE[6]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Shim2IP_RdCE[7]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Shim2IP_RdCE[7]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Shim2IP_RdCE[8]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Shim2IP_WrCE[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Shim2IP_WrCE[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Shim2IP_WrCE[6]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Shim2IP_WrCE[7]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of invalidAddrRspns_reg_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of invalidRdReq_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of invalidWrReq_i_1 : label is "soft_lutpair4";
begin
  BUS2IP_RdCE_reg <= \^bus2ip_rdce_reg\;
  BUS2IP_WrCE_reg <= \^bus2ip_wrce_reg\;
  \IP2Bus_Data_reg[18]\(11 downto 0) <= \^ip2bus_data_reg[18]\(11 downto 0);
  Shim2IP_CS1 <= \^shim2ip_cs1\;
  invalidRdReq <= \^invalidrdreq\;
  invalidWrReq <= \^invalidwrreq\;
  \reg_data_reg[30]\(9 downto 0) <= \^reg_data_reg[30]\(9 downto 0);
\BUS2IP_Addr_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sync_rst1_reg,
      I1 => ip2shim_rd_ack,
      I2 => \^invalidrdreq\,
      I3 => \^invalidwrreq\,
      I4 => ip2shim_wr_ack,
      O => \^shim2ip_cs1\
    );
\BUS2IP_Addr_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => Bus2IP_Addr(15),
      Q => p_0_in0,
      R => \^shim2ip_cs1\
    );
\BUS2IP_Addr_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => Bus2IP_Addr(14),
      Q => \BUS2IP_Addr_reg_reg_n_0_[15]\,
      R => \^shim2ip_cs1\
    );
\BUS2IP_Addr_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => Bus2IP_Addr(13),
      Q => \BUS2IP_Addr_reg_reg_n_0_[16]\,
      R => \^shim2ip_cs1\
    );
\BUS2IP_Addr_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => Bus2IP_Addr(12),
      Q => \BUS2IP_Addr_reg_reg_n_0_[17]\,
      R => \^shim2ip_cs1\
    );
\BUS2IP_Addr_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => Bus2IP_Addr(11),
      Q => \BUS2IP_Addr_reg_reg_n_0_[18]\,
      R => \^shim2ip_cs1\
    );
\BUS2IP_Addr_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => Bus2IP_Addr(10),
      Q => \BUS2IP_Addr_reg_reg_n_0_[19]\,
      R => \^shim2ip_cs1\
    );
\BUS2IP_Addr_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => Bus2IP_Addr(9),
      Q => \BUS2IP_Addr_reg_reg_n_0_[20]\,
      R => \^shim2ip_cs1\
    );
\BUS2IP_Addr_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => Bus2IP_Addr(8),
      Q => \BUS2IP_Addr_reg_reg_n_0_[21]\,
      R => \^shim2ip_cs1\
    );
\BUS2IP_Addr_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => Bus2IP_Addr(7),
      Q => \BUS2IP_Addr_reg_reg_n_0_[22]\,
      R => \^shim2ip_cs1\
    );
\BUS2IP_Addr_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => Bus2IP_Addr(6),
      Q => \BUS2IP_Addr_reg_reg_n_0_[23]\,
      R => \^shim2ip_cs1\
    );
\BUS2IP_Addr_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => Bus2IP_Addr(5),
      Q => \BUS2IP_Addr_reg_reg_n_0_[24]\,
      R => \^shim2ip_cs1\
    );
\BUS2IP_Addr_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => Bus2IP_Addr(4),
      Q => \BUS2IP_Addr_reg_reg_n_0_[25]\,
      R => \^shim2ip_cs1\
    );
\BUS2IP_Addr_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => Bus2IP_Addr(3),
      Q => p_5_in(3),
      R => \^shim2ip_cs1\
    );
\BUS2IP_Addr_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => Bus2IP_Addr(2),
      Q => p_5_in(2),
      R => \^shim2ip_cs1\
    );
\BUS2IP_Addr_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => Bus2IP_Addr(1),
      Q => p_5_in(1),
      R => \^shim2ip_cs1\
    );
\BUS2IP_Addr_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => Bus2IP_Addr(0),
      Q => p_5_in(0),
      R => \^shim2ip_cs1\
    );
BUS2IP_CS_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => bus2shim_cs,
      D => bus2shim_cs,
      Q => BUS2IP_CS_reg,
      R => \^shim2ip_cs1\
    );
BUS2IP_RdCE_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => BUS2IP_RdCE_reg_reg_0,
      Q => \^bus2ip_rdce_reg\,
      R => '0'
    );
BUS2IP_WrCE_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => BUS2IP_WrCE_reg_reg_0,
      Q => \^bus2ip_wrce_reg\,
      R => '0'
    );
\IP2Bus_Data[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_2_n_0\,
      I1 => \reg_data_reg[17]\,
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      O => \IP2Bus_Data_reg[17]\(5)
    );
\IP2Bus_Data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => shim2ip_rd_ce(0),
      I1 => \reg_data_reg[17]_2\(12),
      I2 => \reg_data_reg[17]_3\(5),
      I3 => \^ip2bus_data_reg[18]\(11),
      I4 => \^ip2bus_data_reg[18]\(6),
      I5 => \reg_data_reg[17]_4\(5),
      O => \IP2Bus_Data[17]_i_2_n_0\
    );
\IP2Bus_Data[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg[17]_0\(6),
      I1 => \^ip2bus_data_reg[18]\(2),
      I2 => \reg_data_reg[17]_1\(6),
      I3 => \^ip2bus_data_reg[18]\(1),
      I4 => \^ip2bus_data_reg[18]\(0),
      I5 => pcspma_status_cross(6),
      O => \IP2Bus_Data[17]_i_4_n_0\
    );
\IP2Bus_Data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^ip2bus_data_reg[18]\(11),
      I1 => \reg_data_reg[17]_3\(4),
      I2 => \^ip2bus_data_reg[18]\(6),
      I3 => \reg_data_reg[17]_4\(4),
      I4 => \reg_data_reg[18]\,
      I5 => \IP2Bus_Data[18]_i_3_n_0\,
      O => \IP2Bus_Data_reg[17]\(4)
    );
\IP2Bus_Data[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg[17]_0\(5),
      I1 => \^ip2bus_data_reg[18]\(2),
      I2 => \reg_data_reg[17]_1\(5),
      I3 => \^ip2bus_data_reg[18]\(1),
      I4 => \^ip2bus_data_reg[18]\(0),
      I5 => pcspma_status_cross(5),
      O => \IP2Bus_Data[18]_i_3_n_0\
    );
\IP2Bus_Data[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \IP2Bus_Data[19]_i_2_n_0\,
      I1 => \reg_data_reg[19]\,
      I2 => \IP2Bus_Data[19]_i_4_n_0\,
      O => \IP2Bus_Data_reg[17]\(3)
    );
\IP2Bus_Data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => shim2ip_rd_ce(0),
      I1 => \reg_data_reg[17]_2\(11),
      I2 => \reg_data_reg[17]_3\(3),
      I3 => \^ip2bus_data_reg[18]\(11),
      I4 => \^ip2bus_data_reg[18]\(6),
      I5 => \reg_data_reg[17]_4\(3),
      O => \IP2Bus_Data[19]_i_2_n_0\
    );
\IP2Bus_Data[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg[17]_0\(4),
      I1 => \^ip2bus_data_reg[18]\(2),
      I2 => \reg_data_reg[17]_1\(4),
      I3 => \^ip2bus_data_reg[18]\(1),
      I4 => \^ip2bus_data_reg[18]\(0),
      I5 => pcspma_status_cross(4),
      O => \IP2Bus_Data[19]_i_4_n_0\
    );
\IP2Bus_Data[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \IP2Bus_Data[20]_i_2_n_0\,
      I1 => \reg_data_reg[20]\,
      I2 => \IP2Bus_Data[20]_i_4_n_0\,
      O => \IP2Bus_Data_reg[17]\(2)
    );
\IP2Bus_Data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => shim2ip_rd_ce(0),
      I1 => \reg_data_reg[17]_2\(10),
      I2 => \reg_data_reg[17]_3\(2),
      I3 => \^ip2bus_data_reg[18]\(11),
      I4 => \^ip2bus_data_reg[18]\(6),
      I5 => \reg_data_reg[17]_4\(2),
      O => \IP2Bus_Data[20]_i_2_n_0\
    );
\IP2Bus_Data[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg[17]_0\(3),
      I1 => \^ip2bus_data_reg[18]\(2),
      I2 => \reg_data_reg[17]_1\(3),
      I3 => \^ip2bus_data_reg[18]\(1),
      I4 => \^ip2bus_data_reg[18]\(0),
      I5 => pcspma_status_cross(3),
      O => \IP2Bus_Data[20]_i_4_n_0\
    );
\IP2Bus_Data[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \IP2Bus_Data[21]_i_2_n_0\,
      I1 => \reg_data_reg[21]\,
      I2 => \IP2Bus_Data[21]_i_4_n_0\,
      O => \IP2Bus_Data_reg[17]\(1)
    );
\IP2Bus_Data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => shim2ip_rd_ce(0),
      I1 => \reg_data_reg[17]_2\(9),
      I2 => \reg_data_reg[17]_3\(1),
      I3 => \^ip2bus_data_reg[18]\(11),
      I4 => \^ip2bus_data_reg[18]\(6),
      I5 => \reg_data_reg[17]_4\(1),
      O => \IP2Bus_Data[21]_i_2_n_0\
    );
\IP2Bus_Data[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg[17]_0\(2),
      I1 => \^ip2bus_data_reg[18]\(2),
      I2 => \reg_data_reg[17]_1\(2),
      I3 => \^ip2bus_data_reg[18]\(1),
      I4 => \^ip2bus_data_reg[18]\(0),
      I5 => pcspma_status_cross(2),
      O => \IP2Bus_Data[21]_i_4_n_0\
    );
\IP2Bus_Data[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \IP2Bus_Data[22]_i_2_n_0\,
      I1 => \reg_data_reg[22]\,
      I2 => \IP2Bus_Data[22]_i_4_n_0\,
      O => \IP2Bus_Data_reg[17]\(0)
    );
\IP2Bus_Data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => shim2ip_rd_ce(0),
      I1 => \reg_data_reg[17]_2\(8),
      I2 => \reg_data_reg[17]_3\(0),
      I3 => \^ip2bus_data_reg[18]\(11),
      I4 => \^ip2bus_data_reg[18]\(6),
      I5 => \reg_data_reg[17]_4\(0),
      O => \IP2Bus_Data[22]_i_2_n_0\
    );
\IP2Bus_Data[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg[17]_0\(1),
      I1 => \^ip2bus_data_reg[18]\(2),
      I2 => \reg_data_reg[17]_1\(1),
      I3 => \^ip2bus_data_reg[18]\(1),
      I4 => \^ip2bus_data_reg[18]\(0),
      I5 => pcspma_status_cross(1),
      O => \IP2Bus_Data[22]_i_4_n_0\
    );
\IP2Bus_Data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg[17]_0\(0),
      I1 => \^ip2bus_data_reg[18]\(2),
      I2 => \reg_data_reg[17]_1\(0),
      I3 => \^ip2bus_data_reg[18]\(1),
      I4 => \^ip2bus_data_reg[18]\(0),
      I5 => pcspma_status_cross(0),
      O => \IP2Bus_Data_reg[23]_0\
    );
\IP2Bus_Data[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^ip2bus_data_reg[18]\(9),
      I1 => Q(8),
      I2 => \^ip2bus_data_reg[18]\(8),
      I3 => \reg_data_reg[23]\(7),
      I4 => \reg_data_reg[17]_2\(7),
      I5 => shim2ip_rd_ce(0),
      O => \IP2Bus_Data_reg[23]\
    );
\IP2Bus_Data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^ip2bus_data_reg[18]\(9),
      I1 => Q(7),
      I2 => \^ip2bus_data_reg[18]\(8),
      I3 => \reg_data_reg[23]\(6),
      I4 => \reg_data_reg[17]_2\(6),
      I5 => shim2ip_rd_ce(0),
      O => \IP2Bus_Data_reg[24]\
    );
\IP2Bus_Data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^ip2bus_data_reg[18]\(9),
      I1 => Q(6),
      I2 => \^ip2bus_data_reg[18]\(8),
      I3 => \reg_data_reg[23]\(5),
      I4 => \reg_data_reg[17]_2\(5),
      I5 => shim2ip_rd_ce(0),
      O => \IP2Bus_Data_reg[25]\
    );
\IP2Bus_Data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^ip2bus_data_reg[18]\(9),
      I1 => Q(5),
      I2 => \^ip2bus_data_reg[18]\(8),
      I3 => \reg_data_reg[23]\(4),
      I4 => \reg_data_reg[17]_2\(4),
      I5 => shim2ip_rd_ce(0),
      O => \IP2Bus_Data_reg[26]\
    );
\IP2Bus_Data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^ip2bus_data_reg[18]\(9),
      I1 => Q(4),
      I2 => \^ip2bus_data_reg[18]\(8),
      I3 => \reg_data_reg[23]\(3),
      I4 => \reg_data_reg[17]_2\(3),
      I5 => shim2ip_rd_ce(0),
      O => \IP2Bus_Data_reg[27]\
    );
\IP2Bus_Data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^ip2bus_data_reg[18]\(9),
      I1 => Q(3),
      I2 => \^ip2bus_data_reg[18]\(8),
      I3 => \reg_data_reg[23]\(2),
      I4 => \reg_data_reg[17]_2\(2),
      I5 => shim2ip_rd_ce(0),
      O => \IP2Bus_Data_reg[28]\
    );
\IP2Bus_Data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^ip2bus_data_reg[18]\(9),
      I1 => Q(2),
      I2 => \^ip2bus_data_reg[18]\(8),
      I3 => \reg_data_reg[23]\(1),
      I4 => \reg_data_reg[17]_2\(1),
      I5 => shim2ip_rd_ce(0),
      O => \IP2Bus_Data_reg[29]\
    );
\IP2Bus_Data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^ip2bus_data_reg[18]\(9),
      I1 => Q(1),
      I2 => \^ip2bus_data_reg[18]\(8),
      I3 => \reg_data_reg[23]\(0),
      I4 => \reg_data_reg[17]_2\(0),
      I5 => shim2ip_rd_ce(0),
      O => \IP2Bus_Data_reg[30]\
    );
\Shim2IP_RdCE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^bus2ip_rdce_reg\,
      I1 => p_5_in(1),
      I2 => p_5_in(0),
      I3 => p_5_in(2),
      I4 => \Shim2IP_RdCE[0]_i_2_n_0\,
      I5 => \Shim2IP_RdCE[0]_i_3_n_0\,
      O => \Shim2IP_RdCE[0]_i_1_n_0\
    );
\Shim2IP_RdCE[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => ip2shim_wr_ack,
      I1 => \^invalidwrreq\,
      I2 => \^invalidrdreq\,
      I3 => ip2shim_rd_ack,
      I4 => sync_rst1_reg,
      I5 => BUS2IP_CS_reg,
      O => \Shim2IP_RdCE[0]_i_2_n_0\
    );
\Shim2IP_RdCE[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Shim2IP_RdCE[0]_i_4_n_0\,
      I1 => invalidAddrRspns_reg_i_3_n_0,
      I2 => \BUS2IP_Addr_reg_reg_n_0_[25]\,
      I3 => \BUS2IP_Addr_reg_reg_n_0_[24]\,
      I4 => \BUS2IP_Addr_reg_reg_n_0_[23]\,
      I5 => p_5_in(3),
      O => \Shim2IP_RdCE[0]_i_3_n_0\
    );
\Shim2IP_RdCE[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \BUS2IP_Addr_reg_reg_n_0_[15]\,
      I1 => \BUS2IP_Addr_reg_reg_n_0_[16]\,
      I2 => \BUS2IP_Addr_reg_reg_n_0_[17]\,
      I3 => \BUS2IP_Addr_reg_reg_n_0_[22]\,
      I4 => \BUS2IP_Addr_reg_reg_n_0_[21]\,
      I5 => p_0_in0,
      O => \Shim2IP_RdCE[0]_i_4_n_0\
    );
\Shim2IP_RdCE[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^bus2ip_rdce_reg\,
      I1 => \Shim2IP_RdCE[8]_i_2_n_0\,
      I2 => p_5_in(1),
      I3 => p_5_in(2),
      I4 => p_5_in(0),
      I5 => \Shim2IP_RdCE[8]_i_3_n_0\,
      O => \Shim2IP_RdCE[10]_i_1_n_0\
    );
\Shim2IP_RdCE[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^bus2ip_rdce_reg\,
      I1 => \Shim2IP_RdCE[8]_i_2_n_0\,
      I2 => p_5_in(1),
      I3 => p_5_in(2),
      I4 => p_5_in(0),
      I5 => \Shim2IP_RdCE[8]_i_3_n_0\,
      O => \Shim2IP_RdCE[11]_i_1_n_0\
    );
\Shim2IP_RdCE[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^bus2ip_rdce_reg\,
      I1 => \Shim2IP_RdCE[8]_i_2_n_0\,
      I2 => p_5_in(0),
      I3 => p_5_in(1),
      I4 => \Shim2IP_RdCE[8]_i_3_n_0\,
      I5 => p_5_in(2),
      O => \Shim2IP_RdCE[12]_i_1_n_0\
    );
\Shim2IP_RdCE[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^bus2ip_rdce_reg\,
      I1 => \Shim2IP_RdCE[0]_i_2_n_0\,
      I2 => \BUS2IP_Addr_reg_reg_n_0_[17]\,
      I3 => p_0_in0,
      I4 => \BUS2IP_Addr_reg_reg_n_0_[15]\,
      I5 => \BUS2IP_Addr_reg_reg_n_0_[16]\,
      O => \Shim2IP_RdCE[17]_i_1_n_0\
    );
\Shim2IP_RdCE[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^bus2ip_rdce_reg\,
      I1 => \^shim2ip_cs1\,
      I2 => BUS2IP_CS_reg,
      I3 => p_0_in0,
      I4 => \BUS2IP_Addr_reg_reg_n_0_[15]\,
      I5 => \BUS2IP_Addr_reg_reg_n_0_[16]\,
      O => \Shim2IP_RdCE[18]_i_1_n_0\
    );
\Shim2IP_RdCE[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^bus2ip_rdce_reg\,
      I1 => p_5_in(0),
      I2 => p_5_in(1),
      I3 => p_5_in(2),
      I4 => \Shim2IP_RdCE[0]_i_2_n_0\,
      I5 => \Shim2IP_RdCE[0]_i_3_n_0\,
      O => \Shim2IP_RdCE[1]_i_1_n_0\
    );
\Shim2IP_RdCE[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^bus2ip_rdce_reg\,
      I1 => \Shim2IP_RdCE[20]_i_2_n_0\,
      I2 => p_0_in0,
      I3 => \^shim2ip_cs1\,
      I4 => BUS2IP_CS_reg,
      O => \Shim2IP_RdCE[20]_i_1_n_0\
    );
\Shim2IP_RdCE[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22222232"
    )
        port map (
      I0 => invalidAddrRspns_reg_i_3_n_0,
      I1 => invalidAddrRspns_reg_i_4_n_0,
      I2 => invalidAddrRspns_reg_i_5_n_0,
      I3 => \BUS2IP_Addr_reg_reg_n_0_[22]\,
      I4 => \BUS2IP_Addr_reg_reg_n_0_[21]\,
      I5 => p_0_in0,
      O => \Shim2IP_RdCE[20]_i_2_n_0\
    );
\Shim2IP_RdCE[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^bus2ip_rdce_reg\,
      I1 => p_5_in(1),
      I2 => p_5_in(2),
      I3 => p_5_in(0),
      I4 => \Shim2IP_RdCE[0]_i_2_n_0\,
      I5 => \Shim2IP_RdCE[0]_i_3_n_0\,
      O => \Shim2IP_RdCE[2]_i_1_n_0\
    );
\Shim2IP_RdCE[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^bus2ip_rdce_reg\,
      I1 => p_5_in(1),
      I2 => p_5_in(2),
      I3 => p_5_in(0),
      I4 => \Shim2IP_RdCE[0]_i_2_n_0\,
      I5 => \Shim2IP_RdCE[0]_i_3_n_0\,
      O => \Shim2IP_RdCE[3]_i_1_n_0\
    );
\Shim2IP_RdCE[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^bus2ip_rdce_reg\,
      I1 => \^shim2ip_cs1\,
      I2 => BUS2IP_CS_reg,
      I3 => \Shim2IP_RdCE[4]_i_2_n_0\,
      O => \Shim2IP_RdCE[4]_i_1_n_0\
    );
\Shim2IP_RdCE[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => p_5_in(2),
      I1 => \Shim2IP_RdCE[0]_i_3_n_0\,
      I2 => p_5_in(1),
      I3 => p_5_in(0),
      O => \Shim2IP_RdCE[4]_i_2_n_0\
    );
\Shim2IP_RdCE[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^bus2ip_rdce_reg\,
      I1 => \^shim2ip_cs1\,
      I2 => BUS2IP_CS_reg,
      I3 => \Shim2IP_RdCE[5]_i_2_n_0\,
      O => \Shim2IP_RdCE[5]_i_1_n_0\
    );
\Shim2IP_RdCE[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => p_5_in(0),
      I1 => p_5_in(1),
      I2 => p_5_in(2),
      I3 => \Shim2IP_RdCE[0]_i_3_n_0\,
      O => \Shim2IP_RdCE[5]_i_2_n_0\
    );
\Shim2IP_RdCE[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^bus2ip_rdce_reg\,
      I1 => \^shim2ip_cs1\,
      I2 => BUS2IP_CS_reg,
      I3 => \Shim2IP_RdCE[6]_i_2_n_0\,
      O => \Shim2IP_RdCE[6]_i_1_n_0\
    );
\Shim2IP_RdCE[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => p_5_in(1),
      I1 => \Shim2IP_RdCE[0]_i_3_n_0\,
      I2 => p_5_in(2),
      I3 => p_5_in(0),
      O => \Shim2IP_RdCE[6]_i_2_n_0\
    );
\Shim2IP_RdCE[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^bus2ip_rdce_reg\,
      I1 => \^shim2ip_cs1\,
      I2 => BUS2IP_CS_reg,
      I3 => \Shim2IP_RdCE[7]_i_2_n_0\,
      O => \Shim2IP_RdCE[7]_i_1_n_0\
    );
\Shim2IP_RdCE[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_5_in(1),
      I1 => \Shim2IP_RdCE[0]_i_3_n_0\,
      I2 => p_5_in(2),
      I3 => p_5_in(0),
      O => \Shim2IP_RdCE[7]_i_2_n_0\
    );
\Shim2IP_RdCE[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^bus2ip_rdce_reg\,
      I1 => \Shim2IP_RdCE[8]_i_2_n_0\,
      I2 => p_5_in(1),
      I3 => p_5_in(0),
      I4 => p_5_in(2),
      I5 => \Shim2IP_RdCE[8]_i_3_n_0\,
      O => \Shim2IP_RdCE[8]_i_1_n_0\
    );
\Shim2IP_RdCE[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \Shim2IP_RdCE[0]_i_4_n_0\,
      I1 => invalidAddrRspns_reg_i_3_n_0,
      I2 => \BUS2IP_Addr_reg_reg_n_0_[25]\,
      I3 => \BUS2IP_Addr_reg_reg_n_0_[24]\,
      I4 => \BUS2IP_Addr_reg_reg_n_0_[23]\,
      I5 => p_5_in(3),
      O => \Shim2IP_RdCE[8]_i_2_n_0\
    );
\Shim2IP_RdCE[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \Shim2IP_RdCE[8]_i_2_n_0\,
      I1 => BUS2IP_CS_reg,
      I2 => \^shim2ip_cs1\,
      O => \Shim2IP_RdCE[8]_i_3_n_0\
    );
\Shim2IP_RdCE[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^bus2ip_rdce_reg\,
      I1 => \Shim2IP_RdCE[8]_i_2_n_0\,
      I2 => p_5_in(0),
      I3 => p_5_in(1),
      I4 => p_5_in(2),
      I5 => \Shim2IP_RdCE[8]_i_3_n_0\,
      O => \Shim2IP_RdCE[9]_i_1_n_0\
    );
\Shim2IP_RdCE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_RdCE[0]_i_1_n_0\,
      Q => shim2ip_rd_ce(0),
      R => '0'
    );
\Shim2IP_RdCE_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_RdCE[10]_i_1_n_0\,
      Q => \^ip2bus_data_reg[18]\(2),
      R => '0'
    );
\Shim2IP_RdCE_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_RdCE[11]_i_1_n_0\,
      Q => \^ip2bus_data_reg[18]\(1),
      R => '0'
    );
\Shim2IP_RdCE_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_RdCE[12]_i_1_n_0\,
      Q => \^ip2bus_data_reg[18]\(0),
      R => '0'
    );
\Shim2IP_RdCE_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_RdCE[17]_i_1_n_0\,
      Q => shim2ip_rd_ce(17),
      R => '0'
    );
\Shim2IP_RdCE_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_RdCE[18]_i_1_n_0\,
      Q => shim2ip_rd_ce(18),
      R => '0'
    );
\Shim2IP_RdCE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_RdCE[1]_i_1_n_0\,
      Q => \^ip2bus_data_reg[18]\(11),
      R => '0'
    );
\Shim2IP_RdCE_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_RdCE[20]_i_1_n_0\,
      Q => shim2ip_rd_ce(20),
      R => '0'
    );
\Shim2IP_RdCE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_RdCE[2]_i_1_n_0\,
      Q => \^ip2bus_data_reg[18]\(10),
      R => '0'
    );
\Shim2IP_RdCE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_RdCE[3]_i_1_n_0\,
      Q => \^ip2bus_data_reg[18]\(9),
      R => '0'
    );
\Shim2IP_RdCE_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_RdCE[4]_i_1_n_0\,
      Q => \^ip2bus_data_reg[18]\(8),
      R => '0'
    );
\Shim2IP_RdCE_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_RdCE[5]_i_1_n_0\,
      Q => \^ip2bus_data_reg[18]\(7),
      R => '0'
    );
\Shim2IP_RdCE_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_RdCE[6]_i_1_n_0\,
      Q => \^ip2bus_data_reg[18]\(6),
      R => '0'
    );
\Shim2IP_RdCE_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_RdCE[7]_i_1_n_0\,
      Q => \^ip2bus_data_reg[18]\(5),
      R => '0'
    );
\Shim2IP_RdCE_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_RdCE[8]_i_1_n_0\,
      Q => \^ip2bus_data_reg[18]\(4),
      R => '0'
    );
\Shim2IP_RdCE_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_RdCE[9]_i_1_n_0\,
      Q => \^ip2bus_data_reg[18]\(3),
      R => '0'
    );
\Shim2IP_WrCE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^bus2ip_wrce_reg\,
      I1 => p_5_in(1),
      I2 => p_5_in(0),
      I3 => p_5_in(2),
      I4 => \Shim2IP_RdCE[0]_i_2_n_0\,
      I5 => \Shim2IP_RdCE[0]_i_3_n_0\,
      O => \Shim2IP_WrCE[0]_i_1_n_0\
    );
\Shim2IP_WrCE[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^bus2ip_wrce_reg\,
      I1 => p_5_in(1),
      I2 => p_5_in(2),
      I3 => p_5_in(0),
      I4 => \Shim2IP_RdCE[8]_i_2_n_0\,
      I5 => \Shim2IP_RdCE[0]_i_2_n_0\,
      O => \Shim2IP_WrCE[10]_i_1_n_0\
    );
\Shim2IP_WrCE[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^bus2ip_wrce_reg\,
      I1 => p_5_in(1),
      I2 => p_5_in(2),
      I3 => p_5_in(0),
      I4 => \Shim2IP_RdCE[8]_i_2_n_0\,
      I5 => \Shim2IP_RdCE[0]_i_2_n_0\,
      O => \Shim2IP_WrCE[11]_i_1_n_0\
    );
\Shim2IP_WrCE[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^bus2ip_wrce_reg\,
      I1 => \Shim2IP_RdCE[0]_i_2_n_0\,
      I2 => \BUS2IP_Addr_reg_reg_n_0_[17]\,
      I3 => p_0_in0,
      I4 => \BUS2IP_Addr_reg_reg_n_0_[15]\,
      I5 => \BUS2IP_Addr_reg_reg_n_0_[16]\,
      O => \Shim2IP_WrCE[17]_i_1_n_0\
    );
\Shim2IP_WrCE[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^bus2ip_wrce_reg\,
      I1 => \^shim2ip_cs1\,
      I2 => BUS2IP_CS_reg,
      I3 => p_0_in0,
      I4 => \BUS2IP_Addr_reg_reg_n_0_[15]\,
      I5 => \BUS2IP_Addr_reg_reg_n_0_[16]\,
      O => \Shim2IP_WrCE[18]_i_1_n_0\
    );
\Shim2IP_WrCE[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^bus2ip_wrce_reg\,
      I1 => p_5_in(0),
      I2 => p_5_in(1),
      I3 => p_5_in(2),
      I4 => \Shim2IP_RdCE[0]_i_2_n_0\,
      I5 => \Shim2IP_RdCE[0]_i_3_n_0\,
      O => \Shim2IP_WrCE[1]_i_1_n_0\
    );
\Shim2IP_WrCE[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^bus2ip_wrce_reg\,
      I1 => \Shim2IP_RdCE[20]_i_2_n_0\,
      I2 => p_0_in0,
      I3 => \^shim2ip_cs1\,
      I4 => BUS2IP_CS_reg,
      O => \Shim2IP_WrCE[20]_i_1_n_0\
    );
\Shim2IP_WrCE[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^bus2ip_wrce_reg\,
      I1 => p_5_in(1),
      I2 => p_5_in(2),
      I3 => p_5_in(0),
      I4 => \Shim2IP_RdCE[0]_i_2_n_0\,
      I5 => \Shim2IP_RdCE[0]_i_3_n_0\,
      O => \Shim2IP_WrCE[2]_i_1_n_0\
    );
\Shim2IP_WrCE[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^bus2ip_wrce_reg\,
      I1 => p_5_in(1),
      I2 => p_5_in(2),
      I3 => p_5_in(0),
      I4 => \Shim2IP_RdCE[0]_i_2_n_0\,
      I5 => \Shim2IP_RdCE[0]_i_3_n_0\,
      O => \Shim2IP_WrCE[3]_i_1_n_0\
    );
\Shim2IP_WrCE[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^bus2ip_wrce_reg\,
      I1 => \^shim2ip_cs1\,
      I2 => BUS2IP_CS_reg,
      I3 => \Shim2IP_RdCE[4]_i_2_n_0\,
      O => \Shim2IP_WrCE[4]_i_1_n_0\
    );
\Shim2IP_WrCE[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^bus2ip_wrce_reg\,
      I1 => \^shim2ip_cs1\,
      I2 => BUS2IP_CS_reg,
      I3 => \Shim2IP_RdCE[5]_i_2_n_0\,
      O => \Shim2IP_WrCE[5]_i_1_n_0\
    );
\Shim2IP_WrCE[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^bus2ip_wrce_reg\,
      I1 => \^shim2ip_cs1\,
      I2 => BUS2IP_CS_reg,
      I3 => \Shim2IP_RdCE[6]_i_2_n_0\,
      O => \Shim2IP_WrCE[6]_i_1_n_0\
    );
\Shim2IP_WrCE[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^bus2ip_wrce_reg\,
      I1 => \^shim2ip_cs1\,
      I2 => BUS2IP_CS_reg,
      I3 => \Shim2IP_RdCE[7]_i_2_n_0\,
      O => \Shim2IP_WrCE[7]_i_1_n_0\
    );
\Shim2IP_WrCE[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^bus2ip_wrce_reg\,
      I1 => p_5_in(1),
      I2 => p_5_in(0),
      I3 => p_5_in(2),
      I4 => \Shim2IP_RdCE[8]_i_2_n_0\,
      I5 => \Shim2IP_RdCE[0]_i_2_n_0\,
      O => \Shim2IP_WrCE[8]_i_1_n_0\
    );
\Shim2IP_WrCE[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^bus2ip_wrce_reg\,
      I1 => p_5_in(0),
      I2 => p_5_in(1),
      I3 => p_5_in(2),
      I4 => \Shim2IP_RdCE[8]_i_2_n_0\,
      I5 => \Shim2IP_RdCE[0]_i_2_n_0\,
      O => \Shim2IP_WrCE[9]_i_1_n_0\
    );
\Shim2IP_WrCE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE[0]_i_1_n_0\,
      Q => \^reg_data_reg[30]\(9),
      R => '0'
    );
\Shim2IP_WrCE_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE[10]_i_1_n_0\,
      Q => \^reg_data_reg[30]\(1),
      R => '0'
    );
\Shim2IP_WrCE_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE[11]_i_1_n_0\,
      Q => \^reg_data_reg[30]\(0),
      R => '0'
    );
\Shim2IP_WrCE_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE[17]_i_1_n_0\,
      Q => shim2ip_wr_ce(17),
      R => '0'
    );
\Shim2IP_WrCE_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE[18]_i_1_n_0\,
      Q => shim2ip_wr_ce(18),
      R => '0'
    );
\Shim2IP_WrCE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE[1]_i_1_n_0\,
      Q => \^reg_data_reg[30]\(8),
      R => '0'
    );
\Shim2IP_WrCE_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE[20]_i_1_n_0\,
      Q => shim2ip_wr_ce(20),
      R => '0'
    );
\Shim2IP_WrCE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE[2]_i_1_n_0\,
      Q => \^reg_data_reg[30]\(7),
      R => '0'
    );
\Shim2IP_WrCE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE[3]_i_1_n_0\,
      Q => shim2ip_wr_ce(3),
      R => '0'
    );
\Shim2IP_WrCE_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE[4]_i_1_n_0\,
      Q => shim2ip_wr_ce(4),
      R => '0'
    );
\Shim2IP_WrCE_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE[5]_i_1_n_0\,
      Q => \^reg_data_reg[30]\(6),
      R => '0'
    );
\Shim2IP_WrCE_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE[6]_i_1_n_0\,
      Q => \^reg_data_reg[30]\(5),
      R => '0'
    );
\Shim2IP_WrCE_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE[7]_i_1_n_0\,
      Q => \^reg_data_reg[30]\(4),
      R => '0'
    );
\Shim2IP_WrCE_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE[8]_i_1_n_0\,
      Q => \^reg_data_reg[30]\(3),
      R => '0'
    );
\Shim2IP_WrCE_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE[9]_i_1_n_0\,
      Q => \^reg_data_reg[30]\(2),
      R => '0'
    );
invalidAddrRspns_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => invalidAddrRspns_reg_i_2_n_0,
      I1 => BUS2IP_CS_reg,
      O => p_3_in
    );
invalidAddrRspns_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000222300002222"
    )
        port map (
      I0 => invalidAddrRspns_reg_i_3_n_0,
      I1 => invalidAddrRspns_reg_i_4_n_0,
      I2 => \BUS2IP_Addr_reg_reg_n_0_[22]\,
      I3 => \BUS2IP_Addr_reg_reg_n_0_[21]\,
      I4 => p_0_in0,
      I5 => invalidAddrRspns_reg_i_5_n_0,
      O => invalidAddrRspns_reg_i_2_n_0
    );
invalidAddrRspns_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \BUS2IP_Addr_reg_reg_n_0_[18]\,
      I1 => \BUS2IP_Addr_reg_reg_n_0_[19]\,
      I2 => \BUS2IP_Addr_reg_reg_n_0_[20]\,
      O => invalidAddrRspns_reg_i_3_n_0
    );
invalidAddrRspns_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \BUS2IP_Addr_reg_reg_n_0_[15]\,
      I1 => \BUS2IP_Addr_reg_reg_n_0_[16]\,
      I2 => \BUS2IP_Addr_reg_reg_n_0_[17]\,
      O => invalidAddrRspns_reg_i_4_n_0
    );
invalidAddrRspns_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => invalidAddrRspns_reg_i_6_n_0,
      I1 => p_5_in(2),
      I2 => p_5_in(3),
      I3 => \BUS2IP_Addr_reg_reg_n_0_[25]\,
      I4 => \BUS2IP_Addr_reg_reg_n_0_[24]\,
      I5 => \BUS2IP_Addr_reg_reg_n_0_[23]\,
      O => invalidAddrRspns_reg_i_5_n_0
    );
invalidAddrRspns_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_5_in(0),
      I1 => p_5_in(1),
      O => invalidAddrRspns_reg_i_6_n_0
    );
invalidAddrRspns_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => p_3_in,
      Q => invalidAddrRspns_reg,
      R => '0'
    );
invalidRdReq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => invalidAddrRspns_reg,
      I1 => BUS2IP_CS_reg,
      I2 => invalidAddrRspns_reg_i_2_n_0,
      I3 => \^bus2ip_rdce_reg\,
      O => invalidRdReq_i_1_n_0
    );
invalidRdReq_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => invalidRdReq_i_1_n_0,
      Q => \^invalidrdreq\,
      R => '0'
    );
invalidWrReq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => invalidAddrRspns_reg,
      I1 => BUS2IP_CS_reg,
      I2 => invalidAddrRspns_reg_i_2_n_0,
      I3 => \^bus2ip_wrce_reg\,
      O => invalidWrReq_i_1_n_0
    );
invalidWrReq_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => invalidWrReq_i_1_n_0,
      Q => \^invalidwrreq\,
      R => '0'
    );
\reg_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000054FC"
    )
        port map (
      I0 => shim2ip_wr_ce(3),
      I1 => data_sync7_i_0,
      I2 => Q(8),
      I3 => S_AXI_WDATA(8),
      I4 => sync_rst1_reg,
      O => D(8)
    );
\reg_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000054FC"
    )
        port map (
      I0 => shim2ip_wr_ce(3),
      I1 => data_sync7_i,
      I2 => Q(7),
      I3 => S_AXI_WDATA(7),
      I4 => sync_rst1_reg,
      O => D(7)
    );
\reg_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000054FC"
    )
        port map (
      I0 => shim2ip_wr_ce(3),
      I1 => data_out,
      I2 => Q(6),
      I3 => S_AXI_WDATA(6),
      I4 => sync_rst1_reg,
      O => D(6)
    );
\reg_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000054FC"
    )
        port map (
      I0 => shim2ip_wr_ce(3),
      I1 => tx_cmplt_cross,
      I2 => Q(5),
      I3 => S_AXI_WDATA(5),
      I4 => sync_rst1_reg,
      O => D(5)
    );
\reg_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000054FC"
    )
        port map (
      I0 => shim2ip_wr_ce(3),
      I1 => axiclk_buffer_mem_overflow_intrpt,
      I2 => Q(4),
      I3 => S_AXI_WDATA(4),
      I4 => sync_rst1_reg,
      O => D(4)
    );
\reg_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000054FC"
    )
        port map (
      I0 => shim2ip_wr_ce(3),
      I1 => axiclk_frame_rejected_intrpt,
      I2 => Q(3),
      I3 => S_AXI_WDATA(3),
      I4 => sync_rst1_reg,
      O => D(3)
    );
\reg_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000054FC"
    )
        port map (
      I0 => shim2ip_wr_ce(3),
      I1 => ClkBSignalOut,
      I2 => Q(2),
      I3 => S_AXI_WDATA(2),
      I4 => sync_rst1_reg,
      O => D(2)
    );
\reg_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000054FC"
    )
        port map (
      I0 => shim2ip_wr_ce(3),
      I1 => EMAC_CLIENT_AUTONEG_INT_CROSS,
      I2 => Q(1),
      I3 => S_AXI_WDATA(1),
      I4 => sync_rst1_reg,
      O => D(1)
    );
\reg_data[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"004C"
    )
        port map (
      I0 => shim2ip_wr_ce(3),
      I1 => Q(0),
      I2 => S_AXI_WDATA(0),
      I3 => sync_rst1_reg,
      O => D(0)
    );
softRead_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => shim2ip_rd_ce(17),
      I1 => \^ip2bus_data_reg[18]\(0),
      I2 => shim2ip_rd_ce(20),
      I3 => shim2ip_rd_ce(18),
      I4 => softRead_d1_i_2_n_0,
      I5 => softRead_d1_i_3_n_0,
      O => softRead
    );
softRead_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^ip2bus_data_reg[18]\(11),
      I1 => shim2ip_rd_ce(0),
      I2 => \^ip2bus_data_reg[18]\(9),
      I3 => \^ip2bus_data_reg[18]\(10),
      I4 => \^ip2bus_data_reg[18]\(8),
      I5 => \^ip2bus_data_reg[18]\(7),
      O => softRead_d1_i_2_n_0
    );
softRead_d1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^ip2bus_data_reg[18]\(5),
      I1 => \^ip2bus_data_reg[18]\(6),
      I2 => \^ip2bus_data_reg[18]\(3),
      I3 => \^ip2bus_data_reg[18]\(4),
      I4 => \^ip2bus_data_reg[18]\(2),
      I5 => \^ip2bus_data_reg[18]\(1),
      O => softRead_d1_i_3_n_0
    );
softWrite_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => softWrite_d1_i_2_n_0,
      I1 => softWrite_d1_i_3_n_0,
      I2 => shim2ip_wr_ce(20),
      I3 => shim2ip_wr_ce(18),
      I4 => shim2ip_wr_ce(17),
      O => softWrite
    );
softWrite_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^reg_data_reg[30]\(8),
      I1 => \^reg_data_reg[30]\(9),
      I2 => shim2ip_wr_ce(3),
      I3 => \^reg_data_reg[30]\(7),
      I4 => shim2ip_wr_ce(4),
      I5 => \^reg_data_reg[30]\(6),
      O => softWrite_d1_i_2_n_0
    );
softWrite_d1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^reg_data_reg[30]\(4),
      I1 => \^reg_data_reg[30]\(5),
      I2 => \^reg_data_reg[30]\(2),
      I3 => \^reg_data_reg[30]\(3),
      I4 => \^reg_data_reg[30]\(1),
      I5 => \^reg_data_reg[30]\(0),
      O => softWrite_d1_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper is
  port (
    DI : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rx_mac_aclk : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    rx_client_clk_enbl_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rxd_mem_addr_cntr_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rx_client_rxd_dpmem_wr_data_d1_reg[35]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper is
  signal rx_client_rxd_dpmem_rd_data : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => Q(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => \rxd_mem_addr_cntr_reg[9]\(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => rx_mac_aclk,
      CLKBWRCLK => AXI_STR_RXD_ACLK,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(34 downto 27),
      DIADI(23 downto 16) => \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(25 downto 18),
      DIADI(15 downto 8) => \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(16 downto 9),
      DIADI(7 downto 0) => \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3) => \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(35),
      DIPADIP(2) => \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(26),
      DIPADIP(1) => \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(17),
      DIPADIP(0) => \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 24) => rx_client_rxd_dpmem_rd_data(34 downto 27),
      DOADO(23 downto 16) => rx_client_rxd_dpmem_rd_data(25 downto 18),
      DOADO(15 downto 8) => rx_client_rxd_dpmem_rd_data(16 downto 9),
      DOADO(7 downto 0) => rx_client_rxd_dpmem_rd_data(7 downto 0),
      DOBDO(31 downto 24) => DI(34 downto 27),
      DOBDO(23 downto 16) => DI(25 downto 18),
      DOBDO(15 downto 8) => DI(16 downto 9),
      DOBDO(7 downto 0) => DI(7 downto 0),
      DOPADOP(3) => rx_client_rxd_dpmem_rd_data(35),
      DOPADOP(2) => rx_client_rxd_dpmem_rd_data(26),
      DOPADOP(1) => rx_client_rxd_dpmem_rd_data(17),
      DOPADOP(0) => rx_client_rxd_dpmem_rd_data(8),
      DOPBDOP(3) => DI(35),
      DOPBDOP(2) => DI(26),
      DOPBDOP(1) => DI(17),
      DOPBDOP(0) => DI(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => rx_client_clk_enbl_d1,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rx_mac_aclk : in STD_LOGIC;
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    rx_client_clk_enbl_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rx_client_rxs_dpmem_wr_data_d1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxs_dpmem_wr_data : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal rx_client_rxs_dpmem_rd_data : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 14) => B"10",
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => rx_mac_aclk,
      CLKBWRCLK => AXI_STR_RXS_ACLK,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 29) => B"000",
      DIADI(28 downto 24) => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(31 downto 27),
      DIADI(23 downto 16) => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(25 downto 18),
      DIADI(15 downto 8) => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(16 downto 9),
      DIADI(7 downto 0) => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => axi_str_rxs_dpmem_wr_data(7 downto 0),
      DIPADIP(3) => '0',
      DIPADIP(2) => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(26),
      DIPADIP(1) => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(17),
      DIPADIP(0) => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => axi_str_rxs_dpmem_wr_data(8),
      DOADO(31 downto 24) => rx_client_rxs_dpmem_rd_data(34 downto 27),
      DOADO(23 downto 16) => rx_client_rxs_dpmem_rd_data(25 downto 18),
      DOADO(15 downto 8) => rx_client_rxs_dpmem_rd_data(16 downto 9),
      DOADO(7 downto 0) => rx_client_rxs_dpmem_rd_data(7 downto 0),
      DOBDO(31 downto 24) => D(34 downto 27),
      DOBDO(23 downto 16) => D(25 downto 18),
      DOBDO(15 downto 8) => D(16 downto 9),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3) => rx_client_rxs_dpmem_rd_data(35),
      DOPADOP(2) => rx_client_rxs_dpmem_rd_data(26),
      DOPADOP(1) => rx_client_rxs_dpmem_rd_data(17),
      DOPADOP(0) => rx_client_rxs_dpmem_rd_data(8),
      DOPBDOP(3) => D(35),
      DOPBDOP(2) => D(26),
      DOPBDOP(1) => D(17),
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => rx_client_clk_enbl_d1,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    \txd_1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_mac_aclk : in STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    Tx_Client_TxD_2_Mem_En : in STD_LOGIC;
    Axi_Str_TxD_2_Mem_En : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    reset2axi_str_txd : in STD_LOGIC;
    Tx_Client_TxD_2_Mem_Addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Axi_Str_TxD_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxD_2_Mem_Din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Axi_Str_TxD_2_Mem_We : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal Axi_Str_TxD_2_Mem_Dout : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal Tx_Client_TxD_2_Mem_Dout : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Tx_Client_TxD_2_Mem_Addr(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => Axi_Str_TxD_2_Mem_Addr(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => tx_mac_aclk,
      CLKBWRCLK => AXI_STR_TXD_ACLK,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 24) => Axi_Str_TxD_2_Mem_Din(34 downto 27),
      DIBDI(23 downto 16) => Axi_Str_TxD_2_Mem_Din(25 downto 18),
      DIBDI(15 downto 8) => Axi_Str_TxD_2_Mem_Din(16 downto 9),
      DIBDI(7 downto 0) => Axi_Str_TxD_2_Mem_Din(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3) => Axi_Str_TxD_2_Mem_Din(35),
      DIPBDIP(2) => Axi_Str_TxD_2_Mem_Din(26),
      DIPBDIP(1) => Axi_Str_TxD_2_Mem_Din(17),
      DIPBDIP(0) => Axi_Str_TxD_2_Mem_Din(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \txd_1_reg[7]\(7 downto 0),
      DOBDO(31 downto 24) => Axi_Str_TxD_2_Mem_Dout(34 downto 27),
      DOBDO(23 downto 16) => Axi_Str_TxD_2_Mem_Dout(25 downto 18),
      DOBDO(15 downto 8) => Axi_Str_TxD_2_Mem_Dout(16 downto 9),
      DOBDO(7 downto 0) => Axi_Str_TxD_2_Mem_Dout(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => Tx_Client_TxD_2_Mem_Dout(8),
      DOPBDOP(3) => Axi_Str_TxD_2_Mem_Dout(35),
      DOPBDOP(2) => Axi_Str_TxD_2_Mem_Dout(26),
      DOPBDOP(1) => Axi_Str_TxD_2_Mem_Dout(17),
      DOPBDOP(0) => Axi_Str_TxD_2_Mem_Dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => Tx_Client_TxD_2_Mem_En,
      ENBWREN => Axi_Str_TxD_2_Mem_En,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => tx_reset,
      RSTRAMB => reset2axi_str_txd,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => Axi_Str_TxD_2_Mem_We(0),
      WEBWE(2) => Axi_Str_TxD_2_Mem_We(0),
      WEBWE(1) => Axi_Str_TxD_2_Mem_We(0),
      WEBWE(0) => Axi_Str_TxD_2_Mem_We(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper_init is
  port (
    \end_addr_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \txc_rd_addr2_pntr_1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \txc_rd_addr2_pntr_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_mac_aclk : in STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_En : in STD_LOGIC;
    Axi_Str_TxC_2_Mem_En : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxC_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Tx_Client_TxC_2_Mem_Din : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxC_2_Mem_Din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Axi_Str_TxC_2_Mem_We : in STD_LOGIC;
    \txd_rd_pntr_1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \txc_rd_addr2_pntr_1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper_init is
  signal Axi_Str_TxC_2_Mem_Dout : STD_LOGIC_VECTOR ( 35 downto 10 );
  signal Tx_Client_TxC_2_Mem_Dout : STD_LOGIC_VECTOR ( 35 downto 12 );
  signal \^txc_rd_addr2_pntr_1_reg[9]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \txc_rd_addr2_pntr_1_reg[9]\(9 downto 0) <= \^txc_rd_addr2_pntr_1_reg[9]\(9 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => Tx_Client_TxC_2_Mem_Addr(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => Axi_Str_TxC_2_Mem_Addr(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => tx_mac_aclk,
      CLKBWRCLK => AXI_STR_TXC_ACLK,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 9) => B"00000000000000000000000",
      DIADI(8) => Tx_Client_TxC_2_Mem_Din(9),
      DIADI(7 downto 0) => Tx_Client_TxC_2_Mem_Din(7 downto 0),
      DIBDI(31 downto 11) => B"000000000000000000000",
      DIBDI(10 downto 8) => Axi_Str_TxC_2_Mem_Din(11 downto 9),
      DIBDI(7 downto 0) => Axi_Str_TxC_2_Mem_Din(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Tx_Client_TxC_2_Mem_Din(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => Axi_Str_TxC_2_Mem_Din(8),
      DOADO(31 downto 24) => Tx_Client_TxC_2_Mem_Dout(34 downto 27),
      DOADO(23 downto 16) => Tx_Client_TxC_2_Mem_Dout(25 downto 18),
      DOADO(15 downto 11) => Tx_Client_TxC_2_Mem_Dout(16 downto 12),
      DOADO(10 downto 8) => \end_addr_reg[11]\(11 downto 9),
      DOADO(7 downto 0) => \end_addr_reg[11]\(7 downto 0),
      DOBDO(31 downto 24) => Axi_Str_TxC_2_Mem_Dout(34 downto 27),
      DOBDO(23 downto 16) => Axi_Str_TxC_2_Mem_Dout(25 downto 18),
      DOBDO(15 downto 9) => Axi_Str_TxC_2_Mem_Dout(16 downto 10),
      DOBDO(8) => \^txc_rd_addr2_pntr_1_reg[9]\(9),
      DOBDO(7 downto 0) => \^txc_rd_addr2_pntr_1_reg[9]\(7 downto 0),
      DOPADOP(3) => Tx_Client_TxC_2_Mem_Dout(35),
      DOPADOP(2) => Tx_Client_TxC_2_Mem_Dout(26),
      DOPADOP(1) => Tx_Client_TxC_2_Mem_Dout(17),
      DOPADOP(0) => \end_addr_reg[11]\(8),
      DOPBDOP(3) => Axi_Str_TxC_2_Mem_Dout(35),
      DOPBDOP(2) => Axi_Str_TxC_2_Mem_Dout(26),
      DOPBDOP(1) => Axi_Str_TxC_2_Mem_Dout(17),
      DOPBDOP(0) => \^txc_rd_addr2_pntr_1_reg[9]\(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => Tx_Client_TxC_2_Mem_En,
      ENBWREN => Axi_Str_TxC_2_Mem_En,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => tx_reset,
      RSTRAMB => sync_rst1_reg,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => Axi_Str_TxC_2_Mem_We,
      WEBWE(2) => Axi_Str_TxC_2_Mem_We,
      WEBWE(1) => Axi_Str_TxC_2_Mem_We,
      WEBWE(0) => Axi_Str_TxC_2_Mem_We
    );
txc_rd_addr2_pntr1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^txc_rd_addr2_pntr_1_reg[9]\(7),
      I1 => \txc_rd_addr2_pntr_1_reg[8]\(7),
      I2 => \^txc_rd_addr2_pntr_1_reg[9]\(6),
      I3 => \txc_rd_addr2_pntr_1_reg[8]\(6),
      I4 => \^txc_rd_addr2_pntr_1_reg[9]\(8),
      I5 => \txc_rd_addr2_pntr_1_reg[8]\(8),
      O => \txc_rd_addr2_pntr_reg[0]\(2)
    );
txc_rd_addr2_pntr1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^txc_rd_addr2_pntr_1_reg[9]\(4),
      I1 => \txc_rd_addr2_pntr_1_reg[8]\(4),
      I2 => \^txc_rd_addr2_pntr_1_reg[9]\(3),
      I3 => \txc_rd_addr2_pntr_1_reg[8]\(3),
      I4 => \^txc_rd_addr2_pntr_1_reg[9]\(5),
      I5 => \txc_rd_addr2_pntr_1_reg[8]\(5),
      O => \txc_rd_addr2_pntr_reg[0]\(1)
    );
txc_rd_addr2_pntr1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^txc_rd_addr2_pntr_1_reg[9]\(1),
      I1 => \txc_rd_addr2_pntr_1_reg[8]\(1),
      I2 => \^txc_rd_addr2_pntr_1_reg[9]\(0),
      I3 => \txc_rd_addr2_pntr_1_reg[8]\(0),
      I4 => \^txc_rd_addr2_pntr_1_reg[9]\(2),
      I5 => \txc_rd_addr2_pntr_1_reg[8]\(2),
      O => \txc_rd_addr2_pntr_reg[0]\(0)
    );
txd_rd_pntr1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^txc_rd_addr2_pntr_1_reg[9]\(7),
      I1 => \txd_rd_pntr_1_reg[8]\(7),
      I2 => \^txc_rd_addr2_pntr_1_reg[9]\(6),
      I3 => \txd_rd_pntr_1_reg[8]\(6),
      I4 => \txd_rd_pntr_1_reg[8]\(8),
      I5 => \^txc_rd_addr2_pntr_1_reg[9]\(8),
      O => S(2)
    );
txd_rd_pntr1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^txc_rd_addr2_pntr_1_reg[9]\(4),
      I1 => \txd_rd_pntr_1_reg[8]\(4),
      I2 => \^txc_rd_addr2_pntr_1_reg[9]\(3),
      I3 => \txd_rd_pntr_1_reg[8]\(3),
      I4 => \txd_rd_pntr_1_reg[8]\(5),
      I5 => \^txc_rd_addr2_pntr_1_reg[9]\(5),
      O => S(1)
    );
txd_rd_pntr1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^txc_rd_addr2_pntr_1_reg[9]\(1),
      I1 => \txd_rd_pntr_1_reg[8]\(1),
      I2 => \^txc_rd_addr2_pntr_1_reg[9]\(0),
      I3 => \txd_rd_pntr_1_reg[8]\(0),
      I4 => \txd_rd_pntr_1_reg[8]\(2),
      I5 => \^txc_rd_addr2_pntr_1_reg[9]\(2),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_bus_clk_cross is
  port (
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_bus_clk_cross : entity is "bus_clk_cross";
end bd_929b_eth_buf_0_bus_clk_cross;

architecture STRUCTURE of bd_929b_eth_buf_0_bus_clk_cross is
  signal ClkBAxiEthBClkCrsBusOut : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of ClkBAxiEthBClkCrsBusOut : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[10]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[11]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[12]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[13]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[14]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[15]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[16]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[17]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[18]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[19]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[20]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[21]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[22]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[23]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[24]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[25]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[26]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[27]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[28]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[29]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[30]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[31]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[3]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[4]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[5]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[6]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[7]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[8]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[9]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[9]\ : label is "yes";
begin
\ClkBAxiEthBClkCrsBusOut_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(0),
      Q => ClkBAxiEthBClkCrsBusOut(0),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(10),
      Q => ClkBAxiEthBClkCrsBusOut(10),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(11),
      Q => ClkBAxiEthBClkCrsBusOut(11),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(12),
      Q => ClkBAxiEthBClkCrsBusOut(12),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(13),
      Q => ClkBAxiEthBClkCrsBusOut(13),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(14),
      Q => ClkBAxiEthBClkCrsBusOut(14),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(15),
      Q => ClkBAxiEthBClkCrsBusOut(15),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(16),
      Q => ClkBAxiEthBClkCrsBusOut(16),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(17),
      Q => ClkBAxiEthBClkCrsBusOut(17),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(18),
      Q => ClkBAxiEthBClkCrsBusOut(18),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(19),
      Q => ClkBAxiEthBClkCrsBusOut(19),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(1),
      Q => ClkBAxiEthBClkCrsBusOut(1),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(20),
      Q => ClkBAxiEthBClkCrsBusOut(20),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(21),
      Q => ClkBAxiEthBClkCrsBusOut(21),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(22),
      Q => ClkBAxiEthBClkCrsBusOut(22),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(23),
      Q => ClkBAxiEthBClkCrsBusOut(23),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(24),
      Q => ClkBAxiEthBClkCrsBusOut(24),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(25),
      Q => ClkBAxiEthBClkCrsBusOut(25),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(26),
      Q => ClkBAxiEthBClkCrsBusOut(26),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(27),
      Q => ClkBAxiEthBClkCrsBusOut(27),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(28),
      Q => ClkBAxiEthBClkCrsBusOut(28),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(29),
      Q => ClkBAxiEthBClkCrsBusOut(29),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(2),
      Q => ClkBAxiEthBClkCrsBusOut(2),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(30),
      Q => ClkBAxiEthBClkCrsBusOut(30),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(31),
      Q => ClkBAxiEthBClkCrsBusOut(31),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(3),
      Q => ClkBAxiEthBClkCrsBusOut(3),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(4),
      Q => ClkBAxiEthBClkCrsBusOut(4),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(5),
      Q => ClkBAxiEthBClkCrsBusOut(5),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(6),
      Q => ClkBAxiEthBClkCrsBusOut(6),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(7),
      Q => ClkBAxiEthBClkCrsBusOut(7),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(8),
      Q => ClkBAxiEthBClkCrsBusOut(8),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(9),
      Q => ClkBAxiEthBClkCrsBusOut(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_bus_clk_cross_19 is
  port (
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_bus_clk_cross_19 : entity is "bus_clk_cross";
end bd_929b_eth_buf_0_bus_clk_cross_19;

architecture STRUCTURE of bd_929b_eth_buf_0_bus_clk_cross_19 is
  signal ClkBAxiEthBClkCrsBusOut : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of ClkBAxiEthBClkCrsBusOut : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[10]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[11]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[12]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[13]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[14]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[15]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[16]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[17]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[18]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[19]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[20]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[21]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[22]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[23]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[24]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[25]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[26]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[27]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[28]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[29]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[30]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[31]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[3]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[4]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[5]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[6]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[7]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[8]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[9]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[9]\ : label is "yes";
begin
\ClkBAxiEthBClkCrsBusOut_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(0),
      Q => ClkBAxiEthBClkCrsBusOut(0),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(10),
      Q => ClkBAxiEthBClkCrsBusOut(10),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(11),
      Q => ClkBAxiEthBClkCrsBusOut(11),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(12),
      Q => ClkBAxiEthBClkCrsBusOut(12),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(13),
      Q => ClkBAxiEthBClkCrsBusOut(13),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(14),
      Q => ClkBAxiEthBClkCrsBusOut(14),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(15),
      Q => ClkBAxiEthBClkCrsBusOut(15),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(16),
      Q => ClkBAxiEthBClkCrsBusOut(16),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(17),
      Q => ClkBAxiEthBClkCrsBusOut(17),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(18),
      Q => ClkBAxiEthBClkCrsBusOut(18),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(19),
      Q => ClkBAxiEthBClkCrsBusOut(19),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(1),
      Q => ClkBAxiEthBClkCrsBusOut(1),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(20),
      Q => ClkBAxiEthBClkCrsBusOut(20),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(21),
      Q => ClkBAxiEthBClkCrsBusOut(21),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(22),
      Q => ClkBAxiEthBClkCrsBusOut(22),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(23),
      Q => ClkBAxiEthBClkCrsBusOut(23),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(24),
      Q => ClkBAxiEthBClkCrsBusOut(24),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(25),
      Q => ClkBAxiEthBClkCrsBusOut(25),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(26),
      Q => ClkBAxiEthBClkCrsBusOut(26),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(27),
      Q => ClkBAxiEthBClkCrsBusOut(27),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(28),
      Q => ClkBAxiEthBClkCrsBusOut(28),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(29),
      Q => ClkBAxiEthBClkCrsBusOut(29),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(2),
      Q => ClkBAxiEthBClkCrsBusOut(2),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(30),
      Q => ClkBAxiEthBClkCrsBusOut(30),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(31),
      Q => ClkBAxiEthBClkCrsBusOut(31),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(3),
      Q => ClkBAxiEthBClkCrsBusOut(3),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(4),
      Q => ClkBAxiEthBClkCrsBusOut(4),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(5),
      Q => ClkBAxiEthBClkCrsBusOut(5),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(6),
      Q => ClkBAxiEthBClkCrsBusOut(6),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(7),
      Q => ClkBAxiEthBClkCrsBusOut(7),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(8),
      Q => ClkBAxiEthBClkCrsBusOut(8),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(9),
      Q => ClkBAxiEthBClkCrsBusOut(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_bus_clk_cross_20 is
  port (
    sync_rst1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_bus_clk_cross_20 : entity is "bus_clk_cross";
end bd_929b_eth_buf_0_bus_clk_cross_20;

architecture STRUCTURE of bd_929b_eth_buf_0_bus_clk_cross_20 is
  signal ClkBAxiEthBClkCrsBusOut : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of ClkBAxiEthBClkCrsBusOut : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[10]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[11]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[12]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[13]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[14]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[15]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[16]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[17]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[18]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[19]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[20]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[21]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[22]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[23]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[24]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[25]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[26]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[27]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[28]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[29]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[30]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[31]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[3]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[4]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[5]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[6]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[7]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[8]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[9]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[9]\ : label is "yes";
begin
\ClkBAxiEthBClkCrsBusOut_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(0),
      Q => ClkBAxiEthBClkCrsBusOut(0),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(10),
      Q => ClkBAxiEthBClkCrsBusOut(10),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(11),
      Q => ClkBAxiEthBClkCrsBusOut(11),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(12),
      Q => ClkBAxiEthBClkCrsBusOut(12),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(13),
      Q => ClkBAxiEthBClkCrsBusOut(13),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(14),
      Q => ClkBAxiEthBClkCrsBusOut(14),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(15),
      Q => ClkBAxiEthBClkCrsBusOut(15),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(16),
      Q => ClkBAxiEthBClkCrsBusOut(16),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(17),
      Q => ClkBAxiEthBClkCrsBusOut(17),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(18),
      Q => ClkBAxiEthBClkCrsBusOut(18),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(19),
      Q => ClkBAxiEthBClkCrsBusOut(19),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(1),
      Q => ClkBAxiEthBClkCrsBusOut(1),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(20),
      Q => ClkBAxiEthBClkCrsBusOut(20),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(21),
      Q => ClkBAxiEthBClkCrsBusOut(21),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(22),
      Q => ClkBAxiEthBClkCrsBusOut(22),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(23),
      Q => ClkBAxiEthBClkCrsBusOut(23),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(24),
      Q => ClkBAxiEthBClkCrsBusOut(24),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(25),
      Q => ClkBAxiEthBClkCrsBusOut(25),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(26),
      Q => ClkBAxiEthBClkCrsBusOut(26),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(27),
      Q => ClkBAxiEthBClkCrsBusOut(27),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(28),
      Q => ClkBAxiEthBClkCrsBusOut(28),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(29),
      Q => ClkBAxiEthBClkCrsBusOut(29),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(2),
      Q => ClkBAxiEthBClkCrsBusOut(2),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(30),
      Q => ClkBAxiEthBClkCrsBusOut(30),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(31),
      Q => ClkBAxiEthBClkCrsBusOut(31),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(3),
      Q => ClkBAxiEthBClkCrsBusOut(3),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(4),
      Q => ClkBAxiEthBClkCrsBusOut(4),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(5),
      Q => ClkBAxiEthBClkCrsBusOut(5),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(6),
      Q => ClkBAxiEthBClkCrsBusOut(6),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(7),
      Q => ClkBAxiEthBClkCrsBusOut(7),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(8),
      Q => ClkBAxiEthBClkCrsBusOut(8),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(9),
      Q => ClkBAxiEthBClkCrsBusOut(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_bus_clk_cross_24 is
  port (
    sync_rst1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_bus_clk_cross_24 : entity is "bus_clk_cross";
end bd_929b_eth_buf_0_bus_clk_cross_24;

architecture STRUCTURE of bd_929b_eth_buf_0_bus_clk_cross_24 is
  signal ClkBAxiEthBClkCrsBusOut : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of ClkBAxiEthBClkCrsBusOut : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[10]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[11]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[12]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[13]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[14]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[15]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[16]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[17]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[18]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[19]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[20]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[21]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[22]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[23]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[24]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[25]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[26]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[27]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[28]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[29]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[30]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[31]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[3]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[4]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[5]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[6]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[7]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[8]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[9]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[9]\ : label is "yes";
begin
\ClkBAxiEthBClkCrsBusOut_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(0),
      Q => ClkBAxiEthBClkCrsBusOut(0),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(10),
      Q => ClkBAxiEthBClkCrsBusOut(10),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(11),
      Q => ClkBAxiEthBClkCrsBusOut(11),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(12),
      Q => ClkBAxiEthBClkCrsBusOut(12),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(13),
      Q => ClkBAxiEthBClkCrsBusOut(13),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(14),
      Q => ClkBAxiEthBClkCrsBusOut(14),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(15),
      Q => ClkBAxiEthBClkCrsBusOut(15),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(16),
      Q => ClkBAxiEthBClkCrsBusOut(16),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(17),
      Q => ClkBAxiEthBClkCrsBusOut(17),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(18),
      Q => ClkBAxiEthBClkCrsBusOut(18),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(19),
      Q => ClkBAxiEthBClkCrsBusOut(19),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(1),
      Q => ClkBAxiEthBClkCrsBusOut(1),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(20),
      Q => ClkBAxiEthBClkCrsBusOut(20),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(21),
      Q => ClkBAxiEthBClkCrsBusOut(21),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(22),
      Q => ClkBAxiEthBClkCrsBusOut(22),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(23),
      Q => ClkBAxiEthBClkCrsBusOut(23),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(24),
      Q => ClkBAxiEthBClkCrsBusOut(24),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(25),
      Q => ClkBAxiEthBClkCrsBusOut(25),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(26),
      Q => ClkBAxiEthBClkCrsBusOut(26),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(27),
      Q => ClkBAxiEthBClkCrsBusOut(27),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(28),
      Q => ClkBAxiEthBClkCrsBusOut(28),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(29),
      Q => ClkBAxiEthBClkCrsBusOut(29),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(2),
      Q => ClkBAxiEthBClkCrsBusOut(2),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(30),
      Q => ClkBAxiEthBClkCrsBusOut(30),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(31),
      Q => ClkBAxiEthBClkCrsBusOut(31),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(3),
      Q => ClkBAxiEthBClkCrsBusOut(3),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(4),
      Q => ClkBAxiEthBClkCrsBusOut(4),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(5),
      Q => ClkBAxiEthBClkCrsBusOut(5),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(6),
      Q => ClkBAxiEthBClkCrsBusOut(6),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(7),
      Q => ClkBAxiEthBClkCrsBusOut(7),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(8),
      Q => ClkBAxiEthBClkCrsBusOut(8),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(9),
      Q => ClkBAxiEthBClkCrsBusOut(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_bus_clk_cross__parameterized2\ is
  port (
    sync_rst1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_bus_clk_cross__parameterized2\ : entity is "bus_clk_cross";
end \bd_929b_eth_buf_0_bus_clk_cross__parameterized2\;

architecture STRUCTURE of \bd_929b_eth_buf_0_bus_clk_cross__parameterized2\ is
  signal ClkBAxiEthBClkCrsBusOut : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg : string;
  attribute async_reg of ClkBAxiEthBClkCrsBusOut : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[10]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[11]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[12]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[13]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[14]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[15]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[3]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[4]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[5]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[6]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[7]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[8]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[9]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[9]\ : label is "yes";
begin
\ClkBAxiEthBClkCrsBusOut_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(0),
      Q => ClkBAxiEthBClkCrsBusOut(0),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(10),
      Q => ClkBAxiEthBClkCrsBusOut(10),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(11),
      Q => ClkBAxiEthBClkCrsBusOut(11),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(12),
      Q => ClkBAxiEthBClkCrsBusOut(12),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(13),
      Q => ClkBAxiEthBClkCrsBusOut(13),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(14),
      Q => ClkBAxiEthBClkCrsBusOut(14),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(15),
      Q => ClkBAxiEthBClkCrsBusOut(15),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(1),
      Q => ClkBAxiEthBClkCrsBusOut(1),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(2),
      Q => ClkBAxiEthBClkCrsBusOut(2),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(3),
      Q => ClkBAxiEthBClkCrsBusOut(3),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(4),
      Q => ClkBAxiEthBClkCrsBusOut(4),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(5),
      Q => ClkBAxiEthBClkCrsBusOut(5),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(6),
      Q => ClkBAxiEthBClkCrsBusOut(6),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(7),
      Q => ClkBAxiEthBClkCrsBusOut(7),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(8),
      Q => ClkBAxiEthBClkCrsBusOut(8),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => sync_rst1_reg(0),
      D => D(9),
      Q => ClkBAxiEthBClkCrsBusOut(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_bus_clk_cross__parameterized4\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rxd_mem_next_available4write_ptr_reg_reg[9]\ : out STD_LOGIC;
    save_rx_goodframe_reg : in STD_LOGIC;
    frame_is_broadcast_d10_reg : in STD_LOGIC;
    frame_is_multicast_d10_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_bus_clk_cross__parameterized4\ : entity is "bus_clk_cross";
end \bd_929b_eth_buf_0_bus_clk_cross__parameterized4\;

architecture STRUCTURE of \bd_929b_eth_buf_0_bus_clk_cross__parameterized4\ is
  signal ClkBAxiEthBClkCrsBusOut : STD_LOGIC_VECTOR ( 14 downto 0 );
  attribute async_reg : string;
  attribute async_reg of ClkBAxiEthBClkCrsBusOut : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[10]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[11]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[12]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[13]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[14]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[3]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[4]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[5]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[6]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[7]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[8]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[9]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[9]\ : label is "yes";
begin
  \out\(2) <= ClkBAxiEthBClkCrsBusOut(14);
  \out\(1 downto 0) <= ClkBAxiEthBClkCrsBusOut(2 downto 1);
\ClkBAxiEthBClkCrsBusOut_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => '0',
      Q => ClkBAxiEthBClkCrsBusOut(0),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(9),
      Q => ClkBAxiEthBClkCrsBusOut(10),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(10),
      Q => ClkBAxiEthBClkCrsBusOut(11),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(11),
      Q => ClkBAxiEthBClkCrsBusOut(12),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => '0',
      Q => ClkBAxiEthBClkCrsBusOut(13),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(12),
      Q => ClkBAxiEthBClkCrsBusOut(14),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(0),
      Q => ClkBAxiEthBClkCrsBusOut(1),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(1),
      Q => ClkBAxiEthBClkCrsBusOut(2),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(2),
      Q => ClkBAxiEthBClkCrsBusOut(3),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(3),
      Q => ClkBAxiEthBClkCrsBusOut(4),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(4),
      Q => ClkBAxiEthBClkCrsBusOut(5),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(5),
      Q => ClkBAxiEthBClkCrsBusOut(6),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(6),
      Q => ClkBAxiEthBClkCrsBusOut(7),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(7),
      Q => ClkBAxiEthBClkCrsBusOut(8),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => E(0),
      D => D(8),
      Q => ClkBAxiEthBClkCrsBusOut(9),
      R => '0'
    );
\rxd_mem_next_available4write_ptr_reg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF111F111F111"
    )
        port map (
      I0 => ClkBAxiEthBClkCrsBusOut(14),
      I1 => save_rx_goodframe_reg,
      I2 => frame_is_broadcast_d10_reg,
      I3 => ClkBAxiEthBClkCrsBusOut(2),
      I4 => ClkBAxiEthBClkCrsBusOut(1),
      I5 => frame_is_multicast_d10_reg,
      O => \rxd_mem_next_available4write_ptr_reg_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_bus_clk_cross__parameterized6\ is
  port (
    tx_ifg_delay : out STD_LOGIC_VECTOR ( 24 to 31 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_bus_clk_cross__parameterized6\ : entity is "bus_clk_cross";
end \bd_929b_eth_buf_0_bus_clk_cross__parameterized6\;

architecture STRUCTURE of \bd_929b_eth_buf_0_bus_clk_cross__parameterized6\ is
  signal ClkBAxiEthBClkCrsBusOut : STD_LOGIC_VECTOR ( 0 to 7 );
  attribute async_reg : string;
  attribute async_reg of ClkBAxiEthBClkCrsBusOut : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[3]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[4]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[5]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[6]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBClkCrsBusOut_reg[7]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBClkCrsBusOut_reg[7]\ : label is "yes";
begin
  tx_ifg_delay(24) <= ClkBAxiEthBClkCrsBusOut(7);
  tx_ifg_delay(25) <= ClkBAxiEthBClkCrsBusOut(6);
  tx_ifg_delay(26) <= ClkBAxiEthBClkCrsBusOut(5);
  tx_ifg_delay(27) <= ClkBAxiEthBClkCrsBusOut(4);
  tx_ifg_delay(28) <= ClkBAxiEthBClkCrsBusOut(3);
  tx_ifg_delay(29) <= ClkBAxiEthBClkCrsBusOut(2);
  tx_ifg_delay(30) <= ClkBAxiEthBClkCrsBusOut(1);
  tx_ifg_delay(31) <= ClkBAxiEthBClkCrsBusOut(0);
\ClkBAxiEthBClkCrsBusOut_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => E(0),
      D => D(0),
      Q => ClkBAxiEthBClkCrsBusOut(0),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => E(0),
      D => D(1),
      Q => ClkBAxiEthBClkCrsBusOut(1),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => E(0),
      D => D(2),
      Q => ClkBAxiEthBClkCrsBusOut(2),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => E(0),
      D => D(3),
      Q => ClkBAxiEthBClkCrsBusOut(3),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => E(0),
      D => D(4),
      Q => ClkBAxiEthBClkCrsBusOut(4),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => E(0),
      D => D(5),
      Q => ClkBAxiEthBClkCrsBusOut(5),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => E(0),
      D => D(6),
      Q => ClkBAxiEthBClkCrsBusOut(6),
      R => '0'
    );
\ClkBAxiEthBClkCrsBusOut_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => E(0),
      D => D(7),
      Q => ClkBAxiEthBClkCrsBusOut(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_dmem is
  port (
    \goreg_dm.dout_i_reg[35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    EN : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reset2axi_str_rxd : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_dmem : entity is "dmem";
end bd_929b_eth_buf_0_dmem;

architecture STRUCTURE of bd_929b_eth_buf_0_dmem is
  signal RAM_reg_0_31_0_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_12_17_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_12_17_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_12_17_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_12_17_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_12_17_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_12_17_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_18_23_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_18_23_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_18_23_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_18_23_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_18_23_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_18_23_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_24_29_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_24_29_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_24_29_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_24_29_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_24_29_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_24_29_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_30_35_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_30_35_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_30_35_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_30_35_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_30_35_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_30_35_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_5 : STD_LOGIC;
  signal NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_6_11 : label is "";
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(1 downto 0),
      DIB(1 downto 0) => DI(3 downto 2),
      DIC(1 downto 0) => DI(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_0_5_n_0,
      DOA(0) => RAM_reg_0_31_0_5_n_1,
      DOB(1) => RAM_reg_0_31_0_5_n_2,
      DOB(0) => RAM_reg_0_31_0_5_n_3,
      DOC(1) => RAM_reg_0_31_0_5_n_4,
      DOC(0) => RAM_reg_0_31_0_5_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => AXI_STR_RXD_ACLK,
      WE => EN
    );
RAM_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(13 downto 12),
      DIB(1 downto 0) => DI(15 downto 14),
      DIC(1 downto 0) => DI(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_12_17_n_0,
      DOA(0) => RAM_reg_0_31_12_17_n_1,
      DOB(1) => RAM_reg_0_31_12_17_n_2,
      DOB(0) => RAM_reg_0_31_12_17_n_3,
      DOC(1) => RAM_reg_0_31_12_17_n_4,
      DOC(0) => RAM_reg_0_31_12_17_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => AXI_STR_RXD_ACLK,
      WE => EN
    );
RAM_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(19 downto 18),
      DIB(1 downto 0) => DI(21 downto 20),
      DIC(1 downto 0) => DI(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_18_23_n_0,
      DOA(0) => RAM_reg_0_31_18_23_n_1,
      DOB(1) => RAM_reg_0_31_18_23_n_2,
      DOB(0) => RAM_reg_0_31_18_23_n_3,
      DOC(1) => RAM_reg_0_31_18_23_n_4,
      DOC(0) => RAM_reg_0_31_18_23_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => AXI_STR_RXD_ACLK,
      WE => EN
    );
RAM_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(25 downto 24),
      DIB(1 downto 0) => DI(27 downto 26),
      DIC(1 downto 0) => DI(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_24_29_n_0,
      DOA(0) => RAM_reg_0_31_24_29_n_1,
      DOB(1) => RAM_reg_0_31_24_29_n_2,
      DOB(0) => RAM_reg_0_31_24_29_n_3,
      DOC(1) => RAM_reg_0_31_24_29_n_4,
      DOC(0) => RAM_reg_0_31_24_29_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => AXI_STR_RXD_ACLK,
      WE => EN
    );
RAM_reg_0_31_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(31 downto 30),
      DIB(1 downto 0) => DI(33 downto 32),
      DIC(1 downto 0) => DI(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_30_35_n_0,
      DOA(0) => RAM_reg_0_31_30_35_n_1,
      DOB(1) => RAM_reg_0_31_30_35_n_2,
      DOB(0) => RAM_reg_0_31_30_35_n_3,
      DOC(1) => RAM_reg_0_31_30_35_n_4,
      DOC(0) => RAM_reg_0_31_30_35_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => AXI_STR_RXD_ACLK,
      WE => EN
    );
RAM_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(7 downto 6),
      DIB(1 downto 0) => DI(9 downto 8),
      DIC(1 downto 0) => DI(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_6_11_n_0,
      DOA(0) => RAM_reg_0_31_6_11_n_1,
      DOB(1) => RAM_reg_0_31_6_11_n_2,
      DOB(0) => RAM_reg_0_31_6_11_n_3,
      DOC(1) => RAM_reg_0_31_6_11_n_4,
      DOC(0) => RAM_reg_0_31_6_11_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => AXI_STR_RXD_ACLK,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_0_5_n_1,
      Q => \goreg_dm.dout_i_reg[35]\(0),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_6_11_n_5,
      Q => \goreg_dm.dout_i_reg[35]\(10),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_6_11_n_4,
      Q => \goreg_dm.dout_i_reg[35]\(11),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_12_17_n_1,
      Q => \goreg_dm.dout_i_reg[35]\(12),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_12_17_n_0,
      Q => \goreg_dm.dout_i_reg[35]\(13),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_12_17_n_3,
      Q => \goreg_dm.dout_i_reg[35]\(14),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_12_17_n_2,
      Q => \goreg_dm.dout_i_reg[35]\(15),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_12_17_n_5,
      Q => \goreg_dm.dout_i_reg[35]\(16),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_12_17_n_4,
      Q => \goreg_dm.dout_i_reg[35]\(17),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_18_23_n_1,
      Q => \goreg_dm.dout_i_reg[35]\(18),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_18_23_n_0,
      Q => \goreg_dm.dout_i_reg[35]\(19),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_0_5_n_0,
      Q => \goreg_dm.dout_i_reg[35]\(1),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_18_23_n_3,
      Q => \goreg_dm.dout_i_reg[35]\(20),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_18_23_n_2,
      Q => \goreg_dm.dout_i_reg[35]\(21),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_18_23_n_5,
      Q => \goreg_dm.dout_i_reg[35]\(22),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_18_23_n_4,
      Q => \goreg_dm.dout_i_reg[35]\(23),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_24_29_n_1,
      Q => \goreg_dm.dout_i_reg[35]\(24),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_24_29_n_0,
      Q => \goreg_dm.dout_i_reg[35]\(25),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_24_29_n_3,
      Q => \goreg_dm.dout_i_reg[35]\(26),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_24_29_n_2,
      Q => \goreg_dm.dout_i_reg[35]\(27),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_24_29_n_5,
      Q => \goreg_dm.dout_i_reg[35]\(28),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_24_29_n_4,
      Q => \goreg_dm.dout_i_reg[35]\(29),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_0_5_n_3,
      Q => \goreg_dm.dout_i_reg[35]\(2),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_30_35_n_1,
      Q => \goreg_dm.dout_i_reg[35]\(30),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_30_35_n_0,
      Q => \goreg_dm.dout_i_reg[35]\(31),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_30_35_n_3,
      Q => \goreg_dm.dout_i_reg[35]\(32),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_30_35_n_2,
      Q => \goreg_dm.dout_i_reg[35]\(33),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_30_35_n_5,
      Q => \goreg_dm.dout_i_reg[35]\(34),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_30_35_n_4,
      Q => \goreg_dm.dout_i_reg[35]\(35),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_0_5_n_2,
      Q => \goreg_dm.dout_i_reg[35]\(3),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_0_5_n_5,
      Q => \goreg_dm.dout_i_reg[35]\(4),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_0_5_n_4,
      Q => \goreg_dm.dout_i_reg[35]\(5),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_6_11_n_1,
      Q => \goreg_dm.dout_i_reg[35]\(6),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_6_11_n_0,
      Q => \goreg_dm.dout_i_reg[35]\(7),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_6_11_n_3,
      Q => \goreg_dm.dout_i_reg[35]\(8),
      R => reset2axi_str_rxd
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => RAM_reg_0_31_6_11_n_2,
      Q => \goreg_dm.dout_i_reg[35]\(9),
      R => reset2axi_str_rxd
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    reset2axi_str_rxd : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_rd_bin_cntr : entity is "rd_bin_cntr";
end bd_929b_eth_buf_0_rd_bin_cntr;

architecture STRUCTURE of bd_929b_eth_buf_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair54";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[1]\(0),
      R => reset2axi_str_rxd
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[1]\(1),
      R => reset2axi_str_rxd
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[1]\(2),
      R => reset2axi_str_rxd
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[1]\(3),
      R => reset2axi_str_rxd
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => \^q\(4),
      Q => \gpr1.dout_i_reg[1]\(4),
      R => reset2axi_str_rxd
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      S => reset2axi_str_rxd
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => reset2axi_str_rxd
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => reset2axi_str_rxd
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => reset2axi_str_rxd
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => plusOp(4),
      Q => \^q\(4),
      R => reset2axi_str_rxd
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_rd_fwft is
  port (
    \out\ : out STD_LOGIC;
    \count_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_VALID : out STD_LOGIC;
    \gpr1.dout_i_reg[35]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reset2axi_str_rxd : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    \FSM_sequential_rxd_axistream_current_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_rxd_axistream_current_state_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxs2rxd_frame_done : in STD_LOGIC;
    \rxd_word_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_rd_fwft : entity is "rd_fwft";
end bd_929b_eth_buf_0_rd_fwft;

architecture STRUCTURE of bd_929b_eth_buf_0_rd_fwft is
  signal \FSM_sequential_rxd_axistream_current_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxd_axistream_current_state[2]_i_3_n_0\ : STD_LOGIC;
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__2\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \count_reg[0]\ <= user_valid;
  \out\ <= empty_fwft_i;
AXI_STR_RXD_VALID_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => AXI_STR_RXD_VALID
    );
\FSM_sequential_rxd_axistream_current_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000202222A8888"
    )
        port map (
      I0 => \FSM_sequential_rxd_axistream_current_state[1]_i_2_n_0\,
      I1 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(0),
      I2 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(2),
      I3 => empty_fwft_i,
      I4 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(1),
      I5 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3),
      O => D(0)
    );
\FSM_sequential_rxd_axistream_current_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF75FFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(1),
      I1 => empty_fwft_i,
      I2 => \rxd_word_cnt_reg[12]\(0),
      I3 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(0),
      I4 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(2),
      I5 => empty_fwft_i_reg_0,
      O => \FSM_sequential_rxd_axistream_current_state[1]_i_2_n_0\
    );
\FSM_sequential_rxd_axistream_current_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000450055554500"
    )
        port map (
      I0 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3),
      I1 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(0),
      I2 => rxs2rxd_frame_done,
      I3 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(2),
      I4 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(1),
      I5 => \FSM_sequential_rxd_axistream_current_state[2]_i_3_n_0\,
      O => D(1)
    );
\FSM_sequential_rxd_axistream_current_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BA99BB"
    )
        port map (
      I0 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(0),
      I1 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(2),
      I2 => \rxd_word_cnt_reg[12]\(0),
      I3 => empty_fwft_i,
      I4 => empty_fwft_i_reg_0,
      O => \FSM_sequential_rxd_axistream_current_state[2]_i_3_n_0\
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0EFE0000000"
    )
        port map (
      I0 => AXI_STR_RXD_READY,
      I1 => reset2axi_str_rxd,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => ram_empty_fb_i_reg,
      I5 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__2\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_fb_i,
      S => reset2axi_str_rxd
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_i,
      S => reset2axi_str_rxd
    );
\count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => user_valid,
      I1 => AXI_STR_RXD_READY,
      I2 => reset2axi_str_rxd,
      I3 => \FSM_sequential_rxd_axistream_current_state_reg[0]\,
      O => \count_reg[0]_0\(0)
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0E00"
    )
        port map (
      I0 => reset2axi_str_rxd,
      I1 => AXI_STR_RXD_READY,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => reset2axi_str_rxd
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0E00"
    )
        port map (
      I0 => reset2axi_str_rxd,
      I1 => AXI_STR_RXD_READY,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => reset2axi_str_rxd
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => reset2axi_str_rxd
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54555555"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => AXI_STR_RXD_READY,
      I2 => reset2axi_str_rxd,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => \gc0.count_reg[4]\(0)
    );
\goreg_dm.dout_i[35]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => AXI_STR_RXD_READY,
      I3 => reset2axi_str_rxd,
      O => E(0)
    );
\gpr1.dout_i[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => reset2axi_str_rxd,
      I3 => AXI_STR_RXD_READY,
      I4 => ram_empty_fb_i_reg,
      O => \gpr1.dout_i_reg[35]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => AXI_STR_RXD_READY,
      I2 => reset2axi_str_rxd,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => AXI_STR_RXD_READY,
      I2 => reset2axi_str_rxd,
      I3 => curr_fwft_state(0),
      I4 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => reset2axi_str_rxd
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => reset2axi_str_rxd
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => reset2axi_str_rxd
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    reset2axi_str_rxd : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end bd_929b_eth_buf_0_rd_status_flags_ss;

architecture STRUCTURE of bd_929b_eth_buf_0_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      S => reset2axi_str_rxd
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      S => reset2axi_str_rxd
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_reg_16bl is
  port (
    \IP2Bus_Data_reg[24]\ : out STD_LOGIC;
    \ClkBAxiEthBClkCrsBusOut_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[25]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[26]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[27]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[28]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[29]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[30]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[31]\ : out STD_LOGIC;
    \Shim2IP_RdCE_reg[9]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_data_reg[24]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_data_reg[24]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sync_rst1_reg : in STD_LOGIC;
    \Shim2IP_WrCE_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_reg_16bl : entity is "reg_16bl";
end bd_929b_eth_buf_0_reg_16bl;

architecture STRUCTURE of bd_929b_eth_buf_0_reg_16bl is
  signal \^clkbaxiethbclkcrsbusout_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  \ClkBAxiEthBClkCrsBusOut_reg[15]\(15 downto 0) <= \^clkbaxiethbclkcrsbusout_reg[15]\(15 downto 0);
\IP2Bus_Data[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[15]\(7),
      I1 => \Shim2IP_RdCE_reg[9]\(2),
      I2 => \reg_data_reg[24]_0\(7),
      I3 => \Shim2IP_RdCE_reg[9]\(1),
      I4 => \Shim2IP_RdCE_reg[9]\(0),
      I5 => \reg_data_reg[24]_1\(7),
      O => \IP2Bus_Data_reg[24]\
    );
\IP2Bus_Data[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[15]\(6),
      I1 => \Shim2IP_RdCE_reg[9]\(2),
      I2 => \reg_data_reg[24]_0\(6),
      I3 => \Shim2IP_RdCE_reg[9]\(1),
      I4 => \Shim2IP_RdCE_reg[9]\(0),
      I5 => \reg_data_reg[24]_1\(6),
      O => \IP2Bus_Data_reg[25]\
    );
\IP2Bus_Data[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[15]\(5),
      I1 => \Shim2IP_RdCE_reg[9]\(2),
      I2 => \reg_data_reg[24]_0\(5),
      I3 => \Shim2IP_RdCE_reg[9]\(1),
      I4 => \Shim2IP_RdCE_reg[9]\(0),
      I5 => \reg_data_reg[24]_1\(5),
      O => \IP2Bus_Data_reg[26]\
    );
\IP2Bus_Data[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[15]\(4),
      I1 => \Shim2IP_RdCE_reg[9]\(2),
      I2 => \reg_data_reg[24]_0\(4),
      I3 => \Shim2IP_RdCE_reg[9]\(1),
      I4 => \Shim2IP_RdCE_reg[9]\(0),
      I5 => \reg_data_reg[24]_1\(4),
      O => \IP2Bus_Data_reg[27]\
    );
\IP2Bus_Data[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[15]\(3),
      I1 => \Shim2IP_RdCE_reg[9]\(2),
      I2 => \reg_data_reg[24]_0\(3),
      I3 => \Shim2IP_RdCE_reg[9]\(1),
      I4 => \Shim2IP_RdCE_reg[9]\(0),
      I5 => \reg_data_reg[24]_1\(3),
      O => \IP2Bus_Data_reg[28]\
    );
\IP2Bus_Data[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[15]\(2),
      I1 => \Shim2IP_RdCE_reg[9]\(2),
      I2 => \reg_data_reg[24]_0\(2),
      I3 => \Shim2IP_RdCE_reg[9]\(1),
      I4 => \Shim2IP_RdCE_reg[9]\(0),
      I5 => \reg_data_reg[24]_1\(2),
      O => \IP2Bus_Data_reg[29]\
    );
\IP2Bus_Data[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[15]\(1),
      I1 => \Shim2IP_RdCE_reg[9]\(2),
      I2 => \reg_data_reg[24]_0\(1),
      I3 => \Shim2IP_RdCE_reg[9]\(1),
      I4 => \Shim2IP_RdCE_reg[9]\(0),
      I5 => \reg_data_reg[24]_1\(1),
      O => \IP2Bus_Data_reg[30]\
    );
\IP2Bus_Data[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[15]\(0),
      I1 => \Shim2IP_RdCE_reg[9]\(2),
      I2 => \reg_data_reg[24]_0\(0),
      I3 => \Shim2IP_RdCE_reg[9]\(1),
      I4 => \Shim2IP_RdCE_reg[9]\(0),
      I5 => \reg_data_reg[24]_1\(0),
      O => \IP2Bus_Data_reg[31]\
    );
\reg_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[9]\(0),
      D => S_AXI_WDATA(15),
      Q => \^clkbaxiethbclkcrsbusout_reg[15]\(15),
      R => sync_rst1_reg
    );
\reg_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[9]\(0),
      D => S_AXI_WDATA(14),
      Q => \^clkbaxiethbclkcrsbusout_reg[15]\(14),
      R => sync_rst1_reg
    );
\reg_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[9]\(0),
      D => S_AXI_WDATA(13),
      Q => \^clkbaxiethbclkcrsbusout_reg[15]\(13),
      R => sync_rst1_reg
    );
\reg_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[9]\(0),
      D => S_AXI_WDATA(12),
      Q => \^clkbaxiethbclkcrsbusout_reg[15]\(12),
      R => sync_rst1_reg
    );
\reg_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[9]\(0),
      D => S_AXI_WDATA(11),
      Q => \^clkbaxiethbclkcrsbusout_reg[15]\(11),
      R => sync_rst1_reg
    );
\reg_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[9]\(0),
      D => S_AXI_WDATA(10),
      Q => \^clkbaxiethbclkcrsbusout_reg[15]\(10),
      R => sync_rst1_reg
    );
\reg_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[9]\(0),
      D => S_AXI_WDATA(9),
      Q => \^clkbaxiethbclkcrsbusout_reg[15]\(9),
      R => sync_rst1_reg
    );
\reg_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[9]\(0),
      D => S_AXI_WDATA(8),
      Q => \^clkbaxiethbclkcrsbusout_reg[15]\(8),
      R => sync_rst1_reg
    );
\reg_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[9]\(0),
      D => S_AXI_WDATA(7),
      Q => \^clkbaxiethbclkcrsbusout_reg[15]\(7),
      R => sync_rst1_reg
    );
\reg_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[9]\(0),
      D => S_AXI_WDATA(6),
      Q => \^clkbaxiethbclkcrsbusout_reg[15]\(6),
      R => sync_rst1_reg
    );
\reg_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[9]\(0),
      D => S_AXI_WDATA(5),
      Q => \^clkbaxiethbclkcrsbusout_reg[15]\(5),
      R => sync_rst1_reg
    );
\reg_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[9]\(0),
      D => S_AXI_WDATA(4),
      Q => \^clkbaxiethbclkcrsbusout_reg[15]\(4),
      R => sync_rst1_reg
    );
\reg_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[9]\(0),
      D => S_AXI_WDATA(3),
      Q => \^clkbaxiethbclkcrsbusout_reg[15]\(3),
      R => sync_rst1_reg
    );
\reg_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[9]\(0),
      D => S_AXI_WDATA(2),
      Q => \^clkbaxiethbclkcrsbusout_reg[15]\(2),
      R => sync_rst1_reg
    );
\reg_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[9]\(0),
      D => S_AXI_WDATA(1),
      Q => \^clkbaxiethbclkcrsbusout_reg[15]\(1),
      R => sync_rst1_reg
    );
\reg_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[9]\(0),
      D => S_AXI_WDATA(0),
      Q => \^clkbaxiethbclkcrsbusout_reg[15]\(0),
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_reg_32b is
  port (
    \IP2Bus_Data_reg[17]\ : out STD_LOGIC;
    \ClkBAxiEthBClkCrsBusOut_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[18]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[19]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[20]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[21]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[22]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Shim2IP_RdCE_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_data_reg[17]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_data_reg[17]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_data_reg[23]_0\ : in STD_LOGIC;
    \Shim2IP_RdCE_reg[3]\ : in STD_LOGIC;
    \reg_data_reg[23]_1\ : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    \Shim2IP_WrCE_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_reg_32b : entity is "reg_32b";
end bd_929b_eth_buf_0_reg_32b;

architecture STRUCTURE of bd_929b_eth_buf_0_reg_32b is
  signal \^clkbaxiethbclkcrsbusout_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \IP2Bus_Data[23]_i_2_n_0\ : STD_LOGIC;
begin
  \ClkBAxiEthBClkCrsBusOut_reg[31]\(31 downto 0) <= \^clkbaxiethbclkcrsbusout_reg[31]\(31 downto 0);
\IP2Bus_Data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[31]\(14),
      I1 => \Shim2IP_RdCE_reg[7]\(2),
      I2 => \reg_data_reg[17]_0\(6),
      I3 => \Shim2IP_RdCE_reg[7]\(1),
      I4 => \Shim2IP_RdCE_reg[7]\(0),
      I5 => \reg_data_reg[17]_1\(6),
      O => \IP2Bus_Data_reg[17]\
    );
\IP2Bus_Data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[31]\(13),
      I1 => \Shim2IP_RdCE_reg[7]\(2),
      I2 => \reg_data_reg[17]_0\(5),
      I3 => \Shim2IP_RdCE_reg[7]\(1),
      I4 => \Shim2IP_RdCE_reg[7]\(0),
      I5 => \reg_data_reg[17]_1\(5),
      O => \IP2Bus_Data_reg[18]\
    );
\IP2Bus_Data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[31]\(12),
      I1 => \Shim2IP_RdCE_reg[7]\(2),
      I2 => \reg_data_reg[17]_0\(4),
      I3 => \Shim2IP_RdCE_reg[7]\(1),
      I4 => \Shim2IP_RdCE_reg[7]\(0),
      I5 => \reg_data_reg[17]_1\(4),
      O => \IP2Bus_Data_reg[19]\
    );
\IP2Bus_Data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[31]\(11),
      I1 => \Shim2IP_RdCE_reg[7]\(2),
      I2 => \reg_data_reg[17]_0\(3),
      I3 => \Shim2IP_RdCE_reg[7]\(1),
      I4 => \Shim2IP_RdCE_reg[7]\(0),
      I5 => \reg_data_reg[17]_1\(3),
      O => \IP2Bus_Data_reg[20]\
    );
\IP2Bus_Data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[31]\(10),
      I1 => \Shim2IP_RdCE_reg[7]\(2),
      I2 => \reg_data_reg[17]_0\(2),
      I3 => \Shim2IP_RdCE_reg[7]\(1),
      I4 => \Shim2IP_RdCE_reg[7]\(0),
      I5 => \reg_data_reg[17]_1\(2),
      O => \IP2Bus_Data_reg[21]\
    );
\IP2Bus_Data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[31]\(9),
      I1 => \Shim2IP_RdCE_reg[7]\(2),
      I2 => \reg_data_reg[17]_0\(1),
      I3 => \Shim2IP_RdCE_reg[7]\(1),
      I4 => \Shim2IP_RdCE_reg[7]\(0),
      I5 => \reg_data_reg[17]_1\(1),
      O => \IP2Bus_Data_reg[22]\
    );
\IP2Bus_Data[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_2_n_0\,
      I1 => \reg_data_reg[23]_0\,
      I2 => \Shim2IP_RdCE_reg[3]\,
      I3 => \reg_data_reg[23]_1\,
      O => D(0)
    );
\IP2Bus_Data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[31]\(8),
      I1 => \Shim2IP_RdCE_reg[7]\(2),
      I2 => \reg_data_reg[17]_0\(0),
      I3 => \Shim2IP_RdCE_reg[7]\(1),
      I4 => \Shim2IP_RdCE_reg[7]\(0),
      I5 => \reg_data_reg[17]_1\(0),
      O => \IP2Bus_Data[23]_i_2_n_0\
    );
\reg_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(31),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(31),
      R => sync_rst1_reg
    );
\reg_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(21),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(21),
      R => sync_rst1_reg
    );
\reg_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(20),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(20),
      R => sync_rst1_reg
    );
\reg_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(19),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(19),
      R => sync_rst1_reg
    );
\reg_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(18),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(18),
      R => sync_rst1_reg
    );
\reg_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(17),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(17),
      R => sync_rst1_reg
    );
\reg_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(16),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(16),
      R => sync_rst1_reg
    );
\reg_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(15),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(15),
      R => sync_rst1_reg
    );
\reg_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(14),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(14),
      R => sync_rst1_reg
    );
\reg_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(13),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(13),
      R => sync_rst1_reg
    );
\reg_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(12),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(12),
      R => sync_rst1_reg
    );
\reg_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(30),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(30),
      R => sync_rst1_reg
    );
\reg_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(11),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(11),
      R => sync_rst1_reg
    );
\reg_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(10),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(10),
      R => sync_rst1_reg
    );
\reg_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(9),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(9),
      R => sync_rst1_reg
    );
\reg_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(8),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(8),
      R => sync_rst1_reg
    );
\reg_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(7),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(7),
      R => sync_rst1_reg
    );
\reg_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(6),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(6),
      R => sync_rst1_reg
    );
\reg_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(5),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(5),
      R => sync_rst1_reg
    );
\reg_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(4),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(4),
      R => sync_rst1_reg
    );
\reg_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(3),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(3),
      R => sync_rst1_reg
    );
\reg_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(2),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(2),
      R => sync_rst1_reg
    );
\reg_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(29),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(29),
      R => sync_rst1_reg
    );
\reg_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(1),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(1),
      R => sync_rst1_reg
    );
\reg_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(0),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(0),
      R => sync_rst1_reg
    );
\reg_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(28),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(28),
      R => sync_rst1_reg
    );
\reg_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(27),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(27),
      R => sync_rst1_reg
    );
\reg_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(26),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(26),
      R => sync_rst1_reg
    );
\reg_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(25),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(25),
      R => sync_rst1_reg
    );
\reg_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(24),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(24),
      R => sync_rst1_reg
    );
\reg_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(23),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(23),
      R => sync_rst1_reg
    );
\reg_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[7]\(0),
      D => S_AXI_WDATA(22),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(22),
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_reg_32b_56 is
  port (
    \ClkBAxiEthBClkCrsBusOut_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sync_rst1_reg : in STD_LOGIC;
    \Shim2IP_WrCE_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_reg_32b_56 : entity is "reg_32b";
end bd_929b_eth_buf_0_reg_32b_56;

architecture STRUCTURE of bd_929b_eth_buf_0_reg_32b_56 is
begin
\reg_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(31),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(31),
      R => sync_rst1_reg
    );
\reg_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(21),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(21),
      R => sync_rst1_reg
    );
\reg_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(20),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(20),
      R => sync_rst1_reg
    );
\reg_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(19),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(19),
      R => sync_rst1_reg
    );
\reg_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(18),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(18),
      R => sync_rst1_reg
    );
\reg_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(17),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(17),
      R => sync_rst1_reg
    );
\reg_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(16),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(16),
      R => sync_rst1_reg
    );
\reg_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(15),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(15),
      R => sync_rst1_reg
    );
\reg_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(14),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(14),
      R => sync_rst1_reg
    );
\reg_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(13),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(13),
      R => sync_rst1_reg
    );
\reg_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(12),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(12),
      R => sync_rst1_reg
    );
\reg_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(30),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(30),
      R => sync_rst1_reg
    );
\reg_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(11),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(11),
      R => sync_rst1_reg
    );
\reg_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(10),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(10),
      R => sync_rst1_reg
    );
\reg_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(9),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(9),
      R => sync_rst1_reg
    );
\reg_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(8),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(8),
      R => sync_rst1_reg
    );
\reg_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(7),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(7),
      R => sync_rst1_reg
    );
\reg_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(6),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(6),
      R => sync_rst1_reg
    );
\reg_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(5),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(5),
      R => sync_rst1_reg
    );
\reg_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(4),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(4),
      R => sync_rst1_reg
    );
\reg_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(3),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(3),
      R => sync_rst1_reg
    );
\reg_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(2),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(2),
      R => sync_rst1_reg
    );
\reg_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(29),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(29),
      R => sync_rst1_reg
    );
\reg_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(1),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(1),
      R => sync_rst1_reg
    );
\reg_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(0),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(0),
      R => sync_rst1_reg
    );
\reg_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(28),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(28),
      R => sync_rst1_reg
    );
\reg_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(27),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(27),
      R => sync_rst1_reg
    );
\reg_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(26),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(26),
      R => sync_rst1_reg
    );
\reg_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(25),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(25),
      R => sync_rst1_reg
    );
\reg_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(24),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(24),
      R => sync_rst1_reg
    );
\reg_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(23),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(23),
      R => sync_rst1_reg
    );
\reg_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[10]\(0),
      D => S_AXI_WDATA(22),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[31]\(22),
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_reg_32b_57 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ClkBAxiEthBClkCrsBusOut_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Shim2IP_RdCE_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pcspma_status_cross : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_data_reg[16]_0\ : in STD_LOGIC;
    \reg_data_reg[16]_1\ : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    \Shim2IP_WrCE_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_reg_32b_57 : entity is "reg_32b";
end bd_929b_eth_buf_0_reg_32b_57;

architecture STRUCTURE of bd_929b_eth_buf_0_reg_32b_57 is
  signal \^clkbaxiethbclkcrsbusout_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \ClkBAxiEthBClkCrsBusOut_reg[31]\(31 downto 0) <= \^clkbaxiethbclkcrsbusout_reg[31]\(31 downto 0);
\IP2Bus_Data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[31]\(15),
      I1 => \Shim2IP_RdCE_reg[11]\(1),
      I2 => pcspma_status_cross(0),
      I3 => \Shim2IP_RdCE_reg[11]\(0),
      I4 => \reg_data_reg[16]_0\,
      I5 => \reg_data_reg[16]_1\,
      O => D(0)
    );
\reg_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(31),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(31),
      R => sync_rst1_reg
    );
\reg_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(21),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(21),
      R => sync_rst1_reg
    );
\reg_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(20),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(20),
      R => sync_rst1_reg
    );
\reg_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(19),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(19),
      R => sync_rst1_reg
    );
\reg_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(18),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(18),
      R => sync_rst1_reg
    );
\reg_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(17),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(17),
      R => sync_rst1_reg
    );
\reg_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(16),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(16),
      R => sync_rst1_reg
    );
\reg_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(15),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(15),
      R => sync_rst1_reg
    );
\reg_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(14),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(14),
      R => sync_rst1_reg
    );
\reg_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(13),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(13),
      R => sync_rst1_reg
    );
\reg_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(12),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(12),
      R => sync_rst1_reg
    );
\reg_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(30),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(30),
      R => sync_rst1_reg
    );
\reg_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(11),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(11),
      R => sync_rst1_reg
    );
\reg_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(10),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(10),
      R => sync_rst1_reg
    );
\reg_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(9),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(9),
      R => sync_rst1_reg
    );
\reg_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(8),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(8),
      R => sync_rst1_reg
    );
\reg_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(7),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(7),
      R => sync_rst1_reg
    );
\reg_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(6),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(6),
      R => sync_rst1_reg
    );
\reg_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(5),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(5),
      R => sync_rst1_reg
    );
\reg_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(4),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(4),
      R => sync_rst1_reg
    );
\reg_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(3),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(3),
      R => sync_rst1_reg
    );
\reg_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(2),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(2),
      R => sync_rst1_reg
    );
\reg_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(29),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(29),
      R => sync_rst1_reg
    );
\reg_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(1),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(1),
      R => sync_rst1_reg
    );
\reg_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(0),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(0),
      R => sync_rst1_reg
    );
\reg_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(28),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(28),
      R => sync_rst1_reg
    );
\reg_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(27),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(27),
      R => sync_rst1_reg
    );
\reg_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(26),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(26),
      R => sync_rst1_reg
    );
\reg_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(25),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(25),
      R => sync_rst1_reg
    );
\reg_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(24),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(24),
      R => sync_rst1_reg
    );
\reg_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(23),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(23),
      R => sync_rst1_reg
    );
\reg_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[11]\(0),
      D => S_AXI_WDATA(22),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(22),
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_reg_32b_58 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[24]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[25]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[26]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[27]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[28]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[29]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[30]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[31]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_data_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Shim2IP_RdCE_reg[6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_data_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_data_reg[0]_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \reg_data_reg[0]_3\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    sync_rst1_reg : in STD_LOGIC;
    \Shim2IP_WrCE_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_reg_32b_58 : entity is "reg_32b";
end bd_929b_eth_buf_0_reg_32b_58;

architecture STRUCTURE of bd_929b_eth_buf_0_reg_32b_58 is
  signal \IP2Bus_Data[0]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_data_reg_n_0_[9]\ : STD_LOGIC;
begin
\IP2Bus_Data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_2_n_0\,
      I1 => \reg_data_reg[0]_0\(15),
      I2 => \Shim2IP_RdCE_reg[6]\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(0),
      I4 => \reg_data_reg[0]_1\(15),
      O => D(15)
    );
\IP2Bus_Data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[0]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(23),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(23),
      O => \IP2Bus_Data[0]_i_2_n_0\
    );
\IP2Bus_Data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_2_n_0\,
      I1 => \reg_data_reg[0]_0\(5),
      I2 => \Shim2IP_RdCE_reg[6]\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(0),
      I4 => \reg_data_reg[0]_1\(5),
      O => D(5)
    );
\IP2Bus_Data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[10]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(13),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(13),
      O => \IP2Bus_Data[10]_i_2_n_0\
    );
\IP2Bus_Data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_2_n_0\,
      I1 => \reg_data_reg[0]_0\(4),
      I2 => \Shim2IP_RdCE_reg[6]\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(0),
      I4 => \reg_data_reg[0]_1\(4),
      O => D(4)
    );
\IP2Bus_Data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[11]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(12),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(12),
      O => \IP2Bus_Data[11]_i_2_n_0\
    );
\IP2Bus_Data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_2_n_0\,
      I1 => \reg_data_reg[0]_0\(3),
      I2 => \Shim2IP_RdCE_reg[6]\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(0),
      I4 => \reg_data_reg[0]_1\(3),
      O => D(3)
    );
\IP2Bus_Data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[12]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(11),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(11),
      O => \IP2Bus_Data[12]_i_2_n_0\
    );
\IP2Bus_Data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_2_n_0\,
      I1 => \reg_data_reg[0]_0\(2),
      I2 => \Shim2IP_RdCE_reg[6]\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(0),
      I4 => \reg_data_reg[0]_1\(2),
      O => D(2)
    );
\IP2Bus_Data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[13]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(10),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(10),
      O => \IP2Bus_Data[13]_i_2_n_0\
    );
\IP2Bus_Data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_2_n_0\,
      I1 => \reg_data_reg[0]_0\(1),
      I2 => \Shim2IP_RdCE_reg[6]\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(0),
      I4 => \reg_data_reg[0]_1\(1),
      O => D(1)
    );
\IP2Bus_Data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[14]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(9),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(9),
      O => \IP2Bus_Data[14]_i_2_n_0\
    );
\IP2Bus_Data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_2_n_0\,
      I1 => \reg_data_reg[0]_0\(0),
      I2 => \Shim2IP_RdCE_reg[6]\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(0),
      I4 => \reg_data_reg[0]_1\(0),
      O => D(0)
    );
\IP2Bus_Data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[15]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(8),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(8),
      O => \IP2Bus_Data[15]_i_2_n_0\
    );
\IP2Bus_Data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_2_n_0\,
      I1 => \reg_data_reg[0]_0\(14),
      I2 => \Shim2IP_RdCE_reg[6]\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(0),
      I4 => \reg_data_reg[0]_1\(14),
      O => D(14)
    );
\IP2Bus_Data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[1]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(22),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(22),
      O => \IP2Bus_Data[1]_i_2_n_0\
    );
\IP2Bus_Data[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[24]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(7),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(7),
      O => \IP2Bus_Data_reg[24]\
    );
\IP2Bus_Data[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[25]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(6),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(6),
      O => \IP2Bus_Data_reg[25]\
    );
\IP2Bus_Data[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[26]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(5),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(5),
      O => \IP2Bus_Data_reg[26]\
    );
\IP2Bus_Data[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[27]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(4),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(4),
      O => \IP2Bus_Data_reg[27]\
    );
\IP2Bus_Data[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[28]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(3),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(3),
      O => \IP2Bus_Data_reg[28]\
    );
\IP2Bus_Data[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[29]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(2),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(2),
      O => \IP2Bus_Data_reg[29]\
    );
\IP2Bus_Data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_2_n_0\,
      I1 => \reg_data_reg[0]_0\(13),
      I2 => \Shim2IP_RdCE_reg[6]\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(0),
      I4 => \reg_data_reg[0]_1\(13),
      O => D(13)
    );
\IP2Bus_Data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[2]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(21),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(21),
      O => \IP2Bus_Data[2]_i_2_n_0\
    );
\IP2Bus_Data[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[30]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(1),
      O => \IP2Bus_Data_reg[30]\
    );
\IP2Bus_Data[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[31]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(0),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(0),
      O => \IP2Bus_Data_reg[31]\
    );
\IP2Bus_Data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_2_n_0\,
      I1 => \reg_data_reg[0]_0\(12),
      I2 => \Shim2IP_RdCE_reg[6]\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(0),
      I4 => \reg_data_reg[0]_1\(12),
      O => D(12)
    );
\IP2Bus_Data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[3]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(20),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(20),
      O => \IP2Bus_Data[3]_i_2_n_0\
    );
\IP2Bus_Data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_2_n_0\,
      I1 => \reg_data_reg[0]_0\(11),
      I2 => \Shim2IP_RdCE_reg[6]\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(0),
      I4 => \reg_data_reg[0]_1\(11),
      O => D(11)
    );
\IP2Bus_Data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[4]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(19),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(19),
      O => \IP2Bus_Data[4]_i_2_n_0\
    );
\IP2Bus_Data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[5]_i_2_n_0\,
      I1 => \reg_data_reg[0]_0\(10),
      I2 => \Shim2IP_RdCE_reg[6]\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(0),
      I4 => \reg_data_reg[0]_1\(10),
      O => D(10)
    );
\IP2Bus_Data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[5]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(18),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(18),
      O => \IP2Bus_Data[5]_i_2_n_0\
    );
\IP2Bus_Data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[6]_i_2_n_0\,
      I1 => \reg_data_reg[0]_0\(9),
      I2 => \Shim2IP_RdCE_reg[6]\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(0),
      I4 => \reg_data_reg[0]_1\(9),
      O => D(9)
    );
\IP2Bus_Data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[6]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(17),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(17),
      O => \IP2Bus_Data[6]_i_2_n_0\
    );
\IP2Bus_Data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_2_n_0\,
      I1 => \reg_data_reg[0]_0\(8),
      I2 => \Shim2IP_RdCE_reg[6]\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(0),
      I4 => \reg_data_reg[0]_1\(8),
      O => D(8)
    );
\IP2Bus_Data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[7]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(16),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(16),
      O => \IP2Bus_Data[7]_i_2_n_0\
    );
\IP2Bus_Data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_2_n_0\,
      I1 => \reg_data_reg[0]_0\(7),
      I2 => \Shim2IP_RdCE_reg[6]\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(0),
      I4 => \reg_data_reg[0]_1\(7),
      O => D(7)
    );
\IP2Bus_Data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[8]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(15),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(15),
      O => \IP2Bus_Data[8]_i_2_n_0\
    );
\IP2Bus_Data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_2_n_0\,
      I1 => \reg_data_reg[0]_0\(6),
      I2 => \Shim2IP_RdCE_reg[6]\(1),
      I3 => \Shim2IP_RdCE_reg[6]\(0),
      I4 => \reg_data_reg[0]_1\(6),
      O => D(6)
    );
\IP2Bus_Data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[9]\,
      I1 => \Shim2IP_RdCE_reg[6]\(4),
      I2 => \reg_data_reg[0]_2\(14),
      I3 => \Shim2IP_RdCE_reg[6]\(3),
      I4 => \Shim2IP_RdCE_reg[6]\(2),
      I5 => \reg_data_reg[0]_3\(14),
      O => \IP2Bus_Data[9]_i_2_n_0\
    );
\reg_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(31),
      Q => \reg_data_reg_n_0_[0]\,
      R => sync_rst1_reg
    );
\reg_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(21),
      Q => \reg_data_reg_n_0_[10]\,
      R => sync_rst1_reg
    );
\reg_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(20),
      Q => \reg_data_reg_n_0_[11]\,
      R => sync_rst1_reg
    );
\reg_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(19),
      Q => \reg_data_reg_n_0_[12]\,
      R => sync_rst1_reg
    );
\reg_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(18),
      Q => \reg_data_reg_n_0_[13]\,
      R => sync_rst1_reg
    );
\reg_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(17),
      Q => \reg_data_reg_n_0_[14]\,
      R => sync_rst1_reg
    );
\reg_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(16),
      Q => \reg_data_reg_n_0_[15]\,
      R => sync_rst1_reg
    );
\reg_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(15),
      Q => Q(7),
      R => sync_rst1_reg
    );
\reg_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(14),
      Q => Q(6),
      R => sync_rst1_reg
    );
\reg_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(13),
      Q => Q(5),
      R => sync_rst1_reg
    );
\reg_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(12),
      Q => Q(4),
      R => sync_rst1_reg
    );
\reg_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(30),
      Q => \reg_data_reg_n_0_[1]\,
      R => sync_rst1_reg
    );
\reg_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(11),
      Q => Q(3),
      R => sync_rst1_reg
    );
\reg_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(10),
      Q => Q(2),
      R => sync_rst1_reg
    );
\reg_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(9),
      Q => Q(1),
      R => sync_rst1_reg
    );
\reg_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(8),
      Q => Q(0),
      R => sync_rst1_reg
    );
\reg_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(7),
      Q => \reg_data_reg_n_0_[24]\,
      R => sync_rst1_reg
    );
\reg_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(6),
      Q => \reg_data_reg_n_0_[25]\,
      R => sync_rst1_reg
    );
\reg_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(5),
      Q => \reg_data_reg_n_0_[26]\,
      R => sync_rst1_reg
    );
\reg_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(4),
      Q => \reg_data_reg_n_0_[27]\,
      R => sync_rst1_reg
    );
\reg_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(3),
      Q => \reg_data_reg_n_0_[28]\,
      R => sync_rst1_reg
    );
\reg_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(2),
      Q => \reg_data_reg_n_0_[29]\,
      R => sync_rst1_reg
    );
\reg_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(29),
      Q => \reg_data_reg_n_0_[2]\,
      R => sync_rst1_reg
    );
\reg_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(1),
      Q => \reg_data_reg_n_0_[30]\,
      R => sync_rst1_reg
    );
\reg_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(0),
      Q => \reg_data_reg_n_0_[31]\,
      R => sync_rst1_reg
    );
\reg_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(28),
      Q => \reg_data_reg_n_0_[3]\,
      R => sync_rst1_reg
    );
\reg_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(27),
      Q => \reg_data_reg_n_0_[4]\,
      R => sync_rst1_reg
    );
\reg_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(26),
      Q => \reg_data_reg_n_0_[5]\,
      R => sync_rst1_reg
    );
\reg_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(25),
      Q => \reg_data_reg_n_0_[6]\,
      R => sync_rst1_reg
    );
\reg_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(24),
      Q => \reg_data_reg_n_0_[7]\,
      R => sync_rst1_reg
    );
\reg_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(23),
      Q => \reg_data_reg_n_0_[8]\,
      R => sync_rst1_reg
    );
\reg_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[6]\(0),
      D => S_AXI_WDATA(22),
      Q => \reg_data_reg_n_0_[9]\,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_reg_32b_59 is
  port (
    \IP2Bus_Data_reg[16]\ : out STD_LOGIC;
    \ClkBAxiEthBClkCrsBusOut_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Shim2IP_RdCE_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_data_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_data_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_rst1_reg : in STD_LOGIC;
    \Shim2IP_WrCE_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_reg_32b_59 : entity is "reg_32b";
end bd_929b_eth_buf_0_reg_32b_59;

architecture STRUCTURE of bd_929b_eth_buf_0_reg_32b_59 is
  signal \^clkbaxiethbclkcrsbusout_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \ClkBAxiEthBClkCrsBusOut_reg[31]\(31 downto 0) <= \^clkbaxiethbclkcrsbusout_reg[31]\(31 downto 0);
\IP2Bus_Data[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clkbaxiethbclkcrsbusout_reg[31]\(15),
      I1 => \Shim2IP_RdCE_reg[8]\(2),
      I2 => \reg_data_reg[16]_0\(0),
      I3 => \Shim2IP_RdCE_reg[8]\(1),
      I4 => \Shim2IP_RdCE_reg[8]\(0),
      I5 => \reg_data_reg[16]_1\(0),
      O => \IP2Bus_Data_reg[16]\
    );
\reg_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(31),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(31),
      R => sync_rst1_reg
    );
\reg_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(21),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(21),
      R => sync_rst1_reg
    );
\reg_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(20),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(20),
      R => sync_rst1_reg
    );
\reg_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(19),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(19),
      R => sync_rst1_reg
    );
\reg_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(18),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(18),
      R => sync_rst1_reg
    );
\reg_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(17),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(17),
      R => sync_rst1_reg
    );
\reg_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(16),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(16),
      R => sync_rst1_reg
    );
\reg_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(15),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(15),
      R => sync_rst1_reg
    );
\reg_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(14),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(14),
      R => sync_rst1_reg
    );
\reg_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(13),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(13),
      R => sync_rst1_reg
    );
\reg_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(12),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(12),
      R => sync_rst1_reg
    );
\reg_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(30),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(30),
      R => sync_rst1_reg
    );
\reg_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(11),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(11),
      R => sync_rst1_reg
    );
\reg_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(10),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(10),
      R => sync_rst1_reg
    );
\reg_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(9),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(9),
      R => sync_rst1_reg
    );
\reg_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(8),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(8),
      R => sync_rst1_reg
    );
\reg_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(7),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(7),
      R => sync_rst1_reg
    );
\reg_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(6),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(6),
      R => sync_rst1_reg
    );
\reg_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(5),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(5),
      R => sync_rst1_reg
    );
\reg_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(4),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(4),
      R => sync_rst1_reg
    );
\reg_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(3),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(3),
      R => sync_rst1_reg
    );
\reg_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(2),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(2),
      R => sync_rst1_reg
    );
\reg_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(29),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(29),
      R => sync_rst1_reg
    );
\reg_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(1),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(1),
      R => sync_rst1_reg
    );
\reg_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(0),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(0),
      R => sync_rst1_reg
    );
\reg_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(28),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(28),
      R => sync_rst1_reg
    );
\reg_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(27),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(27),
      R => sync_rst1_reg
    );
\reg_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(26),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(26),
      R => sync_rst1_reg
    );
\reg_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(25),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(25),
      R => sync_rst1_reg
    );
\reg_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(24),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(24),
      R => sync_rst1_reg
    );
\reg_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(23),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(23),
      R => sync_rst1_reg
    );
\reg_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[8]\(0),
      D => S_AXI_WDATA(22),
      Q => \^clkbaxiethbclkcrsbusout_reg[31]\(22),
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_reg_cr is
  port (
    \ClkBAxiEthBClkCrsBusOut_reg[14]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sync_rst1_reg : in STD_LOGIC;
    \Shim2IP_WrCE_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_reg_cr : entity is "reg_cr";
end bd_929b_eth_buf_0_reg_cr;

architecture STRUCTURE of bd_929b_eth_buf_0_reg_cr is
begin
\reg_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[0]\(0),
      D => S_AXI_WDATA(12),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[14]\(12),
      R => sync_rst1_reg
    );
\reg_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[0]\(0),
      D => S_AXI_WDATA(11),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[14]\(11),
      R => sync_rst1_reg
    );
\reg_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[0]\(0),
      D => S_AXI_WDATA(10),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[14]\(10),
      R => sync_rst1_reg
    );
\reg_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[0]\(0),
      D => S_AXI_WDATA(9),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[14]\(9),
      R => sync_rst1_reg
    );
\reg_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[0]\(0),
      D => S_AXI_WDATA(8),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[14]\(8),
      R => sync_rst1_reg
    );
\reg_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[0]\(0),
      D => S_AXI_WDATA(7),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[14]\(7),
      R => sync_rst1_reg
    );
\reg_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[0]\(0),
      D => S_AXI_WDATA(6),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[14]\(6),
      R => sync_rst1_reg
    );
\reg_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[0]\(0),
      D => S_AXI_WDATA(5),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[14]\(5),
      R => sync_rst1_reg
    );
\reg_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[0]\(0),
      D => S_AXI_WDATA(4),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[14]\(4),
      R => sync_rst1_reg
    );
\reg_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[0]\(0),
      D => S_AXI_WDATA(3),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[14]\(3),
      R => sync_rst1_reg
    );
\reg_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[0]\(0),
      D => S_AXI_WDATA(2),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[14]\(2),
      R => sync_rst1_reg
    );
\reg_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[0]\(0),
      D => S_AXI_WDATA(1),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[14]\(1),
      R => sync_rst1_reg
    );
\reg_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[0]\(0),
      D => S_AXI_WDATA(0),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[14]\(0),
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_reg_ie is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sync_rst1_reg : in STD_LOGIC;
    \Shim2IP_WrCE_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_reg_ie : entity is "reg_ie";
end bd_929b_eth_buf_0_reg_ie;

architecture STRUCTURE of bd_929b_eth_buf_0_reg_ie is
begin
\reg_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[5]\(0),
      D => S_AXI_WDATA(8),
      Q => Q(8),
      R => sync_rst1_reg
    );
\reg_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[5]\(0),
      D => S_AXI_WDATA(7),
      Q => Q(7),
      R => sync_rst1_reg
    );
\reg_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[5]\(0),
      D => S_AXI_WDATA(6),
      Q => Q(6),
      R => sync_rst1_reg
    );
\reg_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[5]\(0),
      D => S_AXI_WDATA(5),
      Q => Q(5),
      R => sync_rst1_reg
    );
\reg_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[5]\(0),
      D => S_AXI_WDATA(4),
      Q => Q(4),
      R => sync_rst1_reg
    );
\reg_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[5]\(0),
      D => S_AXI_WDATA(3),
      Q => Q(3),
      R => sync_rst1_reg
    );
\reg_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[5]\(0),
      D => S_AXI_WDATA(2),
      Q => Q(2),
      R => sync_rst1_reg
    );
\reg_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[5]\(0),
      D => S_AXI_WDATA(1),
      Q => Q(1),
      R => sync_rst1_reg
    );
\reg_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[5]\(0),
      D => S_AXI_WDATA(0),
      Q => Q(0),
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_reg_ifgp is
  port (
    \ClkBAxiEthBClkCrsBusOut_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sync_rst1_reg : in STD_LOGIC;
    \Shim2IP_WrCE_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_reg_ifgp : entity is "reg_ifgp";
end bd_929b_eth_buf_0_reg_ifgp;

architecture STRUCTURE of bd_929b_eth_buf_0_reg_ifgp is
begin
\reg_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[2]\(0),
      D => S_AXI_WDATA(7),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[7]\(7),
      R => sync_rst1_reg
    );
\reg_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[2]\(0),
      D => S_AXI_WDATA(6),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[7]\(6),
      R => sync_rst1_reg
    );
\reg_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[2]\(0),
      D => S_AXI_WDATA(5),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[7]\(5),
      R => sync_rst1_reg
    );
\reg_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[2]\(0),
      D => S_AXI_WDATA(4),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[7]\(4),
      R => sync_rst1_reg
    );
\reg_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[2]\(0),
      D => S_AXI_WDATA(3),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[7]\(3),
      R => sync_rst1_reg
    );
\reg_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[2]\(0),
      D => S_AXI_WDATA(2),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[7]\(2),
      R => sync_rst1_reg
    );
\reg_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[2]\(0),
      D => S_AXI_WDATA(1),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[7]\(1),
      R => sync_rst1_reg
    );
\reg_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[2]\(0),
      D => S_AXI_WDATA(0),
      Q => \ClkBAxiEthBClkCrsBusOut_reg[7]\(0),
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_reg_ip is
  port (
    INTERRUPT : out STD_LOGIC;
    \IP2Bus_Data_reg[31]\ : out STD_LOGIC;
    Intrpt_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    \Shim2IP_RdCE_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_rst1_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_reg_ip : entity is "reg_ip";
end bd_929b_eth_buf_0_reg_ip;

architecture STRUCTURE of bd_929b_eth_buf_0_reg_ip is
  signal Intrpt_i_1_n_0 : STD_LOGIC;
  signal Intrpt_i_2_n_0 : STD_LOGIC;
  signal \^intrpt_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reg_data_reg_n_0_[31]\ : STD_LOGIC;
begin
  Intrpt_reg_0(7 downto 0) <= \^intrpt_reg_0\(7 downto 0);
\IP2Bus_Data[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_data_reg_n_0_[31]\,
      I1 => \Shim2IP_RdCE_reg[3]\(0),
      I2 => Q(0),
      I3 => \Shim2IP_RdCE_reg[3]\(1),
      O => \IP2Bus_Data_reg[31]\
    );
Intrpt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => Intrpt_i_2_n_0,
      I1 => \^intrpt_reg_0\(1),
      I2 => \^intrpt_reg_0\(0),
      I3 => \reg_data_reg_n_0_[31]\,
      I4 => sync_rst1_reg,
      O => Intrpt_i_1_n_0
    );
Intrpt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^intrpt_reg_0\(4),
      I1 => \^intrpt_reg_0\(5),
      I2 => \^intrpt_reg_0\(2),
      I3 => \^intrpt_reg_0\(3),
      I4 => \^intrpt_reg_0\(7),
      I5 => \^intrpt_reg_0\(6),
      O => Intrpt_i_2_n_0
    );
Intrpt_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => Intrpt_i_1_n_0,
      Q => INTERRUPT,
      R => '0'
    );
\reg_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => D(8),
      Q => \^intrpt_reg_0\(7),
      R => sync_rst1_reg
    );
\reg_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => D(7),
      Q => \^intrpt_reg_0\(6),
      R => sync_rst1_reg
    );
\reg_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => D(6),
      Q => \^intrpt_reg_0\(5),
      R => sync_rst1_reg
    );
\reg_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => D(5),
      Q => \^intrpt_reg_0\(4),
      R => sync_rst1_reg
    );
\reg_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => D(4),
      Q => \^intrpt_reg_0\(3),
      R => sync_rst1_reg
    );
\reg_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => D(3),
      Q => \^intrpt_reg_0\(2),
      R => sync_rst1_reg
    );
\reg_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => D(2),
      Q => \^intrpt_reg_0\(1),
      R => sync_rst1_reg
    );
\reg_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => D(1),
      Q => \^intrpt_reg_0\(0),
      R => sync_rst1_reg
    );
\reg_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => D(0),
      Q => \reg_data_reg_n_0_[31]\,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_reg_is is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_data_reg[23]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \Shim2IP_WrCE_reg[3]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_reg_is : entity is "reg_is";
end bd_929b_eth_buf_0_reg_is;

architecture STRUCTURE of bd_929b_eth_buf_0_reg_is is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\reg_data[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \reg_data_reg[23]_0\(8),
      O => D(8)
    );
\reg_data[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \reg_data_reg[23]_0\(7),
      O => D(7)
    );
\reg_data[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \reg_data_reg[23]_0\(6),
      O => D(6)
    );
\reg_data[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \reg_data_reg[23]_0\(5),
      O => D(5)
    );
\reg_data[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \reg_data_reg[23]_0\(4),
      O => D(4)
    );
\reg_data[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \reg_data_reg[23]_0\(3),
      O => D(3)
    );
\reg_data[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \reg_data_reg[23]_0\(2),
      O => D(2)
    );
\reg_data[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \reg_data_reg[23]_0\(1),
      O => D(1)
    );
\reg_data[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \reg_data_reg[23]_0\(0),
      O => D(0)
    );
\reg_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE_reg[3]\(8),
      Q => \^q\(8),
      R => '0'
    );
\reg_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE_reg[3]\(7),
      Q => \^q\(7),
      R => '0'
    );
\reg_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE_reg[3]\(6),
      Q => \^q\(6),
      R => '0'
    );
\reg_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE_reg[3]\(5),
      Q => \^q\(5),
      R => '0'
    );
\reg_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE_reg[3]\(4),
      Q => \^q\(4),
      R => '0'
    );
\reg_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE_reg[3]\(3),
      Q => \^q\(3),
      R => '0'
    );
\reg_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE_reg[3]\(2),
      Q => \^q\(2),
      R => '0'
    );
\reg_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE_reg[3]\(1),
      Q => \^q\(1),
      R => '0'
    );
\reg_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE_reg[3]\(0),
      Q => \^q\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_reg_tp is
  port (
    tx_pause_request : out STD_LOGIC;
    \IP2Bus_Data_reg[16]\ : out STD_LOGIC;
    \clk_a2b_bus_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[23]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_rst1_reg : in STD_LOGIC;
    \Shim2IP_WrCE_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC;
    \Shim2IP_RdCE_reg[1]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_data_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_data_reg[23]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    pcspma_status_cross : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Shim2IP_RdCE_reg[3]\ : in STD_LOGIC;
    \reg_data_reg[24]_0\ : in STD_LOGIC;
    \reg_data_reg[24]_1\ : in STD_LOGIC;
    \reg_data_reg[24]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Shim2IP_RdCE_reg[3]_0\ : in STD_LOGIC;
    \reg_data_reg[25]_0\ : in STD_LOGIC;
    \reg_data_reg[25]_1\ : in STD_LOGIC;
    \Shim2IP_RdCE_reg[3]_1\ : in STD_LOGIC;
    \reg_data_reg[26]_0\ : in STD_LOGIC;
    \reg_data_reg[26]_1\ : in STD_LOGIC;
    \Shim2IP_RdCE_reg[3]_2\ : in STD_LOGIC;
    \reg_data_reg[27]_0\ : in STD_LOGIC;
    \reg_data_reg[27]_1\ : in STD_LOGIC;
    \Shim2IP_RdCE_reg[3]_3\ : in STD_LOGIC;
    \reg_data_reg[28]_0\ : in STD_LOGIC;
    \reg_data_reg[28]_1\ : in STD_LOGIC;
    \Shim2IP_RdCE_reg[3]_4\ : in STD_LOGIC;
    \reg_data_reg[29]_0\ : in STD_LOGIC;
    \reg_data_reg[29]_1\ : in STD_LOGIC;
    \Shim2IP_RdCE_reg[3]_5\ : in STD_LOGIC;
    \reg_data_reg[30]_0\ : in STD_LOGIC;
    \reg_data_reg[30]_1\ : in STD_LOGIC;
    \reg_data_reg[31]_0\ : in STD_LOGIC;
    \reg_data_reg[31]_1\ : in STD_LOGIC;
    \reg_data_reg[31]_2\ : in STD_LOGIC;
    ClkASignalInReg : in STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_reg_tp : entity is "reg_tp";
end bd_929b_eth_buf_0_reg_tp;

architecture STRUCTURE of bd_929b_eth_buf_0_reg_tp is
  signal \IP2Bus_Data[24]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_2_n_0\ : STD_LOGIC;
  signal \^clk_a2b_bus_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^tx_pause_request\ : STD_LOGIC;
  signal wrCE_d : STD_LOGIC;
begin
  \clk_a2b_bus_reg[15]\(15 downto 0) <= \^clk_a2b_bus_reg[15]\(15 downto 0);
  tx_pause_request <= \^tx_pause_request\;
\IP2Bus_Data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clk_a2b_bus_reg[15]\(15),
      I1 => \Shim2IP_RdCE_reg[1]\(5),
      I2 => Q(1),
      I3 => \Shim2IP_RdCE_reg[1]\(2),
      I4 => \Shim2IP_RdCE_reg[1]\(1),
      I5 => \reg_data_reg[16]_0\(0),
      O => \IP2Bus_Data_reg[16]\
    );
\IP2Bus_Data[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clk_a2b_bus_reg[15]\(8),
      I1 => \Shim2IP_RdCE_reg[1]\(5),
      I2 => \reg_data_reg[23]_0\(8),
      I3 => \Shim2IP_RdCE_reg[1]\(3),
      I4 => \Shim2IP_RdCE_reg[1]\(2),
      I5 => Q(0),
      O => \IP2Bus_Data_reg[23]\
    );
\IP2Bus_Data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => pcspma_status_cross(7),
      I1 => \Shim2IP_RdCE_reg[1]\(0),
      I2 => \IP2Bus_Data[24]_i_2_n_0\,
      I3 => \Shim2IP_RdCE_reg[3]\,
      I4 => \reg_data_reg[24]_0\,
      I5 => \reg_data_reg[24]_1\,
      O => D(7)
    );
\IP2Bus_Data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clk_a2b_bus_reg[15]\(7),
      I1 => \Shim2IP_RdCE_reg[1]\(5),
      I2 => \reg_data_reg[24]_2\(7),
      I3 => \Shim2IP_RdCE_reg[1]\(4),
      I4 => \Shim2IP_RdCE_reg[1]\(3),
      I5 => \reg_data_reg[23]_0\(7),
      O => \IP2Bus_Data[24]_i_2_n_0\
    );
\IP2Bus_Data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => pcspma_status_cross(6),
      I1 => \Shim2IP_RdCE_reg[1]\(0),
      I2 => \IP2Bus_Data[25]_i_2_n_0\,
      I3 => \Shim2IP_RdCE_reg[3]_0\,
      I4 => \reg_data_reg[25]_0\,
      I5 => \reg_data_reg[25]_1\,
      O => D(6)
    );
\IP2Bus_Data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clk_a2b_bus_reg[15]\(6),
      I1 => \Shim2IP_RdCE_reg[1]\(5),
      I2 => \reg_data_reg[24]_2\(6),
      I3 => \Shim2IP_RdCE_reg[1]\(4),
      I4 => \Shim2IP_RdCE_reg[1]\(3),
      I5 => \reg_data_reg[23]_0\(6),
      O => \IP2Bus_Data[25]_i_2_n_0\
    );
\IP2Bus_Data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => pcspma_status_cross(5),
      I1 => \Shim2IP_RdCE_reg[1]\(0),
      I2 => \IP2Bus_Data[26]_i_2_n_0\,
      I3 => \Shim2IP_RdCE_reg[3]_1\,
      I4 => \reg_data_reg[26]_0\,
      I5 => \reg_data_reg[26]_1\,
      O => D(5)
    );
\IP2Bus_Data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clk_a2b_bus_reg[15]\(5),
      I1 => \Shim2IP_RdCE_reg[1]\(5),
      I2 => \reg_data_reg[24]_2\(5),
      I3 => \Shim2IP_RdCE_reg[1]\(4),
      I4 => \Shim2IP_RdCE_reg[1]\(3),
      I5 => \reg_data_reg[23]_0\(5),
      O => \IP2Bus_Data[26]_i_2_n_0\
    );
\IP2Bus_Data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => pcspma_status_cross(4),
      I1 => \Shim2IP_RdCE_reg[1]\(0),
      I2 => \IP2Bus_Data[27]_i_2_n_0\,
      I3 => \Shim2IP_RdCE_reg[3]_2\,
      I4 => \reg_data_reg[27]_0\,
      I5 => \reg_data_reg[27]_1\,
      O => D(4)
    );
\IP2Bus_Data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clk_a2b_bus_reg[15]\(4),
      I1 => \Shim2IP_RdCE_reg[1]\(5),
      I2 => \reg_data_reg[24]_2\(4),
      I3 => \Shim2IP_RdCE_reg[1]\(4),
      I4 => \Shim2IP_RdCE_reg[1]\(3),
      I5 => \reg_data_reg[23]_0\(4),
      O => \IP2Bus_Data[27]_i_2_n_0\
    );
\IP2Bus_Data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => pcspma_status_cross(3),
      I1 => \Shim2IP_RdCE_reg[1]\(0),
      I2 => \IP2Bus_Data[28]_i_2_n_0\,
      I3 => \Shim2IP_RdCE_reg[3]_3\,
      I4 => \reg_data_reg[28]_0\,
      I5 => \reg_data_reg[28]_1\,
      O => D(3)
    );
\IP2Bus_Data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clk_a2b_bus_reg[15]\(3),
      I1 => \Shim2IP_RdCE_reg[1]\(5),
      I2 => \reg_data_reg[24]_2\(3),
      I3 => \Shim2IP_RdCE_reg[1]\(4),
      I4 => \Shim2IP_RdCE_reg[1]\(3),
      I5 => \reg_data_reg[23]_0\(3),
      O => \IP2Bus_Data[28]_i_2_n_0\
    );
\IP2Bus_Data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => pcspma_status_cross(2),
      I1 => \Shim2IP_RdCE_reg[1]\(0),
      I2 => \IP2Bus_Data[29]_i_2_n_0\,
      I3 => \Shim2IP_RdCE_reg[3]_4\,
      I4 => \reg_data_reg[29]_0\,
      I5 => \reg_data_reg[29]_1\,
      O => D(2)
    );
\IP2Bus_Data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clk_a2b_bus_reg[15]\(2),
      I1 => \Shim2IP_RdCE_reg[1]\(5),
      I2 => \reg_data_reg[24]_2\(2),
      I3 => \Shim2IP_RdCE_reg[1]\(4),
      I4 => \Shim2IP_RdCE_reg[1]\(3),
      I5 => \reg_data_reg[23]_0\(2),
      O => \IP2Bus_Data[29]_i_2_n_0\
    );
\IP2Bus_Data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => pcspma_status_cross(1),
      I1 => \Shim2IP_RdCE_reg[1]\(0),
      I2 => \IP2Bus_Data[30]_i_2_n_0\,
      I3 => \Shim2IP_RdCE_reg[3]_5\,
      I4 => \reg_data_reg[30]_0\,
      I5 => \reg_data_reg[30]_1\,
      O => D(1)
    );
\IP2Bus_Data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clk_a2b_bus_reg[15]\(1),
      I1 => \Shim2IP_RdCE_reg[1]\(5),
      I2 => \reg_data_reg[24]_2\(1),
      I3 => \Shim2IP_RdCE_reg[1]\(4),
      I4 => \Shim2IP_RdCE_reg[1]\(3),
      I5 => \reg_data_reg[23]_0\(1),
      O => \IP2Bus_Data[30]_i_2_n_0\
    );
\IP2Bus_Data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => pcspma_status_cross(0),
      I1 => \Shim2IP_RdCE_reg[1]\(0),
      I2 => \IP2Bus_Data[31]_i_2_n_0\,
      I3 => \reg_data_reg[31]_0\,
      I4 => \reg_data_reg[31]_1\,
      I5 => \reg_data_reg[31]_2\,
      O => D(0)
    );
\IP2Bus_Data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^clk_a2b_bus_reg[15]\(0),
      I1 => \Shim2IP_RdCE_reg[1]\(5),
      I2 => \reg_data_reg[24]_2\(0),
      I3 => \Shim2IP_RdCE_reg[1]\(4),
      I4 => \Shim2IP_RdCE_reg[1]\(3),
      I5 => \reg_data_reg[23]_0\(0),
      O => \IP2Bus_Data[31]_i_2_n_0\
    );
TPReq_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => wrCE_d,
      Q => \^tx_pause_request\,
      R => sync_rst1_reg
    );
\clk_a2b_bus[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_pause_request\,
      I1 => ClkASignalInReg,
      O => E(0)
    );
\reg_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[1]\(0),
      D => S_AXI_WDATA(15),
      Q => \^clk_a2b_bus_reg[15]\(15),
      R => sync_rst1_reg
    );
\reg_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[1]\(0),
      D => S_AXI_WDATA(14),
      Q => \^clk_a2b_bus_reg[15]\(14),
      R => sync_rst1_reg
    );
\reg_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[1]\(0),
      D => S_AXI_WDATA(13),
      Q => \^clk_a2b_bus_reg[15]\(13),
      R => sync_rst1_reg
    );
\reg_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[1]\(0),
      D => S_AXI_WDATA(12),
      Q => \^clk_a2b_bus_reg[15]\(12),
      R => sync_rst1_reg
    );
\reg_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[1]\(0),
      D => S_AXI_WDATA(11),
      Q => \^clk_a2b_bus_reg[15]\(11),
      R => sync_rst1_reg
    );
\reg_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[1]\(0),
      D => S_AXI_WDATA(10),
      Q => \^clk_a2b_bus_reg[15]\(10),
      R => sync_rst1_reg
    );
\reg_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[1]\(0),
      D => S_AXI_WDATA(9),
      Q => \^clk_a2b_bus_reg[15]\(9),
      R => sync_rst1_reg
    );
\reg_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[1]\(0),
      D => S_AXI_WDATA(8),
      Q => \^clk_a2b_bus_reg[15]\(8),
      R => sync_rst1_reg
    );
\reg_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[1]\(0),
      D => S_AXI_WDATA(7),
      Q => \^clk_a2b_bus_reg[15]\(7),
      R => sync_rst1_reg
    );
\reg_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[1]\(0),
      D => S_AXI_WDATA(6),
      Q => \^clk_a2b_bus_reg[15]\(6),
      R => sync_rst1_reg
    );
\reg_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[1]\(0),
      D => S_AXI_WDATA(5),
      Q => \^clk_a2b_bus_reg[15]\(5),
      R => sync_rst1_reg
    );
\reg_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[1]\(0),
      D => S_AXI_WDATA(4),
      Q => \^clk_a2b_bus_reg[15]\(4),
      R => sync_rst1_reg
    );
\reg_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[1]\(0),
      D => S_AXI_WDATA(3),
      Q => \^clk_a2b_bus_reg[15]\(3),
      R => sync_rst1_reg
    );
\reg_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[1]\(0),
      D => S_AXI_WDATA(2),
      Q => \^clk_a2b_bus_reg[15]\(2),
      R => sync_rst1_reg
    );
\reg_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[1]\(0),
      D => S_AXI_WDATA(1),
      Q => \^clk_a2b_bus_reg[15]\(1),
      R => sync_rst1_reg
    );
\reg_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Shim2IP_WrCE_reg[1]\(0),
      D => S_AXI_WDATA(0),
      Q => \^clk_a2b_bus_reg[15]\(0),
      R => sync_rst1_reg
    );
wrCE_d_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Shim2IP_WrCE_reg[1]\(0),
      Q => wrCE_d,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    EMAC_RESET_DONE_INT : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => EMAC_RESET_DONE_INT,
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_0 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_0 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_0;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_0 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => PCSPMA_STATUS_VECTOR(0),
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_1 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_1 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_1;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_1 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => PCSPMA_STATUS_VECTOR(0),
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_10 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_10 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_10;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_10 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => PCSPMA_STATUS_VECTOR(0),
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_11 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_11 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_11;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_11 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => PCSPMA_STATUS_VECTOR(0),
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_12 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_12 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_12;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_12 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => PCSPMA_STATUS_VECTOR(0),
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_13 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_13 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_13;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_13 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => PCSPMA_STATUS_VECTOR(0),
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_14 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_14 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_14;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_14 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => PCSPMA_STATUS_VECTOR(0),
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_15 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_15 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_15;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_15 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => PCSPMA_STATUS_VECTOR(0),
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_18 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    EMAC_RX_DCM_LOCKED_INT : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_18 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_18;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_18 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => EMAC_RX_DCM_LOCKED_INT,
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_2 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_2 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_2;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_2 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => PCSPMA_STATUS_VECTOR(0),
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_23 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    data_in : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_23 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_23;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_23 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_in,
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_27 is
  port (
    ClkBSignalOut_reg : out STD_LOGIC;
    data_out : out STD_LOGIC;
    ClkASignalToggleSyncReg : in STD_LOGIC;
    data_in : in STD_LOGIC;
    tx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_27 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_27;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_27 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
\ClkBSignalOut_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => ClkASignalToggleSyncReg,
      O => ClkBSignalOut_reg
    );
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_in,
      Q => data_sync0,
      R => '0'
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => '0'
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => '0'
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_28 is
  port (
    ClkBSignalOut_reg : out STD_LOGIC;
    data_out : out STD_LOGIC;
    ClkASignalToggleSyncReg : in STD_LOGIC;
    data_in : in STD_LOGIC;
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_28 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_28;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_28 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
\ClkBSignalOut_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => ClkASignalToggleSyncReg,
      O => ClkBSignalOut_reg
    );
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_in,
      Q => data_sync0,
      R => '0'
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => '0'
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => '0'
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_29 is
  port (
    \ClkBAxiEthBaEClkCrsBusOut_reg[0]\ : out STD_LOGIC;
    data_out : out STD_LOGIC;
    ClkASignalToggleSyncReg : in STD_LOGIC;
    RESET2TX_CLIENT : in STD_LOGIC;
    data_in : in STD_LOGIC;
    tx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_29 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_29;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_29 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
\ClkBSignalOut_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => ClkASignalToggleSyncReg,
      O => \ClkBAxiEthBaEClkCrsBusOut_reg[0]\
    );
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_in,
      Q => data_sync0,
      R => RESET2TX_CLIENT
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => RESET2TX_CLIENT
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => RESET2TX_CLIENT
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => RESET2TX_CLIENT
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => RESET2TX_CLIENT
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => RESET2TX_CLIENT
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => RESET2TX_CLIENT
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => \^data_out\,
      R => RESET2TX_CLIENT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_3 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_3 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_3;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_3 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => PCSPMA_STATUS_VECTOR(0),
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_30 is
  port (
    ClkBSignalOut_reg : out STD_LOGIC;
    data_out : out STD_LOGIC;
    ClkASignalToggleSyncReg : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    data_in : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_30 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_30;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_30 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
\ClkBSignalOut_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => ClkASignalToggleSyncReg,
      O => ClkBSignalOut_reg
    );
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_in,
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => \^data_out\,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_31 is
  port (
    ClkBSignalOut_reg : out STD_LOGIC;
    data_out : out STD_LOGIC;
    ClkASignalToggleSyncReg : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    data_in : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_31 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_31;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_31 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
\ClkBSignalOut_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => ClkASignalToggleSyncReg,
      O => ClkBSignalOut_reg
    );
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_in,
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => \^data_out\,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_32 is
  port (
    ClkBSignalOut_reg : out STD_LOGIC;
    data_out : out STD_LOGIC;
    ClkASignalToggleSyncReg : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    data_in : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_32 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_32;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_32 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
\ClkBSignalOut_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => ClkASignalToggleSyncReg,
      O => ClkBSignalOut_reg
    );
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_in,
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => \^data_out\,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_33 is
  port (
    ClkBSignalOut_reg : out STD_LOGIC;
    data_out : out STD_LOGIC;
    ClkASignalToggleSyncReg : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    data_in : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_33 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_33;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_33 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
\ClkBSignalOut_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => ClkASignalToggleSyncReg,
      O => ClkBSignalOut_reg
    );
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_in,
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => \^data_out\,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_34 is
  port (
    ClkBSignalOut_reg : out STD_LOGIC;
    data_out : out STD_LOGIC;
    ClkASignalToggleSyncReg : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    data_in : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_34 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_34;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_34 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
ClkBSignalOut_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => ClkASignalToggleSyncReg,
      O => ClkBSignalOut_reg
    );
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_in,
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => \^data_out\,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_35 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxd_mem_last_read_out_ptr_gray_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_35 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_35;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_35 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_last_read_out_ptr_gray_d1_reg[0]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_36 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxd_mem_last_read_out_ptr_gray_d1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_36 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_36;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_36 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_last_read_out_ptr_gray_d1_reg[1]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_37 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxd_mem_last_read_out_ptr_gray_d1_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_37 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_37;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_37 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_last_read_out_ptr_gray_d1_reg[2]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_38 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_38 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_38;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_38 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    data_sync7_i_0 : in STD_LOGIC;
    data_sync7_i_1 : in STD_LOGIC;
    data_sync7_i_2 : in STD_LOGIC;
    data_sync7_i_3 : in STD_LOGIC;
    data_sync7_i_4 : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxd_mem_last_read_out_ptr_gray_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_39 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_39;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_39 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_last_read_out_ptr_gray_d1_reg[3]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => \^data_out\,
      R => rx_reset
    );
\rxclclk_rxd_mem_last_read_out_ptr_d1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync7_i_0,
      I2 => data_sync7_i_1,
      I3 => data_sync7_i_2,
      I4 => data_sync7_i_3,
      I5 => data_sync7_i_4,
      O => D(0)
    );
\rxclclk_rxd_mem_last_read_out_ptr_d1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync7_i_0,
      I2 => data_sync7_i_1,
      I3 => data_sync7_i_2,
      I4 => data_sync7_i_3,
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_4 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_4 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_4;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_4 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => PCSPMA_STATUS_VECTOR(0),
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_40 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxd_mem_last_read_out_ptr_gray_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_40 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_40;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_40 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_last_read_out_ptr_gray_d1_reg[4]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_41 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxd_mem_last_read_out_ptr_gray_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_41 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_41;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_41 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_last_read_out_ptr_gray_d1_reg[5]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_42 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxd_mem_last_read_out_ptr_gray_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_42 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_42;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_42 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_last_read_out_ptr_gray_d1_reg[6]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_43 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxd_mem_last_read_out_ptr_gray_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_43 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_43;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_43 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_last_read_out_ptr_gray_d1_reg[7]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_44 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxd_mem_last_read_out_ptr_gray_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_44 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_44;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_44 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_last_read_out_ptr_gray_d1_reg[8]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_45 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxd_mem_last_read_out_ptr_gray_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_45 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_45;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_45 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_last_read_out_ptr_gray_d1_reg[9]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_46 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxs_mem_last_read_out_ptr_gray_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_46 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_46;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_46 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_gray_d1_reg[0]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_47 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxs_mem_last_read_out_ptr_gray_d1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_47 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_47;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_47 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_gray_d1_reg[1]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_48 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxs_mem_last_read_out_ptr_gray_d1_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_48 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_48;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_48 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_gray_d1_reg[2]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_49 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxs_mem_last_read_out_ptr_gray_d1_reg[35]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_49 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_49;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_49 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_gray_d1_reg[35]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_5 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_5 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_5;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_5 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => PCSPMA_STATUS_VECTOR(0),
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    \gray_to_bin__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync7_i_0 : in STD_LOGIC;
    data_sync7_i_1 : in STD_LOGIC;
    data_sync7_i_2 : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxs_mem_last_read_out_ptr_gray_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_50 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_50;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_50 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rxclclk_rxs_mem_last_read_out_ptr_d1[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rxclclk_rxs_mem_last_read_out_ptr_d1[1]_i_1\ : label is "soft_lutpair13";
begin
  data_out <= \^data_out\;
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_gray_d1_reg[3]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => \^data_out\,
      R => rx_reset
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^data_out\,
      I1 => \gray_to_bin__0\(0),
      I2 => data_sync7_i_0,
      I3 => data_sync7_i_1,
      I4 => data_sync7_i_2,
      O => D(0)
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^data_out\,
      I1 => \gray_to_bin__0\(0),
      I2 => data_sync7_i_0,
      I3 => data_sync7_i_1,
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_51 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxs_mem_last_read_out_ptr_gray_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_51 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_51;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_51 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_gray_d1_reg[4]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_52 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxs_mem_last_read_out_ptr_gray_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_52 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_52;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_52 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_gray_d1_reg[5]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_53 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxs_mem_last_read_out_ptr_gray_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_53 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_53;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_53 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_gray_d1_reg[6]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_54 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxs_mem_last_read_out_ptr_gray_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_54 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_54;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_54 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_gray_d1_reg[7]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_55 is
  port (
    data_out : out STD_LOGIC;
    rx_reset : in STD_LOGIC;
    \rxs_mem_last_read_out_ptr_gray_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_55 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_55;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_55 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_gray_d1_reg[8]\(0),
      Q => data_sync0,
      R => rx_reset
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => rx_reset
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => rx_reset
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => rx_reset
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => rx_reset
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => rx_reset
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => rx_reset
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_6 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_6 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_6;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_6 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => PCSPMA_STATUS_VECTOR(0),
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_7 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_7 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_7;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_7 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => PCSPMA_STATUS_VECTOR(0),
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_8 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_8 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_8;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_8 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => PCSPMA_STATUS_VECTOR(0),
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_block_9 is
  port (
    data_out : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_block_9 : entity is "sync_block";
end bd_929b_eth_buf_0_sync_block_9;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_block_9 is
  signal data_sync0 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync0_i : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync0_i : label is "no";
  attribute box_type : string;
  attribute box_type of data_sync0_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync1_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync1_i : label is "no";
  attribute box_type of data_sync1_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync2_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync2_i : label is "no";
  attribute box_type of data_sync2_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync3_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync3_i : label is "no";
  attribute box_type of data_sync3_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync4_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync4_i : label is "no";
  attribute box_type of data_sync4_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync5_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync5_i : label is "no";
  attribute box_type of data_sync5_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync6_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync6_i : label is "no";
  attribute box_type of data_sync6_i : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync7_i : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync7_i : label is "no";
  attribute box_type of data_sync7_i : label is "PRIMITIVE";
begin
data_sync0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => PCSPMA_STATUS_VECTOR(0),
      Q => data_sync0,
      R => sync_rst1_reg
    );
data_sync1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync0,
      Q => data_sync1,
      R => sync_rst1_reg
    );
data_sync2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => sync_rst1_reg
    );
data_sync3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => sync_rst1_reg
    );
data_sync4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => sync_rst1_reg
    );
data_sync5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => sync_rst1_reg
    );
data_sync6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => sync_rst1_reg
    );
data_sync7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync6,
      Q => data_out,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset is
  port (
    reset2axi_str_txd : out STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    ClkBRst1_in : in STD_LOGIC;
    AXI_STR_TXD_ARESETN : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC;
    sync_rst1_reg_1 : in STD_LOGIC;
    sync_rst1_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__10_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
\FSM_sequential_txd_wr_cs[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => sync_rst1,
      I1 => sync_rst1_reg_0,
      I2 => sync_rst1_reg_1,
      I3 => sync_rst1_reg_2,
      I4 => AXI_STR_TXD_ARESETN,
      O => reset2axi_str_txd
    );
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => '0',
      PRE => ClkBRst1_in,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => ClkBRst1_in,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => ClkBRst1_in,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => ClkBRst1_in,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => ClkBRst1_in,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__10_n_0\
    );
\sync_rst1_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => AXI_STR_TXD_ARESETN,
      O => \sync_rst1_i_1__10_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_73 is
  port (
    \out\ : out STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    ClkBRst2_in : in STD_LOGIC;
    AXI_STR_TXC_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_73 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_73;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_73 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__14_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  \out\ <= sync_rst1;
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => '0',
      PRE => ClkBRst2_in,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => ClkBRst2_in,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => ClkBRst2_in,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => ClkBRst2_in,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => ClkBRst2_in,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__14_n_0\
    );
\sync_rst1_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => AXI_STR_TXC_ARESETN,
      O => \sync_rst1_i_1__14_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_74 is
  port (
    \out\ : out STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    ClkBRst : in STD_LOGIC;
    AXI_STR_TXD_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_74 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_74;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_74 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__11_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  \out\ <= sync_rst1;
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => '0',
      PRE => ClkBRst,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => ClkBRst,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => ClkBRst,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => ClkBRst,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => ClkBRst,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__11_n_0\
    );
\sync_rst1_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => AXI_STR_TXD_ARESETN,
      O => \sync_rst1_i_1__11_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_75 is
  port (
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ : out STD_LOGIC;
    async_rst4_reg_0 : out STD_LOGIC;
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    AXI_STR_RXS_ARESETN : in STD_LOGIC;
    AXI_STR_TXD_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_75 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_75;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_75 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal \^async_rst4_reg_0\ : STD_LOGIC;
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__22_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  async_rst4_reg_0 <= \^async_rst4_reg_0\;
  \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ <= sync_rst1;
\async_rst0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => AXI_STR_TXD_ARESETN,
      O => \^async_rst4_reg_0\
    );
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => '0',
      PRE => \^async_rst4_reg_0\,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__22_n_0\
    );
\sync_rst1_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => AXI_STR_RXS_ARESETN,
      O => \sync_rst1_i_1__22_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__22_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_76 is
  port (
    \out\ : out STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    ClkBRst0_in : in STD_LOGIC;
    AXI_STR_TXD_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_76 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_76;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_76 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__8_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  \out\ <= sync_rst1;
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => '0',
      PRE => ClkBRst0_in,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => ClkBRst0_in,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => ClkBRst0_in,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => ClkBRst0_in,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => ClkBRst0_in,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__8_n_0\
    );
\sync_rst1_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => AXI_STR_TXD_ARESETN,
      O => \sync_rst1_i_1__8_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_77 is
  port (
    \FSM_sequential_rxd_axistream_current_state_reg[0]\ : out STD_LOGIC;
    RD_EN : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    ClkBRst2_in : in STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    AXI_STR_RXD_ARESETN : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC;
    sync_rst1_reg_1 : in STD_LOGIC;
    sync_rst1_reg_2 : in STD_LOGIC;
    sync_rst1_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_77 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_77;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_77 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__18_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  \FSM_sequential_rxd_axistream_current_state_reg[0]\ <= sync_rst1;
\FSM_sequential_rxd_axistream_current_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => AXI_STR_RXD_ARESETN,
      I1 => sync_rst1,
      I2 => sync_rst1_reg_0,
      I3 => sync_rst1_reg_1,
      I4 => sync_rst1_reg_2,
      I5 => sync_rst1_reg_3(0),
      O => SR(0)
    );
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => '0',
      PRE => ClkBRst2_in,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => ClkBRst2_in,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => ClkBRst2_in,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => ClkBRst2_in,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => ClkBRst2_in,
      Q => async_rst4
    );
\count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => AXI_STR_RXD_READY,
      I1 => AXI_STR_RXD_ARESETN,
      I2 => sync_rst1,
      I3 => sync_rst1_reg_0,
      I4 => sync_rst1_reg_1,
      I5 => sync_rst1_reg_2,
      O => RD_EN
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__18_n_0\
    );
\sync_rst1_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => AXI_STR_RXD_ARESETN,
      O => \sync_rst1_i_1__18_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_78 is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    ClkBRst : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sync_rst1_reg_1 : in STD_LOGIC;
    AXI_STR_TXC_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_78 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_78;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_78 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__15_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
\FSM_sequential_txc_wr_cs[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => sync_rst1,
      I1 => sync_rst1_reg_0,
      I2 => \out\,
      I3 => sync_rst1_reg_1,
      I4 => AXI_STR_TXC_ARESETN,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\
    );
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => '0',
      PRE => ClkBRst,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => ClkBRst,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => ClkBRst,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => ClkBRst,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => ClkBRst,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__15_n_0\
    );
\sync_rst1_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => AXI_STR_TXC_ARESETN,
      O => \sync_rst1_i_1__15_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_79 is
  port (
    async_rst4_reg_0 : out STD_LOGIC;
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    AXI_STR_RXS_ARESETN : in STD_LOGIC;
    AXI_STR_TXC_ARESETN : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC;
    sync_rst1_reg_1 : in STD_LOGIC;
    sync_rst1_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_79 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_79;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_79 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal \^async_rst4_reg_0\ : STD_LOGIC;
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__20_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  async_rst4_reg_0 <= \^async_rst4_reg_0\;
\FSM_sequential_rxs_axistream_current_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => sync_rst1,
      I1 => sync_rst1_reg_0,
      I2 => AXI_STR_RXS_ARESETN,
      I3 => sync_rst1_reg_1,
      I4 => sync_rst1_reg_2,
      O => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\(0)
    );
\async_rst0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => AXI_STR_TXC_ARESETN,
      O => \^async_rst4_reg_0\
    );
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => '0',
      PRE => \^async_rst4_reg_0\,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__20_n_0\
    );
\sync_rst1_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => AXI_STR_RXS_ARESETN,
      O => \sync_rst1_i_1__20_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__20_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_80 is
  port (
    \out\ : out STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    ClkBRst0_in : in STD_LOGIC;
    AXI_STR_TXC_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_80 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_80;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_80 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__12_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  \out\ <= sync_rst1;
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => '0',
      PRE => ClkBRst0_in,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => ClkBRst0_in,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => ClkBRst0_in,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => ClkBRst0_in,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => ClkBRst0_in,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__12_n_0\
    );
\sync_rst1_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => AXI_STR_TXC_ARESETN,
      O => \sync_rst1_i_1__12_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_81 is
  port (
    \gpr1.dout_i_reg[35]\ : out STD_LOGIC;
    \ram_rd_en_temp__0\ : out STD_LOGIC;
    reset2axi_str_rxd : out STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    ClkBRst1_in : in STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    \gpregsm1.user_valid_reg\ : in STD_LOGIC;
    AXI_STR_RXD_ARESETN : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC;
    sync_rst1_reg_1 : in STD_LOGIC;
    sync_rst1_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_81 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_81;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_81 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal \^reset2axi_str_rxd\ : STD_LOGIC;
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__16_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  \gpr1.dout_i_reg[35]\ <= sync_rst1;
  reset2axi_str_rxd <= \^reset2axi_str_rxd\;
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => '0',
      PRE => ClkBRst1_in,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => ClkBRst1_in,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => ClkBRst1_in,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => ClkBRst1_in,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => ClkBRst1_in,
      Q => async_rst4
    );
\count[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^reset2axi_str_rxd\,
      I1 => AXI_STR_RXD_READY,
      I2 => \gpregsm1.user_valid_reg\,
      O => \ram_rd_en_temp__0\
    );
\goreg_dm.dout_i[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => sync_rst1,
      I1 => sync_rst1_reg_0,
      I2 => sync_rst1_reg_1,
      I3 => sync_rst1_reg_2,
      I4 => AXI_STR_RXD_ARESETN,
      O => \^reset2axi_str_rxd\
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__16_n_0\
    );
\sync_rst1_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => AXI_STR_RXD_ARESETN,
      O => \sync_rst1_i_1__16_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_82 is
  port (
    \out\ : out STD_LOGIC;
    async_rst4_reg_0 : out STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    AXI_STR_RXD_ARESETN : in STD_LOGIC;
    AXI_STR_RXS_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_82 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_82;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_82 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal \^async_rst4_reg_0\ : STD_LOGIC;
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__19_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  async_rst4_reg_0 <= \^async_rst4_reg_0\;
  \out\ <= sync_rst1;
\async_rst0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => AXI_STR_RXS_ARESETN,
      O => \^async_rst4_reg_0\
    );
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => '0',
      PRE => \^async_rst4_reg_0\,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__19_n_0\
    );
\sync_rst1_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => AXI_STR_RXD_ARESETN,
      O => \sync_rst1_i_1__19_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__19_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_83 is
  port (
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ : out STD_LOGIC;
    async_rst4_reg_0 : out STD_LOGIC;
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    AXI_STR_RXS_ARESETN : in STD_LOGIC;
    AXI_STR_RXD_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_83 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_83;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_83 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal \^async_rst4_reg_0\ : STD_LOGIC;
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__23_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  async_rst4_reg_0 <= \^async_rst4_reg_0\;
  \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ <= sync_rst1;
\async_rst0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => AXI_STR_RXD_ARESETN,
      O => \^async_rst4_reg_0\
    );
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => '0',
      PRE => \^async_rst4_reg_0\,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__23_n_0\
    );
\sync_rst1_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => AXI_STR_RXS_ARESETN,
      O => \sync_rst1_i_1__23_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__23_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_84 is
  port (
    \out\ : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    ClkBRst2_in : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_84 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_84;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_84 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__4_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  \out\ <= sync_rst1;
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => '0',
      PRE => ClkBRst2_in,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => ClkBRst2_in,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => ClkBRst2_in,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => ClkBRst2_in,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => ClkBRst2_in,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__4_n_0\
    );
\sync_rst1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => S_AXI_ARESETN,
      O => \sync_rst1_i_1__4_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_85 is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    ClkARst : in STD_LOGIC;
    AXI_STR_TXD_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_85 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_85;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_85 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__9_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ <= sync_rst1;
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => '0',
      PRE => ClkARst,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => ClkARst,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => ClkARst,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => ClkARst,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => ClkARst,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__9_n_0\
    );
\sync_rst1_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => AXI_STR_TXD_ARESETN,
      O => \sync_rst1_i_1__9_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_86 is
  port (
    \out\ : out STD_LOGIC;
    RESET2PCSPMA : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    ClkBRst1_in : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC;
    sync_rst1_reg_1 : in STD_LOGIC;
    sync_rst1_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_86 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_86;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_86 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__6_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  \out\ <= sync_rst1;
RESET2PCSPMA_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => sync_rst1,
      I1 => sync_rst1_reg_0,
      I2 => S_AXI_ARESETN,
      I3 => sync_rst1_reg_1,
      I4 => sync_rst1_reg_2,
      O => RESET2PCSPMA
    );
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => '0',
      PRE => ClkBRst1_in,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => ClkBRst1_in,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => ClkBRst1_in,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => ClkBRst1_in,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => ClkBRst1_in,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__6_n_0\
    );
\sync_rst1_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => S_AXI_ARESETN,
      O => \sync_rst1_i_1__6_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_87 is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    ClkARst : in STD_LOGIC;
    AXI_STR_TXC_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_87 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_87;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_87 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__13_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ <= sync_rst1;
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => '0',
      PRE => ClkARst,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => ClkARst,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => ClkARst,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => ClkARst,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => ClkARst,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__13_n_0\
    );
\sync_rst1_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => AXI_STR_TXC_ARESETN,
      O => \sync_rst1_i_1__13_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_88 is
  port (
    S_AXI_ACLK : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_88 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_88;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_88 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__0_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
async_rst0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => '0',
      Q => async_rst0,
      R => '0'
    );
async_rst1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst0,
      Q => async_rst1,
      R => '0'
    );
async_rst2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst1,
      Q => async_rst2,
      R => '0'
    );
async_rst3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst2,
      Q => async_rst3,
      R => '0'
    );
async_rst4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst3,
      Q => async_rst4,
      R => '0'
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__0_n_0\
    );
\sync_rst1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => async_rst4,
      I1 => sync_rst1_reg_0,
      O => \sync_rst1_i_1__0_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_89 is
  port (
    RESET2TX_CLIENT : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_mac_aclk : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC;
    sample_tx_mac_config : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_89 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_89;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_89 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  RESET2TX_CLIENT <= sync_rst1;
\ClkBAxiEthBClkCrsBusOut[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_rst1,
      I1 => sample_tx_mac_config,
      O => E(0)
    );
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => '0',
      PRE => sync_rst1_reg_0,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => async_rst0,
      PRE => sync_rst1_reg_0,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => async_rst1,
      PRE => sync_rst1_reg_0,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => async_rst2,
      PRE => sync_rst1_reg_0,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => async_rst3,
      PRE => sync_rst1_reg_0,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => async_rst4
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => async_rst4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_90 is
  port (
    \out\ : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    ClkBRst : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_90 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_90;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_90 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__7_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  \out\ <= sync_rst1;
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => '0',
      PRE => ClkBRst,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => ClkBRst,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => ClkBRst,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => ClkBRst,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => ClkBRst,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__7_n_0\
    );
\sync_rst1_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => S_AXI_ARESETN,
      O => \sync_rst1_i_1__7_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_91 is
  port (
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ : out STD_LOGIC;
    async_rst4_reg_0 : out STD_LOGIC;
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    AXI_STR_RXS_ARESETN : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_91 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_91;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_91 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal \^async_rst4_reg_0\ : STD_LOGIC;
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__21_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  async_rst4_reg_0 <= \^async_rst4_reg_0\;
  \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ <= sync_rst1;
async_rst0_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S_AXI_ARESETN,
      O => \^async_rst4_reg_0\
    );
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => '0',
      PRE => \^async_rst4_reg_0\,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => \^async_rst4_reg_0\,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__21_n_0\
    );
\sync_rst1_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => AXI_STR_RXS_ARESETN,
      O => \sync_rst1_i_1__21_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__21_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_92 is
  port (
    \out\ : out STD_LOGIC;
    RESET2TEMACn : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    ClkBRst0_in : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    sync_rst1_reg_1 : in STD_LOGIC;
    sync_rst1_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_92 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_92;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_92 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__3_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  \out\ <= sync_rst1;
RESET2TEMACn_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sync_rst1,
      I1 => sync_rst1_reg_0,
      I2 => S_AXI_ARESETN,
      I3 => sync_rst1_reg_1,
      I4 => sync_rst1_reg_2,
      O => RESET2TEMACn
    );
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => '0',
      PRE => ClkBRst0_in,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => ClkBRst0_in,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => ClkBRst0_in,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => ClkBRst0_in,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => ClkBRst0_in,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__3_n_0\
    );
\sync_rst1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => S_AXI_ARESETN,
      O => \sync_rst1_i_1__3_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_93 is
  port (
    \FSM_sequential_rxd_axistream_current_state_reg[0]\ : out STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    ClkARst : in STD_LOGIC;
    AXI_STR_RXD_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_93 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_93;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_93 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__17_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  \FSM_sequential_rxd_axistream_current_state_reg[0]\ <= sync_rst1;
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => '0',
      PRE => ClkARst,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => ClkARst,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => ClkARst,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => ClkARst,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => ClkARst,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__17_n_0\
    );
\sync_rst1_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => AXI_STR_RXD_ARESETN,
      O => \sync_rst1_i_1__17_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_94 is
  port (
    S_AXI_ACLK : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_94 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_94;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_94 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal sync_rst1_i_1_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
async_rst0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => '0',
      Q => async_rst0,
      R => '0'
    );
async_rst1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst0,
      Q => async_rst1,
      R => '0'
    );
async_rst2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst1,
      Q => async_rst2,
      R => '0'
    );
async_rst3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst2,
      Q => async_rst3,
      R => '0'
    );
async_rst4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst3,
      Q => async_rst4,
      R => '0'
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => sync_rst1_i_1_n_0
    );
sync_rst1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => async_rst4,
      I1 => sync_rst1_reg_0,
      O => sync_rst1_i_1_n_0
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => sync_rst1_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_95 is
  port (
    RESET2RX_CLIENT : out STD_LOGIC;
    \ClkBAxiEthBClkCrsBusOut_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_mac_aclk : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC;
    sample_rx_mac_config : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_95 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_95;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_95 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  RESET2RX_CLIENT <= sync_rst1;
\ClkBAxiEthBClkCrsBusOut[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_rst1,
      I1 => sample_rx_mac_config,
      O => \ClkBAxiEthBClkCrsBusOut_reg[15]\(0)
    );
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => '0',
      PRE => sync_rst1_reg_0,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => async_rst0,
      PRE => sync_rst1_reg_0,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => async_rst1,
      PRE => sync_rst1_reg_0,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => async_rst2,
      PRE => sync_rst1_reg_0,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => async_rst3,
      PRE => sync_rst1_reg_0,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => async_rst4
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => async_rst4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_96 is
  port (
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_96 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_96;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_96 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__5_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
async_rst0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => '0',
      Q => async_rst0,
      R => '0'
    );
async_rst1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst0,
      Q => async_rst1,
      R => '0'
    );
async_rst2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst1,
      Q => async_rst2,
      R => '0'
    );
async_rst3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst2,
      Q => async_rst3,
      R => '0'
    );
async_rst4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => async_rst3,
      Q => async_rst4,
      R => '0'
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__5_n_0\
    );
\sync_rst1_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => async_rst4,
      I1 => S_AXI_ARESETN,
      O => \sync_rst1_i_1__5_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_97 is
  port (
    \out\ : out STD_LOGIC;
    \GEN_NonUScale.PHY_RESET_CMPLTE_reg\ : out STD_LOGIC;
    \GEN_NonUScale.PHY_RESET_N_reg\ : out STD_LOGIC;
    GTX_CLK : in STD_LOGIC;
    ClkARst : in STD_LOGIC;
    phyResetCntEnable : in STD_LOGIC;
    \GEN_NonUScale.phy_reset_count_reg[8]\ : in STD_LOGIC;
    \GEN_NonUScale.phy_reset_count_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_in : in STD_LOGIC;
    PHY_RST_N : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_97 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_97;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_97 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  \out\ <= sync_rst1;
\GEN_NonUScale.PHY_RESET_CMPLTE_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075552000"
    )
        port map (
      I0 => phyResetCntEnable,
      I1 => \GEN_NonUScale.phy_reset_count_reg[8]\,
      I2 => \GEN_NonUScale.phy_reset_count_reg\(0),
      I3 => \GEN_NonUScale.phy_reset_count_reg\(1),
      I4 => data_in,
      I5 => sync_rst1,
      O => \GEN_NonUScale.PHY_RESET_CMPLTE_reg\
    );
\GEN_NonUScale.PHY_RESET_N_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CAFA0A0A"
    )
        port map (
      I0 => PHY_RST_N,
      I1 => \GEN_NonUScale.phy_reset_count_reg\(0),
      I2 => phyResetCntEnable,
      I3 => \GEN_NonUScale.phy_reset_count_reg[8]\,
      I4 => \GEN_NonUScale.phy_reset_count_reg\(1),
      I5 => sync_rst1,
      O => \GEN_NonUScale.PHY_RESET_N_reg\
    );
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => GTX_CLK,
      CE => '1',
      D => '0',
      PRE => ClkARst,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => GTX_CLK,
      CE => '1',
      D => async_rst0,
      PRE => ClkARst,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => GTX_CLK,
      CE => '1',
      D => async_rst1,
      PRE => ClkARst,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => GTX_CLK,
      CE => '1',
      D => async_rst2,
      PRE => ClkARst,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => GTX_CLK,
      CE => '1',
      D => async_rst3,
      PRE => ClkARst,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => GTX_CLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => async_rst4
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => GTX_CLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => async_rst4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_98 is
  port (
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    RESET2TX_CLIENT : in STD_LOGIC;
    ClkARst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_98 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_98;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_98 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__2_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => '0',
      PRE => RESET2TX_CLIENT,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst0,
      PRE => RESET2TX_CLIENT,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst1,
      PRE => RESET2TX_CLIENT,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst2,
      PRE => RESET2TX_CLIENT,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => async_rst3,
      PRE => RESET2TX_CLIENT,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__2_n_0\
    );
\sync_rst1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => async_rst4,
      I1 => ClkARst,
      O => \sync_rst1_i_1__2_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_sync_reset_99 is
  port (
    tx_init_in_prog_cross : out STD_LOGIC;
    tx_mac_aclk : in STD_LOGIC;
    ClkARst : in STD_LOGIC;
    RESET2TX_CLIENT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_sync_reset_99 : entity is "sync_reset";
end bd_929b_eth_buf_0_sync_reset_99;

architecture STRUCTURE of bd_929b_eth_buf_0_sync_reset_99 is
  signal async_rst0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of async_rst0 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of async_rst0 : signal is "no";
  signal async_rst1 : STD_LOGIC;
  attribute async_reg of async_rst1 : signal is "true";
  attribute shreg_extract of async_rst1 : signal is "no";
  signal async_rst2 : STD_LOGIC;
  attribute async_reg of async_rst2 : signal is "true";
  attribute shreg_extract of async_rst2 : signal is "no";
  signal async_rst3 : STD_LOGIC;
  attribute async_reg of async_rst3 : signal is "true";
  attribute shreg_extract of async_rst3 : signal is "no";
  signal async_rst4 : STD_LOGIC;
  attribute async_reg of async_rst4 : signal is "true";
  attribute shreg_extract of async_rst4 : signal is "no";
  signal sync_rst0 : STD_LOGIC;
  attribute async_reg of sync_rst0 : signal is "true";
  attribute shreg_extract of sync_rst0 : signal is "no";
  signal sync_rst1 : STD_LOGIC;
  attribute async_reg of sync_rst1 : signal is "true";
  attribute shreg_extract of sync_rst1 : signal is "no";
  signal \sync_rst1_i_1__1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of async_rst0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of async_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst1_reg : label is std.standard.true;
  attribute KEEP of async_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst1_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst2_reg : label is std.standard.true;
  attribute KEEP of async_rst2_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst2_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst3_reg : label is std.standard.true;
  attribute KEEP of async_rst3_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst3_reg : label is "no";
  attribute ASYNC_REG_boolean of async_rst4_reg : label is std.standard.true;
  attribute KEEP of async_rst4_reg : label is "yes";
  attribute SHREG_EXTRACT of async_rst4_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst0_reg : label is std.standard.true;
  attribute KEEP of sync_rst0_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst0_reg : label is "no";
  attribute ASYNC_REG_boolean of sync_rst1_reg : label is std.standard.true;
  attribute KEEP of sync_rst1_reg : label is "yes";
  attribute SHREG_EXTRACT of sync_rst1_reg : label is "no";
begin
  tx_init_in_prog_cross <= sync_rst1;
async_rst0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => '0',
      PRE => ClkARst,
      Q => async_rst0
    );
async_rst1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => async_rst0,
      PRE => ClkARst,
      Q => async_rst1
    );
async_rst2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => async_rst1,
      PRE => ClkARst,
      Q => async_rst2
    );
async_rst3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => async_rst2,
      PRE => ClkARst,
      Q => async_rst3
    );
async_rst4_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => async_rst3,
      PRE => ClkARst,
      Q => async_rst4
    );
sync_rst0_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => '0',
      Q => sync_rst0,
      S => \sync_rst1_i_1__1_n_0\
    );
\sync_rst1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => async_rst4,
      I1 => RESET2TX_CLIENT,
      O => \sync_rst1_i_1__1_n_0\
    );
sync_rst1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => sync_rst0,
      Q => sync_rst1,
      S => \sync_rst1_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_tx_basic_if is
  port (
    txc_we_dly1_reg_0 : out STD_LOGIC;
    AXI_STR_TXD_TREADY : out STD_LOGIC;
    AXI_STR_TXC_TREADY : out STD_LOGIC;
    Axi_Str_TxD_2_Mem_En : out STD_LOGIC;
    Axi_Str_TxC_2_Mem_En : out STD_LOGIC;
    ClkARst : out STD_LOGIC;
    Axi_Str_TxD_2_Mem_We : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \txd_rd_pntr_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \txc_rd_addr2_pntr_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Axi_Str_TxD_2_Mem_Din : out STD_LOGIC_VECTOR ( 35 downto 0 );
    Axi_Str_TxC_2_Mem_Din : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Axi_Str_TxC_2_Mem_Addr : out STD_LOGIC_VECTOR ( 9 downto 0 );
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    reset2axi_str_txd : in STD_LOGIC;
    AXI_STR_TXD_TVALID : in STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    AXI_STR_TXD_TLAST : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    AXI_STR_TXC_TVALID : in STD_LOGIC;
    AXI_STR_TXC_TLAST : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Axi_Str_TxC_2_Mem_Dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AXI_STR_TXD_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_STR_TXD_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_tx_basic_if : entity is "tx_basic_if";
end bd_929b_eth_buf_0_tx_basic_if;

architecture STRUCTURE of bd_929b_eth_buf_0_tx_basic_if is
  signal \^axi_str_txc_tready\ : STD_LOGIC;
  signal \^axi_str_txd_tready\ : STD_LOGIC;
  signal Axi_Str_TxC_2_Mem_Addr_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Axi_Str_TxC_2_Mem_Addr_int1__0\ : STD_LOGIC;
  signal \Axi_Str_TxC_2_Mem_Addr_int[0]_i_2_n_0\ : STD_LOGIC;
  signal \Axi_Str_TxC_2_Mem_Addr_int[0]_i_3_n_0\ : STD_LOGIC;
  signal \Axi_Str_TxC_2_Mem_Addr_int[0]_i_4_n_0\ : STD_LOGIC;
  signal \Axi_Str_TxC_2_Mem_Addr_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0\ : STD_LOGIC;
  signal Axi_Str_TxC_2_Mem_Din_int : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \Axi_Str_TxC_2_Mem_Din_int[10]_i_1_n_0\ : STD_LOGIC;
  signal \Axi_Str_TxC_2_Mem_Din_int[11]_i_1_n_0\ : STD_LOGIC;
  signal \Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0\ : STD_LOGIC;
  signal \Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0\ : STD_LOGIC;
  signal Axi_Str_TxC_2_Mem_En0 : STD_LOGIC;
  signal \Axi_Str_TxC_2_Mem_We_int[0]_i_2_n_0\ : STD_LOGIC;
  signal \Axi_Str_TxC_2_Mem_We_int[0]_i_3_n_0\ : STD_LOGIC;
  signal \Axi_Str_TxD_2_Mem_We[3]_i_1_n_0\ : STD_LOGIC;
  signal \^clkarst\ : STD_LOGIC;
  signal \FSM_sequential_txc_wr_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_wr_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_wr_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_wr_cs[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_wr_cs[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_wr_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_wr_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_wr_cs[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_wr_cs[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_wr_cs[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_wr_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_wr_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_wr_cs[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_wr_cs[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_wr_cs_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txd_wr_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txd_wr_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txd_wr_cs[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txd_wr_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txd_wr_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txd_wr_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txd_wr_cs_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal addr_2_en : STD_LOGIC;
  signal addr_2_en0 : STD_LOGIC;
  signal addr_2_en_dly1 : STD_LOGIC;
  signal addr_2_en_dly2 : STD_LOGIC;
  signal addr_2_en_i_3_n_0 : STD_LOGIC;
  signal addr_2_en_i_4_n_0 : STD_LOGIC;
  signal addr_2_en_i_6_n_0 : STD_LOGIC;
  signal axi_str_txc_tlast_dly0 : STD_LOGIC;
  signal axi_str_txc_tready_int2 : STD_LOGIC;
  signal axi_str_txc_tready_int_dly : STD_LOGIC;
  signal axi_str_txc_tready_int_i_10_n_0 : STD_LOGIC;
  signal axi_str_txc_tready_int_i_11_n_0 : STD_LOGIC;
  signal axi_str_txc_tready_int_i_12_n_0 : STD_LOGIC;
  signal axi_str_txc_tready_int_i_13_n_0 : STD_LOGIC;
  signal axi_str_txc_tready_int_i_1_n_0 : STD_LOGIC;
  signal axi_str_txc_tready_int_i_2_n_0 : STD_LOGIC;
  signal axi_str_txc_tready_int_i_3_n_0 : STD_LOGIC;
  signal axi_str_txc_tready_int_i_4_n_0 : STD_LOGIC;
  signal axi_str_txc_tready_int_i_5_n_0 : STD_LOGIC;
  signal axi_str_txc_tready_int_i_8_n_0 : STD_LOGIC;
  signal axi_str_txc_tready_int_i_9_n_0 : STD_LOGIC;
  signal axi_str_txc_tready_int_reg_i_6_n_1 : STD_LOGIC;
  signal axi_str_txc_tready_int_reg_i_6_n_2 : STD_LOGIC;
  signal axi_str_txc_tready_int_reg_i_6_n_3 : STD_LOGIC;
  signal axi_str_txc_tvalid_dly0 : STD_LOGIC;
  signal axi_str_txd_tdata_dly0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_str_txd_tlast_dly0 : STD_LOGIC;
  signal axi_str_txd_tready_int01_out : STD_LOGIC;
  signal axi_str_txd_tready_int_dly : STD_LOGIC;
  signal axi_str_txd_tready_int_i_1_n_0 : STD_LOGIC;
  signal axi_str_txd_tready_int_i_3_n_0 : STD_LOGIC;
  signal axi_str_txd_tready_int_i_4_n_0 : STD_LOGIC;
  signal axi_str_txd_tstrb_dly0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_str_txd_tvalid_dly0 : STD_LOGIC;
  signal check_full : STD_LOGIC;
  signal clr_txc_trdy : STD_LOGIC;
  signal clr_txc_trdy0 : STD_LOGIC;
  signal clr_txd_rdy : STD_LOGIC;
  signal clr_txd_rdy1 : STD_LOGIC;
  signal clr_txd_trdy : STD_LOGIC;
  signal clr_txd_trdy0 : STD_LOGIC;
  signal compare_addr0_cmplt : STD_LOGIC;
  signal compare_addr0_cmplt_i_1_n_0 : STD_LOGIC;
  signal compare_addr0_cmplt_i_2_n_0 : STD_LOGIC;
  signal compare_addr2 : STD_LOGIC;
  signal compare_addr2_cmplt : STD_LOGIC;
  signal compare_addr2_cmplt_dly : STD_LOGIC;
  signal compare_addr2_cmplt_i_1_n_0 : STD_LOGIC;
  signal disable_txc_trdy : STD_LOGIC;
  signal disable_txc_trdy0 : STD_LOGIC;
  signal disable_txc_trdy_dly : STD_LOGIC;
  signal disable_txd_trdy : STD_LOGIC;
  signal disable_txd_trdy_dly : STD_LOGIC;
  signal disable_txd_trdy_dly_i_10_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_11_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_13_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_14_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_15_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_16_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_17_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_18_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_19_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_20_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_21_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_22_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_23_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_24_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_25_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_26_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_27_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_28_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_29_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_30_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_31_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_3_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_5_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_7_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_i_9_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_reg_i_12_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_reg_i_12_n_1 : STD_LOGIC;
  signal disable_txd_trdy_dly_reg_i_12_n_2 : STD_LOGIC;
  signal disable_txd_trdy_dly_reg_i_12_n_3 : STD_LOGIC;
  signal disable_txd_trdy_dly_reg_i_6_n_6 : STD_LOGIC;
  signal disable_txd_trdy_dly_reg_i_8_n_0 : STD_LOGIC;
  signal disable_txd_trdy_dly_reg_i_8_n_1 : STD_LOGIC;
  signal disable_txd_trdy_dly_reg_i_8_n_2 : STD_LOGIC;
  signal disable_txd_trdy_dly_reg_i_8_n_3 : STD_LOGIC;
  signal end_addr_byte_offset0 : STD_LOGIC;
  signal \end_addr_byte_offset[0]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_byte_offset[1]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_byte_offset_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_addr_byte_offset_reg_n_0_[1]\ : STD_LOGIC;
  signal halt_pntr_update : STD_LOGIC;
  signal halt_pntr_update1 : STD_LOGIC;
  signal halt_pntr_update1_carry_i_1_n_0 : STD_LOGIC;
  signal halt_pntr_update1_carry_i_2_n_0 : STD_LOGIC;
  signal halt_pntr_update1_carry_i_3_n_0 : STD_LOGIC;
  signal halt_pntr_update1_carry_i_4_n_0 : STD_LOGIC;
  signal halt_pntr_update1_carry_n_1 : STD_LOGIC;
  signal halt_pntr_update1_carry_n_2 : STD_LOGIC;
  signal halt_pntr_update1_carry_n_3 : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__1_n_0\ : STD_LOGIC;
  signal inc_txd_addr_one : STD_LOGIC;
  signal inc_txd_wr_addr : STD_LOGIC;
  signal init_bram : STD_LOGIC;
  signal load : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in25_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_44_in : STD_LOGIC;
  signal p_51_in : STD_LOGIC;
  signal set_first_packet18_in : STD_LOGIC;
  signal set_txc_addr_0 : STD_LOGIC;
  signal set_txc_addr_2 : STD_LOGIC;
  signal set_txc_addr_3 : STD_LOGIC;
  signal set_txc_en : STD_LOGIC;
  signal set_txc_we : STD_LOGIC;
  signal set_txd_en : STD_LOGIC;
  signal set_txd_we : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_init_in_prog_int_i_1_n_0 : STD_LOGIC;
  signal txc_addr_0_dly1 : STD_LOGIC;
  signal txc_addr_0_dly1_i_4_n_0 : STD_LOGIC;
  signal txc_addr_0_dly1_i_5_n_0 : STD_LOGIC;
  signal txc_addr_0_dly1_reg_i_2_n_0 : STD_LOGIC;
  signal txc_addr_0_dly2 : STD_LOGIC;
  signal txc_addr_2 : STD_LOGIC;
  signal txc_addr_2_i_2_n_0 : STD_LOGIC;
  signal txc_addr_3_dly : STD_LOGIC;
  signal txc_addr_3_dly2 : STD_LOGIC;
  signal txc_addr_3_dly3 : STD_LOGIC;
  signal txc_addr_3_dly_i_1_n_0 : STD_LOGIC;
  signal txc_addr_3_dly_i_3_n_0 : STD_LOGIC;
  signal txc_mem_full0 : STD_LOGIC;
  signal \txc_mem_full0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \txc_mem_full0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \txc_mem_full0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal txc_mem_full1 : STD_LOGIC;
  signal txc_mem_full_i_1_n_0 : STD_LOGIC;
  signal txc_mem_full_i_5_n_0 : STD_LOGIC;
  signal txc_mem_full_i_6_n_0 : STD_LOGIC;
  signal txc_mem_full_i_7_n_0 : STD_LOGIC;
  signal txc_mem_full_i_8_n_0 : STD_LOGIC;
  signal txc_mem_full_reg_i_4_n_0 : STD_LOGIC;
  signal txc_mem_full_reg_i_4_n_1 : STD_LOGIC;
  signal txc_mem_full_reg_i_4_n_2 : STD_LOGIC;
  signal txc_mem_full_reg_i_4_n_3 : STD_LOGIC;
  signal txc_mem_full_reg_n_0 : STD_LOGIC;
  signal txc_mem_wr_addr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal txc_mem_wr_addr_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal txc_mem_wr_addr_1 : STD_LOGIC;
  signal \txc_mem_wr_addr_1[5]_i_2_n_0\ : STD_LOGIC;
  signal \txc_mem_wr_addr_1[9]_i_2_n_0\ : STD_LOGIC;
  signal \txc_mem_wr_addr_1[9]_i_4_n_0\ : STD_LOGIC;
  signal \txc_mem_wr_addr_1_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal txc_rd_addr2_pntr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal txc_rd_addr2_pntr1 : STD_LOGIC;
  signal txc_rd_addr2_pntr1_carry_i_1_n_0 : STD_LOGIC;
  signal txc_rd_addr2_pntr1_carry_n_1 : STD_LOGIC;
  signal txc_rd_addr2_pntr1_carry_n_2 : STD_LOGIC;
  signal txc_rd_addr2_pntr1_carry_n_3 : STD_LOGIC;
  signal \txc_rd_addr2_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal txc_rd_addr2_pntr_1 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal txc_rd_addr2_pntr_10 : STD_LOGIC;
  signal \^txc_rd_addr2_pntr_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal txc_we_dly1 : STD_LOGIC;
  signal \^txc_we_dly1_reg_0\ : STD_LOGIC;
  signal txc_we_dly2 : STD_LOGIC;
  signal txc_wr_cs : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of txc_wr_cs : signal is "yes";
  signal txc_wr_ns152_out : STD_LOGIC;
  signal txd_mem_afull : STD_LOGIC;
  signal txd_mem_afull1 : STD_LOGIC;
  signal txd_mem_afull1_carry_i_1_n_0 : STD_LOGIC;
  signal txd_mem_afull1_carry_i_2_n_0 : STD_LOGIC;
  signal txd_mem_afull1_carry_i_3_n_0 : STD_LOGIC;
  signal txd_mem_afull1_carry_i_4_n_0 : STD_LOGIC;
  signal txd_mem_afull1_carry_i_5_n_0 : STD_LOGIC;
  signal txd_mem_afull1_carry_i_6_n_0 : STD_LOGIC;
  signal txd_mem_afull1_carry_i_7_n_0 : STD_LOGIC;
  signal txd_mem_afull1_carry_i_8_n_0 : STD_LOGIC;
  signal txd_mem_afull1_carry_n_1 : STD_LOGIC;
  signal txd_mem_afull1_carry_n_2 : STD_LOGIC;
  signal txd_mem_afull1_carry_n_3 : STD_LOGIC;
  signal txd_mem_afull_i_1_n_0 : STD_LOGIC;
  signal txd_mem_full : STD_LOGIC;
  signal txd_mem_full0 : STD_LOGIC;
  signal txd_mem_full1 : STD_LOGIC;
  signal \txd_mem_full1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \txd_mem_full1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \txd_mem_full1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \txd_mem_full1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal txd_mem_full_i_1_n_0 : STD_LOGIC;
  signal txd_rd_pntr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal txd_rd_pntr1 : STD_LOGIC;
  signal txd_rd_pntr1_carry_i_1_n_0 : STD_LOGIC;
  signal txd_rd_pntr1_carry_n_1 : STD_LOGIC;
  signal txd_rd_pntr1_carry_n_2 : STD_LOGIC;
  signal txd_rd_pntr1_carry_n_3 : STD_LOGIC;
  signal txd_rd_pntr_1 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal txd_rd_pntr_10 : STD_LOGIC;
  signal txd_rd_pntr_2 : STD_LOGIC;
  signal txd_rd_pntr_hold : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \txd_rd_pntr_hold[9]_i_2_n_0\ : STD_LOGIC;
  signal \txd_rd_pntr_hold[9]_i_4_n_0\ : STD_LOGIC;
  signal txd_rd_pntr_hold_0 : STD_LOGIC;
  signal txd_rd_pntr_hold_plus3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \txd_rd_pntr_hold_plus3[0]_i_1_n_0\ : STD_LOGIC;
  signal \txd_rd_pntr_hold_plus3[1]_i_1_n_0\ : STD_LOGIC;
  signal \txd_rd_pntr_hold_plus3[2]_i_1_n_0\ : STD_LOGIC;
  signal \txd_rd_pntr_hold_plus3[3]_i_1_n_0\ : STD_LOGIC;
  signal \txd_rd_pntr_hold_plus3[4]_i_1_n_0\ : STD_LOGIC;
  signal \txd_rd_pntr_hold_plus3[5]_i_1_n_0\ : STD_LOGIC;
  signal \txd_rd_pntr_hold_plus3[6]_i_1_n_0\ : STD_LOGIC;
  signal \txd_rd_pntr_hold_plus3[7]_i_1_n_0\ : STD_LOGIC;
  signal \txd_rd_pntr_hold_plus3[8]_i_1_n_0\ : STD_LOGIC;
  signal \txd_rd_pntr_hold_plus3[9]_i_1_n_0\ : STD_LOGIC;
  signal \txd_rd_pntr_hold_plus3[9]_i_2_n_0\ : STD_LOGIC;
  signal \^txd_rd_pntr_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal txd_rdy : STD_LOGIC;
  signal txd_rdy_i_1_n_0 : STD_LOGIC;
  signal txd_wr_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of txd_wr_cs : signal is "yes";
  signal update_bram_cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \update_bram_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \update_bram_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \update_bram_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \update_bram_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \update_bram_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \update_bram_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \update_bram_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \update_bram_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \update_bram_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \update_bram_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \update_bram_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal update_rd_pntrs1 : STD_LOGIC;
  signal update_rd_pntrs121_in : STD_LOGIC;
  signal update_rd_pntrs138_in : STD_LOGIC;
  signal \update_rd_pntrs1_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \update_rd_pntrs1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \update_rd_pntrs1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \update_rd_pntrs1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal wrote_first_packet : STD_LOGIC;
  signal wrote_first_packet_i_1_n_0 : STD_LOGIC;
  signal wrote_first_packet_i_2_n_0 : STD_LOGIC;
  signal wrote_first_packet_i_3_n_0 : STD_LOGIC;
  signal NLW_axi_str_txc_tready_int_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_disable_txd_trdy_dly_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_disable_txd_trdy_dly_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_disable_txd_trdy_dly_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_disable_txd_trdy_dly_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_disable_txd_trdy_dly_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_disable_txd_trdy_dly_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_halt_pntr_update1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_txc_mem_full0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_txc_mem_full_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_txc_rd_addr2_pntr1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_txd_mem_afull1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_txd_mem_full1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_txd_rd_pntr1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_rd_pntrs1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_rd_pntrs1_inferred__1/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_update_rd_pntrs1_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Axi_Str_TxC_2_Mem_En_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Axi_Str_TxC_2_Mem_We_int[0]_i_2\ : label is "soft_lutpair82";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_txc_wr_cs_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_txc_wr_cs_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_txc_wr_cs_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_txc_wr_cs_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \FSM_sequential_txd_wr_cs[1]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \FSM_sequential_txd_wr_cs[2]_i_3\ : label is "soft_lutpair100";
  attribute KEEP of \FSM_sequential_txd_wr_cs_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_txd_wr_cs_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_txd_wr_cs_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of addr_2_en_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of addr_2_en_i_5 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of addr_2_en_i_6 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \axi_str_txd_2_mem_addr_int[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \axi_str_txd_2_mem_addr_int[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \axi_str_txd_2_mem_addr_int[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \axi_str_txd_2_mem_addr_int[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \axi_str_txd_2_mem_addr_int[6]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \axi_str_txd_2_mem_addr_int[7]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \axi_str_txd_2_mem_addr_int[8]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \axi_str_txd_2_mem_addr_int[9]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of disable_txd_trdy_dly_i_2 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \end_addr_byte_offset[0]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \i__carry_i_7__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \i__carry_i_8__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of txc_addr_0_dly1_i_3 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \txc_mem_wr_addr_1[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \txc_mem_wr_addr_1[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \txc_mem_wr_addr_1[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \txc_mem_wr_addr_1[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \txc_mem_wr_addr_1[5]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \txc_mem_wr_addr_1[6]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \txc_mem_wr_addr_1[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \txc_mem_wr_addr_1[8]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of txd_mem_full_i_1 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \txd_rd_pntr_hold_plus3[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \txd_rd_pntr_hold_plus3[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \txd_rd_pntr_hold_plus3[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \txd_rd_pntr_hold_plus3[4]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \txd_rd_pntr_hold_plus3[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \txd_rd_pntr_hold_plus3[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \txd_rd_pntr_hold_plus3[8]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \txd_rd_pntr_hold_plus3[9]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \update_bram_cnt[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \update_bram_cnt[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \update_bram_cnt[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \update_bram_cnt[4]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \update_bram_cnt[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \update_bram_cnt[7]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \update_bram_cnt[7]_i_4\ : label is "soft_lutpair103";
begin
  AXI_STR_TXC_TREADY <= \^axi_str_txc_tready\;
  AXI_STR_TXD_TREADY <= \^axi_str_txd_tready\;
  ClkARst <= \^clkarst\;
  Q(9 downto 0) <= \^q\(9 downto 0);
  \txc_rd_addr2_pntr_reg[8]_0\(8 downto 0) <= \^txc_rd_addr2_pntr_reg[8]_0\(8 downto 0);
  txc_we_dly1_reg_0 <= \^txc_we_dly1_reg_0\;
  \txd_rd_pntr_reg[8]_0\(8 downto 0) <= \^txd_rd_pntr_reg[8]_0\(8 downto 0);
\Axi_Str_TxC_2_Mem_Addr_int[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BF80"
    )
        port map (
      I0 => txc_mem_wr_addr(0),
      I1 => inc_txd_addr_one,
      I2 => set_txc_we,
      I3 => \Axi_Str_TxC_2_Mem_Addr_int[0]_i_2_n_0\,
      I4 => set_txc_addr_3,
      O => Axi_Str_TxC_2_Mem_Addr_int(0)
    );
\Axi_Str_TxC_2_Mem_Addr_int[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004040400040"
    )
        port map (
      I0 => \Axi_Str_TxC_2_Mem_Addr_int[0]_i_3_n_0\,
      I1 => \Axi_Str_TxC_2_Mem_Addr_int[0]_i_4_n_0\,
      I2 => txc_wr_cs(3),
      I3 => set_txc_addr_0,
      I4 => set_txc_we,
      I5 => init_bram,
      O => \Axi_Str_TxC_2_Mem_Addr_int[0]_i_2_n_0\
    );
\Axi_Str_TxC_2_Mem_Addr_int[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015FFFF00000000"
    )
        port map (
      I0 => txc_wr_cs(2),
      I1 => txc_wr_cs(1),
      I2 => txc_wr_cs(0),
      I3 => txc_wr_cs(3),
      I4 => \^txc_we_dly1_reg_0\,
      I5 => txc_addr_2,
      O => \Axi_Str_TxC_2_Mem_Addr_int[0]_i_3_n_0\
    );
\Axi_Str_TxC_2_Mem_Addr_int[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0333008803000088"
    )
        port map (
      I0 => \Axi_Str_TxC_2_Mem_We_int[0]_i_2_n_0\,
      I1 => txc_wr_cs(1),
      I2 => disable_txd_trdy_dly,
      I3 => txc_wr_cs(2),
      I4 => txc_wr_cs(0),
      I5 => compare_addr0_cmplt,
      O => \Axi_Str_TxC_2_Mem_Addr_int[0]_i_4_n_0\
    );
\Axi_Str_TxC_2_Mem_Addr_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBB8B8B8BBB8"
    )
        port map (
      I0 => txc_mem_wr_addr(1),
      I1 => \Axi_Str_TxC_2_Mem_Addr_int[1]_i_2_n_0\,
      I2 => \Axi_Str_TxC_2_Mem_Addr_int1__0\,
      I3 => txc_addr_2,
      I4 => \^txc_we_dly1_reg_0\,
      I5 => init_bram,
      O => Axi_Str_TxC_2_Mem_Addr_int(1)
    );
\Axi_Str_TxC_2_Mem_Addr_int[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => txc_wr_cs(3),
      I1 => txc_wr_cs(2),
      I2 => txc_wr_cs(0),
      I3 => txc_wr_cs(1),
      I4 => set_txc_we,
      O => \Axi_Str_TxC_2_Mem_Addr_int[1]_i_2_n_0\
    );
\Axi_Str_TxC_2_Mem_Addr_int[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => txc_wr_cs(2),
      I1 => txc_wr_cs(1),
      I2 => txc_wr_cs(0),
      I3 => txc_wr_cs(3),
      O => init_bram
    );
\Axi_Str_TxC_2_Mem_Addr_int[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Axi_Str_TxC_2_Mem_Addr_int[1]_i_2_n_0\,
      O => \Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Addr_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => Axi_Str_TxC_2_Mem_Addr_int(0),
      Q => Axi_Str_TxC_2_Mem_Addr(0),
      R => '0'
    );
\Axi_Str_TxC_2_Mem_Addr_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => Axi_Str_TxC_2_Mem_Addr_int(1),
      Q => Axi_Str_TxC_2_Mem_Addr(1),
      R => '0'
    );
\Axi_Str_TxC_2_Mem_Addr_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => txc_mem_wr_addr(2),
      Q => Axi_Str_TxC_2_Mem_Addr(2),
      R => \Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Addr_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => txc_mem_wr_addr(3),
      Q => Axi_Str_TxC_2_Mem_Addr(3),
      R => \Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Addr_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => txc_mem_wr_addr(4),
      Q => Axi_Str_TxC_2_Mem_Addr(4),
      R => \Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Addr_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => txc_mem_wr_addr(5),
      Q => Axi_Str_TxC_2_Mem_Addr(5),
      R => \Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Addr_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => txc_mem_wr_addr(6),
      Q => Axi_Str_TxC_2_Mem_Addr(6),
      R => \Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Addr_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => txc_mem_wr_addr(7),
      Q => Axi_Str_TxC_2_Mem_Addr(7),
      R => \Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Addr_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => txc_mem_wr_addr(8),
      Q => Axi_Str_TxC_2_Mem_Addr(8),
      R => \Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Addr_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => txc_mem_wr_addr(9),
      Q => Axi_Str_TxC_2_Mem_Addr(9),
      R => \Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Din_int[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB100B1"
    )
        port map (
      I0 => set_txc_addr_3,
      I1 => \^q\(0),
      I2 => txc_mem_wr_addr(0),
      I3 => inc_txd_addr_one,
      I4 => \end_addr_byte_offset_reg_n_0_[0]\,
      O => Axi_Str_TxC_2_Mem_Din_int(0)
    );
\Axi_Str_TxC_2_Mem_Din_int[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^q\(8),
      I1 => txc_wr_cs(1),
      I2 => txc_wr_cs(0),
      I3 => txc_wr_cs(2),
      I4 => txc_wr_cs(3),
      I5 => sync_rst1_reg,
      O => \Axi_Str_TxC_2_Mem_Din_int[10]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Din_int[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^q\(9),
      I1 => txc_wr_cs(1),
      I2 => txc_wr_cs(0),
      I3 => txc_wr_cs(2),
      I4 => txc_wr_cs(3),
      I5 => sync_rst1_reg,
      O => \Axi_Str_TxC_2_Mem_Din_int[11]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Din_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBE140000BE14"
    )
        port map (
      I0 => set_txc_addr_3,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => txc_mem_wr_addr(1),
      I4 => inc_txd_addr_one,
      I5 => \end_addr_byte_offset_reg_n_0_[1]\,
      O => Axi_Str_TxC_2_Mem_Din_int(1)
    );
\Axi_Str_TxC_2_Mem_Din_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBE140000EE44"
    )
        port map (
      I0 => set_txc_addr_3,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => txc_mem_wr_addr(2),
      I4 => inc_txd_addr_one,
      I5 => \^q\(0),
      O => Axi_Str_TxC_2_Mem_Din_int(2)
    );
\Axi_Str_TxC_2_Mem_Din_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => set_txc_addr_3,
      I1 => p_0_in(3),
      I2 => txc_mem_wr_addr(3),
      I3 => inc_txd_addr_one,
      I4 => \^q\(1),
      O => Axi_Str_TxC_2_Mem_Din_int(3)
    );
\Axi_Str_TxC_2_Mem_Din_int[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => set_txc_addr_3,
      I1 => p_0_in(4),
      I2 => txc_mem_wr_addr(4),
      I3 => inc_txd_addr_one,
      I4 => \^q\(2),
      O => Axi_Str_TxC_2_Mem_Din_int(4)
    );
\Axi_Str_TxC_2_Mem_Din_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => set_txc_addr_3,
      I1 => p_0_in(5),
      I2 => txc_mem_wr_addr(5),
      I3 => inc_txd_addr_one,
      I4 => \^q\(3),
      O => Axi_Str_TxC_2_Mem_Din_int(5)
    );
\Axi_Str_TxC_2_Mem_Din_int[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBE140000BE14"
    )
        port map (
      I0 => set_txc_addr_3,
      I1 => \^q\(6),
      I2 => \Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0\,
      I3 => txc_mem_wr_addr(6),
      I4 => inc_txd_addr_one,
      I5 => \^q\(4),
      O => Axi_Str_TxC_2_Mem_Din_int(6)
    );
\Axi_Str_TxC_2_Mem_Din_int[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0\
    );
\Axi_Str_TxC_2_Mem_Din_int[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => set_txc_addr_3,
      I1 => p_0_in(7),
      I2 => txc_mem_wr_addr(7),
      I3 => inc_txd_addr_one,
      I4 => \^q\(5),
      O => Axi_Str_TxC_2_Mem_Din_int(7)
    );
\Axi_Str_TxC_2_Mem_Din_int[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => set_txc_addr_3,
      I1 => p_0_in(8),
      I2 => txc_mem_wr_addr(8),
      I3 => inc_txd_addr_one,
      I4 => \^q\(6),
      O => Axi_Str_TxC_2_Mem_Din_int(8)
    );
\Axi_Str_TxC_2_Mem_Din_int[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABBB"
    )
        port map (
      I0 => sync_rst1_reg,
      I1 => txc_wr_cs(3),
      I2 => txc_wr_cs(0),
      I3 => txc_wr_cs(1),
      I4 => txc_wr_cs(2),
      O => \Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Din_int[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => set_txc_addr_3,
      I1 => p_0_in(9),
      I2 => txc_mem_wr_addr(9),
      I3 => inc_txd_addr_one,
      I4 => \^q\(7),
      O => Axi_Str_TxC_2_Mem_Din_int(9)
    );
\Axi_Str_TxC_2_Mem_Din_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => Axi_Str_TxC_2_Mem_Din_int(0),
      Q => Axi_Str_TxC_2_Mem_Din(0),
      R => \Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Din_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => \Axi_Str_TxC_2_Mem_Din_int[10]_i_1_n_0\,
      Q => Axi_Str_TxC_2_Mem_Din(10),
      R => '0'
    );
\Axi_Str_TxC_2_Mem_Din_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => \Axi_Str_TxC_2_Mem_Din_int[11]_i_1_n_0\,
      Q => Axi_Str_TxC_2_Mem_Din(11),
      R => '0'
    );
\Axi_Str_TxC_2_Mem_Din_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => Axi_Str_TxC_2_Mem_Din_int(1),
      Q => Axi_Str_TxC_2_Mem_Din(1),
      R => \Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Din_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => Axi_Str_TxC_2_Mem_Din_int(2),
      Q => Axi_Str_TxC_2_Mem_Din(2),
      R => \Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Din_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => Axi_Str_TxC_2_Mem_Din_int(3),
      Q => Axi_Str_TxC_2_Mem_Din(3),
      R => \Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Din_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => Axi_Str_TxC_2_Mem_Din_int(4),
      Q => Axi_Str_TxC_2_Mem_Din(4),
      R => \Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Din_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => Axi_Str_TxC_2_Mem_Din_int(5),
      Q => Axi_Str_TxC_2_Mem_Din(5),
      R => \Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Din_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => Axi_Str_TxC_2_Mem_Din_int(6),
      Q => Axi_Str_TxC_2_Mem_Din(6),
      R => \Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Din_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => Axi_Str_TxC_2_Mem_Din_int(7),
      Q => Axi_Str_TxC_2_Mem_Din(7),
      R => \Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Din_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => Axi_Str_TxC_2_Mem_Din_int(8),
      Q => Axi_Str_TxC_2_Mem_Din(8),
      R => \Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0\
    );
\Axi_Str_TxC_2_Mem_Din_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => Axi_Str_TxC_2_Mem_Din_int(9),
      Q => Axi_Str_TxC_2_Mem_Din(9),
      R => \Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0\
    );
Axi_Str_TxC_2_Mem_En_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => addr_2_en,
      I1 => init_bram,
      I2 => set_txc_addr_2,
      I3 => set_txc_en,
      O => Axi_Str_TxC_2_Mem_En0
    );
Axi_Str_TxC_2_Mem_En_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => Axi_Str_TxC_2_Mem_En0,
      Q => Axi_Str_TxC_2_Mem_En,
      R => '0'
    );
\Axi_Str_TxC_2_Mem_We_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0F0AFCFCF"
    )
        port map (
      I0 => \Axi_Str_TxC_2_Mem_We_int[0]_i_2_n_0\,
      I1 => \Axi_Str_TxC_2_Mem_We_int[0]_i_3_n_0\,
      I2 => txc_wr_cs(3),
      I3 => txc_wr_cs(0),
      I4 => txc_wr_cs(1),
      I5 => txc_wr_cs(2),
      O => set_txc_we
    );
\Axi_Str_TxC_2_Mem_We_int[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => disable_txd_trdy_dly,
      I1 => p_0_in25_in,
      I2 => axi_str_txd_tlast_dly0,
      I3 => axi_str_txd_tready_int_dly,
      I4 => axi_str_txd_tvalid_dly0,
      O => \Axi_Str_TxC_2_Mem_We_int[0]_i_2_n_0\
    );
\Axi_Str_TxC_2_Mem_We_int[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305030"
    )
        port map (
      I0 => disable_txd_trdy_dly,
      I1 => disable_txc_trdy_dly,
      I2 => txc_wr_cs(2),
      I3 => txc_wr_cs(0),
      I4 => compare_addr0_cmplt,
      O => \Axi_Str_TxC_2_Mem_We_int[0]_i_3_n_0\
    );
\Axi_Str_TxC_2_Mem_We_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => set_txc_we,
      Q => \^txc_we_dly1_reg_0\,
      R => '0'
    );
\Axi_Str_TxD_2_Mem_We[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => set_txd_we(3),
      I1 => set_txd_we(2),
      I2 => set_txd_we(0),
      I3 => set_txd_we(1),
      O => \Axi_Str_TxD_2_Mem_We[3]_i_1_n_0\
    );
\Axi_Str_TxD_2_Mem_We_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => \Axi_Str_TxD_2_Mem_We[3]_i_1_n_0\,
      Q => Axi_Str_TxD_2_Mem_We(0),
      R => '0'
    );
\FSM_sequential_txc_wr_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \FSM_sequential_txc_wr_cs[0]_i_2_n_0\,
      I1 => txc_wr_cs(1),
      I2 => \FSM_sequential_txc_wr_cs[0]_i_3_n_0\,
      I3 => txc_wr_cs(3),
      I4 => \FSM_sequential_txc_wr_cs[0]_i_4_n_0\,
      O => \FSM_sequential_txc_wr_cs[0]_i_1_n_0\
    );
\FSM_sequential_txc_wr_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055554000"
    )
        port map (
      I0 => txc_wr_cs(0),
      I1 => axi_str_txd_tlast_dly0,
      I2 => axi_str_txd_tready_int_dly,
      I3 => axi_str_txd_tvalid_dly0,
      I4 => disable_txd_trdy_dly,
      I5 => txc_wr_cs(2),
      O => \FSM_sequential_txc_wr_cs[0]_i_2_n_0\
    );
\FSM_sequential_txc_wr_cs[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5FFC500"
    )
        port map (
      I0 => disable_txc_trdy_dly,
      I1 => disable_txd_trdy_dly,
      I2 => txc_wr_cs(0),
      I3 => txc_wr_cs(2),
      I4 => \FSM_sequential_txc_wr_cs[0]_i_5_n_0\,
      O => \FSM_sequential_txc_wr_cs[0]_i_3_n_0\
    );
\FSM_sequential_txc_wr_cs[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF40F0FF00FFFF"
    )
        port map (
      I0 => txc_addr_3_dly,
      I1 => wrote_first_packet,
      I2 => txc_wr_cs(1),
      I3 => p_51_in,
      I4 => txc_wr_cs(2),
      I5 => txc_wr_cs(0),
      O => \FSM_sequential_txc_wr_cs[0]_i_4_n_0\
    );
\FSM_sequential_txc_wr_cs[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74444444"
    )
        port map (
      I0 => compare_addr0_cmplt,
      I1 => txc_wr_cs(0),
      I2 => axi_str_txc_tvalid_dly0,
      I3 => axi_str_txc_tready_int_dly,
      I4 => axi_str_txc_tlast_dly0,
      O => \FSM_sequential_txc_wr_cs[0]_i_5_n_0\
    );
\FSM_sequential_txc_wr_cs[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \FSM_sequential_txc_wr_cs[1]_i_2_n_0\,
      I1 => txc_wr_cs(1),
      I2 => \FSM_sequential_txc_wr_cs[1]_i_3_n_0\,
      I3 => txc_wr_cs(3),
      I4 => \FSM_sequential_txc_wr_cs[1]_i_4_n_0\,
      O => \FSM_sequential_txc_wr_cs[1]_i_1_n_0\
    );
\FSM_sequential_txc_wr_cs[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051111111"
    )
        port map (
      I0 => txc_wr_cs(0),
      I1 => disable_txd_trdy_dly,
      I2 => axi_str_txd_tlast_dly0,
      I3 => axi_str_txd_tready_int_dly,
      I4 => axi_str_txd_tvalid_dly0,
      I5 => txc_wr_cs(2),
      O => \FSM_sequential_txc_wr_cs[1]_i_2_n_0\
    );
\FSM_sequential_txc_wr_cs[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F503050"
    )
        port map (
      I0 => disable_txc_trdy_dly,
      I1 => disable_txd_trdy_dly,
      I2 => txc_wr_cs(2),
      I3 => txc_wr_cs(0),
      I4 => compare_addr0_cmplt,
      O => \FSM_sequential_txc_wr_cs[1]_i_3_n_0\
    );
\FSM_sequential_txc_wr_cs[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC7777CCFC4444"
    )
        port map (
      I0 => \FSM_sequential_txc_wr_cs[1]_i_5_n_0\,
      I1 => txc_wr_cs(1),
      I2 => axi_str_txc_tvalid_dly0,
      I3 => axi_str_txc_tready_int_dly,
      I4 => txc_wr_cs(2),
      I5 => txc_wr_cs(0),
      O => \FSM_sequential_txc_wr_cs[1]_i_4_n_0\
    );
\FSM_sequential_txc_wr_cs[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080000"
    )
        port map (
      I0 => axi_str_txc_tvalid_dly0,
      I1 => axi_str_txc_tready_int_dly,
      I2 => wrote_first_packet,
      I3 => txc_addr_3_dly,
      I4 => txc_wr_cs(0),
      O => \FSM_sequential_txc_wr_cs[1]_i_5_n_0\
    );
\FSM_sequential_txc_wr_cs[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FFFFFFA2000000"
    )
        port map (
      I0 => p_51_in,
      I1 => wrote_first_packet,
      I2 => txc_addr_3_dly,
      I3 => txc_wr_cs(0),
      I4 => txc_wr_cs(1),
      I5 => txc_wr_cs(2),
      O => \FSM_sequential_txc_wr_cs[2]_i_2_n_0\
    );
\FSM_sequential_txc_wr_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FF30CCCC40CC40"
    )
        port map (
      I0 => end_addr_byte_offset0,
      I1 => txc_wr_cs(1),
      I2 => disable_txd_trdy_dly,
      I3 => txc_wr_cs(0),
      I4 => disable_txc_trdy_dly,
      I5 => txc_wr_cs(2),
      O => \FSM_sequential_txc_wr_cs[2]_i_3_n_0\
    );
\FSM_sequential_txc_wr_cs[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FFFFFF54FF0000"
    )
        port map (
      I0 => txc_wr_cs(1),
      I1 => txc_wr_cs(0),
      I2 => disable_txc_trdy_dly,
      I3 => txc_wr_cs(2),
      I4 => txc_wr_cs(3),
      I5 => \FSM_sequential_txc_wr_cs[3]_i_3_n_0\,
      O => \FSM_sequential_txc_wr_cs[3]_i_2_n_0\
    );
\FSM_sequential_txc_wr_cs[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80040000"
    )
        port map (
      I0 => txc_wr_cs(1),
      I1 => axi_str_txc_tvalid_dly0,
      I2 => axi_str_txc_tready_int_dly,
      I3 => txc_wr_cs(0),
      I4 => txc_wr_cs(2),
      O => \FSM_sequential_txc_wr_cs[3]_i_3_n_0\
    );
\FSM_sequential_txc_wr_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => \FSM_sequential_txc_wr_cs[0]_i_1_n_0\,
      Q => txc_wr_cs(0),
      R => sync_rst1_reg
    );
\FSM_sequential_txc_wr_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => \FSM_sequential_txc_wr_cs[1]_i_1_n_0\,
      Q => txc_wr_cs(1),
      R => sync_rst1_reg
    );
\FSM_sequential_txc_wr_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => \FSM_sequential_txc_wr_cs_reg[2]_i_1_n_0\,
      Q => txc_wr_cs(2),
      R => sync_rst1_reg
    );
\FSM_sequential_txc_wr_cs_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_txc_wr_cs[2]_i_2_n_0\,
      I1 => \FSM_sequential_txc_wr_cs[2]_i_3_n_0\,
      O => \FSM_sequential_txc_wr_cs_reg[2]_i_1_n_0\,
      S => txc_wr_cs(3)
    );
\FSM_sequential_txc_wr_cs_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => \FSM_sequential_txc_wr_cs[3]_i_2_n_0\,
      Q => txc_wr_cs(3),
      R => sync_rst1_reg
    );
\FSM_sequential_txd_wr_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F007F7F0F007070"
    )
        port map (
      I0 => axi_str_txd_tvalid_dly0,
      I1 => axi_str_txd_tready_int_dly,
      I2 => txd_wr_cs(0),
      I3 => check_full,
      I4 => txd_wr_cs(2),
      I5 => compare_addr0_cmplt,
      O => \FSM_sequential_txd_wr_cs[0]_i_2_n_0\
    );
\FSM_sequential_txd_wr_cs[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111188B8"
    )
        port map (
      I0 => \FSM_sequential_txd_wr_cs[0]_i_4_n_0\,
      I1 => txd_wr_cs(2),
      I2 => txd_mem_full,
      I3 => axi_str_txd_tready_int_dly,
      I4 => txd_wr_cs(0),
      O => \FSM_sequential_txd_wr_cs[0]_i_3_n_0\
    );
\FSM_sequential_txd_wr_cs[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEF808"
    )
        port map (
      I0 => update_rd_pntrs1,
      I1 => update_rd_pntrs138_in,
      I2 => disable_txd_trdy_dly_i_5_n_0,
      I3 => update_rd_pntrs121_in,
      I4 => disable_txd_trdy_dly_i_7_n_0,
      I5 => halt_pntr_update1,
      O => \FSM_sequential_txd_wr_cs[0]_i_4_n_0\
    );
\FSM_sequential_txd_wr_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3C3F3C8C8C8080"
    )
        port map (
      I0 => disable_txc_trdy0,
      I1 => txd_wr_cs(0),
      I2 => txd_wr_cs(2),
      I3 => \FSM_sequential_txd_wr_cs[2]_i_3_n_0\,
      I4 => p_44_in,
      I5 => txd_wr_cs(1),
      O => \FSM_sequential_txd_wr_cs[1]_i_1_n_0\
    );
\FSM_sequential_txd_wr_cs[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => txd_mem_full,
      I1 => txd_mem_afull,
      O => disable_txc_trdy0
    );
\FSM_sequential_txd_wr_cs[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E0E0F0FFF0F0"
    )
        port map (
      I0 => txd_mem_full,
      I1 => txd_mem_afull,
      I2 => txd_wr_cs(2),
      I3 => \FSM_sequential_txd_wr_cs[2]_i_3_n_0\,
      I4 => txd_wr_cs(1),
      I5 => txd_wr_cs(0),
      O => \FSM_sequential_txd_wr_cs[2]_i_2_n_0\
    );
\FSM_sequential_txd_wr_cs[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => axi_str_txd_tvalid_dly0,
      I1 => axi_str_txd_tready_int_dly,
      I2 => axi_str_txd_tlast_dly0,
      O => \FSM_sequential_txd_wr_cs[2]_i_3_n_0\
    );
\FSM_sequential_txd_wr_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => \FSM_sequential_txd_wr_cs_reg[0]_i_1_n_0\,
      Q => txd_wr_cs(0),
      R => reset2axi_str_txd
    );
\FSM_sequential_txd_wr_cs_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_txd_wr_cs[0]_i_2_n_0\,
      I1 => \FSM_sequential_txd_wr_cs[0]_i_3_n_0\,
      O => \FSM_sequential_txd_wr_cs_reg[0]_i_1_n_0\,
      S => txd_wr_cs(1)
    );
\FSM_sequential_txd_wr_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => \FSM_sequential_txd_wr_cs[1]_i_1_n_0\,
      Q => txd_wr_cs(1),
      R => reset2axi_str_txd
    );
\FSM_sequential_txd_wr_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => \FSM_sequential_txd_wr_cs[2]_i_2_n_0\,
      Q => txd_wr_cs(2),
      R => reset2axi_str_txd
    );
addr_2_en_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => addr_2_en,
      Q => addr_2_en_dly1,
      R => '0'
    );
addr_2_en_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => addr_2_en_dly1,
      Q => addr_2_en_dly2,
      R => '0'
    );
addr_2_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => set_txc_addr_2,
      I1 => set_txc_en,
      O => addr_2_en0
    );
addr_2_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0FFA000CFFFCFFF"
    )
        port map (
      I0 => p_51_in,
      I1 => txc_wr_ns152_out,
      I2 => txc_wr_cs(0),
      I3 => txc_wr_cs(1),
      I4 => txc_addr_2_i_2_n_0,
      I5 => txc_wr_cs(2),
      O => addr_2_en_i_3_n_0
    );
addr_2_en_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F3FCBFB"
    )
        port map (
      I0 => addr_2_en_i_6_n_0,
      I1 => txc_wr_cs(1),
      I2 => txc_wr_cs(0),
      I3 => compare_addr0_cmplt,
      I4 => txc_wr_cs(2),
      O => addr_2_en_i_4_n_0
    );
addr_2_en_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => txc_addr_3_dly,
      I1 => wrote_first_packet,
      I2 => axi_str_txc_tready_int_dly,
      I3 => axi_str_txc_tvalid_dly0,
      O => txc_wr_ns152_out
    );
addr_2_en_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => p_0_in25_in,
      I1 => disable_txd_trdy_dly,
      I2 => axi_str_txd_tlast_dly0,
      I3 => axi_str_txd_tready_int_dly,
      I4 => axi_str_txd_tvalid_dly0,
      O => addr_2_en_i_6_n_0
    );
addr_2_en_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => addr_2_en0,
      Q => addr_2_en,
      R => '0'
    );
addr_2_en_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => addr_2_en_i_3_n_0,
      I1 => addr_2_en_i_4_n_0,
      O => set_txc_en,
      S => txc_wr_cs(3)
    );
axi_str_txc_tlast_dly0_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => AXI_STR_TXC_TLAST,
      Q => axi_str_txc_tlast_dly0,
      R => sync_rst1_reg
    );
axi_str_txc_tready_int_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => \^axi_str_txc_tready\,
      Q => axi_str_txc_tready_int_dly,
      R => '0'
    );
axi_str_txc_tready_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => axi_str_txc_tready_int_i_2_n_0,
      I1 => disable_txc_trdy,
      I2 => sync_rst1_reg,
      I3 => clr_txc_trdy,
      I4 => axi_str_txc_tready_int_i_3_n_0,
      I5 => axi_str_txc_tready_int_i_4_n_0,
      O => axi_str_txc_tready_int_i_1_n_0
    );
axi_str_txc_tready_int_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => txc_rd_addr2_pntr(9),
      I1 => txc_mem_wr_addr(9),
      O => axi_str_txc_tready_int_i_10_n_0
    );
axi_str_txc_tready_int_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txc_mem_wr_addr(7),
      I1 => txc_rd_addr2_pntr(7),
      I2 => txc_mem_wr_addr(6),
      I3 => txc_rd_addr2_pntr(6),
      I4 => txc_mem_wr_addr(8),
      I5 => txc_rd_addr2_pntr(8),
      O => axi_str_txc_tready_int_i_11_n_0
    );
axi_str_txc_tready_int_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txc_mem_wr_addr(4),
      I1 => txc_rd_addr2_pntr(4),
      I2 => txc_mem_wr_addr(3),
      I3 => txc_rd_addr2_pntr(3),
      I4 => txc_mem_wr_addr(5),
      I5 => txc_rd_addr2_pntr(5),
      O => axi_str_txc_tready_int_i_12_n_0
    );
axi_str_txc_tready_int_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txc_mem_wr_addr(1),
      I1 => txc_rd_addr2_pntr(1),
      I2 => txc_mem_wr_addr(0),
      I3 => txc_rd_addr2_pntr(0),
      I4 => txc_mem_wr_addr(2),
      I5 => txc_rd_addr2_pntr(2),
      O => axi_str_txc_tready_int_i_13_n_0
    );
axi_str_txc_tready_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => axi_str_txc_tready_int_i_5_n_0,
      I1 => set_txc_addr_3,
      I2 => txc_addr_3_dly,
      I3 => \^axi_str_txc_tready\,
      O => axi_str_txc_tready_int_i_2_n_0
    );
axi_str_txc_tready_int_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => axi_str_txc_tready_int2,
      I1 => txc_addr_3_dly,
      I2 => txc_mem_full_reg_n_0,
      I3 => \^txc_we_dly1_reg_0\,
      O => axi_str_txc_tready_int_i_3_n_0
    );
axi_str_txc_tready_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => clr_txc_trdy0,
      I1 => p_51_in,
      I2 => compare_addr2,
      I3 => axi_str_txd_tready_int01_out,
      I4 => axi_str_txc_tready_int_i_8_n_0,
      I5 => txc_wr_cs(3),
      O => axi_str_txc_tready_int_i_4_n_0
    );
axi_str_txc_tready_int_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005001010"
    )
        port map (
      I0 => txc_wr_cs(3),
      I1 => txc_wr_cs(0),
      I2 => txc_wr_cs(1),
      I3 => axi_str_txc_tready_int_i_9_n_0,
      I4 => txc_wr_cs(2),
      I5 => txc_addr_3_dly,
      O => axi_str_txc_tready_int_i_5_n_0
    );
axi_str_txc_tready_int_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7433740030003000"
    )
        port map (
      I0 => txc_wr_cs(0),
      I1 => txc_wr_cs(3),
      I2 => txc_addr_3_dly_i_3_n_0,
      I3 => txc_wr_cs(1),
      I4 => txc_addr_2_i_2_n_0,
      I5 => txc_wr_cs(2),
      O => compare_addr2
    );
axi_str_txc_tready_int_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => txc_wr_cs(0),
      I1 => txc_wr_cs(2),
      I2 => txc_wr_cs(1),
      O => axi_str_txc_tready_int_i_8_n_0
    );
axi_str_txc_tready_int_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054FF0000"
    )
        port map (
      I0 => txc_mem_full_reg_n_0,
      I1 => compare_addr2_cmplt,
      I2 => compare_addr2_cmplt_dly,
      I3 => txc_wr_cs(0),
      I4 => axi_str_txc_tvalid_dly0,
      I5 => axi_str_txc_tready_int_dly,
      O => axi_str_txc_tready_int_i_9_n_0
    );
axi_str_txc_tready_int_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => axi_str_txc_tready_int_i_1_n_0,
      Q => \^axi_str_txc_tready\,
      R => '0'
    );
axi_str_txc_tready_int_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_str_txc_tready_int2,
      CO(2) => axi_str_txc_tready_int_reg_i_6_n_1,
      CO(1) => axi_str_txc_tready_int_reg_i_6_n_2,
      CO(0) => axi_str_txc_tready_int_reg_i_6_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_axi_str_txc_tready_int_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => axi_str_txc_tready_int_i_10_n_0,
      S(2) => axi_str_txc_tready_int_i_11_n_0,
      S(1) => axi_str_txc_tready_int_i_12_n_0,
      S(0) => axi_str_txc_tready_int_i_13_n_0
    );
axi_str_txc_tvalid_dly0_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => AXI_STR_TXC_TVALID,
      Q => axi_str_txc_tvalid_dly0,
      R => sync_rst1_reg
    );
\axi_str_txd_2_mem_addr_int[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in(0)
    );
\axi_str_txd_2_mem_addr_int[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => p_0_in(1)
    );
\axi_str_txd_2_mem_addr_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => p_0_in(2)
    );
\axi_str_txd_2_mem_addr_int[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => p_0_in(3)
    );
\axi_str_txd_2_mem_addr_int[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => p_0_in(4)
    );
\axi_str_txd_2_mem_addr_int[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => p_0_in(5)
    );
\axi_str_txd_2_mem_addr_int[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0\,
      I1 => \^q\(6),
      O => p_0_in(6)
    );
\axi_str_txd_2_mem_addr_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => p_0_in(7)
    );
\axi_str_txd_2_mem_addr_int[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => p_0_in(8)
    );
\axi_str_txd_2_mem_addr_int[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => txd_wr_cs(2),
      I1 => txd_wr_cs(0),
      I2 => txd_wr_cs(1),
      I3 => \update_bram_cnt[7]_i_4_n_0\,
      I4 => inc_txd_addr_one,
      O => txd_mem_full1
    );
\axi_str_txd_2_mem_addr_int[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      I4 => \^q\(9),
      O => p_0_in(9)
    );
\axi_str_txd_2_mem_addr_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_mem_full1,
      D => p_0_in(0),
      Q => \^q\(0),
      R => reset2axi_str_txd
    );
\axi_str_txd_2_mem_addr_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_mem_full1,
      D => p_0_in(1),
      Q => \^q\(1),
      R => reset2axi_str_txd
    );
\axi_str_txd_2_mem_addr_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_mem_full1,
      D => p_0_in(2),
      Q => \^q\(2),
      R => reset2axi_str_txd
    );
\axi_str_txd_2_mem_addr_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_mem_full1,
      D => p_0_in(3),
      Q => \^q\(3),
      R => reset2axi_str_txd
    );
\axi_str_txd_2_mem_addr_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_mem_full1,
      D => p_0_in(4),
      Q => \^q\(4),
      R => reset2axi_str_txd
    );
\axi_str_txd_2_mem_addr_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_mem_full1,
      D => p_0_in(5),
      Q => \^q\(5),
      R => reset2axi_str_txd
    );
\axi_str_txd_2_mem_addr_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_mem_full1,
      D => p_0_in(6),
      Q => \^q\(6),
      R => reset2axi_str_txd
    );
\axi_str_txd_2_mem_addr_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_mem_full1,
      D => p_0_in(7),
      Q => \^q\(7),
      R => reset2axi_str_txd
    );
\axi_str_txd_2_mem_addr_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_mem_full1,
      D => p_0_in(8),
      Q => \^q\(8),
      R => reset2axi_str_txd
    );
\axi_str_txd_2_mem_addr_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_mem_full1,
      D => p_0_in(9),
      Q => \^q\(9),
      R => reset2axi_str_txd
    );
axi_str_txd_2_mem_en_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14000000"
    )
        port map (
      I0 => txd_wr_cs(2),
      I1 => txd_wr_cs(0),
      I2 => txd_wr_cs(1),
      I3 => axi_str_txd_tready_int_dly,
      I4 => axi_str_txd_tvalid_dly0,
      O => set_txd_en
    );
axi_str_txd_2_mem_en_int_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => set_txd_en,
      Q => Axi_Str_TxD_2_Mem_En,
      R => '0'
    );
\axi_str_txd_2_mem_we_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0320002000000000"
    )
        port map (
      I0 => p_44_in,
      I1 => txd_wr_cs(2),
      I2 => txd_wr_cs(0),
      I3 => txd_wr_cs(1),
      I4 => \update_bram_cnt[7]_i_4_n_0\,
      I5 => axi_str_txd_tstrb_dly0(0),
      O => set_txd_we(0)
    );
\axi_str_txd_2_mem_we_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0320002000000000"
    )
        port map (
      I0 => p_44_in,
      I1 => txd_wr_cs(2),
      I2 => txd_wr_cs(0),
      I3 => txd_wr_cs(1),
      I4 => \update_bram_cnt[7]_i_4_n_0\,
      I5 => axi_str_txd_tstrb_dly0(1),
      O => set_txd_we(1)
    );
\axi_str_txd_2_mem_we_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0320002000000000"
    )
        port map (
      I0 => p_44_in,
      I1 => txd_wr_cs(2),
      I2 => txd_wr_cs(0),
      I3 => txd_wr_cs(1),
      I4 => \update_bram_cnt[7]_i_4_n_0\,
      I5 => axi_str_txd_tstrb_dly0(2),
      O => set_txd_we(2)
    );
\axi_str_txd_2_mem_we_int[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0320002000000000"
    )
        port map (
      I0 => p_44_in,
      I1 => txd_wr_cs(2),
      I2 => txd_wr_cs(0),
      I3 => txd_wr_cs(1),
      I4 => \update_bram_cnt[7]_i_4_n_0\,
      I5 => axi_str_txd_tstrb_dly0(3),
      O => set_txd_we(3)
    );
\axi_str_txd_2_mem_we_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => set_txd_we(0),
      Q => Axi_Str_TxD_2_Mem_Din(8),
      R => '0'
    );
\axi_str_txd_2_mem_we_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => set_txd_we(1),
      Q => Axi_Str_TxD_2_Mem_Din(17),
      R => '0'
    );
\axi_str_txd_2_mem_we_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => set_txd_we(2),
      Q => Axi_Str_TxD_2_Mem_Din(26),
      R => '0'
    );
\axi_str_txd_2_mem_we_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => set_txd_we(3),
      Q => Axi_Str_TxD_2_Mem_Din(35),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(0),
      Q => axi_str_txd_tdata_dly0(0),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(10),
      Q => axi_str_txd_tdata_dly0(10),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(11),
      Q => axi_str_txd_tdata_dly0(11),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(12),
      Q => axi_str_txd_tdata_dly0(12),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(13),
      Q => axi_str_txd_tdata_dly0(13),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(14),
      Q => axi_str_txd_tdata_dly0(14),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(15),
      Q => axi_str_txd_tdata_dly0(15),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(16),
      Q => axi_str_txd_tdata_dly0(16),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(17),
      Q => axi_str_txd_tdata_dly0(17),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(18),
      Q => axi_str_txd_tdata_dly0(18),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(19),
      Q => axi_str_txd_tdata_dly0(19),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(1),
      Q => axi_str_txd_tdata_dly0(1),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(20),
      Q => axi_str_txd_tdata_dly0(20),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(21),
      Q => axi_str_txd_tdata_dly0(21),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(22),
      Q => axi_str_txd_tdata_dly0(22),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(23),
      Q => axi_str_txd_tdata_dly0(23),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(24),
      Q => axi_str_txd_tdata_dly0(24),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(25),
      Q => axi_str_txd_tdata_dly0(25),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(26),
      Q => axi_str_txd_tdata_dly0(26),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(27),
      Q => axi_str_txd_tdata_dly0(27),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(28),
      Q => axi_str_txd_tdata_dly0(28),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(29),
      Q => axi_str_txd_tdata_dly0(29),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(2),
      Q => axi_str_txd_tdata_dly0(2),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(30),
      Q => axi_str_txd_tdata_dly0(30),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(31),
      Q => axi_str_txd_tdata_dly0(31),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(3),
      Q => axi_str_txd_tdata_dly0(3),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(4),
      Q => axi_str_txd_tdata_dly0(4),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(5),
      Q => axi_str_txd_tdata_dly0(5),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(6),
      Q => axi_str_txd_tdata_dly0(6),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(7),
      Q => axi_str_txd_tdata_dly0(7),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(8),
      Q => axi_str_txd_tdata_dly0(8),
      R => '0'
    );
\axi_str_txd_tdata_dly0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TDATA(9),
      Q => axi_str_txd_tdata_dly0(9),
      R => '0'
    );
\axi_str_txd_tdata_dly1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => axi_str_txd_tready_int_dly,
      I1 => axi_str_txd_tvalid_dly0,
      O => p_44_in
    );
\axi_str_txd_tdata_dly1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(0),
      Q => Axi_Str_TxD_2_Mem_Din(0),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(10),
      Q => Axi_Str_TxD_2_Mem_Din(11),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(11),
      Q => Axi_Str_TxD_2_Mem_Din(12),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(12),
      Q => Axi_Str_TxD_2_Mem_Din(13),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(13),
      Q => Axi_Str_TxD_2_Mem_Din(14),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(14),
      Q => Axi_Str_TxD_2_Mem_Din(15),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(15),
      Q => Axi_Str_TxD_2_Mem_Din(16),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(16),
      Q => Axi_Str_TxD_2_Mem_Din(18),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(17),
      Q => Axi_Str_TxD_2_Mem_Din(19),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(18),
      Q => Axi_Str_TxD_2_Mem_Din(20),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(19),
      Q => Axi_Str_TxD_2_Mem_Din(21),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(1),
      Q => Axi_Str_TxD_2_Mem_Din(1),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(20),
      Q => Axi_Str_TxD_2_Mem_Din(22),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(21),
      Q => Axi_Str_TxD_2_Mem_Din(23),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(22),
      Q => Axi_Str_TxD_2_Mem_Din(24),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(23),
      Q => Axi_Str_TxD_2_Mem_Din(25),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(24),
      Q => Axi_Str_TxD_2_Mem_Din(27),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(25),
      Q => Axi_Str_TxD_2_Mem_Din(28),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(26),
      Q => Axi_Str_TxD_2_Mem_Din(29),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(27),
      Q => Axi_Str_TxD_2_Mem_Din(30),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(28),
      Q => Axi_Str_TxD_2_Mem_Din(31),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(29),
      Q => Axi_Str_TxD_2_Mem_Din(32),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(2),
      Q => Axi_Str_TxD_2_Mem_Din(2),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(30),
      Q => Axi_Str_TxD_2_Mem_Din(33),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(31),
      Q => Axi_Str_TxD_2_Mem_Din(34),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(3),
      Q => Axi_Str_TxD_2_Mem_Din(3),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(4),
      Q => Axi_Str_TxD_2_Mem_Din(4),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(5),
      Q => Axi_Str_TxD_2_Mem_Din(5),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(6),
      Q => Axi_Str_TxD_2_Mem_Din(6),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(7),
      Q => Axi_Str_TxD_2_Mem_Din(7),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(8),
      Q => Axi_Str_TxD_2_Mem_Din(9),
      R => '0'
    );
\axi_str_txd_tdata_dly1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => p_44_in,
      D => axi_str_txd_tdata_dly0(9),
      Q => Axi_Str_TxD_2_Mem_Din(10),
      R => '0'
    );
axi_str_txd_tlast_dly0_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TLAST,
      Q => axi_str_txd_tlast_dly0,
      R => reset2axi_str_txd
    );
axi_str_txd_tready_int_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => \^axi_str_txd_tready\,
      Q => axi_str_txd_tready_int_dly,
      R => '0'
    );
axi_str_txd_tready_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
        port map (
      I0 => axi_str_txd_tready_int01_out,
      I1 => disable_txd_trdy,
      I2 => clr_txd_trdy,
      I3 => disable_txd_trdy_dly,
      I4 => clr_txd_trdy0,
      I5 => axi_str_txd_tready_int_i_3_n_0,
      O => axi_str_txd_tready_int_i_1_n_0
    );
axi_str_txd_tready_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444F44"
    )
        port map (
      I0 => clr_txd_rdy,
      I1 => txd_rdy,
      I2 => txd_wr_cs(1),
      I3 => compare_addr0_cmplt,
      I4 => txd_wr_cs(2),
      I5 => txd_wr_cs(0),
      O => axi_str_txd_tready_int01_out
    );
axi_str_txd_tready_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A800A800A800"
    )
        port map (
      I0 => txd_mem_full,
      I1 => axi_str_txd_tready_int_i_4_n_0,
      I2 => disable_txd_trdy_dly_i_3_n_0,
      I3 => axi_str_txd_tready_int01_out,
      I4 => \txd_mem_full1_inferred__0/i__carry_n_0\,
      I5 => inc_txd_wr_addr,
      O => axi_str_txd_tready_int_i_3_n_0
    );
axi_str_txd_tready_int_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => txd_wr_cs(1),
      I1 => txd_wr_cs(0),
      I2 => txd_wr_cs(2),
      O => axi_str_txd_tready_int_i_4_n_0
    );
axi_str_txd_tready_int_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => axi_str_txd_tready_int_i_1_n_0,
      Q => \^axi_str_txd_tready\,
      R => '0'
    );
\axi_str_txd_tstrb_dly0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TKEEP(0),
      Q => axi_str_txd_tstrb_dly0(0),
      R => '0'
    );
\axi_str_txd_tstrb_dly0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TKEEP(1),
      Q => axi_str_txd_tstrb_dly0(1),
      R => '0'
    );
\axi_str_txd_tstrb_dly0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TKEEP(2),
      Q => axi_str_txd_tstrb_dly0(2),
      R => '0'
    );
\axi_str_txd_tstrb_dly0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TKEEP(3),
      Q => axi_str_txd_tstrb_dly0(3),
      R => '0'
    );
axi_str_txd_tvalid_dly0_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => AXI_STR_TXD_TVALID,
      Q => axi_str_txd_tvalid_dly0,
      R => reset2axi_str_txd
    );
check_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => txc_wr_cs(1),
      I1 => txc_wr_cs(0),
      I2 => txc_wr_cs(2),
      I3 => txc_wr_cs(3),
      O => inc_txd_addr_one
    );
check_full_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => inc_txd_addr_one,
      Q => check_full,
      R => '0'
    );
clr_txc_trdy_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => AXI_STR_TXC_TVALID,
      I1 => AXI_STR_TXC_TLAST,
      I2 => \^axi_str_txc_tready\,
      O => clr_txc_trdy0
    );
clr_txc_trdy_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => clr_txc_trdy0,
      Q => clr_txc_trdy,
      R => sync_rst1_reg
    );
clr_txd_trdy_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^axi_str_txd_tready\,
      I1 => AXI_STR_TXD_TVALID,
      I2 => AXI_STR_TXD_TLAST,
      O => clr_txd_trdy0
    );
clr_txd_trdy_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => clr_txd_trdy0,
      Q => clr_txd_trdy,
      R => reset2axi_str_txd
    );
compare_addr0_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => txc_wr_cs(3),
      I1 => compare_addr0_cmplt_i_2_n_0,
      I2 => compare_addr0_cmplt,
      I3 => txd_rd_pntr_10,
      I4 => reset2axi_str_txd,
      I5 => txd_rd_pntr1,
      O => compare_addr0_cmplt_i_1_n_0
    );
compare_addr0_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015101010"
    )
        port map (
      I0 => txc_wr_cs(2),
      I1 => compare_addr0_cmplt,
      I2 => txc_wr_cs(0),
      I3 => p_51_in,
      I4 => axi_str_txc_tlast_dly0,
      I5 => txc_wr_cs(1),
      O => compare_addr0_cmplt_i_2_n_0
    );
compare_addr0_cmplt_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => compare_addr0_cmplt_i_1_n_0,
      Q => compare_addr0_cmplt,
      R => '0'
    );
compare_addr2_cmplt_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => compare_addr2_cmplt,
      Q => compare_addr2_cmplt_dly,
      R => sync_rst1_reg
    );
compare_addr2_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => txc_we_dly2,
      I1 => set_txc_addr_2,
      I2 => addr_2_en_dly2,
      I3 => compare_addr2_cmplt,
      I4 => txc_rd_addr2_pntr1,
      I5 => sync_rst1_reg,
      O => compare_addr2_cmplt_i_1_n_0
    );
compare_addr2_cmplt_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => compare_addr2_cmplt_i_1_n_0,
      Q => compare_addr2_cmplt,
      R => '0'
    );
disable_txc_trdy_dly_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5000D0D0"
    )
        port map (
      I0 => txd_wr_cs(1),
      I1 => disable_txd_trdy_dly_i_3_n_0,
      I2 => txd_wr_cs(2),
      I3 => disable_txc_trdy0,
      I4 => txd_wr_cs(0),
      I5 => clr_txd_rdy,
      O => disable_txc_trdy
    );
disable_txc_trdy_dly_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => axi_str_txd_tlast_dly0,
      I1 => \update_bram_cnt[7]_i_4_n_0\,
      I2 => txd_wr_cs(1),
      I3 => txd_wr_cs(0),
      I4 => txd_wr_cs(2),
      O => clr_txd_rdy
    );
disable_txc_trdy_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => disable_txc_trdy,
      Q => disable_txc_trdy_dly,
      R => '0'
    );
disable_txd_trdy_dly_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C0CC8C830000808"
    )
        port map (
      I0 => clr_txd_rdy1,
      I1 => txd_wr_cs(1),
      I2 => txd_wr_cs(0),
      I3 => disable_txc_trdy0,
      I4 => txd_wr_cs(2),
      I5 => disable_txd_trdy_dly_i_3_n_0,
      O => disable_txd_trdy
    );
disable_txd_trdy_dly_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => txd_rd_pntr_hold(8),
      I1 => txd_rd_pntr(8),
      I2 => txd_rd_pntr_hold(9),
      I3 => txd_rd_pntr(9),
      O => disable_txd_trdy_dly_i_10_n_0
    );
disable_txd_trdy_dly_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => txd_rd_pntr_hold_plus3(4),
      I1 => txd_rd_pntr_hold_plus3(5),
      I2 => txd_rd_pntr_hold_plus3(6),
      I3 => txd_rd_pntr_hold_plus3(7),
      I4 => txd_rd_pntr_hold_plus3(9),
      I5 => txd_rd_pntr_hold_plus3(8),
      O => disable_txd_trdy_dly_i_11_n_0
    );
disable_txd_trdy_dly_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => txd_rd_pntr_hold(8),
      I1 => txd_rd_pntr(8),
      I2 => txd_rd_pntr(9),
      I3 => txd_rd_pntr_hold(9),
      O => disable_txd_trdy_dly_i_13_n_0
    );
disable_txd_trdy_dly_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => txd_rd_pntr_hold(8),
      I1 => txd_rd_pntr(8),
      I2 => txd_rd_pntr_hold(9),
      I3 => txd_rd_pntr(9),
      O => disable_txd_trdy_dly_i_14_n_0
    );
disable_txd_trdy_dly_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => txd_rd_pntr_hold(5),
      I1 => txd_rd_pntr_hold(4),
      I2 => txd_rd_pntr_hold(3),
      I3 => txd_rd_pntr_hold(2),
      O => disable_txd_trdy_dly_i_15_n_0
    );
disable_txd_trdy_dly_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => txd_rd_pntr_hold(6),
      I1 => txd_rd_pntr(6),
      I2 => txd_rd_pntr(7),
      I3 => txd_rd_pntr_hold(7),
      O => disable_txd_trdy_dly_i_16_n_0
    );
disable_txd_trdy_dly_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => txd_rd_pntr_hold(4),
      I1 => txd_rd_pntr(4),
      I2 => txd_rd_pntr(5),
      I3 => txd_rd_pntr_hold(5),
      O => disable_txd_trdy_dly_i_17_n_0
    );
disable_txd_trdy_dly_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => txd_rd_pntr_hold(2),
      I1 => txd_rd_pntr(2),
      I2 => txd_rd_pntr(3),
      I3 => txd_rd_pntr_hold(3),
      O => disable_txd_trdy_dly_i_18_n_0
    );
disable_txd_trdy_dly_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => txd_rd_pntr_hold(0),
      I1 => txd_rd_pntr(0),
      I2 => txd_rd_pntr(1),
      I3 => txd_rd_pntr_hold(1),
      O => disable_txd_trdy_dly_i_19_n_0
    );
disable_txd_trdy_dly_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txd_mem_full,
      I1 => axi_str_txd_tready_int_dly,
      O => clr_txd_rdy1
    );
disable_txd_trdy_dly_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => txd_rd_pntr_hold(6),
      I1 => txd_rd_pntr(6),
      I2 => txd_rd_pntr_hold(7),
      I3 => txd_rd_pntr(7),
      O => disable_txd_trdy_dly_i_20_n_0
    );
disable_txd_trdy_dly_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => txd_rd_pntr_hold(4),
      I1 => txd_rd_pntr(4),
      I2 => txd_rd_pntr_hold(5),
      I3 => txd_rd_pntr(5),
      O => disable_txd_trdy_dly_i_21_n_0
    );
disable_txd_trdy_dly_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => txd_rd_pntr_hold(2),
      I1 => txd_rd_pntr(2),
      I2 => txd_rd_pntr_hold(3),
      I3 => txd_rd_pntr(3),
      O => disable_txd_trdy_dly_i_22_n_0
    );
disable_txd_trdy_dly_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => txd_rd_pntr(0),
      I1 => txd_rd_pntr_hold(0),
      I2 => txd_rd_pntr(1),
      I3 => txd_rd_pntr_hold(1),
      O => disable_txd_trdy_dly_i_23_n_0
    );
disable_txd_trdy_dly_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => txd_rd_pntr_hold(6),
      I1 => txd_rd_pntr(6),
      I2 => txd_rd_pntr(7),
      I3 => txd_rd_pntr_hold(7),
      O => disable_txd_trdy_dly_i_24_n_0
    );
disable_txd_trdy_dly_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => txd_rd_pntr_hold(4),
      I1 => txd_rd_pntr(4),
      I2 => txd_rd_pntr(5),
      I3 => txd_rd_pntr_hold(5),
      O => disable_txd_trdy_dly_i_25_n_0
    );
disable_txd_trdy_dly_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => txd_rd_pntr_hold(2),
      I1 => txd_rd_pntr(2),
      I2 => txd_rd_pntr(3),
      I3 => txd_rd_pntr_hold(3),
      O => disable_txd_trdy_dly_i_26_n_0
    );
disable_txd_trdy_dly_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => txd_rd_pntr_hold(0),
      I1 => txd_rd_pntr(0),
      I2 => txd_rd_pntr(1),
      I3 => txd_rd_pntr_hold(1),
      O => disable_txd_trdy_dly_i_27_n_0
    );
disable_txd_trdy_dly_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => txd_rd_pntr_hold(6),
      I1 => txd_rd_pntr(6),
      I2 => txd_rd_pntr_hold(7),
      I3 => txd_rd_pntr(7),
      O => disable_txd_trdy_dly_i_28_n_0
    );
disable_txd_trdy_dly_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => txd_rd_pntr_hold(4),
      I1 => txd_rd_pntr(4),
      I2 => txd_rd_pntr_hold(5),
      I3 => txd_rd_pntr(5),
      O => disable_txd_trdy_dly_i_29_n_0
    );
disable_txd_trdy_dly_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABFFBFAABF"
    )
        port map (
      I0 => halt_pntr_update1,
      I1 => update_rd_pntrs138_in,
      I2 => update_rd_pntrs1,
      I3 => disable_txd_trdy_dly_i_5_n_0,
      I4 => disable_txd_trdy_dly_reg_i_6_n_6,
      I5 => disable_txd_trdy_dly_i_7_n_0,
      O => disable_txd_trdy_dly_i_3_n_0
    );
disable_txd_trdy_dly_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => txd_rd_pntr_hold(2),
      I1 => txd_rd_pntr(2),
      I2 => txd_rd_pntr_hold(3),
      I3 => txd_rd_pntr(3),
      O => disable_txd_trdy_dly_i_30_n_0
    );
disable_txd_trdy_dly_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => txd_rd_pntr(0),
      I1 => txd_rd_pntr_hold(0),
      I2 => txd_rd_pntr(1),
      I3 => txd_rd_pntr_hold(1),
      O => disable_txd_trdy_dly_i_31_n_0
    );
disable_txd_trdy_dly_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => disable_txd_trdy_dly_i_11_n_0,
      I1 => txd_rd_pntr_hold_plus3(2),
      I2 => txd_rd_pntr_hold_plus3(3),
      I3 => txd_rd_pntr_hold_plus3(0),
      I4 => txd_rd_pntr_hold_plus3(1),
      O => disable_txd_trdy_dly_i_5_n_0
    );
disable_txd_trdy_dly_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => txd_rd_pntr_hold(6),
      I1 => txd_rd_pntr_hold(7),
      I2 => txd_rd_pntr_hold(9),
      I3 => txd_rd_pntr_hold(8),
      I4 => disable_txd_trdy_dly_i_15_n_0,
      O => disable_txd_trdy_dly_i_7_n_0
    );
disable_txd_trdy_dly_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => txd_rd_pntr_hold(8),
      I1 => txd_rd_pntr(8),
      I2 => txd_rd_pntr(9),
      I3 => txd_rd_pntr_hold(9),
      O => disable_txd_trdy_dly_i_9_n_0
    );
disable_txd_trdy_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => disable_txd_trdy,
      Q => disable_txd_trdy_dly,
      R => '0'
    );
disable_txd_trdy_dly_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => disable_txd_trdy_dly_reg_i_12_n_0,
      CO(2) => disable_txd_trdy_dly_reg_i_12_n_1,
      CO(1) => disable_txd_trdy_dly_reg_i_12_n_2,
      CO(0) => disable_txd_trdy_dly_reg_i_12_n_3,
      CYINIT => '1',
      DI(3) => disable_txd_trdy_dly_i_24_n_0,
      DI(2) => disable_txd_trdy_dly_i_25_n_0,
      DI(1) => disable_txd_trdy_dly_i_26_n_0,
      DI(0) => disable_txd_trdy_dly_i_27_n_0,
      O(3 downto 0) => NLW_disable_txd_trdy_dly_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => disable_txd_trdy_dly_i_28_n_0,
      S(2) => disable_txd_trdy_dly_i_29_n_0,
      S(1) => disable_txd_trdy_dly_i_30_n_0,
      S(0) => disable_txd_trdy_dly_i_31_n_0
    );
disable_txd_trdy_dly_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => disable_txd_trdy_dly_reg_i_8_n_0,
      CO(3 downto 1) => NLW_disable_txd_trdy_dly_reg_i_4_CO_UNCONNECTED(3 downto 1),
      CO(0) => update_rd_pntrs1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => disable_txd_trdy_dly_i_9_n_0,
      O(3 downto 0) => NLW_disable_txd_trdy_dly_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => disable_txd_trdy_dly_i_10_n_0
    );
disable_txd_trdy_dly_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => disable_txd_trdy_dly_reg_i_12_n_0,
      CO(3 downto 1) => NLW_disable_txd_trdy_dly_reg_i_6_CO_UNCONNECTED(3 downto 1),
      CO(0) => update_rd_pntrs121_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => disable_txd_trdy_dly_i_13_n_0,
      O(3 downto 2) => NLW_disable_txd_trdy_dly_reg_i_6_O_UNCONNECTED(3 downto 2),
      O(1) => disable_txd_trdy_dly_reg_i_6_n_6,
      O(0) => NLW_disable_txd_trdy_dly_reg_i_6_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => disable_txd_trdy_dly_i_14_n_0
    );
disable_txd_trdy_dly_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => disable_txd_trdy_dly_reg_i_8_n_0,
      CO(2) => disable_txd_trdy_dly_reg_i_8_n_1,
      CO(1) => disable_txd_trdy_dly_reg_i_8_n_2,
      CO(0) => disable_txd_trdy_dly_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => disable_txd_trdy_dly_i_16_n_0,
      DI(2) => disable_txd_trdy_dly_i_17_n_0,
      DI(1) => disable_txd_trdy_dly_i_18_n_0,
      DI(0) => disable_txd_trdy_dly_i_19_n_0,
      O(3 downto 0) => NLW_disable_txd_trdy_dly_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => disable_txd_trdy_dly_i_20_n_0,
      S(2) => disable_txd_trdy_dly_i_21_n_0,
      S(1) => disable_txd_trdy_dly_i_22_n_0,
      S(0) => disable_txd_trdy_dly_i_23_n_0
    );
\end_addr_byte_offset[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008FFFF80080000"
    )
        port map (
      I0 => axi_str_txd_tstrb_dly0(1),
      I1 => axi_str_txd_tstrb_dly0(0),
      I2 => axi_str_txd_tstrb_dly0(3),
      I3 => axi_str_txd_tstrb_dly0(2),
      I4 => end_addr_byte_offset0,
      I5 => \end_addr_byte_offset_reg_n_0_[0]\,
      O => \end_addr_byte_offset[0]_i_1_n_0\
    );
\end_addr_byte_offset[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => axi_str_txd_tvalid_dly0,
      I1 => axi_str_txd_tready_int_dly,
      I2 => axi_str_txd_tlast_dly0,
      O => end_addr_byte_offset0
    );
\end_addr_byte_offset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80000000"
    )
        port map (
      I0 => axi_str_txd_tstrb_dly0(2),
      I1 => axi_str_txd_tstrb_dly0(1),
      I2 => axi_str_txd_tstrb_dly0(0),
      I3 => p_44_in,
      I4 => axi_str_txd_tlast_dly0,
      I5 => \end_addr_byte_offset_reg_n_0_[1]\,
      O => \end_addr_byte_offset[1]_i_1_n_0\
    );
\end_addr_byte_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => \end_addr_byte_offset[0]_i_1_n_0\,
      Q => \end_addr_byte_offset_reg_n_0_[0]\,
      R => reset2axi_str_txd
    );
\end_addr_byte_offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => \end_addr_byte_offset[1]_i_1_n_0\,
      Q => \end_addr_byte_offset_reg_n_0_[1]\,
      R => reset2axi_str_txd
    );
halt_pntr_update1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => halt_pntr_update1,
      CO(2) => halt_pntr_update1_carry_n_1,
      CO(1) => halt_pntr_update1_carry_n_2,
      CO(0) => halt_pntr_update1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_halt_pntr_update1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => halt_pntr_update1_carry_i_1_n_0,
      S(2) => halt_pntr_update1_carry_i_2_n_0,
      S(1) => halt_pntr_update1_carry_i_3_n_0,
      S(0) => halt_pntr_update1_carry_i_4_n_0
    );
halt_pntr_update1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => txd_rd_pntr_hold(9),
      I1 => txd_rd_pntr(9),
      O => halt_pntr_update1_carry_i_1_n_0
    );
halt_pntr_update1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txd_rd_pntr(8),
      I1 => txd_rd_pntr_hold(8),
      I2 => txd_rd_pntr(7),
      I3 => txd_rd_pntr_hold(7),
      I4 => txd_rd_pntr_hold(6),
      I5 => txd_rd_pntr(6),
      O => halt_pntr_update1_carry_i_2_n_0
    );
halt_pntr_update1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txd_rd_pntr(5),
      I1 => txd_rd_pntr_hold(5),
      I2 => txd_rd_pntr(4),
      I3 => txd_rd_pntr_hold(4),
      I4 => txd_rd_pntr_hold(3),
      I5 => txd_rd_pntr(3),
      O => halt_pntr_update1_carry_i_3_n_0
    );
halt_pntr_update1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txd_rd_pntr(2),
      I1 => txd_rd_pntr_hold(2),
      I2 => txd_rd_pntr_hold(1),
      I3 => txd_rd_pntr(1),
      I4 => txd_rd_pntr(0),
      I5 => txd_rd_pntr_hold(0),
      O => halt_pntr_update1_carry_i_4_n_0
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => txd_rd_pntr(8),
      I1 => txd_rd_pntr_hold_plus3(8),
      I2 => txd_rd_pntr_hold_plus3(9),
      I3 => txd_rd_pntr(9),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => txd_rd_pntr_hold_plus3(9),
      I1 => txd_rd_pntr(9),
      I2 => txd_rd_pntr_hold_plus3(8),
      I3 => txd_rd_pntr(8),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => txd_rd_pntr(6),
      I1 => txd_rd_pntr_hold_plus3(6),
      I2 => txd_rd_pntr_hold_plus3(7),
      I3 => txd_rd_pntr(7),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999999999999"
    )
        port map (
      I0 => txd_rd_pntr(9),
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => \^q\(6),
      I4 => \i__carry_i_5__0_n_0\,
      I5 => \^q\(7),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => txc_rd_addr2_pntr(9),
      I1 => txc_mem_wr_addr_0(9),
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6108086100000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \i__carry_i_5__0_n_0\,
      I2 => txd_rd_pntr(6),
      I3 => \^q\(7),
      I4 => txd_rd_pntr(7),
      I5 => \i__carry_i_6__0_n_0\,
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => txd_rd_pntr(4),
      I1 => txd_rd_pntr_hold_plus3(4),
      I2 => txd_rd_pntr_hold_plus3(5),
      I3 => txd_rd_pntr(5),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txc_mem_wr_addr_0(7),
      I1 => txc_rd_addr2_pntr(7),
      I2 => txc_mem_wr_addr_0(6),
      I3 => txc_rd_addr2_pntr(6),
      I4 => txc_rd_addr2_pntr(8),
      I5 => txc_mem_wr_addr_0(8),
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0280802020080802"
    )
        port map (
      I0 => \i__carry_i_7__0_n_0\,
      I1 => txd_rd_pntr(4),
      I2 => txd_rd_pntr(5),
      I3 => \i__carry_i_8__0_n_0\,
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => txd_rd_pntr(2),
      I1 => txd_rd_pntr_hold_plus3(2),
      I2 => txd_rd_pntr_hold_plus3(3),
      I3 => txd_rd_pntr(3),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txc_mem_wr_addr_0(4),
      I1 => txc_rd_addr2_pntr(4),
      I2 => txc_mem_wr_addr_0(3),
      I3 => txc_rd_addr2_pntr(3),
      I4 => txc_rd_addr2_pntr(5),
      I5 => txc_mem_wr_addr_0(5),
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0401028040102008"
    )
        port map (
      I0 => txd_rd_pntr(0),
      I1 => txd_rd_pntr(1),
      I2 => txd_rd_pntr(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => txd_rd_pntr(0),
      I1 => txd_rd_pntr_hold_plus3(0),
      I2 => txd_rd_pntr_hold_plus3(1),
      I3 => txd_rd_pntr(1),
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txc_mem_wr_addr_0(1),
      I1 => txc_rd_addr2_pntr(1),
      I2 => txc_mem_wr_addr_0(0),
      I3 => txc_rd_addr2_pntr(0),
      I4 => txc_rd_addr2_pntr(2),
      I5 => txc_mem_wr_addr_0(2),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => txd_rd_pntr_hold_plus3(7),
      I1 => txd_rd_pntr(7),
      I2 => txd_rd_pntr_hold_plus3(6),
      I3 => txd_rd_pntr(6),
      O => \i__carry_i_5__1_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \i__carry_i_5__0_n_0\,
      I3 => \^q\(6),
      I4 => txd_rd_pntr(8),
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => txd_rd_pntr_hold_plus3(5),
      I1 => txd_rd_pntr(5),
      I2 => txd_rd_pntr_hold_plus3(4),
      I3 => txd_rd_pntr(4),
      O => \i__carry_i_6__1_n_0\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666A9995"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => txd_rd_pntr(3),
      O => \i__carry_i_7__0_n_0\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => txd_rd_pntr_hold_plus3(3),
      I1 => txd_rd_pntr(3),
      I2 => txd_rd_pntr_hold_plus3(2),
      I3 => txd_rd_pntr(2),
      O => \i__carry_i_7__1_n_0\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \i__carry_i_8__0_n_0\
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => txd_rd_pntr_hold_plus3(1),
      I1 => txd_rd_pntr(1),
      I2 => txd_rd_pntr_hold_plus3(0),
      I3 => txd_rd_pntr(0),
      O => \i__carry_i_8__1_n_0\
    );
tx_init_in_prog_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clkarst\,
      I1 => txc_addr_3_dly3,
      O => tx_init_in_prog_int_i_1_n_0
    );
tx_init_in_prog_int_reg: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => tx_init_in_prog_int_i_1_n_0,
      Q => \^clkarst\,
      S => sync_rst1_reg
    );
txc_addr_0_dly1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888BBBB88"
    )
        port map (
      I0 => txc_addr_0_dly1_reg_i_2_n_0,
      I1 => txc_wr_cs(3),
      I2 => p_51_in,
      I3 => txc_wr_cs(1),
      I4 => txc_wr_cs(0),
      I5 => txc_wr_cs(2),
      O => set_txc_addr_0
    );
txc_addr_0_dly1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => axi_str_txc_tready_int_dly,
      I1 => axi_str_txc_tvalid_dly0,
      O => p_51_in
    );
txc_addr_0_dly1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0CFAFAF"
    )
        port map (
      I0 => disable_txc_trdy_dly,
      I1 => disable_txd_trdy_dly,
      I2 => txc_wr_cs(2),
      I3 => compare_addr0_cmplt,
      I4 => txc_wr_cs(0),
      O => txc_addr_0_dly1_i_4_n_0
    );
txc_addr_0_dly1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111100000000"
    )
        port map (
      I0 => txc_wr_cs(2),
      I1 => txc_wr_cs(0),
      I2 => axi_str_txd_tvalid_dly0,
      I3 => axi_str_txd_tready_int_dly,
      I4 => axi_str_txd_tlast_dly0,
      I5 => disable_txd_trdy_dly,
      O => txc_addr_0_dly1_i_5_n_0
    );
txc_addr_0_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => set_txc_addr_0,
      Q => txc_addr_0_dly1,
      R => '0'
    );
txc_addr_0_dly1_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => txc_addr_0_dly1_i_4_n_0,
      I1 => txc_addr_0_dly1_i_5_n_0,
      O => txc_addr_0_dly1_reg_i_2_n_0,
      S => txc_wr_cs(1)
    );
txc_addr_0_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => txc_addr_0_dly1,
      Q => txc_addr_0_dly2,
      R => '0'
    );
txc_addr_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45404040E5E04545"
    )
        port map (
      I0 => txc_wr_cs(3),
      I1 => txc_addr_3_dly_i_3_n_0,
      I2 => txc_wr_cs(1),
      I3 => txc_addr_2_i_2_n_0,
      I4 => txc_wr_cs(2),
      I5 => txc_wr_cs(0),
      O => set_txc_addr_2
    );
txc_addr_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73737377FFFFFFFF"
    )
        port map (
      I0 => axi_str_txc_tready_int_dly,
      I1 => axi_str_txc_tvalid_dly0,
      I2 => txc_mem_full_reg_n_0,
      I3 => compare_addr2_cmplt_dly,
      I4 => compare_addr2_cmplt,
      I5 => txc_wr_cs(0),
      O => txc_addr_2_i_2_n_0
    );
txc_addr_2_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => set_txc_addr_2,
      Q => txc_addr_2,
      R => '0'
    );
txc_addr_3_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => txc_addr_3_dly,
      Q => txc_addr_3_dly2,
      R => sync_rst1_reg
    );
txc_addr_3_dly3_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => txc_addr_3_dly2,
      Q => txc_addr_3_dly3,
      R => sync_rst1_reg
    );
txc_addr_3_dly_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE0EEE"
    )
        port map (
      I0 => txc_addr_3_dly,
      I1 => set_txc_addr_3,
      I2 => txc_wr_cs(1),
      I3 => txc_addr_3_dly_i_3_n_0,
      I4 => txc_wr_cs(3),
      I5 => sync_rst1_reg,
      O => txc_addr_3_dly_i_1_n_0
    );
txc_addr_3_dly_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => txc_wr_cs(1),
      I1 => disable_txc_trdy_dly,
      I2 => txc_wr_cs(0),
      I3 => txc_wr_cs(2),
      I4 => txc_wr_cs(3),
      O => set_txc_addr_3
    );
txc_addr_3_dly_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A000000"
    )
        port map (
      I0 => txc_wr_cs(0),
      I1 => txc_addr_3_dly,
      I2 => wrote_first_packet,
      I3 => axi_str_txc_tready_int_dly,
      I4 => axi_str_txc_tvalid_dly0,
      I5 => txc_wr_cs(2),
      O => txc_addr_3_dly_i_3_n_0
    );
txc_addr_3_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => txc_addr_3_dly_i_1_n_0,
      Q => txc_addr_3_dly,
      R => '0'
    );
\txc_mem_full0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => txc_mem_full0,
      CO(2) => \txc_mem_full0_inferred__0/i__carry_n_1\,
      CO(1) => \txc_mem_full0_inferred__0/i__carry_n_2\,
      CO(0) => \txc_mem_full0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_txc_mem_full0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__4_n_0\,
      S(2) => \i__carry_i_2__4_n_0\,
      S(1) => \i__carry_i_3__4_n_0\,
      S(0) => \i__carry_i_4__3_n_0\
    );
txc_mem_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200FF00E2"
    )
        port map (
      I0 => txc_mem_full_reg_n_0,
      I1 => \Axi_Str_TxC_2_Mem_Addr_int1__0\,
      I2 => txc_mem_full0,
      I3 => sync_rst1_reg,
      I4 => txc_mem_full1,
      I5 => txc_mem_full_reg_i_4_n_0,
      O => txc_mem_full_i_1_n_0
    );
txc_mem_full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => set_txc_we,
      I1 => txc_wr_cs(3),
      I2 => txc_wr_cs(2),
      I3 => txc_wr_cs(0),
      I4 => disable_txc_trdy_dly,
      I5 => txc_wr_cs(1),
      O => \Axi_Str_TxC_2_Mem_Addr_int1__0\
    );
txc_mem_full_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => compare_addr2_cmplt_dly,
      I1 => txc_mem_full_reg_n_0,
      I2 => compare_addr2_cmplt,
      O => txc_mem_full1
    );
txc_mem_full_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => txc_rd_addr2_pntr(9),
      I1 => txc_mem_wr_addr(9),
      O => txc_mem_full_i_5_n_0
    );
txc_mem_full_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txc_mem_wr_addr(7),
      I1 => txc_rd_addr2_pntr(7),
      I2 => txc_mem_wr_addr(6),
      I3 => txc_rd_addr2_pntr(6),
      I4 => txc_mem_wr_addr(8),
      I5 => txc_rd_addr2_pntr(8),
      O => txc_mem_full_i_6_n_0
    );
txc_mem_full_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txc_mem_wr_addr(4),
      I1 => txc_rd_addr2_pntr(4),
      I2 => txc_mem_wr_addr(3),
      I3 => txc_rd_addr2_pntr(3),
      I4 => txc_mem_wr_addr(5),
      I5 => txc_rd_addr2_pntr(5),
      O => txc_mem_full_i_7_n_0
    );
txc_mem_full_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txc_mem_wr_addr(1),
      I1 => txc_rd_addr2_pntr(1),
      I2 => txc_mem_wr_addr(0),
      I3 => txc_rd_addr2_pntr(0),
      I4 => txc_mem_wr_addr(2),
      I5 => txc_rd_addr2_pntr(2),
      O => txc_mem_full_i_8_n_0
    );
txc_mem_full_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => txc_mem_full_i_1_n_0,
      Q => txc_mem_full_reg_n_0,
      R => '0'
    );
txc_mem_full_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => txc_mem_full_reg_i_4_n_0,
      CO(2) => txc_mem_full_reg_i_4_n_1,
      CO(1) => txc_mem_full_reg_i_4_n_2,
      CO(0) => txc_mem_full_reg_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_txc_mem_full_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => txc_mem_full_i_5_n_0,
      S(2) => txc_mem_full_i_6_n_0,
      S(1) => txc_mem_full_i_7_n_0,
      S(0) => txc_mem_full_i_8_n_0
    );
\txc_mem_wr_addr_0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEA"
    )
        port map (
      I0 => sync_rst1_reg,
      I1 => txc_wr_cs(3),
      I2 => txc_wr_cs(2),
      I3 => txc_wr_cs(0),
      I4 => disable_txc_trdy_dly,
      I5 => txc_wr_cs(1),
      O => txc_mem_wr_addr_1
    );
\txc_mem_wr_addr_0_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \txc_mem_wr_addr_1_reg__0\(0),
      Q => txc_mem_wr_addr_0(0),
      S => sync_rst1_reg
    );
\txc_mem_wr_addr_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \txc_mem_wr_addr_1_reg__0\(1),
      Q => txc_mem_wr_addr_0(1),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_0_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \txc_mem_wr_addr_1_reg__0\(2),
      Q => txc_mem_wr_addr_0(2),
      S => sync_rst1_reg
    );
\txc_mem_wr_addr_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \txc_mem_wr_addr_1_reg__0\(3),
      Q => txc_mem_wr_addr_0(3),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \txc_mem_wr_addr_1_reg__0\(4),
      Q => txc_mem_wr_addr_0(4),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \txc_mem_wr_addr_1_reg__0\(5),
      Q => txc_mem_wr_addr_0(5),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \txc_mem_wr_addr_1_reg__0\(6),
      Q => txc_mem_wr_addr_0(6),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \txc_mem_wr_addr_1_reg__0\(7),
      Q => txc_mem_wr_addr_0(7),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \txc_mem_wr_addr_1_reg__0\(8),
      Q => txc_mem_wr_addr_0(8),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \txc_mem_wr_addr_1_reg__0\(9),
      Q => txc_mem_wr_addr_0(9),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => load,
      I1 => \txc_mem_wr_addr_1_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\txc_mem_wr_addr_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => \txc_mem_wr_addr_1_reg__0\(1),
      I1 => \txc_mem_wr_addr_1_reg__0\(0),
      I2 => load,
      O => \p_0_in__0\(1)
    );
\txc_mem_wr_addr_1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF6A"
    )
        port map (
      I0 => \txc_mem_wr_addr_1_reg__0\(2),
      I1 => \txc_mem_wr_addr_1_reg__0\(1),
      I2 => \txc_mem_wr_addr_1_reg__0\(0),
      I3 => load,
      O => \p_0_in__0\(2)
    );
\txc_mem_wr_addr_1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => load,
      I1 => \txc_mem_wr_addr_1_reg__0\(1),
      I2 => \txc_mem_wr_addr_1_reg__0\(0),
      I3 => \txc_mem_wr_addr_1_reg__0\(2),
      I4 => \txc_mem_wr_addr_1_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\txc_mem_wr_addr_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => load,
      I1 => \txc_mem_wr_addr_1_reg__0\(2),
      I2 => \txc_mem_wr_addr_1_reg__0\(0),
      I3 => \txc_mem_wr_addr_1_reg__0\(1),
      I4 => \txc_mem_wr_addr_1_reg__0\(3),
      I5 => \txc_mem_wr_addr_1_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\txc_mem_wr_addr_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => load,
      I1 => \txc_mem_wr_addr_1[5]_i_2_n_0\,
      I2 => \txc_mem_wr_addr_1_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\txc_mem_wr_addr_1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \txc_mem_wr_addr_1_reg__0\(4),
      I1 => \txc_mem_wr_addr_1_reg__0\(2),
      I2 => \txc_mem_wr_addr_1_reg__0\(0),
      I3 => \txc_mem_wr_addr_1_reg__0\(1),
      I4 => \txc_mem_wr_addr_1_reg__0\(3),
      O => \txc_mem_wr_addr_1[5]_i_2_n_0\
    );
\txc_mem_wr_addr_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \txc_mem_wr_addr_1[9]_i_2_n_0\,
      I1 => load,
      I2 => \txc_mem_wr_addr_1_reg__0\(6),
      O => \p_0_in__0\(6)
    );
\txc_mem_wr_addr_1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \txc_mem_wr_addr_1_reg__0\(6),
      I1 => \txc_mem_wr_addr_1[9]_i_2_n_0\,
      I2 => load,
      I3 => \txc_mem_wr_addr_1_reg__0\(7),
      O => \p_0_in__0\(7)
    );
\txc_mem_wr_addr_1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \txc_mem_wr_addr_1_reg__0\(7),
      I1 => \txc_mem_wr_addr_1[9]_i_2_n_0\,
      I2 => \txc_mem_wr_addr_1_reg__0\(6),
      I3 => load,
      I4 => \txc_mem_wr_addr_1_reg__0\(8),
      O => \p_0_in__0\(8)
    );
\txc_mem_wr_addr_1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \txc_mem_wr_addr_1_reg__0\(8),
      I1 => \txc_mem_wr_addr_1_reg__0\(6),
      I2 => \txc_mem_wr_addr_1[9]_i_2_n_0\,
      I3 => \txc_mem_wr_addr_1_reg__0\(7),
      I4 => load,
      I5 => \txc_mem_wr_addr_1_reg__0\(9),
      O => \p_0_in__0\(9)
    );
\txc_mem_wr_addr_1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \txc_mem_wr_addr_1_reg__0\(5),
      I1 => \txc_mem_wr_addr_1_reg__0\(3),
      I2 => \txc_mem_wr_addr_1_reg__0\(1),
      I3 => \txc_mem_wr_addr_1_reg__0\(0),
      I4 => \txc_mem_wr_addr_1_reg__0\(2),
      I5 => \txc_mem_wr_addr_1_reg__0\(4),
      O => \txc_mem_wr_addr_1[9]_i_2_n_0\
    );
\txc_mem_wr_addr_1[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \txc_mem_wr_addr_1[9]_i_4_n_0\,
      I1 => txc_mem_wr_addr(2),
      I2 => txc_mem_wr_addr(3),
      I3 => txc_mem_wr_addr(0),
      I4 => txc_mem_wr_addr(1),
      O => load
    );
\txc_mem_wr_addr_1[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => txc_mem_wr_addr(4),
      I1 => txc_mem_wr_addr(5),
      I2 => txc_mem_wr_addr(6),
      I3 => txc_mem_wr_addr(7),
      I4 => txc_mem_wr_addr(9),
      I5 => txc_mem_wr_addr(8),
      O => \txc_mem_wr_addr_1[9]_i_4_n_0\
    );
\txc_mem_wr_addr_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \p_0_in__0\(0),
      Q => \txc_mem_wr_addr_1_reg__0\(0),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \p_0_in__0\(1),
      Q => \txc_mem_wr_addr_1_reg__0\(1),
      S => sync_rst1_reg
    );
\txc_mem_wr_addr_1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \p_0_in__0\(2),
      Q => \txc_mem_wr_addr_1_reg__0\(2),
      S => sync_rst1_reg
    );
\txc_mem_wr_addr_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \p_0_in__0\(3),
      Q => \txc_mem_wr_addr_1_reg__0\(3),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \p_0_in__0\(4),
      Q => \txc_mem_wr_addr_1_reg__0\(4),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \p_0_in__0\(5),
      Q => \txc_mem_wr_addr_1_reg__0\(5),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \p_0_in__0\(6),
      Q => \txc_mem_wr_addr_1_reg__0\(6),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \p_0_in__0\(7),
      Q => \txc_mem_wr_addr_1_reg__0\(7),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \p_0_in__0\(8),
      Q => \txc_mem_wr_addr_1_reg__0\(8),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => \p_0_in__0\(9),
      Q => \txc_mem_wr_addr_1_reg__0\(9),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => txc_mem_wr_addr_0(0),
      Q => txc_mem_wr_addr(0),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => txc_mem_wr_addr_0(1),
      Q => txc_mem_wr_addr(1),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => txc_mem_wr_addr_0(2),
      Q => txc_mem_wr_addr(2),
      S => sync_rst1_reg
    );
\txc_mem_wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => txc_mem_wr_addr_0(3),
      Q => txc_mem_wr_addr(3),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => txc_mem_wr_addr_0(4),
      Q => txc_mem_wr_addr(4),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => txc_mem_wr_addr_0(5),
      Q => txc_mem_wr_addr(5),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => txc_mem_wr_addr_0(6),
      Q => txc_mem_wr_addr(6),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => txc_mem_wr_addr_0(7),
      Q => txc_mem_wr_addr(7),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => txc_mem_wr_addr_0(8),
      Q => txc_mem_wr_addr(8),
      R => sync_rst1_reg
    );
\txc_mem_wr_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_mem_wr_addr_1,
      D => txc_mem_wr_addr_0(9),
      Q => txc_mem_wr_addr(9),
      R => sync_rst1_reg
    );
txc_rd_addr2_pntr1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => txc_rd_addr2_pntr1,
      CO(2) => txc_rd_addr2_pntr1_carry_n_1,
      CO(1) => txc_rd_addr2_pntr1_carry_n_2,
      CO(0) => txc_rd_addr2_pntr1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_txc_rd_addr2_pntr1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => txc_rd_addr2_pntr1_carry_i_1_n_0,
      S(2 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2 downto 0)
    );
txc_rd_addr2_pntr1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => txc_rd_addr2_pntr_1(9),
      I1 => Axi_Str_TxC_2_Mem_Dout(9),
      O => txc_rd_addr2_pntr1_carry_i_1_n_0
    );
\txc_rd_addr2_pntr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => txc_we_dly2,
      I1 => set_txc_addr_2,
      I2 => addr_2_en_dly2,
      I3 => txc_rd_addr2_pntr1,
      I4 => compare_addr2_cmplt,
      I5 => sync_rst1_reg,
      O => \txc_rd_addr2_pntr[9]_i_1_n_0\
    );
\txc_rd_addr2_pntr_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => txc_we_dly2,
      I1 => set_txc_addr_2,
      I2 => addr_2_en_dly2,
      O => txc_rd_addr2_pntr_10
    );
\txc_rd_addr2_pntr_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_rd_addr2_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(0),
      Q => \^txc_rd_addr2_pntr_reg[8]_0\(0),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_rd_addr2_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(1),
      Q => \^txc_rd_addr2_pntr_reg[8]_0\(1),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_rd_addr2_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(2),
      Q => \^txc_rd_addr2_pntr_reg[8]_0\(2),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_rd_addr2_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(3),
      Q => \^txc_rd_addr2_pntr_reg[8]_0\(3),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_rd_addr2_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(4),
      Q => \^txc_rd_addr2_pntr_reg[8]_0\(4),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_rd_addr2_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(5),
      Q => \^txc_rd_addr2_pntr_reg[8]_0\(5),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_rd_addr2_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(6),
      Q => \^txc_rd_addr2_pntr_reg[8]_0\(6),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_rd_addr2_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(7),
      Q => \^txc_rd_addr2_pntr_reg[8]_0\(7),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_rd_addr2_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(8),
      Q => \^txc_rd_addr2_pntr_reg[8]_0\(8),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => txc_rd_addr2_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(9),
      Q => txc_rd_addr2_pntr_1(9),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => \txc_rd_addr2_pntr[9]_i_1_n_0\,
      D => \^txc_rd_addr2_pntr_reg[8]_0\(0),
      Q => txc_rd_addr2_pntr(0),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => \txc_rd_addr2_pntr[9]_i_1_n_0\,
      D => \^txc_rd_addr2_pntr_reg[8]_0\(1),
      Q => txc_rd_addr2_pntr(1),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => \txc_rd_addr2_pntr[9]_i_1_n_0\,
      D => \^txc_rd_addr2_pntr_reg[8]_0\(2),
      Q => txc_rd_addr2_pntr(2),
      S => sync_rst1_reg
    );
\txc_rd_addr2_pntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => \txc_rd_addr2_pntr[9]_i_1_n_0\,
      D => \^txc_rd_addr2_pntr_reg[8]_0\(3),
      Q => txc_rd_addr2_pntr(3),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => \txc_rd_addr2_pntr[9]_i_1_n_0\,
      D => \^txc_rd_addr2_pntr_reg[8]_0\(4),
      Q => txc_rd_addr2_pntr(4),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => \txc_rd_addr2_pntr[9]_i_1_n_0\,
      D => \^txc_rd_addr2_pntr_reg[8]_0\(5),
      Q => txc_rd_addr2_pntr(5),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => \txc_rd_addr2_pntr[9]_i_1_n_0\,
      D => \^txc_rd_addr2_pntr_reg[8]_0\(6),
      Q => txc_rd_addr2_pntr(6),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => \txc_rd_addr2_pntr[9]_i_1_n_0\,
      D => \^txc_rd_addr2_pntr_reg[8]_0\(7),
      Q => txc_rd_addr2_pntr(7),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => \txc_rd_addr2_pntr[9]_i_1_n_0\,
      D => \^txc_rd_addr2_pntr_reg[8]_0\(8),
      Q => txc_rd_addr2_pntr(8),
      R => sync_rst1_reg
    );
\txc_rd_addr2_pntr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => \txc_rd_addr2_pntr[9]_i_1_n_0\,
      D => txc_rd_addr2_pntr_1(9),
      Q => txc_rd_addr2_pntr(9),
      R => sync_rst1_reg
    );
txc_we_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => \^txc_we_dly1_reg_0\,
      Q => txc_we_dly1,
      R => '0'
    );
txc_we_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXC_ACLK,
      CE => '1',
      D => txc_we_dly1,
      Q => txc_we_dly2,
      R => '0'
    );
txd_mem_afull1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => txd_mem_afull1,
      CO(2) => txd_mem_afull1_carry_n_1,
      CO(1) => txd_mem_afull1_carry_n_2,
      CO(0) => txd_mem_afull1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_txd_mem_afull1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => txd_mem_afull1_carry_i_1_n_0,
      S(2) => txd_mem_afull1_carry_i_2_n_0,
      S(1) => txd_mem_afull1_carry_i_3_n_0,
      S(0) => txd_mem_afull1_carry_i_4_n_0
    );
txd_mem_afull1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => txd_rd_pntr(9),
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => txd_mem_afull1_carry_i_5_n_0,
      O => txd_mem_afull1_carry_i_1_n_0
    );
txd_mem_afull1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0280802020080802"
    )
        port map (
      I0 => txd_mem_afull1_carry_i_6_n_0,
      I1 => txd_rd_pntr(7),
      I2 => txd_rd_pntr(8),
      I3 => txd_mem_afull1_carry_i_7_n_0,
      I4 => \^q\(7),
      I5 => \^q\(8),
      O => txd_mem_afull1_carry_i_2_n_0
    );
txd_mem_afull1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6108086100000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => txd_rd_pntr(3),
      I3 => \^q\(4),
      I4 => txd_rd_pntr(4),
      I5 => txd_mem_afull1_carry_i_8_n_0,
      O => txd_mem_afull1_carry_i_3_n_0
    );
txd_mem_afull1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900990090000"
    )
        port map (
      I0 => \^q\(0),
      I1 => txd_rd_pntr(0),
      I2 => \^q\(1),
      I3 => txd_rd_pntr(1),
      I4 => \^q\(2),
      I5 => txd_rd_pntr(2),
      O => txd_mem_afull1_carry_i_4_n_0
    );
txd_mem_afull1_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(6),
      O => txd_mem_afull1_carry_i_5_n_0
    );
txd_mem_afull1_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => txd_rd_pntr(6),
      O => txd_mem_afull1_carry_i_6_n_0
    );
txd_mem_afull1_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      O => txd_mem_afull1_carry_i_7_n_0
    );
txd_mem_afull1_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => txd_rd_pntr(5),
      O => txd_mem_afull1_carry_i_8_n_0
    );
txd_mem_afull_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => txd_mem_afull,
      I1 => txd_mem_afull1,
      I2 => txd_mem_full1,
      I3 => txd_mem_full0,
      O => txd_mem_afull_i_1_n_0
    );
txd_mem_afull_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => txd_mem_afull_i_1_n_0,
      Q => txd_mem_afull,
      R => '0'
    );
\txd_mem_full1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \txd_mem_full1_inferred__0/i__carry_n_0\,
      CO(2) => \txd_mem_full1_inferred__0/i__carry_n_1\,
      CO(1) => \txd_mem_full1_inferred__0/i__carry_n_2\,
      CO(0) => \txd_mem_full1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_txd_mem_full1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__3_n_0\,
      S(2) => \i__carry_i_2__2_n_0\,
      S(1) => \i__carry_i_3__2_n_0\,
      S(0) => \i__carry_i_4__1_n_0\
    );
txd_mem_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => txd_mem_full,
      I1 => txd_mem_full1,
      I2 => \txd_mem_full1_inferred__0/i__carry_n_0\,
      I3 => txd_mem_full0,
      O => txd_mem_full_i_1_n_0
    );
txd_mem_full_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEEA"
    )
        port map (
      I0 => reset2axi_str_txd,
      I1 => txd_wr_cs(1),
      I2 => txd_wr_cs(0),
      I3 => txd_wr_cs(2),
      I4 => disable_txd_trdy_dly_i_3_n_0,
      O => txd_mem_full0
    );
txd_mem_full_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => txd_mem_full_i_1_n_0,
      Q => txd_mem_full,
      R => '0'
    );
txd_rd_pntr1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => txd_rd_pntr1,
      CO(2) => txd_rd_pntr1_carry_n_1,
      CO(1) => txd_rd_pntr1_carry_n_2,
      CO(0) => txd_rd_pntr1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_txd_rd_pntr1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => txd_rd_pntr1_carry_i_1_n_0,
      S(2 downto 0) => S(2 downto 0)
    );
txd_rd_pntr1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => txd_rd_pntr_1(9),
      I1 => Axi_Str_TxC_2_Mem_Dout(9),
      O => txd_rd_pntr1_carry_i_1_n_0
    );
\txd_rd_pntr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => compare_addr0_cmplt,
      I1 => txd_rd_pntr1,
      I2 => txd_rd_pntr_10,
      O => txd_rd_pntr_2
    );
\txd_rd_pntr_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => txc_we_dly2,
      I1 => set_txc_addr_0,
      I2 => txc_addr_0_dly2,
      O => txd_rd_pntr_10
    );
\txd_rd_pntr_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(0),
      Q => \^txd_rd_pntr_reg[8]_0\(0),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(1),
      Q => \^txd_rd_pntr_reg[8]_0\(1),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(2),
      Q => \^txd_rd_pntr_reg[8]_0\(2),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(3),
      Q => \^txd_rd_pntr_reg[8]_0\(3),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(4),
      Q => \^txd_rd_pntr_reg[8]_0\(4),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(5),
      Q => \^txd_rd_pntr_reg[8]_0\(5),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(6),
      Q => \^txd_rd_pntr_reg[8]_0\(6),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(7),
      Q => \^txd_rd_pntr_reg[8]_0\(7),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(8),
      Q => \^txd_rd_pntr_reg[8]_0\(8),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_10,
      D => Axi_Str_TxC_2_Mem_Dout(9),
      Q => txd_rd_pntr_1(9),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \txd_rd_pntr_hold[9]_i_2_n_0\,
      I1 => halt_pntr_update,
      I2 => txc_addr_0_dly2,
      I3 => txd_mem_full,
      O => txd_rd_pntr_hold_0
    );
\txd_rd_pntr_hold[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEEAAAAA"
    )
        port map (
      I0 => reset2axi_str_txd,
      I1 => txd_wr_cs(1),
      I2 => txd_wr_cs(0),
      I3 => txd_wr_cs(2),
      I4 => \txd_rd_pntr_hold[9]_i_4_n_0\,
      I5 => halt_pntr_update1,
      O => \txd_rd_pntr_hold[9]_i_2_n_0\
    );
\txd_rd_pntr_hold[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => txd_wr_cs(0),
      I1 => txd_wr_cs(1),
      I2 => disable_txd_trdy_dly_i_3_n_0,
      I3 => txd_wr_cs(2),
      O => halt_pntr_update
    );
\txd_rd_pntr_hold[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"404545EF"
    )
        port map (
      I0 => disable_txd_trdy_dly_i_7_n_0,
      I1 => disable_txd_trdy_dly_reg_i_6_n_6,
      I2 => disable_txd_trdy_dly_i_5_n_0,
      I3 => update_rd_pntrs1,
      I4 => update_rd_pntrs138_in,
      O => \txd_rd_pntr_hold[9]_i_4_n_0\
    );
\txd_rd_pntr_hold_plus3[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txd_rd_pntr(0),
      O => \txd_rd_pntr_hold_plus3[0]_i_1_n_0\
    );
\txd_rd_pntr_hold_plus3[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => txd_rd_pntr(0),
      I1 => txd_rd_pntr(1),
      O => \txd_rd_pntr_hold_plus3[1]_i_1_n_0\
    );
\txd_rd_pntr_hold_plus3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => txd_rd_pntr(1),
      I1 => txd_rd_pntr(0),
      I2 => txd_rd_pntr(2),
      O => \txd_rd_pntr_hold_plus3[2]_i_1_n_0\
    );
\txd_rd_pntr_hold_plus3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => txd_rd_pntr(0),
      I1 => txd_rd_pntr(1),
      I2 => txd_rd_pntr(2),
      I3 => txd_rd_pntr(3),
      O => \txd_rd_pntr_hold_plus3[3]_i_1_n_0\
    );
\txd_rd_pntr_hold_plus3[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFA800"
    )
        port map (
      I0 => txd_rd_pntr(2),
      I1 => txd_rd_pntr(1),
      I2 => txd_rd_pntr(0),
      I3 => txd_rd_pntr(3),
      I4 => txd_rd_pntr(4),
      O => \txd_rd_pntr_hold_plus3[4]_i_1_n_0\
    );
\txd_rd_pntr_hold_plus3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFFFFA8000000"
    )
        port map (
      I0 => txd_rd_pntr(3),
      I1 => txd_rd_pntr(0),
      I2 => txd_rd_pntr(1),
      I3 => txd_rd_pntr(2),
      I4 => txd_rd_pntr(4),
      I5 => txd_rd_pntr(5),
      O => \txd_rd_pntr_hold_plus3[5]_i_1_n_0\
    );
\txd_rd_pntr_hold_plus3[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \txd_rd_pntr_hold_plus3[9]_i_2_n_0\,
      I1 => txd_rd_pntr(6),
      O => \txd_rd_pntr_hold_plus3[6]_i_1_n_0\
    );
\txd_rd_pntr_hold_plus3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \txd_rd_pntr_hold_plus3[9]_i_2_n_0\,
      I1 => txd_rd_pntr(6),
      I2 => txd_rd_pntr(7),
      O => \txd_rd_pntr_hold_plus3[7]_i_1_n_0\
    );
\txd_rd_pntr_hold_plus3[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => txd_rd_pntr(6),
      I1 => \txd_rd_pntr_hold_plus3[9]_i_2_n_0\,
      I2 => txd_rd_pntr(7),
      I3 => txd_rd_pntr(8),
      O => \txd_rd_pntr_hold_plus3[8]_i_1_n_0\
    );
\txd_rd_pntr_hold_plus3[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => txd_rd_pntr(7),
      I1 => \txd_rd_pntr_hold_plus3[9]_i_2_n_0\,
      I2 => txd_rd_pntr(6),
      I3 => txd_rd_pntr(8),
      I4 => txd_rd_pntr(9),
      O => \txd_rd_pntr_hold_plus3[9]_i_1_n_0\
    );
\txd_rd_pntr_hold_plus3[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => txd_rd_pntr(5),
      I1 => txd_rd_pntr(3),
      I2 => txd_rd_pntr(0),
      I3 => txd_rd_pntr(1),
      I4 => txd_rd_pntr(2),
      I5 => txd_rd_pntr(4),
      O => \txd_rd_pntr_hold_plus3[9]_i_2_n_0\
    );
\txd_rd_pntr_hold_plus3_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => \txd_rd_pntr_hold_plus3[0]_i_1_n_0\,
      Q => txd_rd_pntr_hold_plus3(0),
      S => reset2axi_str_txd
    );
\txd_rd_pntr_hold_plus3_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => \txd_rd_pntr_hold_plus3[1]_i_1_n_0\,
      Q => txd_rd_pntr_hold_plus3(1),
      S => reset2axi_str_txd
    );
\txd_rd_pntr_hold_plus3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => \txd_rd_pntr_hold_plus3[2]_i_1_n_0\,
      Q => txd_rd_pntr_hold_plus3(2),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_plus3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => \txd_rd_pntr_hold_plus3[3]_i_1_n_0\,
      Q => txd_rd_pntr_hold_plus3(3),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_plus3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => \txd_rd_pntr_hold_plus3[4]_i_1_n_0\,
      Q => txd_rd_pntr_hold_plus3(4),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_plus3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => \txd_rd_pntr_hold_plus3[5]_i_1_n_0\,
      Q => txd_rd_pntr_hold_plus3(5),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_plus3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => \txd_rd_pntr_hold_plus3[6]_i_1_n_0\,
      Q => txd_rd_pntr_hold_plus3(6),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_plus3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => \txd_rd_pntr_hold_plus3[7]_i_1_n_0\,
      Q => txd_rd_pntr_hold_plus3(7),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_plus3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => \txd_rd_pntr_hold_plus3[8]_i_1_n_0\,
      Q => txd_rd_pntr_hold_plus3(8),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_plus3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => \txd_rd_pntr_hold_plus3[9]_i_1_n_0\,
      Q => txd_rd_pntr_hold_plus3(9),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => txd_rd_pntr(0),
      Q => txd_rd_pntr_hold(0),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => txd_rd_pntr(1),
      Q => txd_rd_pntr_hold(1),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => txd_rd_pntr(2),
      Q => txd_rd_pntr_hold(2),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => txd_rd_pntr(3),
      Q => txd_rd_pntr_hold(3),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => txd_rd_pntr(4),
      Q => txd_rd_pntr_hold(4),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => txd_rd_pntr(5),
      Q => txd_rd_pntr_hold(5),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => txd_rd_pntr(6),
      Q => txd_rd_pntr_hold(6),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => txd_rd_pntr(7),
      Q => txd_rd_pntr_hold(7),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => txd_rd_pntr(8),
      Q => txd_rd_pntr_hold(8),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_hold_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_hold_0,
      D => txd_rd_pntr(9),
      Q => txd_rd_pntr_hold(9),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_2,
      D => \^txd_rd_pntr_reg[8]_0\(0),
      Q => txd_rd_pntr(0),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_2,
      D => \^txd_rd_pntr_reg[8]_0\(1),
      Q => txd_rd_pntr(1),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_2,
      D => \^txd_rd_pntr_reg[8]_0\(2),
      Q => txd_rd_pntr(2),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_2,
      D => \^txd_rd_pntr_reg[8]_0\(3),
      Q => txd_rd_pntr(3),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_2,
      D => \^txd_rd_pntr_reg[8]_0\(4),
      Q => txd_rd_pntr(4),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_2,
      D => \^txd_rd_pntr_reg[8]_0\(5),
      Q => txd_rd_pntr(5),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_2,
      D => \^txd_rd_pntr_reg[8]_0\(6),
      Q => txd_rd_pntr(6),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_2,
      D => \^txd_rd_pntr_reg[8]_0\(7),
      Q => txd_rd_pntr(7),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_2,
      D => \^txd_rd_pntr_reg[8]_0\(8),
      Q => txd_rd_pntr(8),
      R => reset2axi_str_txd
    );
\txd_rd_pntr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => txd_rd_pntr_2,
      D => txd_rd_pntr_1(9),
      Q => txd_rd_pntr(9),
      R => reset2axi_str_txd
    );
txd_rdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAABAA"
    )
        port map (
      I0 => txd_rdy,
      I1 => txd_wr_cs(0),
      I2 => txd_wr_cs(2),
      I3 => compare_addr0_cmplt,
      I4 => txd_wr_cs(1),
      I5 => \update_bram_cnt[7]_i_1_n_0\,
      O => txd_rdy_i_1_n_0
    );
txd_rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => txd_rdy_i_1_n_0,
      Q => txd_rdy,
      R => '0'
    );
\update_bram_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_bram_cnt_reg_n_0_[0]\,
      O => update_bram_cnt(0)
    );
\update_bram_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_bram_cnt_reg_n_0_[0]\,
      I1 => \update_bram_cnt_reg_n_0_[1]\,
      O => update_bram_cnt(1)
    );
\update_bram_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \update_bram_cnt_reg_n_0_[0]\,
      I1 => \update_bram_cnt_reg_n_0_[1]\,
      I2 => \update_bram_cnt_reg_n_0_[2]\,
      O => update_bram_cnt(2)
    );
\update_bram_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \update_bram_cnt_reg_n_0_[1]\,
      I1 => \update_bram_cnt_reg_n_0_[0]\,
      I2 => \update_bram_cnt_reg_n_0_[2]\,
      I3 => \update_bram_cnt_reg_n_0_[3]\,
      O => update_bram_cnt(3)
    );
\update_bram_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \update_bram_cnt_reg_n_0_[2]\,
      I1 => \update_bram_cnt_reg_n_0_[0]\,
      I2 => \update_bram_cnt_reg_n_0_[1]\,
      I3 => \update_bram_cnt_reg_n_0_[3]\,
      I4 => \update_bram_cnt_reg_n_0_[4]\,
      O => update_bram_cnt(4)
    );
\update_bram_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \update_bram_cnt_reg_n_0_[3]\,
      I1 => \update_bram_cnt_reg_n_0_[1]\,
      I2 => \update_bram_cnt_reg_n_0_[0]\,
      I3 => \update_bram_cnt_reg_n_0_[2]\,
      I4 => \update_bram_cnt_reg_n_0_[4]\,
      I5 => \update_bram_cnt_reg_n_0_[5]\,
      O => update_bram_cnt(5)
    );
\update_bram_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_bram_cnt[7]_i_5_n_0\,
      I1 => \update_bram_cnt_reg_n_0_[6]\,
      O => update_bram_cnt(6)
    );
\update_bram_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => reset2axi_str_txd,
      I1 => txd_wr_cs(2),
      I2 => txd_wr_cs(0),
      I3 => txd_wr_cs(1),
      I4 => \update_bram_cnt[7]_i_4_n_0\,
      I5 => axi_str_txd_tlast_dly0,
      O => \update_bram_cnt[7]_i_1_n_0\
    );
\update_bram_cnt[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => txd_wr_cs(2),
      I1 => txd_wr_cs(0),
      I2 => txd_wr_cs(1),
      I3 => \update_bram_cnt[7]_i_4_n_0\,
      O => \update_bram_cnt[7]_i_2_n_0\
    );
\update_bram_cnt[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => \update_bram_cnt[7]_i_5_n_0\,
      I1 => \update_bram_cnt_reg_n_0_[6]\,
      I2 => inc_txd_wr_addr,
      I3 => p_0_in25_in,
      O => update_bram_cnt(7)
    );
\update_bram_cnt[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => axi_str_txd_tvalid_dly0,
      I1 => axi_str_txd_tready_int_dly,
      O => \update_bram_cnt[7]_i_4_n_0\
    );
\update_bram_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \update_bram_cnt_reg_n_0_[5]\,
      I1 => \update_bram_cnt_reg_n_0_[3]\,
      I2 => \update_bram_cnt_reg_n_0_[1]\,
      I3 => \update_bram_cnt_reg_n_0_[0]\,
      I4 => \update_bram_cnt_reg_n_0_[2]\,
      I5 => \update_bram_cnt_reg_n_0_[4]\,
      O => \update_bram_cnt[7]_i_5_n_0\
    );
\update_bram_cnt[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => axi_str_txd_tready_int_dly,
      I1 => axi_str_txd_tvalid_dly0,
      I2 => txd_wr_cs(1),
      I3 => txd_wr_cs(0),
      I4 => txd_wr_cs(2),
      O => inc_txd_wr_addr
    );
\update_bram_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => \update_bram_cnt[7]_i_2_n_0\,
      D => update_bram_cnt(0),
      Q => \update_bram_cnt_reg_n_0_[0]\,
      R => \update_bram_cnt[7]_i_1_n_0\
    );
\update_bram_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => \update_bram_cnt[7]_i_2_n_0\,
      D => update_bram_cnt(1),
      Q => \update_bram_cnt_reg_n_0_[1]\,
      R => \update_bram_cnt[7]_i_1_n_0\
    );
\update_bram_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => \update_bram_cnt[7]_i_2_n_0\,
      D => update_bram_cnt(2),
      Q => \update_bram_cnt_reg_n_0_[2]\,
      R => \update_bram_cnt[7]_i_1_n_0\
    );
\update_bram_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => \update_bram_cnt[7]_i_2_n_0\,
      D => update_bram_cnt(3),
      Q => \update_bram_cnt_reg_n_0_[3]\,
      R => \update_bram_cnt[7]_i_1_n_0\
    );
\update_bram_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => \update_bram_cnt[7]_i_2_n_0\,
      D => update_bram_cnt(4),
      Q => \update_bram_cnt_reg_n_0_[4]\,
      R => \update_bram_cnt[7]_i_1_n_0\
    );
\update_bram_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => \update_bram_cnt[7]_i_2_n_0\,
      D => update_bram_cnt(5),
      Q => \update_bram_cnt_reg_n_0_[5]\,
      R => \update_bram_cnt[7]_i_1_n_0\
    );
\update_bram_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => \update_bram_cnt[7]_i_2_n_0\,
      D => update_bram_cnt(6),
      Q => \update_bram_cnt_reg_n_0_[6]\,
      R => \update_bram_cnt[7]_i_1_n_0\
    );
\update_bram_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => \update_bram_cnt[7]_i_2_n_0\,
      D => update_bram_cnt(7),
      Q => p_0_in25_in,
      R => \update_bram_cnt[7]_i_1_n_0\
    );
\update_rd_pntrs1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \update_rd_pntrs1_inferred__1/i__carry_n_0\,
      CO(2) => \update_rd_pntrs1_inferred__1/i__carry_n_1\,
      CO(1) => \update_rd_pntrs1_inferred__1/i__carry_n_2\,
      CO(0) => \update_rd_pntrs1_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__2_n_0\,
      DI(2) => \i__carry_i_2__3_n_0\,
      DI(1) => \i__carry_i_3__3_n_0\,
      DI(0) => \i__carry_i_4__2_n_0\,
      O(3 downto 0) => \NLW_update_rd_pntrs1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__1_n_0\,
      S(2) => \i__carry_i_6__1_n_0\,
      S(1) => \i__carry_i_7__1_n_0\,
      S(0) => \i__carry_i_8__1_n_0\
    );
\update_rd_pntrs1_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_rd_pntrs1_inferred__1/i__carry_n_0\,
      CO(3 downto 1) => \NLW_update_rd_pntrs1_inferred__1/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => update_rd_pntrs138_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry__0_i_1__0_n_0\,
      O(3 downto 0) => \NLW_update_rd_pntrs1_inferred__1/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \i__carry__0_i_2_n_0\
    );
wrote_first_packet_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEAAA"
    )
        port map (
      I0 => wrote_first_packet_i_2_n_0,
      I1 => wrote_first_packet_i_3_n_0,
      I2 => axi_str_txd_tlast_dly0,
      I3 => \update_bram_cnt[7]_i_4_n_0\,
      I4 => txd_wr_cs(2),
      I5 => wrote_first_packet,
      O => wrote_first_packet_i_1_n_0
    );
wrote_first_packet_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => txd_wr_cs(2),
      I1 => txd_mem_afull,
      I2 => txd_mem_full,
      I3 => wrote_first_packet,
      I4 => txd_wr_cs(1),
      I5 => txd_wr_cs(0),
      O => wrote_first_packet_i_2_n_0
    );
wrote_first_packet_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404444"
    )
        port map (
      I0 => txd_wr_cs(0),
      I1 => txd_wr_cs(1),
      I2 => set_first_packet18_in,
      I3 => halt_pntr_update1,
      I4 => txd_wr_cs(2),
      O => wrote_first_packet_i_3_n_0
    );
wrote_first_packet_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8E8FDE8"
    )
        port map (
      I0 => disable_txd_trdy_dly_i_7_n_0,
      I1 => update_rd_pntrs138_in,
      I2 => update_rd_pntrs1,
      I3 => disable_txd_trdy_dly_i_5_n_0,
      I4 => disable_txd_trdy_dly_reg_i_6_n_6,
      I5 => wrote_first_packet,
      O => set_first_packet18_in
    );
wrote_first_packet_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_TXD_ACLK,
      CE => '1',
      D => wrote_first_packet_i_1_n_0,
      Q => wrote_first_packet,
      R => reset2axi_str_txd
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_tx_emac_if is
  port (
    Tx_Client_TxD_2_Mem_En : out STD_LOGIC;
    Tx_Client_TxC_2_Mem_En : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_cmplt : out STD_LOGIC;
    tx_axis_mac_tlast : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Tx_Client_TxC_2_Mem_Addr : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_axis_mac_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_axis_mac_tvalid : out STD_LOGIC;
    tx_axis_mac_tready : in STD_LOGIC;
    tx_mac_aclk : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    tx_init_in_prog_cross : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_Dout : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Tx_Client_TxD_2_Mem_Dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    speed_is_10_100 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_tx_emac_if : entity is "tx_emac_if";
end bd_929b_eth_buf_0_tx_emac_if;

architecture STRUCTURE of bd_929b_eth_buf_0_tx_emac_if is
  signal \FSM_sequential_txc_rd_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_rd_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_rd_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txc_rd_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txd_rd_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txd_rd_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txd_rd_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txd_rd_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txd_rd_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txd_rd_cs[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_txd_rd_cs[3]_i_2_n_0\ : STD_LOGIC;
  signal Tx_Client_TxC_2_Mem_Addr_int0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \Tx_Client_TxC_2_Mem_Addr_int[0]_i_2_n_0\ : STD_LOGIC;
  signal \Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0\ : STD_LOGIC;
  signal \Tx_Client_TxC_2_Mem_Addr_int[9]_i_2_n_0\ : STD_LOGIC;
  signal Tx_Client_TxC_2_Mem_Din_int : STD_LOGIC;
  signal \Tx_Client_TxC_2_Mem_Din_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \Tx_Client_TxC_2_Mem_Din_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \Tx_Client_TxC_2_Mem_Din_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \Tx_Client_TxC_2_Mem_Din_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \Tx_Client_TxC_2_Mem_Din_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \Tx_Client_TxC_2_Mem_Din_int[5]_i_1_n_0\ : STD_LOGIC;
  signal \Tx_Client_TxC_2_Mem_Din_int[6]_i_1_n_0\ : STD_LOGIC;
  signal \Tx_Client_TxC_2_Mem_Din_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \Tx_Client_TxC_2_Mem_Din_int[8]_i_1_n_0\ : STD_LOGIC;
  signal \Tx_Client_TxC_2_Mem_Din_int[9]_i_2_n_0\ : STD_LOGIC;
  signal Tx_Client_TxD_2_Mem_En_int_i_2_n_0 : STD_LOGIC;
  signal align_start_addr : STD_LOGIC;
  signal clr_txd_vld : STD_LOGIC;
  signal clr_txd_vld1 : STD_LOGIC;
  signal clr_txd_vld1_carry_i_1_n_0 : STD_LOGIC;
  signal clr_txd_vld1_carry_i_2_n_0 : STD_LOGIC;
  signal clr_txd_vld1_carry_i_3_n_0 : STD_LOGIC;
  signal clr_txd_vld1_carry_i_4_n_0 : STD_LOGIC;
  signal clr_txd_vld1_carry_n_1 : STD_LOGIC;
  signal clr_txd_vld1_carry_n_2 : STD_LOGIC;
  signal clr_txd_vld1_carry_n_3 : STD_LOGIC;
  signal compare_addr3_cmplt : STD_LOGIC;
  signal compare_addr3_cmplt_i_1_n_0 : STD_LOGIC;
  signal end_addr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal first_bytes : STD_LOGIC;
  signal first_bytes_i_1_n_0 : STD_LOGIC;
  signal first_bytes_i_2_n_0 : STD_LOGIC;
  signal first_rd : STD_LOGIC;
  signal first_rd_i_1_n_0 : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal inc_txd_rd_addr : STD_LOGIC;
  signal mux_b3 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal set_byte_en : STD_LOGIC;
  signal set_byte_en_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal set_start_txd_fsm : STD_LOGIC;
  signal set_txc_addr2 : STD_LOGIC;
  signal set_txc_addr3 : STD_LOGIC;
  signal set_txc_addr3_d1 : STD_LOGIC;
  signal set_txc_addr3_d1_i_1_n_0 : STD_LOGIC;
  signal set_txc_en : STD_LOGIC;
  signal set_txc_wr : STD_LOGIC;
  signal set_txd_en : STD_LOGIC;
  signal set_txd_vld : STD_LOGIC;
  signal start_txd_fsm : STD_LOGIC;
  signal \^tx_axis_mac_tlast\ : STD_LOGIC;
  signal tx_axis_mac_tlast_int_i_1_n_0 : STD_LOGIC;
  signal tx_axis_mac_tready_dly : STD_LOGIC;
  signal \^tx_axis_mac_tvalid\ : STD_LOGIC;
  signal tx_cmplt_i_2_n_0 : STD_LOGIC;
  signal \txc_mem_rd_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \txc_mem_rd_addr_0[0]_i_1_n_0\ : STD_LOGIC;
  signal \txc_mem_rd_addr_0[1]_i_1_n_0\ : STD_LOGIC;
  signal \txc_mem_rd_addr_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_0_reg_n_0_[1]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_0_reg_n_0_[2]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_0_reg_n_0_[4]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_0_reg_n_0_[6]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_0_reg_n_0_[7]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_0_reg_n_0_[8]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_0_reg_n_0_[9]\ : STD_LOGIC;
  signal txc_mem_rd_addr_1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \txc_mem_rd_addr_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \txc_mem_rd_addr_1[0]_i_2_n_0\ : STD_LOGIC;
  signal \txc_mem_rd_addr_1[5]_i_2_n_0\ : STD_LOGIC;
  signal \txc_mem_rd_addr_1[9]_i_4_n_0\ : STD_LOGIC;
  signal \txc_mem_rd_addr_1[9]_i_5_n_0\ : STD_LOGIC;
  signal \txc_mem_rd_addr_1[9]_i_6_n_0\ : STD_LOGIC;
  signal txc_mem_rd_addr_1_0 : STD_LOGIC;
  signal \txc_mem_rd_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \txc_mem_rd_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal txc_rd_addr_cmp : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \txc_rd_addr_cmp[2]_i_1_n_0\ : STD_LOGIC;
  signal \txc_rd_addr_cmp[9]_i_1_n_0\ : STD_LOGIC;
  signal \txc_rd_addr_cmp_reg_n_0_[0]\ : STD_LOGIC;
  signal \txc_rd_addr_cmp_reg_n_0_[1]\ : STD_LOGIC;
  signal \txc_rd_addr_cmp_reg_n_0_[2]\ : STD_LOGIC;
  signal \txc_rd_addr_cmp_reg_n_0_[3]\ : STD_LOGIC;
  signal \txc_rd_addr_cmp_reg_n_0_[4]\ : STD_LOGIC;
  signal \txc_rd_addr_cmp_reg_n_0_[5]\ : STD_LOGIC;
  signal \txc_rd_addr_cmp_reg_n_0_[6]\ : STD_LOGIC;
  signal \txc_rd_addr_cmp_reg_n_0_[7]\ : STD_LOGIC;
  signal \txc_rd_addr_cmp_reg_n_0_[8]\ : STD_LOGIC;
  signal \txc_rd_addr_cmp_reg_n_0_[9]\ : STD_LOGIC;
  signal txc_rd_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of txc_rd_cs : signal is "yes";
  signal txc_rd_end : STD_LOGIC;
  signal txc_rd_end_dly1 : STD_LOGIC;
  signal txc_rd_ns122_in : STD_LOGIC;
  signal \txc_rd_ns1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \txc_rd_ns1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \txc_rd_ns1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal txc_wr_pntr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal txc_wr_pntr119_in : STD_LOGIC;
  signal txc_wr_pntr1_carry_i_1_n_0 : STD_LOGIC;
  signal txc_wr_pntr1_carry_i_2_n_0 : STD_LOGIC;
  signal txc_wr_pntr1_carry_i_3_n_0 : STD_LOGIC;
  signal txc_wr_pntr1_carry_i_4_n_0 : STD_LOGIC;
  signal txc_wr_pntr1_carry_n_1 : STD_LOGIC;
  signal txc_wr_pntr1_carry_n_2 : STD_LOGIC;
  signal txc_wr_pntr1_carry_n_3 : STD_LOGIC;
  signal txc_wr_pntr_1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal txc_wr_pntr_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal txc_wr_pntr_3 : STD_LOGIC;
  signal txc_wr_pntr_en : STD_LOGIC;
  signal txcl_init_in_prog_dly1 : STD_LOGIC;
  signal txcl_init_in_prog_dly2 : STD_LOGIC;
  signal txcl_init_in_prog_dly3 : STD_LOGIC;
  signal txcl_init_in_prog_dly4 : STD_LOGIC;
  signal txd : STD_LOGIC;
  signal \txd[0]_i_1_n_0\ : STD_LOGIC;
  signal \txd[0]_i_2_n_0\ : STD_LOGIC;
  signal \txd[1]_i_1_n_0\ : STD_LOGIC;
  signal \txd[1]_i_2_n_0\ : STD_LOGIC;
  signal \txd[2]_i_1_n_0\ : STD_LOGIC;
  signal \txd[2]_i_2_n_0\ : STD_LOGIC;
  signal \txd[3]_i_1_n_0\ : STD_LOGIC;
  signal \txd[3]_i_2_n_0\ : STD_LOGIC;
  signal \txd[4]_i_1_n_0\ : STD_LOGIC;
  signal \txd[4]_i_2_n_0\ : STD_LOGIC;
  signal \txd[5]_i_1_n_0\ : STD_LOGIC;
  signal \txd[5]_i_2_n_0\ : STD_LOGIC;
  signal \txd[6]_i_1_n_0\ : STD_LOGIC;
  signal \txd[6]_i_2_n_0\ : STD_LOGIC;
  signal \txd[7]_i_2_n_0\ : STD_LOGIC;
  signal \txd[7]_i_5_n_0\ : STD_LOGIC;
  signal \txd[7]_i_6_n_0\ : STD_LOGIC;
  signal \txd[7]_i_7_n_0\ : STD_LOGIC;
  signal \txd[7]_i_8_n_0\ : STD_LOGIC;
  signal \txd[7]_i_9_n_0\ : STD_LOGIC;
  signal txd_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txd_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txd_3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \txd_rd_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \txd_rd_addr[0]_i_4_n_0\ : STD_LOGIC;
  signal \txd_rd_addr[0]_i_5_n_0\ : STD_LOGIC;
  signal \txd_rd_addr[0]_i_6_n_0\ : STD_LOGIC;
  signal \txd_rd_addr[0]_i_7_n_0\ : STD_LOGIC;
  signal \txd_rd_addr[0]_i_8_n_0\ : STD_LOGIC;
  signal \txd_rd_addr[0]_i_9_n_0\ : STD_LOGIC;
  signal \txd_rd_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \txd_rd_addr[4]_i_3_n_0\ : STD_LOGIC;
  signal \txd_rd_addr[4]_i_4_n_0\ : STD_LOGIC;
  signal \txd_rd_addr[4]_i_5_n_0\ : STD_LOGIC;
  signal \txd_rd_addr[4]_i_6_n_0\ : STD_LOGIC;
  signal \txd_rd_addr[8]_i_2_n_0\ : STD_LOGIC;
  signal \txd_rd_addr[8]_i_3_n_0\ : STD_LOGIC;
  signal \txd_rd_addr[8]_i_4_n_0\ : STD_LOGIC;
  signal \txd_rd_addr[8]_i_5_n_0\ : STD_LOGIC;
  signal \txd_rd_addr[8]_i_6_n_0\ : STD_LOGIC;
  signal \txd_rd_addr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \txd_rd_addr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \txd_rd_addr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \txd_rd_addr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \txd_rd_addr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \txd_rd_addr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \txd_rd_addr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \txd_rd_addr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \txd_rd_addr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \txd_rd_addr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \txd_rd_addr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \txd_rd_addr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \txd_rd_addr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \txd_rd_addr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \txd_rd_addr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \txd_rd_addr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \txd_rd_addr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \txd_rd_addr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \txd_rd_addr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \txd_rd_addr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \txd_rd_addr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \txd_rd_addr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \txd_rd_addr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal txd_rd_cs : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of txd_rd_cs : signal is "yes";
  signal txd_rd_ns111_out : STD_LOGIC;
  signal txd_vld_i_1_n_0 : STD_LOGIC;
  signal update_bram_cnt0 : STD_LOGIC;
  signal \update_bram_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \update_bram_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \update_bram_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \update_bram_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \update_bram_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \update_bram_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \update_bram_cnt[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \update_bram_cnt[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \update_bram_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \update_bram_cnt[9]_i_3_n_0\ : STD_LOGIC;
  signal \update_bram_cnt[9]_i_4_n_0\ : STD_LOGIC;
  signal \update_bram_cnt[9]_i_5_n_0\ : STD_LOGIC;
  signal \update_bram_cnt[9]_i_6_n_0\ : STD_LOGIC;
  signal \update_bram_cnt[9]_i_7_n_0\ : STD_LOGIC;
  signal \update_bram_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \update_bram_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \update_bram_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \update_bram_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \update_bram_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \update_bram_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \update_bram_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \update_bram_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \update_bram_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal NLW_clr_txd_vld1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_txc_rd_ns1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_txc_wr_pntr1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_txd_rd_addr_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_txc_rd_cs_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_txc_rd_cs_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_txc_rd_cs_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_txd_rd_cs_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_txd_rd_cs_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_txd_rd_cs_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_txd_rd_cs_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of first_bytes_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of first_rd_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of tx_cmplt_i_2 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \txc_mem_rd_addr[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \txc_mem_rd_addr_0[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \txc_mem_rd_addr_1[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \txc_mem_rd_addr_1[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \txc_mem_rd_addr_1[5]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \txc_mem_rd_addr_1[6]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \txc_mem_rd_addr_1[7]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \txc_mem_rd_addr_1[8]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \txc_rd_addr_cmp[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \txd[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \txd[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \txd[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \txd[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \txd[4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \txd[5]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \txd[6]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \txd[7]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \txd[7]_i_5\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \txd[7]_i_7\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \txd[7]_i_8\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \update_bram_cnt[1]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \update_bram_cnt[2]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \update_bram_cnt[3]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \update_bram_cnt[4]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \update_bram_cnt[7]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \update_bram_cnt[8]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \update_bram_cnt[9]_i_8\ : label is "soft_lutpair109";
begin
  \out\(11 downto 0) <= \^out\(11 downto 0);
  tx_axis_mac_tlast <= \^tx_axis_mac_tlast\;
  tx_axis_mac_tvalid <= \^tx_axis_mac_tvalid\;
\FSM_sequential_txc_rd_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040CFC3C040CFF3F"
    )
        port map (
      I0 => clr_txd_vld,
      I1 => txc_rd_cs(2),
      I2 => txc_rd_cs(1),
      I3 => tx_axis_mac_tready,
      I4 => txc_rd_cs(0),
      I5 => \FSM_sequential_txc_rd_cs[0]_i_2_n_0\,
      O => \FSM_sequential_txc_rd_cs[0]_i_1_n_0\
    );
\FSM_sequential_txc_rd_cs[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => compare_addr3_cmplt,
      I1 => txc_rd_ns122_in,
      I2 => txcl_init_in_prog_dly4,
      O => \FSM_sequential_txc_rd_cs[0]_i_2_n_0\
    );
\FSM_sequential_txc_rd_cs[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF8F00"
    )
        port map (
      I0 => clr_txd_vld,
      I1 => tx_axis_mac_tready,
      I2 => txc_rd_cs(2),
      I3 => txc_rd_cs(0),
      I4 => txc_rd_cs(1),
      O => \FSM_sequential_txc_rd_cs[1]_i_1_n_0\
    );
\FSM_sequential_txc_rd_cs[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => txc_rd_cs(1),
      I1 => txc_rd_cs(0),
      I2 => txc_rd_cs(2),
      O => \FSM_sequential_txc_rd_cs[2]_i_1_n_0\
    );
\FSM_sequential_txc_rd_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \FSM_sequential_txc_rd_cs[0]_i_1_n_0\,
      Q => txc_rd_cs(0),
      R => tx_reset
    );
\FSM_sequential_txc_rd_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \FSM_sequential_txc_rd_cs[1]_i_1_n_0\,
      Q => txc_rd_cs(1),
      R => tx_reset
    );
\FSM_sequential_txc_rd_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \FSM_sequential_txc_rd_cs[2]_i_1_n_0\,
      Q => txc_rd_cs(2),
      R => tx_reset
    );
\FSM_sequential_txd_rd_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_txd_rd_cs[0]_i_2_n_0\,
      I1 => txd_rd_cs(0),
      I2 => txd_rd_cs(1),
      I3 => clr_txd_vld1,
      I4 => tx_axis_mac_tready,
      I5 => txd_rd_cs(3),
      O => \FSM_sequential_txd_rd_cs[0]_i_1_n_0\
    );
\FSM_sequential_txd_rd_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CFB0FFF0CFB0F0"
    )
        port map (
      I0 => first_bytes,
      I1 => tx_axis_mac_tready,
      I2 => txd_rd_cs(2),
      I3 => txd_rd_cs(0),
      I4 => txd_rd_cs(1),
      I5 => start_txd_fsm,
      O => \FSM_sequential_txd_rd_cs[0]_i_2_n_0\
    );
\FSM_sequential_txd_rd_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007FFF"
    )
        port map (
      I0 => txd_rd_cs(0),
      I1 => txd_rd_cs(1),
      I2 => clr_txd_vld1,
      I3 => tx_axis_mac_tready,
      I4 => txd_rd_cs(3),
      I5 => \FSM_sequential_txd_rd_cs[1]_i_2_n_0\,
      O => \FSM_sequential_txd_rd_cs[1]_i_1_n_0\
    );
\FSM_sequential_txd_rd_cs[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66463333"
    )
        port map (
      I0 => txd_rd_cs(2),
      I1 => txd_rd_cs(1),
      I2 => tx_axis_mac_tready,
      I3 => first_bytes,
      I4 => txd_rd_cs(0),
      O => \FSM_sequential_txd_rd_cs[1]_i_2_n_0\
    );
\FSM_sequential_txd_rd_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555444455550000"
    )
        port map (
      I0 => txd_rd_cs(3),
      I1 => txd_rd_cs(1),
      I2 => tx_axis_mac_tready,
      I3 => clr_txd_vld1,
      I4 => txd_rd_cs(2),
      I5 => txd_rd_cs(0),
      O => \FSM_sequential_txd_rd_cs[2]_i_1_n_0\
    );
\FSM_sequential_txd_rd_cs[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_txd_rd_cs[3]_i_2_n_0\,
      I1 => clr_txd_vld1,
      I2 => txd_rd_cs(1),
      I3 => txd_rd_cs(0),
      I4 => tx_axis_mac_tready,
      O => \FSM_sequential_txd_rd_cs[3]_i_1_n_0\
    );
\FSM_sequential_txd_rd_cs[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => speed_is_10_100,
      I1 => txd_rd_cs(2),
      I2 => txd_rd_cs(3),
      O => \FSM_sequential_txd_rd_cs[3]_i_2_n_0\
    );
\FSM_sequential_txd_rd_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \FSM_sequential_txd_rd_cs[0]_i_1_n_0\,
      Q => txd_rd_cs(0),
      R => tx_reset
    );
\FSM_sequential_txd_rd_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \FSM_sequential_txd_rd_cs[1]_i_1_n_0\,
      Q => txd_rd_cs(1),
      R => tx_reset
    );
\FSM_sequential_txd_rd_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \FSM_sequential_txd_rd_cs[2]_i_1_n_0\,
      Q => txd_rd_cs(2),
      R => tx_reset
    );
\FSM_sequential_txd_rd_cs_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \FSM_sequential_txd_rd_cs[3]_i_1_n_0\,
      Q => txd_rd_cs(3),
      R => tx_reset
    );
\Tx_Client_TxC_2_Mem_Addr_int[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008800F0"
    )
        port map (
      I0 => \txc_mem_rd_addr_reg_n_0_[0]\,
      I1 => first_rd,
      I2 => \Tx_Client_TxC_2_Mem_Addr_int[0]_i_2_n_0\,
      I3 => set_txc_wr,
      I4 => \txc_rd_addr_cmp[9]_i_1_n_0\,
      O => Tx_Client_TxC_2_Mem_Addr_int0_in(0)
    );
\Tx_Client_TxC_2_Mem_Addr_int[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB109910"
    )
        port map (
      I0 => txc_rd_cs(2),
      I1 => txc_rd_cs(0),
      I2 => \FSM_sequential_txc_rd_cs[0]_i_2_n_0\,
      I3 => txc_rd_cs(1),
      I4 => tx_axis_mac_tready,
      O => \Tx_Client_TxC_2_Mem_Addr_int[0]_i_2_n_0\
    );
\Tx_Client_TxC_2_Mem_Addr_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCAACC00CCAA"
    )
        port map (
      I0 => set_txc_addr3,
      I1 => set_txc_addr2,
      I2 => \txc_mem_rd_addr_reg_n_0_[1]\,
      I3 => set_txc_wr,
      I4 => \txc_rd_addr_cmp[9]_i_1_n_0\,
      I5 => first_rd,
      O => Tx_Client_TxC_2_Mem_Addr_int0_in(1)
    );
\Tx_Client_TxC_2_Mem_Addr_int[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => txc_rd_cs(0),
      I1 => txc_rd_cs(2),
      I2 => txc_rd_cs(1),
      O => set_txc_addr2
    );
\Tx_Client_TxC_2_Mem_Addr_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCC800FFFFFFFF"
    )
        port map (
      I0 => p_0_in,
      I1 => tx_axis_mac_tready,
      I2 => clr_txd_vld,
      I3 => txc_rd_cs(0),
      I4 => txc_rd_cs(1),
      I5 => txc_rd_cs(2),
      O => \Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Addr_int[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \txc_mem_rd_addr_reg_n_0_[2]\,
      I1 => first_rd,
      I2 => \txc_rd_addr_cmp[9]_i_1_n_0\,
      I3 => set_txc_wr,
      O => Tx_Client_TxC_2_Mem_Addr_int0_in(2)
    );
\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0FCC"
    )
        port map (
      I0 => \Tx_Client_TxC_2_Mem_Addr_int[9]_i_2_n_0\,
      I1 => \Tx_Client_TxC_2_Mem_Addr_int[0]_i_2_n_0\,
      I2 => first_rd,
      I3 => \txc_rd_addr_cmp[9]_i_1_n_0\,
      I4 => set_txc_wr,
      O => \Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Addr_int[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7733733300000000"
    )
        port map (
      I0 => txc_rd_cs(1),
      I1 => txc_rd_cs(2),
      I2 => clr_txd_vld,
      I3 => tx_axis_mac_tready,
      I4 => p_0_in,
      I5 => txc_rd_cs(0),
      O => \Tx_Client_TxC_2_Mem_Addr_int[9]_i_2_n_0\
    );
\Tx_Client_TxC_2_Mem_Addr_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0\,
      D => Tx_Client_TxC_2_Mem_Addr_int0_in(0),
      Q => Tx_Client_TxC_2_Mem_Addr(0),
      R => '0'
    );
\Tx_Client_TxC_2_Mem_Addr_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0\,
      D => Tx_Client_TxC_2_Mem_Addr_int0_in(1),
      Q => Tx_Client_TxC_2_Mem_Addr(1),
      R => '0'
    );
\Tx_Client_TxC_2_Mem_Addr_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0\,
      D => Tx_Client_TxC_2_Mem_Addr_int0_in(2),
      Q => Tx_Client_TxC_2_Mem_Addr(2),
      R => '0'
    );
\Tx_Client_TxC_2_Mem_Addr_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0\,
      D => \txc_mem_rd_addr_reg_n_0_[3]\,
      Q => Tx_Client_TxC_2_Mem_Addr(3),
      R => \Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Addr_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0\,
      D => \txc_mem_rd_addr_reg_n_0_[4]\,
      Q => Tx_Client_TxC_2_Mem_Addr(4),
      R => \Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Addr_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0\,
      D => \txc_mem_rd_addr_reg_n_0_[5]\,
      Q => Tx_Client_TxC_2_Mem_Addr(5),
      R => \Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Addr_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0\,
      D => \txc_mem_rd_addr_reg_n_0_[6]\,
      Q => Tx_Client_TxC_2_Mem_Addr(6),
      R => \Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Addr_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0\,
      D => \txc_mem_rd_addr_reg_n_0_[7]\,
      Q => Tx_Client_TxC_2_Mem_Addr(7),
      R => \Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Addr_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0\,
      D => \txc_mem_rd_addr_reg_n_0_[8]\,
      Q => Tx_Client_TxC_2_Mem_Addr(8),
      R => \Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Addr_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0\,
      D => \txc_mem_rd_addr_reg_n_0_[9]\,
      Q => Tx_Client_TxC_2_Mem_Addr(9),
      R => \Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Din_int[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \txc_rd_addr_cmp_reg_n_0_[0]\,
      I1 => txc_rd_cs(0),
      I2 => txc_rd_cs(2),
      I3 => txc_rd_cs(1),
      I4 => \^out\(2),
      O => \Tx_Client_TxC_2_Mem_Din_int[0]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Din_int[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \txc_rd_addr_cmp_reg_n_0_[1]\,
      I1 => txc_rd_cs(0),
      I2 => txc_rd_cs(2),
      I3 => txc_rd_cs(1),
      I4 => \^out\(3),
      O => \Tx_Client_TxC_2_Mem_Din_int[1]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Din_int[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \txc_rd_addr_cmp_reg_n_0_[2]\,
      I1 => txc_rd_cs(0),
      I2 => txc_rd_cs(2),
      I3 => txc_rd_cs(1),
      I4 => \^out\(4),
      O => \Tx_Client_TxC_2_Mem_Din_int[2]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Din_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \txc_rd_addr_cmp_reg_n_0_[3]\,
      I1 => txc_rd_cs(0),
      I2 => txc_rd_cs(2),
      I3 => txc_rd_cs(1),
      I4 => \^out\(5),
      O => \Tx_Client_TxC_2_Mem_Din_int[3]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Din_int[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \txc_rd_addr_cmp_reg_n_0_[4]\,
      I1 => txc_rd_cs(0),
      I2 => txc_rd_cs(2),
      I3 => txc_rd_cs(1),
      I4 => \^out\(6),
      O => \Tx_Client_TxC_2_Mem_Din_int[4]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Din_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \txc_rd_addr_cmp_reg_n_0_[5]\,
      I1 => txc_rd_cs(0),
      I2 => txc_rd_cs(2),
      I3 => txc_rd_cs(1),
      I4 => \^out\(7),
      O => \Tx_Client_TxC_2_Mem_Din_int[5]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Din_int[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \txc_rd_addr_cmp_reg_n_0_[6]\,
      I1 => txc_rd_cs(0),
      I2 => txc_rd_cs(2),
      I3 => txc_rd_cs(1),
      I4 => \^out\(8),
      O => \Tx_Client_TxC_2_Mem_Din_int[6]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Din_int[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \txc_rd_addr_cmp_reg_n_0_[7]\,
      I1 => txc_rd_cs(0),
      I2 => txc_rd_cs(2),
      I3 => txc_rd_cs(1),
      I4 => \^out\(9),
      O => \Tx_Client_TxC_2_Mem_Din_int[7]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Din_int[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \txc_rd_addr_cmp_reg_n_0_[8]\,
      I1 => txc_rd_cs(0),
      I2 => txc_rd_cs(2),
      I3 => txc_rd_cs(1),
      I4 => \^out\(10),
      O => \Tx_Client_TxC_2_Mem_Din_int[8]_i_1_n_0\
    );
\Tx_Client_TxC_2_Mem_Din_int[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55555F7F5555"
    )
        port map (
      I0 => txc_rd_cs(0),
      I1 => p_0_in,
      I2 => tx_axis_mac_tready,
      I3 => clr_txd_vld,
      I4 => txc_rd_cs(2),
      I5 => txc_rd_cs(1),
      O => Tx_Client_TxC_2_Mem_Din_int
    );
\Tx_Client_TxC_2_Mem_Din_int[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \txc_rd_addr_cmp_reg_n_0_[9]\,
      I1 => txc_rd_cs(0),
      I2 => txc_rd_cs(2),
      I3 => txc_rd_cs(1),
      I4 => \^out\(11),
      O => \Tx_Client_TxC_2_Mem_Din_int[9]_i_2_n_0\
    );
\Tx_Client_TxC_2_Mem_Din_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \Tx_Client_TxC_2_Mem_Din_int[0]_i_1_n_0\,
      Q => Q(0),
      R => Tx_Client_TxC_2_Mem_Din_int
    );
\Tx_Client_TxC_2_Mem_Din_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \Tx_Client_TxC_2_Mem_Din_int[1]_i_1_n_0\,
      Q => Q(1),
      R => Tx_Client_TxC_2_Mem_Din_int
    );
\Tx_Client_TxC_2_Mem_Din_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \Tx_Client_TxC_2_Mem_Din_int[2]_i_1_n_0\,
      Q => Q(2),
      R => Tx_Client_TxC_2_Mem_Din_int
    );
\Tx_Client_TxC_2_Mem_Din_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \Tx_Client_TxC_2_Mem_Din_int[3]_i_1_n_0\,
      Q => Q(3),
      R => Tx_Client_TxC_2_Mem_Din_int
    );
\Tx_Client_TxC_2_Mem_Din_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \Tx_Client_TxC_2_Mem_Din_int[4]_i_1_n_0\,
      Q => Q(4),
      R => Tx_Client_TxC_2_Mem_Din_int
    );
\Tx_Client_TxC_2_Mem_Din_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \Tx_Client_TxC_2_Mem_Din_int[5]_i_1_n_0\,
      Q => Q(5),
      R => Tx_Client_TxC_2_Mem_Din_int
    );
\Tx_Client_TxC_2_Mem_Din_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \Tx_Client_TxC_2_Mem_Din_int[6]_i_1_n_0\,
      Q => Q(6),
      R => Tx_Client_TxC_2_Mem_Din_int
    );
\Tx_Client_TxC_2_Mem_Din_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \Tx_Client_TxC_2_Mem_Din_int[7]_i_1_n_0\,
      Q => Q(7),
      R => Tx_Client_TxC_2_Mem_Din_int
    );
\Tx_Client_TxC_2_Mem_Din_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \Tx_Client_TxC_2_Mem_Din_int[8]_i_1_n_0\,
      Q => Q(8),
      R => Tx_Client_TxC_2_Mem_Din_int
    );
\Tx_Client_TxC_2_Mem_Din_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \Tx_Client_TxC_2_Mem_Din_int[9]_i_2_n_0\,
      Q => Q(9),
      R => Tx_Client_TxC_2_Mem_Din_int
    );
Tx_Client_TxC_2_Mem_En_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0E000FFFFFFFF"
    )
        port map (
      I0 => clr_txd_vld,
      I1 => p_0_in,
      I2 => txc_rd_cs(0),
      I3 => tx_axis_mac_tready,
      I4 => txc_rd_cs(1),
      I5 => txc_rd_cs(2),
      O => set_txc_en
    );
Tx_Client_TxC_2_Mem_En_int_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => set_txc_en,
      Q => Tx_Client_TxC_2_Mem_En,
      R => '0'
    );
\Tx_Client_TxC_2_Mem_We_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22002000AAAAAAAA"
    )
        port map (
      I0 => txc_rd_cs(0),
      I1 => txc_rd_cs(1),
      I2 => clr_txd_vld,
      I3 => tx_axis_mac_tready,
      I4 => p_0_in,
      I5 => txc_rd_cs(2),
      O => set_txc_wr
    );
\Tx_Client_TxC_2_Mem_We_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => set_txc_wr,
      Q => WEA(0),
      R => '0'
    );
Tx_Client_TxD_2_Mem_En_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454545454544"
    )
        port map (
      I0 => txd_rd_cs(3),
      I1 => Tx_Client_TxD_2_Mem_En_int_i_2_n_0,
      I2 => txd_rd_cs(2),
      I3 => start_txd_fsm,
      I4 => txc_rd_end,
      I5 => txd_rd_cs(1),
      O => set_txd_en
    );
Tx_Client_TxD_2_Mem_En_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFAF000F00AF00"
    )
        port map (
      I0 => txd_rd_ns111_out,
      I1 => clr_txd_vld1,
      I2 => txd_rd_cs(2),
      I3 => txd_rd_cs(0),
      I4 => txd_rd_cs(1),
      I5 => tx_axis_mac_tready,
      O => Tx_Client_TxD_2_Mem_En_int_i_2_n_0
    );
Tx_Client_TxD_2_Mem_En_int_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => set_txd_en,
      Q => Tx_Client_TxD_2_Mem_En,
      R => '0'
    );
clr_txd_vld1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => clr_txd_vld1,
      CO(2) => clr_txd_vld1_carry_n_1,
      CO(1) => clr_txd_vld1_carry_n_2,
      CO(0) => clr_txd_vld1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clr_txd_vld1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => clr_txd_vld1_carry_i_1_n_0,
      S(2) => clr_txd_vld1_carry_i_2_n_0,
      S(1) => clr_txd_vld1_carry_i_3_n_0,
      S(0) => clr_txd_vld1_carry_i_4_n_0
    );
clr_txd_vld1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^out\(11),
      I1 => end_addr(11),
      I2 => \^out\(10),
      I3 => end_addr(10),
      I4 => end_addr(9),
      I5 => \^out\(9),
      O => clr_txd_vld1_carry_i_1_n_0
    );
clr_txd_vld1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^out\(8),
      I1 => end_addr(8),
      I2 => \^out\(7),
      I3 => end_addr(7),
      I4 => end_addr(6),
      I5 => \^out\(6),
      O => clr_txd_vld1_carry_i_2_n_0
    );
clr_txd_vld1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^out\(5),
      I1 => end_addr(5),
      I2 => \^out\(4),
      I3 => end_addr(4),
      I4 => end_addr(3),
      I5 => \^out\(3),
      O => clr_txd_vld1_carry_i_3_n_0
    );
clr_txd_vld1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^out\(2),
      I1 => end_addr(2),
      I2 => \^out\(1),
      I3 => end_addr(1),
      I4 => end_addr(0),
      I5 => \^out\(0),
      O => clr_txd_vld1_carry_i_4_n_0
    );
compare_addr3_cmplt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => compare_addr3_cmplt,
      I1 => txc_wr_pntr119_in,
      I2 => set_txc_addr3_d1,
      I3 => tx_reset,
      O => compare_addr3_cmplt_i_1_n_0
    );
compare_addr3_cmplt_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => compare_addr3_cmplt_i_1_n_0,
      Q => compare_addr3_cmplt,
      R => '0'
    );
\end_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_rd_end_dly1,
      D => Tx_Client_TxC_2_Mem_Dout(0),
      Q => end_addr(0),
      R => tx_reset
    );
\end_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_rd_end_dly1,
      D => Tx_Client_TxC_2_Mem_Dout(10),
      Q => end_addr(10),
      R => tx_reset
    );
\end_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_rd_end_dly1,
      D => Tx_Client_TxC_2_Mem_Dout(11),
      Q => end_addr(11),
      R => tx_reset
    );
\end_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_rd_end_dly1,
      D => Tx_Client_TxC_2_Mem_Dout(1),
      Q => end_addr(1),
      R => tx_reset
    );
\end_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_rd_end_dly1,
      D => Tx_Client_TxC_2_Mem_Dout(2),
      Q => end_addr(2),
      R => tx_reset
    );
\end_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_rd_end_dly1,
      D => Tx_Client_TxC_2_Mem_Dout(3),
      Q => end_addr(3),
      R => tx_reset
    );
\end_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_rd_end_dly1,
      D => Tx_Client_TxC_2_Mem_Dout(4),
      Q => end_addr(4),
      R => tx_reset
    );
\end_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_rd_end_dly1,
      D => Tx_Client_TxC_2_Mem_Dout(5),
      Q => end_addr(5),
      R => tx_reset
    );
\end_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_rd_end_dly1,
      D => Tx_Client_TxC_2_Mem_Dout(6),
      Q => end_addr(6),
      R => tx_reset
    );
\end_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_rd_end_dly1,
      D => Tx_Client_TxC_2_Mem_Dout(7),
      Q => end_addr(7),
      R => tx_reset
    );
\end_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_rd_end_dly1,
      D => Tx_Client_TxC_2_Mem_Dout(8),
      Q => end_addr(8),
      R => tx_reset
    );
\end_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_rd_end_dly1,
      D => Tx_Client_TxC_2_Mem_Dout(9),
      Q => end_addr(9),
      R => tx_reset
    );
first_bytes_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => first_bytes_i_2_n_0,
      I1 => tx_reset,
      I2 => tx_axis_mac_tready_dly,
      I3 => tx_axis_mac_tready,
      O => first_bytes_i_1_n_0
    );
first_bytes_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => txd_rd_cs(2),
      I1 => txd_rd_cs(1),
      I2 => txd_rd_cs(0),
      I3 => txd_rd_cs(3),
      I4 => start_txd_fsm,
      I5 => first_bytes,
      O => first_bytes_i_2_n_0
    );
first_bytes_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => first_bytes_i_1_n_0,
      Q => first_bytes,
      R => '0'
    );
first_rd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \txc_rd_addr_cmp[9]_i_1_n_0\,
      I1 => first_rd,
      O => first_rd_i_1_n_0
    );
first_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => first_rd_i_1_n_0,
      Q => first_rd,
      R => tx_reset
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => txc_wr_pntr(9),
      I1 => \txc_rd_addr_cmp_reg_n_0_[9]\,
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txc_wr_pntr(8),
      I1 => \txc_rd_addr_cmp_reg_n_0_[8]\,
      I2 => txc_wr_pntr(7),
      I3 => \txc_rd_addr_cmp_reg_n_0_[7]\,
      I4 => \txc_rd_addr_cmp_reg_n_0_[6]\,
      I5 => txc_wr_pntr(6),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txc_wr_pntr(5),
      I1 => \txc_rd_addr_cmp_reg_n_0_[5]\,
      I2 => txc_wr_pntr(4),
      I3 => \txc_rd_addr_cmp_reg_n_0_[4]\,
      I4 => \txc_rd_addr_cmp_reg_n_0_[3]\,
      I5 => txc_wr_pntr(3),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txc_wr_pntr(2),
      I1 => \txc_rd_addr_cmp_reg_n_0_[2]\,
      I2 => txc_wr_pntr(1),
      I3 => \txc_rd_addr_cmp_reg_n_0_[1]\,
      I4 => \txc_rd_addr_cmp_reg_n_0_[0]\,
      I5 => txc_wr_pntr(0),
      O => \i__carry_i_4__4_n_0\
    );
\set_byte_en_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => set_byte_en,
      Q => set_byte_en_pipe(0),
      R => '0'
    );
\set_byte_en_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => set_byte_en_pipe(0),
      Q => set_byte_en_pipe(1),
      R => '0'
    );
set_txc_addr3_d1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => set_txc_addr3_d1,
      I1 => tx_reset,
      I2 => txc_wr_pntr_en,
      I3 => set_txc_addr3,
      O => set_txc_addr3_d1_i_1_n_0
    );
set_txc_addr3_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => set_txc_addr3_d1_i_1_n_0,
      Q => set_txc_addr3_d1,
      R => '0'
    );
start_txd_fsm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => txc_rd_cs(2),
      I1 => txc_rd_cs(0),
      I2 => txc_rd_cs(1),
      O => set_start_txd_fsm
    );
start_txd_fsm_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => set_start_txd_fsm,
      Q => start_txd_fsm,
      R => '0'
    );
tx_axis_mac_tlast_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => clr_txd_vld,
      I1 => tx_axis_mac_tready,
      I2 => \^tx_axis_mac_tlast\,
      O => tx_axis_mac_tlast_int_i_1_n_0
    );
tx_axis_mac_tlast_int_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => tx_axis_mac_tlast_int_i_1_n_0,
      Q => \^tx_axis_mac_tlast\,
      R => tx_reset
    );
tx_axis_mac_tready_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => tx_axis_mac_tready,
      Q => tx_axis_mac_tready_dly,
      R => '0'
    );
tx_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0810001000100010"
    )
        port map (
      I0 => txd_rd_cs(1),
      I1 => txd_rd_cs(0),
      I2 => txd_rd_cs(3),
      I3 => txd_rd_cs(2),
      I4 => tx_cmplt_i_2_n_0,
      I5 => clr_txd_vld1,
      O => clr_txd_vld
    );
tx_cmplt_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_axis_mac_tready,
      I1 => speed_is_10_100,
      O => tx_cmplt_i_2_n_0
    );
tx_cmplt_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => clr_txd_vld,
      Q => tx_cmplt,
      R => '0'
    );
\txc_mem_rd_addr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \txc_mem_rd_addr_0_reg_n_0_[0]\,
      I1 => \txc_rd_addr_cmp[9]_i_1_n_0\,
      I2 => first_rd,
      I3 => tx_reset,
      O => \txc_mem_rd_addr[0]_i_1_n_0\
    );
\txc_mem_rd_addr_0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => txc_mem_rd_addr_1(0),
      I1 => \txc_rd_addr_cmp[9]_i_1_n_0\,
      I2 => first_rd,
      I3 => tx_reset,
      O => \txc_mem_rd_addr_0[0]_i_1_n_0\
    );
\txc_mem_rd_addr_0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => txc_mem_rd_addr_1(1),
      I1 => \txc_rd_addr_cmp[9]_i_1_n_0\,
      I2 => first_rd,
      I3 => tx_reset,
      O => \txc_mem_rd_addr_0[1]_i_1_n_0\
    );
\txc_mem_rd_addr_0_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => tx_mac_aclk,
      CE => \txc_mem_rd_addr_1[0]_i_1_n_0\,
      D => \txc_mem_rd_addr_0[0]_i_1_n_0\,
      Q => \txc_mem_rd_addr_0_reg_n_0_[0]\,
      S => tx_reset
    );
\txc_mem_rd_addr_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txc_mem_rd_addr_1[0]_i_1_n_0\,
      D => \txc_mem_rd_addr_0[1]_i_1_n_0\,
      Q => \txc_mem_rd_addr_0_reg_n_0_[1]\,
      R => tx_reset
    );
\txc_mem_rd_addr_0_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => txc_mem_rd_addr_1(2),
      Q => \txc_mem_rd_addr_0_reg_n_0_[2]\,
      S => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => txc_mem_rd_addr_1(3),
      Q => \txc_mem_rd_addr_0_reg_n_0_[3]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => txc_mem_rd_addr_1(4),
      Q => \txc_mem_rd_addr_0_reg_n_0_[4]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => txc_mem_rd_addr_1(5),
      Q => \txc_mem_rd_addr_0_reg_n_0_[5]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => txc_mem_rd_addr_1(6),
      Q => \txc_mem_rd_addr_0_reg_n_0_[6]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => txc_mem_rd_addr_1(7),
      Q => \txc_mem_rd_addr_0_reg_n_0_[7]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => txc_mem_rd_addr_1(8),
      Q => \txc_mem_rd_addr_0_reg_n_0_[8]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => txc_mem_rd_addr_1(9),
      Q => \txc_mem_rd_addr_0_reg_n_0_[9]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \txc_rd_addr_cmp[9]_i_1_n_0\,
      I1 => tx_reset,
      O => \txc_mem_rd_addr_1[0]_i_1_n_0\
    );
\txc_mem_rd_addr_1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444444F4"
    )
        port map (
      I0 => txc_mem_rd_addr_1(0),
      I1 => \txc_mem_rd_addr_1[9]_i_4_n_0\,
      I2 => \txc_rd_addr_cmp[9]_i_1_n_0\,
      I3 => first_rd,
      I4 => tx_reset,
      O => \txc_mem_rd_addr_1[0]_i_2_n_0\
    );
\txc_mem_rd_addr_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => txc_mem_rd_addr_1(1),
      I1 => txc_mem_rd_addr_1(0),
      I2 => \txc_mem_rd_addr_1[9]_i_4_n_0\,
      O => p_1_in(1)
    );
\txc_mem_rd_addr_1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AFF"
    )
        port map (
      I0 => txc_mem_rd_addr_1(2),
      I1 => txc_mem_rd_addr_1(0),
      I2 => txc_mem_rd_addr_1(1),
      I3 => \txc_mem_rd_addr_1[9]_i_4_n_0\,
      O => p_1_in(2)
    );
\txc_mem_rd_addr_1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \txc_mem_rd_addr_1[9]_i_4_n_0\,
      I1 => txc_mem_rd_addr_1(3),
      I2 => txc_mem_rd_addr_1(1),
      I3 => txc_mem_rd_addr_1(0),
      I4 => txc_mem_rd_addr_1(2),
      O => p_1_in(3)
    );
\txc_mem_rd_addr_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \txc_mem_rd_addr_1[9]_i_4_n_0\,
      I1 => txc_mem_rd_addr_1(4),
      I2 => txc_mem_rd_addr_1(2),
      I3 => txc_mem_rd_addr_1(0),
      I4 => txc_mem_rd_addr_1(1),
      I5 => txc_mem_rd_addr_1(3),
      O => p_1_in(4)
    );
\txc_mem_rd_addr_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \txc_mem_rd_addr_1[9]_i_4_n_0\,
      I1 => txc_mem_rd_addr_1(5),
      I2 => \txc_mem_rd_addr_1[5]_i_2_n_0\,
      O => p_1_in(5)
    );
\txc_mem_rd_addr_1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => txc_mem_rd_addr_1(3),
      I1 => txc_mem_rd_addr_1(1),
      I2 => txc_mem_rd_addr_1(0),
      I3 => txc_mem_rd_addr_1(2),
      I4 => txc_mem_rd_addr_1(4),
      O => \txc_mem_rd_addr_1[5]_i_2_n_0\
    );
\txc_mem_rd_addr_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \txc_mem_rd_addr_1[9]_i_4_n_0\,
      I1 => txc_mem_rd_addr_1(6),
      I2 => \txc_mem_rd_addr_1[9]_i_5_n_0\,
      O => p_1_in(6)
    );
\txc_mem_rd_addr_1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \txc_mem_rd_addr_1[9]_i_4_n_0\,
      I1 => txc_mem_rd_addr_1(7),
      I2 => \txc_mem_rd_addr_1[9]_i_5_n_0\,
      I3 => txc_mem_rd_addr_1(6),
      O => p_1_in(7)
    );
\txc_mem_rd_addr_1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \txc_mem_rd_addr_1[9]_i_4_n_0\,
      I1 => txc_mem_rd_addr_1(8),
      I2 => txc_mem_rd_addr_1(7),
      I3 => txc_mem_rd_addr_1(6),
      I4 => \txc_mem_rd_addr_1[9]_i_5_n_0\,
      O => p_1_in(8)
    );
\txc_mem_rd_addr_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => first_rd,
      I1 => \txc_rd_addr_cmp[9]_i_1_n_0\,
      I2 => tx_reset,
      O => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_1[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \txc_rd_addr_cmp[9]_i_1_n_0\,
      I1 => tx_reset,
      O => txc_mem_rd_addr_1_0
    );
\txc_mem_rd_addr_1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \txc_mem_rd_addr_1[9]_i_4_n_0\,
      I1 => txc_mem_rd_addr_1(9),
      I2 => txc_mem_rd_addr_1(6),
      I3 => txc_mem_rd_addr_1(7),
      I4 => txc_mem_rd_addr_1(8),
      I5 => \txc_mem_rd_addr_1[9]_i_5_n_0\,
      O => p_1_in(9)
    );
\txc_mem_rd_addr_1[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \txc_mem_rd_addr_1[9]_i_6_n_0\,
      I1 => \txc_mem_rd_addr_reg_n_0_[4]\,
      I2 => \txc_mem_rd_addr_reg_n_0_[5]\,
      I3 => \txc_mem_rd_addr_reg_n_0_[2]\,
      I4 => \txc_mem_rd_addr_reg_n_0_[3]\,
      O => \txc_mem_rd_addr_1[9]_i_4_n_0\
    );
\txc_mem_rd_addr_1[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => txc_mem_rd_addr_1(4),
      I1 => txc_mem_rd_addr_1(2),
      I2 => txc_mem_rd_addr_1(0),
      I3 => txc_mem_rd_addr_1(1),
      I4 => txc_mem_rd_addr_1(3),
      I5 => txc_mem_rd_addr_1(5),
      O => \txc_mem_rd_addr_1[9]_i_5_n_0\
    );
\txc_mem_rd_addr_1[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \txc_mem_rd_addr_reg_n_0_[8]\,
      I1 => \txc_mem_rd_addr_reg_n_0_[9]\,
      I2 => \txc_mem_rd_addr_reg_n_0_[6]\,
      I3 => \txc_mem_rd_addr_reg_n_0_[7]\,
      I4 => \txc_mem_rd_addr_reg_n_0_[1]\,
      I5 => \txc_mem_rd_addr_reg_n_0_[0]\,
      O => \txc_mem_rd_addr_1[9]_i_6_n_0\
    );
\txc_mem_rd_addr_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txc_mem_rd_addr_1[0]_i_1_n_0\,
      D => \txc_mem_rd_addr_1[0]_i_2_n_0\,
      Q => txc_mem_rd_addr_1(0),
      R => tx_reset
    );
\txc_mem_rd_addr_1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => p_1_in(1),
      Q => txc_mem_rd_addr_1(1),
      S => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => p_1_in(2),
      Q => txc_mem_rd_addr_1(2),
      S => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => p_1_in(3),
      Q => txc_mem_rd_addr_1(3),
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => p_1_in(4),
      Q => txc_mem_rd_addr_1(4),
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => p_1_in(5),
      Q => txc_mem_rd_addr_1(5),
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => p_1_in(6),
      Q => txc_mem_rd_addr_1(6),
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => p_1_in(7),
      Q => txc_mem_rd_addr_1(7),
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => p_1_in(8),
      Q => txc_mem_rd_addr_1(8),
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => p_1_in(9),
      Q => txc_mem_rd_addr_1(9),
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txc_mem_rd_addr_1[0]_i_1_n_0\,
      D => \txc_mem_rd_addr[0]_i_1_n_0\,
      Q => \txc_mem_rd_addr_reg_n_0_[0]\,
      R => tx_reset
    );
\txc_mem_rd_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => \txc_mem_rd_addr_0_reg_n_0_[1]\,
      Q => \txc_mem_rd_addr_reg_n_0_[1]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => \txc_mem_rd_addr_0_reg_n_0_[2]\,
      Q => \txc_mem_rd_addr_reg_n_0_[2]\,
      S => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => \txc_mem_rd_addr_0_reg_n_0_[3]\,
      Q => \txc_mem_rd_addr_reg_n_0_[3]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => \txc_mem_rd_addr_0_reg_n_0_[4]\,
      Q => \txc_mem_rd_addr_reg_n_0_[4]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => \txc_mem_rd_addr_0_reg_n_0_[5]\,
      Q => \txc_mem_rd_addr_reg_n_0_[5]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => \txc_mem_rd_addr_0_reg_n_0_[6]\,
      Q => \txc_mem_rd_addr_reg_n_0_[6]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => \txc_mem_rd_addr_0_reg_n_0_[7]\,
      Q => \txc_mem_rd_addr_reg_n_0_[7]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => \txc_mem_rd_addr_0_reg_n_0_[8]\,
      Q => \txc_mem_rd_addr_reg_n_0_[8]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_mem_rd_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_mem_rd_addr_1_0,
      D => \txc_mem_rd_addr_0_reg_n_0_[9]\,
      Q => \txc_mem_rd_addr_reg_n_0_[9]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_rd_addr_cmp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \txc_mem_rd_addr_reg_n_0_[2]\,
      I1 => first_rd,
      I2 => \txc_rd_addr_cmp[9]_i_1_n_0\,
      I3 => \txc_rd_addr_cmp_reg_n_0_[2]\,
      O => \txc_rd_addr_cmp[2]_i_1_n_0\
    );
\txc_rd_addr_cmp[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => txc_rd_cs(2),
      I1 => txc_rd_cs(0),
      I2 => compare_addr3_cmplt,
      I3 => txc_rd_ns122_in,
      I4 => txcl_init_in_prog_dly4,
      I5 => txc_rd_cs(1),
      O => \txc_rd_addr_cmp[9]_i_1_n_0\
    );
\txc_rd_addr_cmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txc_rd_addr_cmp[9]_i_1_n_0\,
      D => \txc_mem_rd_addr_reg_n_0_[0]\,
      Q => \txc_rd_addr_cmp_reg_n_0_[0]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_rd_addr_cmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txc_rd_addr_cmp[9]_i_1_n_0\,
      D => \txc_mem_rd_addr_reg_n_0_[1]\,
      Q => \txc_rd_addr_cmp_reg_n_0_[1]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_rd_addr_cmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \txc_rd_addr_cmp[2]_i_1_n_0\,
      Q => \txc_rd_addr_cmp_reg_n_0_[2]\,
      R => tx_reset
    );
\txc_rd_addr_cmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txc_rd_addr_cmp[9]_i_1_n_0\,
      D => \txc_mem_rd_addr_reg_n_0_[3]\,
      Q => \txc_rd_addr_cmp_reg_n_0_[3]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_rd_addr_cmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txc_rd_addr_cmp[9]_i_1_n_0\,
      D => \txc_mem_rd_addr_reg_n_0_[4]\,
      Q => \txc_rd_addr_cmp_reg_n_0_[4]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_rd_addr_cmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txc_rd_addr_cmp[9]_i_1_n_0\,
      D => \txc_mem_rd_addr_reg_n_0_[5]\,
      Q => \txc_rd_addr_cmp_reg_n_0_[5]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_rd_addr_cmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txc_rd_addr_cmp[9]_i_1_n_0\,
      D => \txc_mem_rd_addr_reg_n_0_[6]\,
      Q => \txc_rd_addr_cmp_reg_n_0_[6]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_rd_addr_cmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txc_rd_addr_cmp[9]_i_1_n_0\,
      D => \txc_mem_rd_addr_reg_n_0_[7]\,
      Q => \txc_rd_addr_cmp_reg_n_0_[7]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_rd_addr_cmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txc_rd_addr_cmp[9]_i_1_n_0\,
      D => \txc_mem_rd_addr_reg_n_0_[8]\,
      Q => \txc_rd_addr_cmp_reg_n_0_[8]\,
      R => txc_rd_addr_cmp(9)
    );
\txc_rd_addr_cmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txc_rd_addr_cmp[9]_i_1_n_0\,
      D => \txc_mem_rd_addr_reg_n_0_[9]\,
      Q => \txc_rd_addr_cmp_reg_n_0_[9]\,
      R => txc_rd_addr_cmp(9)
    );
txc_rd_end_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => txc_rd_end,
      Q => txc_rd_end_dly1,
      R => '0'
    );
txc_rd_end_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \txc_rd_addr_cmp[9]_i_1_n_0\,
      Q => txc_rd_end,
      R => '0'
    );
\txc_rd_ns1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => txc_rd_ns122_in,
      CO(2) => \txc_rd_ns1_inferred__1/i__carry_n_1\,
      CO(1) => \txc_rd_ns1_inferred__1/i__carry_n_2\,
      CO(0) => \txc_rd_ns1_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_txc_rd_ns1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__5_n_0\,
      S(2) => \i__carry_i_2__5_n_0\,
      S(1) => \i__carry_i_3__5_n_0\,
      S(0) => \i__carry_i_4__4_n_0\
    );
txc_wr_pntr1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => txc_wr_pntr119_in,
      CO(2) => txc_wr_pntr1_carry_n_1,
      CO(1) => txc_wr_pntr1_carry_n_2,
      CO(0) => txc_wr_pntr1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_txc_wr_pntr1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => txc_wr_pntr1_carry_i_1_n_0,
      S(2) => txc_wr_pntr1_carry_i_2_n_0,
      S(1) => txc_wr_pntr1_carry_i_3_n_0,
      S(0) => txc_wr_pntr1_carry_i_4_n_0
    );
txc_wr_pntr1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => txc_wr_pntr_2(9),
      I1 => txc_wr_pntr_1(9),
      O => txc_wr_pntr1_carry_i_1_n_0
    );
txc_wr_pntr1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txc_wr_pntr_2(8),
      I1 => txc_wr_pntr_1(8),
      I2 => txc_wr_pntr_2(7),
      I3 => txc_wr_pntr_1(7),
      I4 => txc_wr_pntr_1(6),
      I5 => txc_wr_pntr_2(6),
      O => txc_wr_pntr1_carry_i_2_n_0
    );
txc_wr_pntr1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txc_wr_pntr_2(5),
      I1 => txc_wr_pntr_1(5),
      I2 => txc_wr_pntr_2(4),
      I3 => txc_wr_pntr_1(4),
      I4 => txc_wr_pntr_1(3),
      I5 => txc_wr_pntr_2(3),
      O => txc_wr_pntr1_carry_i_3_n_0
    );
txc_wr_pntr1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => txc_wr_pntr_2(2),
      I1 => txc_wr_pntr_1(2),
      I2 => txc_wr_pntr_2(1),
      I3 => txc_wr_pntr_1(1),
      I4 => txc_wr_pntr_1(0),
      I5 => txc_wr_pntr_2(0),
      O => txc_wr_pntr1_carry_i_4_n_0
    );
\txc_wr_pntr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => set_txc_addr3_d1,
      I1 => txc_wr_pntr119_in,
      I2 => compare_addr3_cmplt,
      O => txc_wr_pntr_3
    );
\txc_wr_pntr_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_txc_addr3_d1,
      D => txc_wr_pntr_2(0),
      Q => txc_wr_pntr_1(0),
      R => tx_reset
    );
\txc_wr_pntr_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_txc_addr3_d1,
      D => txc_wr_pntr_2(1),
      Q => txc_wr_pntr_1(1),
      R => tx_reset
    );
\txc_wr_pntr_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_txc_addr3_d1,
      D => txc_wr_pntr_2(2),
      Q => txc_wr_pntr_1(2),
      R => tx_reset
    );
\txc_wr_pntr_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_txc_addr3_d1,
      D => txc_wr_pntr_2(3),
      Q => txc_wr_pntr_1(3),
      R => tx_reset
    );
\txc_wr_pntr_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_txc_addr3_d1,
      D => txc_wr_pntr_2(4),
      Q => txc_wr_pntr_1(4),
      R => tx_reset
    );
\txc_wr_pntr_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_txc_addr3_d1,
      D => txc_wr_pntr_2(5),
      Q => txc_wr_pntr_1(5),
      R => tx_reset
    );
\txc_wr_pntr_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_txc_addr3_d1,
      D => txc_wr_pntr_2(6),
      Q => txc_wr_pntr_1(6),
      R => tx_reset
    );
\txc_wr_pntr_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_txc_addr3_d1,
      D => txc_wr_pntr_2(7),
      Q => txc_wr_pntr_1(7),
      R => tx_reset
    );
\txc_wr_pntr_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_txc_addr3_d1,
      D => txc_wr_pntr_2(8),
      Q => txc_wr_pntr_1(8),
      R => tx_reset
    );
\txc_wr_pntr_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_txc_addr3_d1,
      D => txc_wr_pntr_2(9),
      Q => txc_wr_pntr_1(9),
      R => tx_reset
    );
\txc_wr_pntr_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => Tx_Client_TxC_2_Mem_Dout(0),
      Q => txc_wr_pntr_2(0),
      R => tx_reset
    );
\txc_wr_pntr_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => Tx_Client_TxC_2_Mem_Dout(1),
      Q => txc_wr_pntr_2(1),
      R => tx_reset
    );
\txc_wr_pntr_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => Tx_Client_TxC_2_Mem_Dout(2),
      Q => txc_wr_pntr_2(2),
      R => tx_reset
    );
\txc_wr_pntr_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => Tx_Client_TxC_2_Mem_Dout(3),
      Q => txc_wr_pntr_2(3),
      R => tx_reset
    );
\txc_wr_pntr_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => Tx_Client_TxC_2_Mem_Dout(4),
      Q => txc_wr_pntr_2(4),
      R => tx_reset
    );
\txc_wr_pntr_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => Tx_Client_TxC_2_Mem_Dout(5),
      Q => txc_wr_pntr_2(5),
      R => tx_reset
    );
\txc_wr_pntr_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => Tx_Client_TxC_2_Mem_Dout(6),
      Q => txc_wr_pntr_2(6),
      R => tx_reset
    );
\txc_wr_pntr_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => Tx_Client_TxC_2_Mem_Dout(7),
      Q => txc_wr_pntr_2(7),
      R => tx_reset
    );
\txc_wr_pntr_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => Tx_Client_TxC_2_Mem_Dout(8),
      Q => txc_wr_pntr_2(8),
      R => tx_reset
    );
\txc_wr_pntr_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => Tx_Client_TxC_2_Mem_Dout(9),
      Q => txc_wr_pntr_2(9),
      R => tx_reset
    );
txc_wr_pntr_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC880030"
    )
        port map (
      I0 => tx_axis_mac_tready,
      I1 => txc_rd_cs(1),
      I2 => \FSM_sequential_txc_rd_cs[0]_i_2_n_0\,
      I3 => txc_rd_cs(0),
      I4 => txc_rd_cs(2),
      O => set_txc_addr3
    );
txc_wr_pntr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => set_txc_addr3,
      Q => txc_wr_pntr_en,
      R => '0'
    );
\txc_wr_pntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_wr_pntr_3,
      D => txc_wr_pntr_1(0),
      Q => txc_wr_pntr(0),
      R => tx_reset
    );
\txc_wr_pntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_wr_pntr_3,
      D => txc_wr_pntr_1(1),
      Q => txc_wr_pntr(1),
      R => tx_reset
    );
\txc_wr_pntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_wr_pntr_3,
      D => txc_wr_pntr_1(2),
      Q => txc_wr_pntr(2),
      R => tx_reset
    );
\txc_wr_pntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_wr_pntr_3,
      D => txc_wr_pntr_1(3),
      Q => txc_wr_pntr(3),
      R => tx_reset
    );
\txc_wr_pntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_wr_pntr_3,
      D => txc_wr_pntr_1(4),
      Q => txc_wr_pntr(4),
      R => tx_reset
    );
\txc_wr_pntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_wr_pntr_3,
      D => txc_wr_pntr_1(5),
      Q => txc_wr_pntr(5),
      R => tx_reset
    );
\txc_wr_pntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_wr_pntr_3,
      D => txc_wr_pntr_1(6),
      Q => txc_wr_pntr(6),
      R => tx_reset
    );
\txc_wr_pntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_wr_pntr_3,
      D => txc_wr_pntr_1(7),
      Q => txc_wr_pntr(7),
      R => tx_reset
    );
\txc_wr_pntr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_wr_pntr_3,
      D => txc_wr_pntr_1(8),
      Q => txc_wr_pntr(8),
      R => tx_reset
    );
\txc_wr_pntr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txc_wr_pntr_3,
      D => txc_wr_pntr_1(9),
      Q => txc_wr_pntr(9),
      R => tx_reset
    );
txcl_init_in_prog_dly1_reg: unisim.vcomponents.FDSE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => tx_init_in_prog_cross,
      Q => txcl_init_in_prog_dly1,
      S => tx_reset
    );
txcl_init_in_prog_dly2_reg: unisim.vcomponents.FDSE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => txcl_init_in_prog_dly1,
      Q => txcl_init_in_prog_dly2,
      S => tx_reset
    );
txcl_init_in_prog_dly3_reg: unisim.vcomponents.FDSE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => txcl_init_in_prog_dly2,
      Q => txcl_init_in_prog_dly3,
      S => tx_reset
    );
txcl_init_in_prog_dly4_reg: unisim.vcomponents.FDSE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => txcl_init_in_prog_dly3,
      Q => txcl_init_in_prog_dly4,
      S => tx_reset
    );
\txd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Tx_Client_TxD_2_Mem_Dout(0),
      I1 => \txd[7]_i_5_n_0\,
      I2 => \txd[0]_i_2_n_0\,
      O => \txd[0]_i_1_n_0\
    );
\txd[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \txd[7]_i_7_n_0\,
      I1 => txd_3(0),
      I2 => \txd[7]_i_8_n_0\,
      I3 => txd_1(0),
      I4 => txd_2(0),
      I5 => \txd[7]_i_9_n_0\,
      O => \txd[0]_i_2_n_0\
    );
\txd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Tx_Client_TxD_2_Mem_Dout(1),
      I1 => \txd[7]_i_5_n_0\,
      I2 => \txd[1]_i_2_n_0\,
      O => \txd[1]_i_1_n_0\
    );
\txd[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \txd[7]_i_7_n_0\,
      I1 => txd_3(1),
      I2 => \txd[7]_i_8_n_0\,
      I3 => txd_1(1),
      I4 => txd_2(1),
      I5 => \txd[7]_i_9_n_0\,
      O => \txd[1]_i_2_n_0\
    );
\txd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Tx_Client_TxD_2_Mem_Dout(2),
      I1 => \txd[7]_i_5_n_0\,
      I2 => \txd[2]_i_2_n_0\,
      O => \txd[2]_i_1_n_0\
    );
\txd[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \txd[7]_i_7_n_0\,
      I1 => txd_3(2),
      I2 => \txd[7]_i_8_n_0\,
      I3 => txd_1(2),
      I4 => txd_2(2),
      I5 => \txd[7]_i_9_n_0\,
      O => \txd[2]_i_2_n_0\
    );
\txd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Tx_Client_TxD_2_Mem_Dout(3),
      I1 => \txd[7]_i_5_n_0\,
      I2 => \txd[3]_i_2_n_0\,
      O => \txd[3]_i_1_n_0\
    );
\txd[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \txd[7]_i_7_n_0\,
      I1 => txd_3(3),
      I2 => \txd[7]_i_8_n_0\,
      I3 => txd_1(3),
      I4 => txd_2(3),
      I5 => \txd[7]_i_9_n_0\,
      O => \txd[3]_i_2_n_0\
    );
\txd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Tx_Client_TxD_2_Mem_Dout(4),
      I1 => \txd[7]_i_5_n_0\,
      I2 => \txd[4]_i_2_n_0\,
      O => \txd[4]_i_1_n_0\
    );
\txd[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \txd[7]_i_7_n_0\,
      I1 => txd_3(4),
      I2 => \txd[7]_i_8_n_0\,
      I3 => txd_1(4),
      I4 => txd_2(4),
      I5 => \txd[7]_i_9_n_0\,
      O => \txd[4]_i_2_n_0\
    );
\txd[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Tx_Client_TxD_2_Mem_Dout(5),
      I1 => \txd[7]_i_5_n_0\,
      I2 => \txd[5]_i_2_n_0\,
      O => \txd[5]_i_1_n_0\
    );
\txd[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \txd[7]_i_7_n_0\,
      I1 => txd_3(5),
      I2 => \txd[7]_i_8_n_0\,
      I3 => txd_1(5),
      I4 => txd_2(5),
      I5 => \txd[7]_i_9_n_0\,
      O => \txd[5]_i_2_n_0\
    );
\txd[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Tx_Client_TxD_2_Mem_Dout(6),
      I1 => \txd[7]_i_5_n_0\,
      I2 => \txd[6]_i_2_n_0\,
      O => \txd[6]_i_1_n_0\
    );
\txd[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \txd[7]_i_7_n_0\,
      I1 => txd_3(6),
      I2 => \txd[7]_i_8_n_0\,
      I3 => txd_1(6),
      I4 => txd_2(6),
      I5 => \txd[7]_i_9_n_0\,
      O => \txd[6]_i_2_n_0\
    );
\txd[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => mux_b3,
      I1 => tx_axis_mac_tready_dly,
      I2 => first_bytes,
      I3 => tx_axis_mac_tready,
      I4 => set_txd_vld,
      O => txd
    );
\txd[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Tx_Client_TxD_2_Mem_Dout(7),
      I1 => \txd[7]_i_5_n_0\,
      I2 => \txd[7]_i_6_n_0\,
      O => \txd[7]_i_2_n_0\
    );
\txd[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => txd_rd_cs(3),
      I1 => txd_rd_cs(2),
      I2 => txd_rd_cs(0),
      I3 => txd_rd_cs(1),
      I4 => first_bytes,
      I5 => tx_axis_mac_tready,
      O => mux_b3
    );
\txd[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => txd_rd_cs(3),
      I1 => txd_rd_cs(2),
      I2 => txd_rd_cs(0),
      I3 => txd_rd_cs(1),
      O => set_txd_vld
    );
\txd[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0155"
    )
        port map (
      I0 => mux_b3,
      I1 => tx_axis_mac_tready,
      I2 => tx_axis_mac_tready_dly,
      I3 => first_bytes,
      I4 => set_txd_vld,
      O => \txd[7]_i_5_n_0\
    );
\txd[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \txd[7]_i_7_n_0\,
      I1 => txd_3(7),
      I2 => \txd[7]_i_8_n_0\,
      I3 => txd_1(7),
      I4 => txd_2(7),
      I5 => \txd[7]_i_9_n_0\,
      O => \txd[7]_i_6_n_0\
    );
\txd[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040444"
    )
        port map (
      I0 => set_txd_vld,
      I1 => mux_b3,
      I2 => first_bytes,
      I3 => tx_axis_mac_tready_dly,
      I4 => tx_axis_mac_tready,
      O => \txd[7]_i_7_n_0\
    );
\txd[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => tx_axis_mac_tready_dly,
      I1 => tx_axis_mac_tready,
      I2 => set_txd_vld,
      I3 => first_bytes,
      O => \txd[7]_i_8_n_0\
    );
\txd[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF000000000000"
    )
        port map (
      I0 => txd_rd_cs(3),
      I1 => txd_rd_cs(2),
      I2 => txd_rd_cs(0),
      I3 => txd_rd_cs(1),
      I4 => first_bytes,
      I5 => tx_axis_mac_tready_dly,
      O => \txd[7]_i_9_n_0\
    );
\txd_1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => txd_rd_cs(3),
      I1 => txd_rd_cs(2),
      I2 => txd_rd_cs(1),
      I3 => txd_rd_cs(0),
      O => set_byte_en
    );
\txd_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en,
      D => Tx_Client_TxD_2_Mem_Dout(0),
      Q => txd_1(0),
      R => tx_reset
    );
\txd_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en,
      D => Tx_Client_TxD_2_Mem_Dout(1),
      Q => txd_1(1),
      R => tx_reset
    );
\txd_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en,
      D => Tx_Client_TxD_2_Mem_Dout(2),
      Q => txd_1(2),
      R => tx_reset
    );
\txd_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en,
      D => Tx_Client_TxD_2_Mem_Dout(3),
      Q => txd_1(3),
      R => tx_reset
    );
\txd_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en,
      D => Tx_Client_TxD_2_Mem_Dout(4),
      Q => txd_1(4),
      R => tx_reset
    );
\txd_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en,
      D => Tx_Client_TxD_2_Mem_Dout(5),
      Q => txd_1(5),
      R => tx_reset
    );
\txd_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en,
      D => Tx_Client_TxD_2_Mem_Dout(6),
      Q => txd_1(6),
      R => tx_reset
    );
\txd_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en,
      D => Tx_Client_TxD_2_Mem_Dout(7),
      Q => txd_1(7),
      R => tx_reset
    );
\txd_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en_pipe(0),
      D => Tx_Client_TxD_2_Mem_Dout(0),
      Q => txd_2(0),
      R => tx_reset
    );
\txd_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en_pipe(0),
      D => Tx_Client_TxD_2_Mem_Dout(1),
      Q => txd_2(1),
      R => tx_reset
    );
\txd_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en_pipe(0),
      D => Tx_Client_TxD_2_Mem_Dout(2),
      Q => txd_2(2),
      R => tx_reset
    );
\txd_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en_pipe(0),
      D => Tx_Client_TxD_2_Mem_Dout(3),
      Q => txd_2(3),
      R => tx_reset
    );
\txd_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en_pipe(0),
      D => Tx_Client_TxD_2_Mem_Dout(4),
      Q => txd_2(4),
      R => tx_reset
    );
\txd_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en_pipe(0),
      D => Tx_Client_TxD_2_Mem_Dout(5),
      Q => txd_2(5),
      R => tx_reset
    );
\txd_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en_pipe(0),
      D => Tx_Client_TxD_2_Mem_Dout(6),
      Q => txd_2(6),
      R => tx_reset
    );
\txd_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en_pipe(0),
      D => Tx_Client_TxD_2_Mem_Dout(7),
      Q => txd_2(7),
      R => tx_reset
    );
\txd_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en_pipe(1),
      D => Tx_Client_TxD_2_Mem_Dout(0),
      Q => txd_3(0),
      R => tx_reset
    );
\txd_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en_pipe(1),
      D => Tx_Client_TxD_2_Mem_Dout(1),
      Q => txd_3(1),
      R => tx_reset
    );
\txd_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en_pipe(1),
      D => Tx_Client_TxD_2_Mem_Dout(2),
      Q => txd_3(2),
      R => tx_reset
    );
\txd_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en_pipe(1),
      D => Tx_Client_TxD_2_Mem_Dout(3),
      Q => txd_3(3),
      R => tx_reset
    );
\txd_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en_pipe(1),
      D => Tx_Client_TxD_2_Mem_Dout(4),
      Q => txd_3(4),
      R => tx_reset
    );
\txd_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en_pipe(1),
      D => Tx_Client_TxD_2_Mem_Dout(5),
      Q => txd_3(5),
      R => tx_reset
    );
\txd_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en_pipe(1),
      D => Tx_Client_TxD_2_Mem_Dout(6),
      Q => txd_3(6),
      R => tx_reset
    );
\txd_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => set_byte_en_pipe(1),
      D => Tx_Client_TxD_2_Mem_Dout(7),
      Q => txd_3(7),
      R => tx_reset
    );
\txd_rd_addr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => align_start_addr,
      I3 => inc_txd_rd_addr,
      O => \txd_rd_addr[0]_i_1_n_0\
    );
\txd_rd_addr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => txd_rd_cs(3),
      I1 => txd_rd_cs(1),
      I2 => txd_rd_cs(0),
      I3 => \txd_rd_addr[0]_i_9_n_0\,
      I4 => tx_axis_mac_tready,
      I5 => txd_rd_cs(2),
      O => align_start_addr
    );
\txd_rd_addr[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(0),
      I1 => align_start_addr,
      O => \txd_rd_addr[0]_i_4_n_0\
    );
\txd_rd_addr[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^out\(2),
      I1 => align_start_addr,
      I2 => \^out\(3),
      O => \txd_rd_addr[0]_i_5_n_0\
    );
\txd_rd_addr[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => align_start_addr,
      I1 => \^out\(2),
      O => \txd_rd_addr[0]_i_6_n_0\
    );
\txd_rd_addr[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(1),
      I1 => align_start_addr,
      O => \txd_rd_addr[0]_i_7_n_0\
    );
\txd_rd_addr[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      I1 => align_start_addr,
      O => \txd_rd_addr[0]_i_8_n_0\
    );
\txd_rd_addr[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => clr_txd_vld1,
      O => \txd_rd_addr[0]_i_9_n_0\
    );
\txd_rd_addr[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \txd_rd_addr[4]_i_6_n_0\,
      I1 => align_start_addr,
      I2 => \^out\(7),
      O => \txd_rd_addr[4]_i_2_n_0\
    );
\txd_rd_addr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^out\(5),
      I1 => \^out\(3),
      I2 => \^out\(2),
      I3 => \^out\(4),
      I4 => align_start_addr,
      I5 => \^out\(6),
      O => \txd_rd_addr[4]_i_3_n_0\
    );
\txd_rd_addr[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^out\(4),
      I1 => \^out\(2),
      I2 => \^out\(3),
      I3 => align_start_addr,
      I4 => \^out\(5),
      O => \txd_rd_addr[4]_i_4_n_0\
    );
\txd_rd_addr[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^out\(3),
      I1 => \^out\(2),
      I2 => align_start_addr,
      I3 => \^out\(4),
      O => \txd_rd_addr[4]_i_5_n_0\
    );
\txd_rd_addr[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^out\(5),
      I1 => \^out\(3),
      I2 => \^out\(2),
      I3 => \^out\(4),
      I4 => \^out\(6),
      O => \txd_rd_addr[4]_i_6_n_0\
    );
\txd_rd_addr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \txd_rd_addr[8]_i_6_n_0\,
      I1 => \^out\(10),
      I2 => \^out\(9),
      I3 => \^out\(8),
      I4 => align_start_addr,
      I5 => \^out\(11),
      O => \txd_rd_addr[8]_i_2_n_0\
    );
\txd_rd_addr[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \txd_rd_addr[8]_i_6_n_0\,
      I1 => \^out\(8),
      I2 => \^out\(9),
      I3 => align_start_addr,
      I4 => \^out\(10),
      O => \txd_rd_addr[8]_i_3_n_0\
    );
\txd_rd_addr[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^out\(8),
      I1 => \txd_rd_addr[8]_i_6_n_0\,
      I2 => align_start_addr,
      I3 => \^out\(9),
      O => \txd_rd_addr[8]_i_4_n_0\
    );
\txd_rd_addr[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \txd_rd_addr[8]_i_6_n_0\,
      I1 => align_start_addr,
      I2 => \^out\(8),
      O => \txd_rd_addr[8]_i_5_n_0\
    );
\txd_rd_addr[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^out\(6),
      I1 => \^out\(4),
      I2 => \^out\(2),
      I3 => \^out\(3),
      I4 => \^out\(5),
      I5 => \^out\(7),
      O => \txd_rd_addr[8]_i_6_n_0\
    );
\txd_rd_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txd_rd_addr[0]_i_1_n_0\,
      D => \txd_rd_addr_reg[0]_i_2_n_7\,
      Q => \^out\(0),
      R => tx_reset
    );
\txd_rd_addr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \txd_rd_addr_reg[0]_i_2_n_0\,
      CO(2) => \txd_rd_addr_reg[0]_i_2_n_1\,
      CO(1) => \txd_rd_addr_reg[0]_i_2_n_2\,
      CO(0) => \txd_rd_addr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \txd_rd_addr[0]_i_4_n_0\,
      O(3) => \txd_rd_addr_reg[0]_i_2_n_4\,
      O(2) => \txd_rd_addr_reg[0]_i_2_n_5\,
      O(1) => \txd_rd_addr_reg[0]_i_2_n_6\,
      O(0) => \txd_rd_addr_reg[0]_i_2_n_7\,
      S(3) => \txd_rd_addr[0]_i_5_n_0\,
      S(2) => \txd_rd_addr[0]_i_6_n_0\,
      S(1) => \txd_rd_addr[0]_i_7_n_0\,
      S(0) => \txd_rd_addr[0]_i_8_n_0\
    );
\txd_rd_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txd_rd_addr[0]_i_1_n_0\,
      D => \txd_rd_addr_reg[8]_i_1_n_5\,
      Q => \^out\(10),
      R => tx_reset
    );
\txd_rd_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txd_rd_addr[0]_i_1_n_0\,
      D => \txd_rd_addr_reg[8]_i_1_n_4\,
      Q => \^out\(11),
      R => tx_reset
    );
\txd_rd_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txd_rd_addr[0]_i_1_n_0\,
      D => \txd_rd_addr_reg[0]_i_2_n_6\,
      Q => \^out\(1),
      R => tx_reset
    );
\txd_rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txd_rd_addr[0]_i_1_n_0\,
      D => \txd_rd_addr_reg[0]_i_2_n_5\,
      Q => \^out\(2),
      R => tx_reset
    );
\txd_rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txd_rd_addr[0]_i_1_n_0\,
      D => \txd_rd_addr_reg[0]_i_2_n_4\,
      Q => \^out\(3),
      R => tx_reset
    );
\txd_rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txd_rd_addr[0]_i_1_n_0\,
      D => \txd_rd_addr_reg[4]_i_1_n_7\,
      Q => \^out\(4),
      R => tx_reset
    );
\txd_rd_addr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \txd_rd_addr_reg[0]_i_2_n_0\,
      CO(3) => \txd_rd_addr_reg[4]_i_1_n_0\,
      CO(2) => \txd_rd_addr_reg[4]_i_1_n_1\,
      CO(1) => \txd_rd_addr_reg[4]_i_1_n_2\,
      CO(0) => \txd_rd_addr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \txd_rd_addr_reg[4]_i_1_n_4\,
      O(2) => \txd_rd_addr_reg[4]_i_1_n_5\,
      O(1) => \txd_rd_addr_reg[4]_i_1_n_6\,
      O(0) => \txd_rd_addr_reg[4]_i_1_n_7\,
      S(3) => \txd_rd_addr[4]_i_2_n_0\,
      S(2) => \txd_rd_addr[4]_i_3_n_0\,
      S(1) => \txd_rd_addr[4]_i_4_n_0\,
      S(0) => \txd_rd_addr[4]_i_5_n_0\
    );
\txd_rd_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txd_rd_addr[0]_i_1_n_0\,
      D => \txd_rd_addr_reg[4]_i_1_n_6\,
      Q => \^out\(5),
      R => tx_reset
    );
\txd_rd_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txd_rd_addr[0]_i_1_n_0\,
      D => \txd_rd_addr_reg[4]_i_1_n_5\,
      Q => \^out\(6),
      R => tx_reset
    );
\txd_rd_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txd_rd_addr[0]_i_1_n_0\,
      D => \txd_rd_addr_reg[4]_i_1_n_4\,
      Q => \^out\(7),
      R => tx_reset
    );
\txd_rd_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txd_rd_addr[0]_i_1_n_0\,
      D => \txd_rd_addr_reg[8]_i_1_n_7\,
      Q => \^out\(8),
      R => tx_reset
    );
\txd_rd_addr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \txd_rd_addr_reg[4]_i_1_n_0\,
      CO(3) => \NLW_txd_rd_addr_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \txd_rd_addr_reg[8]_i_1_n_1\,
      CO(1) => \txd_rd_addr_reg[8]_i_1_n_2\,
      CO(0) => \txd_rd_addr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \txd_rd_addr_reg[8]_i_1_n_4\,
      O(2) => \txd_rd_addr_reg[8]_i_1_n_5\,
      O(1) => \txd_rd_addr_reg[8]_i_1_n_6\,
      O(0) => \txd_rd_addr_reg[8]_i_1_n_7\,
      S(3) => \txd_rd_addr[8]_i_2_n_0\,
      S(2) => \txd_rd_addr[8]_i_3_n_0\,
      S(1) => \txd_rd_addr[8]_i_4_n_0\,
      S(0) => \txd_rd_addr[8]_i_5_n_0\
    );
\txd_rd_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => \txd_rd_addr[0]_i_1_n_0\,
      D => \txd_rd_addr_reg[8]_i_1_n_6\,
      Q => \^out\(9),
      R => tx_reset
    );
\txd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txd,
      D => \txd[0]_i_1_n_0\,
      Q => tx_axis_mac_tdata(0),
      R => tx_reset
    );
\txd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txd,
      D => \txd[1]_i_1_n_0\,
      Q => tx_axis_mac_tdata(1),
      R => tx_reset
    );
\txd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txd,
      D => \txd[2]_i_1_n_0\,
      Q => tx_axis_mac_tdata(2),
      R => tx_reset
    );
\txd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txd,
      D => \txd[3]_i_1_n_0\,
      Q => tx_axis_mac_tdata(3),
      R => tx_reset
    );
\txd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txd,
      D => \txd[4]_i_1_n_0\,
      Q => tx_axis_mac_tdata(4),
      R => tx_reset
    );
\txd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txd,
      D => \txd[5]_i_1_n_0\,
      Q => tx_axis_mac_tdata(5),
      R => tx_reset
    );
\txd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txd,
      D => \txd[6]_i_1_n_0\,
      Q => tx_axis_mac_tdata(6),
      R => tx_reset
    );
\txd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => txd,
      D => \txd[7]_i_2_n_0\,
      Q => tx_axis_mac_tdata(7),
      R => tx_reset
    );
txd_vld_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0E0E"
    )
        port map (
      I0 => \^tx_axis_mac_tvalid\,
      I1 => set_txd_vld,
      I2 => tx_reset,
      I3 => \^tx_axis_mac_tlast\,
      I4 => tx_axis_mac_tready,
      O => txd_vld_i_1_n_0
    );
txd_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => txd_vld_i_1_n_0,
      Q => \^tx_axis_mac_tvalid\,
      R => '0'
    );
\update_bram_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_bram_cnt_reg_n_0_[0]\,
      O => \update_bram_cnt[0]_i_1__0_n_0\
    );
\update_bram_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_bram_cnt_reg_n_0_[0]\,
      I1 => \update_bram_cnt_reg_n_0_[1]\,
      O => \update_bram_cnt[1]_i_1__0_n_0\
    );
\update_bram_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \update_bram_cnt_reg_n_0_[1]\,
      I1 => \update_bram_cnt_reg_n_0_[0]\,
      I2 => \update_bram_cnt_reg_n_0_[2]\,
      O => \update_bram_cnt[2]_i_1__0_n_0\
    );
\update_bram_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \update_bram_cnt_reg_n_0_[2]\,
      I1 => \update_bram_cnt_reg_n_0_[0]\,
      I2 => \update_bram_cnt_reg_n_0_[1]\,
      I3 => \update_bram_cnt_reg_n_0_[3]\,
      O => \update_bram_cnt[3]_i_1__0_n_0\
    );
\update_bram_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \update_bram_cnt_reg_n_0_[3]\,
      I1 => \update_bram_cnt_reg_n_0_[1]\,
      I2 => \update_bram_cnt_reg_n_0_[0]\,
      I3 => \update_bram_cnt_reg_n_0_[2]\,
      I4 => \update_bram_cnt_reg_n_0_[4]\,
      O => \update_bram_cnt[4]_i_1__0_n_0\
    );
\update_bram_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \update_bram_cnt_reg_n_0_[4]\,
      I1 => \update_bram_cnt_reg_n_0_[2]\,
      I2 => \update_bram_cnt_reg_n_0_[0]\,
      I3 => \update_bram_cnt_reg_n_0_[1]\,
      I4 => \update_bram_cnt_reg_n_0_[3]\,
      I5 => \update_bram_cnt_reg_n_0_[5]\,
      O => \update_bram_cnt[5]_i_1__0_n_0\
    );
\update_bram_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_bram_cnt[9]_i_7_n_0\,
      I1 => \update_bram_cnt_reg_n_0_[6]\,
      O => \update_bram_cnt[6]_i_1__0_n_0\
    );
\update_bram_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \update_bram_cnt_reg_n_0_[6]\,
      I1 => \update_bram_cnt[9]_i_7_n_0\,
      I2 => \update_bram_cnt_reg_n_0_[7]\,
      O => \update_bram_cnt[7]_i_1__0_n_0\
    );
\update_bram_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \update_bram_cnt[9]_i_7_n_0\,
      I1 => \update_bram_cnt_reg_n_0_[6]\,
      I2 => \update_bram_cnt_reg_n_0_[7]\,
      I3 => \update_bram_cnt_reg_n_0_[8]\,
      O => \update_bram_cnt[8]_i_1_n_0\
    );
\update_bram_cnt[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_reset,
      I1 => clr_txd_vld,
      O => update_bram_cnt0
    );
\update_bram_cnt[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555545554500"
    )
        port map (
      I0 => txd_rd_cs(3),
      I1 => \update_bram_cnt[9]_i_4_n_0\,
      I2 => txd_rd_cs(2),
      I3 => txd_rd_cs(0),
      I4 => \update_bram_cnt[9]_i_5_n_0\,
      I5 => \update_bram_cnt[9]_i_6_n_0\,
      O => inc_txd_rd_addr
    );
\update_bram_cnt[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF80008000"
    )
        port map (
      I0 => \update_bram_cnt[9]_i_7_n_0\,
      I1 => \update_bram_cnt_reg_n_0_[8]\,
      I2 => \update_bram_cnt_reg_n_0_[7]\,
      I3 => \update_bram_cnt_reg_n_0_[6]\,
      I4 => inc_txd_rd_addr,
      I5 => p_0_in,
      O => \update_bram_cnt[9]_i_3_n_0\
    );
\update_bram_cnt[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFD5000000"
    )
        port map (
      I0 => clr_txd_vld1,
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => tx_axis_mac_tready,
      I4 => txd_rd_cs(1),
      I5 => txd_rd_ns111_out,
      O => \update_bram_cnt[9]_i_4_n_0\
    );
\update_bram_cnt[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => txd_rd_cs(1),
      I1 => tx_axis_mac_tready,
      O => \update_bram_cnt[9]_i_5_n_0\
    );
\update_bram_cnt[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => txd_rd_cs(2),
      I1 => start_txd_fsm,
      I2 => txd_rd_cs(1),
      O => \update_bram_cnt[9]_i_6_n_0\
    );
\update_bram_cnt[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \update_bram_cnt_reg_n_0_[4]\,
      I1 => \update_bram_cnt_reg_n_0_[2]\,
      I2 => \update_bram_cnt_reg_n_0_[0]\,
      I3 => \update_bram_cnt_reg_n_0_[1]\,
      I4 => \update_bram_cnt_reg_n_0_[3]\,
      I5 => \update_bram_cnt_reg_n_0_[5]\,
      O => \update_bram_cnt[9]_i_7_n_0\
    );
\update_bram_cnt[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => speed_is_10_100,
      I1 => tx_axis_mac_tready,
      I2 => first_bytes,
      O => txd_rd_ns111_out
    );
\update_bram_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => inc_txd_rd_addr,
      D => \update_bram_cnt[0]_i_1__0_n_0\,
      Q => \update_bram_cnt_reg_n_0_[0]\,
      R => update_bram_cnt0
    );
\update_bram_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => inc_txd_rd_addr,
      D => \update_bram_cnt[1]_i_1__0_n_0\,
      Q => \update_bram_cnt_reg_n_0_[1]\,
      R => update_bram_cnt0
    );
\update_bram_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => inc_txd_rd_addr,
      D => \update_bram_cnt[2]_i_1__0_n_0\,
      Q => \update_bram_cnt_reg_n_0_[2]\,
      R => update_bram_cnt0
    );
\update_bram_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => inc_txd_rd_addr,
      D => \update_bram_cnt[3]_i_1__0_n_0\,
      Q => \update_bram_cnt_reg_n_0_[3]\,
      R => update_bram_cnt0
    );
\update_bram_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => inc_txd_rd_addr,
      D => \update_bram_cnt[4]_i_1__0_n_0\,
      Q => \update_bram_cnt_reg_n_0_[4]\,
      R => update_bram_cnt0
    );
\update_bram_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => inc_txd_rd_addr,
      D => \update_bram_cnt[5]_i_1__0_n_0\,
      Q => \update_bram_cnt_reg_n_0_[5]\,
      R => update_bram_cnt0
    );
\update_bram_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => inc_txd_rd_addr,
      D => \update_bram_cnt[6]_i_1__0_n_0\,
      Q => \update_bram_cnt_reg_n_0_[6]\,
      R => update_bram_cnt0
    );
\update_bram_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => inc_txd_rd_addr,
      D => \update_bram_cnt[7]_i_1__0_n_0\,
      Q => \update_bram_cnt_reg_n_0_[7]\,
      R => update_bram_cnt0
    );
\update_bram_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => inc_txd_rd_addr,
      D => \update_bram_cnt[8]_i_1_n_0\,
      Q => \update_bram_cnt_reg_n_0_[8]\,
      R => update_bram_cnt0
    );
\update_bram_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => inc_txd_rd_addr,
      D => \update_bram_cnt[9]_i_3_n_0\,
      Q => p_0_in,
      R => update_bram_cnt0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_updn_cntr is
  port (
    \rxd_mem_last_read_out_ptr_gray_d1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_LAST : out STD_LOGIC;
    \rxd_mem_addr_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rxd_mem_addr_cntr_reg[0]_0\ : out STD_LOGIC;
    \rxd_mem_last_read_out_ptr_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_rd_en_temp__0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    reset2axi_str_rxd : in STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    \FSM_sequential_rxs_axistream_current_state_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \rxd_word_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[2]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_updn_cntr : entity is "updn_cntr";
end bd_929b_eth_buf_0_updn_cntr;

architecture STRUCTURE of bd_929b_eth_buf_0_updn_cntr is
  signal AXI_STR_RXD_LAST_INST_0_i_1_n_0 : STD_LOGIC;
  signal \FSM_sequential_rxd_axistream_current_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxd_axistream_current_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_1_n_0\ : STD_LOGIC;
  signal \count[4]_i_1_n_0\ : STD_LOGIC;
  signal \count[5]_i_2_n_0\ : STD_LOGIC;
  signal \count[5]_i_3_n_0\ : STD_LOGIC;
  signal fifoDataCount : STD_LOGIC_VECTOR ( 0 to 5 );
  signal \^rxd_mem_addr_cntr_reg[0]_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[35]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair53";
begin
  \rxd_mem_addr_cntr_reg[0]_0\ <= \^rxd_mem_addr_cntr_reg[0]_0\;
AXI_STR_RXD_LAST_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => fifoDataCount(0),
      I1 => fifoDataCount(4),
      I2 => fifoDataCount(5),
      I3 => AXI_STR_RXD_LAST_INST_0_i_1_n_0,
      I4 => fifoDataCount(1),
      I5 => fifoDataCount(2),
      O => AXI_STR_RXD_LAST
    );
AXI_STR_RXD_LAST_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(1),
      I1 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(0),
      I2 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(2),
      I3 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3),
      I4 => fifoDataCount(3),
      O => AXI_STR_RXD_LAST_INST_0_i_1_n_0
    );
\FSM_sequential_rxd_axistream_current_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015101010101"
    )
        port map (
      I0 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3),
      I1 => \FSM_sequential_rxd_axistream_current_state[0]_i_2_n_0\,
      I2 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(0),
      I3 => empty_fwft_i_reg,
      I4 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(2),
      I5 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(1),
      O => D(0)
    );
\FSM_sequential_rxd_axistream_current_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA45FFFFAA450000"
    )
        port map (
      I0 => \^rxd_mem_addr_cntr_reg[0]_0\,
      I1 => empty_fwft_i_reg,
      I2 => \rxd_word_cnt_reg[12]\(0),
      I3 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(2),
      I4 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(1),
      I5 => \FSM_sequential_rxd_axistream_current_state_reg[2]\,
      O => \FSM_sequential_rxd_axistream_current_state[0]_i_2_n_0\
    );
\FSM_sequential_rxd_axistream_current_state[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_rxd_axistream_current_state[2]_i_5_n_0\,
      I1 => empty_fwft_i_reg,
      O => \^rxd_mem_addr_cntr_reg[0]_0\
    );
\FSM_sequential_rxd_axistream_current_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => fifoDataCount(5),
      I1 => fifoDataCount(4),
      I2 => fifoDataCount(2),
      I3 => fifoDataCount(3),
      I4 => fifoDataCount(1),
      I5 => fifoDataCount(0),
      O => \FSM_sequential_rxd_axistream_current_state[2]_i_5_n_0\
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifoDataCount(5),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A95556AA"
    )
        port map (
      I0 => fifoDataCount(5),
      I1 => reset2axi_str_rxd,
      I2 => AXI_STR_RXD_READY,
      I3 => \out\,
      I4 => fifoDataCount(4),
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD5502AAABFF5400"
    )
        port map (
      I0 => fifoDataCount(5),
      I1 => reset2axi_str_rxd,
      I2 => AXI_STR_RXD_READY,
      I3 => \out\,
      I4 => fifoDataCount(3),
      I5 => fifoDataCount(4),
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF7000FFF70008"
    )
        port map (
      I0 => \out\,
      I1 => RD_EN,
      I2 => fifoDataCount(5),
      I3 => fifoDataCount(4),
      I4 => fifoDataCount(2),
      I5 => fifoDataCount(3),
      O => \count[3]_i_1_n_0\
    );
\count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => fifoDataCount(4),
      I1 => fifoDataCount(5),
      I2 => \ram_rd_en_temp__0\,
      I3 => fifoDataCount(3),
      I4 => fifoDataCount(1),
      I5 => fifoDataCount(2),
      O => \count[4]_i_1_n_0\
    );
\count[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => fifoDataCount(3),
      I1 => \count[5]_i_3_n_0\,
      I2 => fifoDataCount(2),
      I3 => fifoDataCount(0),
      I4 => fifoDataCount(1),
      O => \count[5]_i_2_n_0\
    );
\count[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"545454D5D5D5D5D5"
    )
        port map (
      I0 => fifoDataCount(3),
      I1 => fifoDataCount(4),
      I2 => fifoDataCount(5),
      I3 => reset2axi_str_rxd,
      I4 => AXI_STR_RXD_READY,
      I5 => \out\,
      O => \count[5]_i_3_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => \count[0]_i_1_n_0\,
      Q => fifoDataCount(5),
      R => reset2axi_str_rxd
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => \count[1]_i_1_n_0\,
      Q => fifoDataCount(4),
      R => reset2axi_str_rxd
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => \count[2]_i_1_n_0\,
      Q => fifoDataCount(3),
      R => reset2axi_str_rxd
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => \count[3]_i_1_n_0\,
      Q => fifoDataCount(2),
      R => reset2axi_str_rxd
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => \count[4]_i_1_n_0\,
      Q => fifoDataCount(1),
      R => reset2axi_str_rxd
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => \count[5]_i_2_n_0\,
      Q => fifoDataCount(0),
      R => reset2axi_str_rxd
    );
\rxd_mem_addr_cntr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(1),
      I1 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(0),
      I2 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(2),
      I3 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3),
      I4 => \rxd_mem_last_read_out_ptr_gray_d1[35]_i_2_n_0\,
      O => \rxd_mem_addr_cntr_reg[0]\(0)
    );
\rxd_mem_last_read_out_ptr_gray_d1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2228282822202828"
    )
        port map (
      I0 => \FSM_sequential_rxs_axistream_current_state_reg[4]\(4),
      I1 => \FSM_sequential_rxs_axistream_current_state_reg[4]\(3),
      I2 => \FSM_sequential_rxs_axistream_current_state_reg[4]\(2),
      I3 => \FSM_sequential_rxs_axistream_current_state_reg[4]\(1),
      I4 => \FSM_sequential_rxs_axistream_current_state_reg[4]\(0),
      I5 => \rxd_mem_last_read_out_ptr_gray_d1[35]_i_2_n_0\,
      O => \rxd_mem_last_read_out_ptr_gray_d1_reg[0]\(0)
    );
\rxd_mem_last_read_out_ptr_gray_d1[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010011200100010"
    )
        port map (
      I0 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3),
      I1 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(2),
      I2 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(0),
      I3 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(1),
      I4 => \^rxd_mem_addr_cntr_reg[0]_0\,
      I5 => CO(0),
      O => \rxd_mem_last_read_out_ptr_gray_d1[35]_i_2_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0050CC800000"
    )
        port map (
      I0 => \FSM_sequential_rxs_axistream_current_state_reg[4]\(0),
      I1 => \rxd_mem_last_read_out_ptr_gray_d1[35]_i_2_n_0\,
      I2 => \FSM_sequential_rxs_axistream_current_state_reg[4]\(1),
      I3 => \FSM_sequential_rxs_axistream_current_state_reg[4]\(2),
      I4 => \FSM_sequential_rxs_axistream_current_state_reg[4]\(4),
      I5 => \FSM_sequential_rxs_axistream_current_state_reg[4]\(3),
      O => \rxd_mem_last_read_out_ptr_reg_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_wr_bin_cntr is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reset2axi_str_rxd : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_wr_bin_cntr : entity is "wr_bin_cntr";
end bd_929b_eth_buf_0_wr_bin_cntr;

architecture STRUCTURE of bd_929b_eth_buf_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_6_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_7_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_6 : label is "soft_lutpair57";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      I2 => p_12_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(1),
      I1 => p_12_out(0),
      I2 => p_12_out(2),
      I3 => p_12_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_12_out(2),
      I1 => p_12_out(0),
      I2 => p_12_out(1),
      I3 => p_12_out(3),
      I4 => p_12_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => p_12_out(0),
      Q => \^q\(0),
      R => reset2axi_str_rxd
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => p_12_out(1),
      Q => \^q\(1),
      R => reset2axi_str_rxd
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => p_12_out(2),
      Q => \^q\(2),
      R => reset2axi_str_rxd
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => p_12_out(3),
      Q => \^q\(3),
      R => reset2axi_str_rxd
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => p_12_out(4),
      Q => \^q\(4),
      R => reset2axi_str_rxd
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out(0),
      S => reset2axi_str_rxd
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1),
      R => reset2axi_str_rxd
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2),
      R => reset2axi_str_rxd
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3),
      R => reset2axi_str_rxd
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => p_12_out(4),
      R => reset2axi_str_rxd
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444FCCC"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => \out\,
      I2 => ram_empty_fb_i_reg(0),
      I3 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I4 => E(0),
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_reg[4]\(3),
      I2 => ram_empty_fb_i_i_3_n_0,
      I3 => ram_empty_fb_i_i_4_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_reg[4]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[4]\(0),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_reg[4]\(4),
      I2 => \^q\(2),
      I3 => \gc0.count_reg[4]\(2),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => ram_full_fb_i_reg,
      I2 => ram_full_fb_i_i_3_n_0,
      I3 => ram_empty_fb_i_reg(0),
      O => ram_full_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[4]\(3),
      I2 => ram_full_fb_i_i_4_n_0,
      I3 => ram_full_fb_i_i_5_n_0,
      O => \gwss.wsts/comp0\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF7D"
    )
        port map (
      I0 => E(0),
      I1 => p_12_out(3),
      I2 => \gc0.count_d1_reg[4]\(3),
      I3 => ram_full_fb_i_i_6_n_0,
      I4 => ram_full_fb_i_i_7_n_0,
      I5 => ram_full_fb_i_reg,
      O => ram_full_fb_i_i_3_n_0
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[4]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[4]\(0),
      O => ram_full_fb_i_i_4_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[4]\(4),
      I2 => \^q\(2),
      I3 => \gc0.count_d1_reg[4]\(2),
      O => ram_full_fb_i_i_5_n_0
    );
ram_full_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_12_out(1),
      I1 => \gc0.count_d1_reg[4]\(1),
      I2 => p_12_out(0),
      I3 => \gc0.count_d1_reg[4]\(0),
      O => ram_full_fb_i_i_6_n_0
    );
ram_full_fb_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_12_out(4),
      I1 => \gc0.count_d1_reg[4]\(4),
      I2 => p_12_out(2),
      I3 => \gc0.count_d1_reg[4]\(2),
      O => ram_full_fb_i_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset2axi_str_rxd : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    \FSM_sequential_rxd_axistream_current_state_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end bd_929b_eth_buf_0_wr_status_flags_ss;

architecture STRUCTURE of bd_929b_eth_buf_0_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(0),
      I1 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(1),
      I2 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(2),
      I3 => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3),
      I4 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_fb_i,
      R => reset2axi_str_rxd
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_i,
      R => reset2axi_str_rxd
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_slave_attachment is
  port (
    BUS2IP_WrCE_reg_reg : out STD_LOGIC;
    BUS2IP_CS_reg_reg : out STD_LOGIC;
    BUS2IP_RdCE_reg_reg : out STD_LOGIC;
    start2_reg_0 : out STD_LOGIC;
    S_AXI_BVALID : out STD_LOGIC;
    embedded_awaddr_reg_reg : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ARREADY : out STD_LOGIC;
    \BUS2IP_Addr_reg_reg[14]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    BUS2IP_WrCE_reg : in STD_LOGIC;
    Shim2IP_CS1 : in STD_LOGIC;
    BUS2IP_RdCE_reg : in STD_LOGIC;
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 17 downto 0 );
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 17 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    embedded_awaddr_reg : in STD_LOGIC;
    S_AXI_2TEMAC_BVALID : in STD_LOGIC;
    S_AXI_2TEMAC_AWREADY : in STD_LOGIC;
    S_AXI_2TEMAC_WREADY : in STD_LOGIC;
    embedded_araddr_reg : in STD_LOGIC;
    S_AXI_2TEMAC_RVALID : in STD_LOGIC;
    S_AXI_2TEMAC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2TEMAC_ARREADY : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    invalidRdReq : in STD_LOGIC;
    ip2shim_rd_ack : in STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    invalidWrReq : in STD_LOGIC;
    ip2shim_wr_ack : in STD_LOGIC;
    S_AXI_WVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_slave_attachment : entity is "slave_attachment";
end bd_929b_eth_buf_0_slave_attachment;

architecture STRUCTURE of bd_929b_eth_buf_0_slave_attachment is
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal S_AXI_2EMBED_ARVALID : STD_LOGIC;
  signal S_AXI_ARREADY_INST_0_i_3_n_0 : STD_LOGIC;
  signal S_AXI_ARREADY_INST_0_i_4_n_0 : STD_LOGIC;
  signal S_AXI_ARREADY_INST_0_i_5_n_0 : STD_LOGIC;
  signal S_AXI_ARREADY_INST_0_i_6_n_0 : STD_LOGIC;
  signal S_AXI_AWREADY_INST_0_i_3_n_0 : STD_LOGIC;
  signal S_AXI_AWREADY_INST_0_i_5_n_0 : STD_LOGIC;
  signal S_AXI_AWREADY_INST_0_i_6_n_0 : STD_LOGIC;
  signal S_AXI_AWREADY_INST_0_i_7_n_0 : STD_LOGIC;
  signal \bus2ip_addr_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[17]_i_2_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[9]_i_1_n_0\ : STD_LOGIC;
  signal bus2ip_rnw_i0 : STD_LOGIC;
  signal bus2ip_rnw_i06_out : STD_LOGIC;
  signal bus2shim_r_nw : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^embedded_awaddr_reg_reg\ : STD_LOGIC;
  signal is_read : STD_LOGIC;
  signal is_read_i_1_n_0 : STD_LOGIC;
  signal is_write_i_1_n_0 : STD_LOGIC;
  signal is_write_reg_n_0 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_5_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rst : STD_LOGIC;
  signal s_axi_arready_embed : STD_LOGIC;
  signal s_axi_awready_embed : STD_LOGIC;
  signal s_axi_bvalid_embed : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal s_axi_rdata_embed : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s_axi_rdata_i[31]_i_1_n_0\ : STD_LOGIC;
  signal s_axi_rvalid_embed : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal \^start2_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state1__2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \S_AXI_RDATA[26]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of start2_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state[1]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state[1]_i_4\ : label is "soft_lutpair8";
begin
  embedded_awaddr_reg_reg <= \^embedded_awaddr_reg_reg\;
  start2_reg_0 <= \^start2_reg_0\;
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(2),
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(2),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(3),
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(2),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(3),
      I4 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(4),
      O => plusOp(4)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(3),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(2),
      I4 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(4),
      I5 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(5),
      O => plusOp(5)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_3_n_0\,
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(5),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(6),
      O => plusOp(6)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(4),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(2),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      I4 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(3),
      O => \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_3_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => plusOp(0),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => plusOp(1),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => plusOp(2),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(2),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => plusOp(3),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(3),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => plusOp(4),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(4),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => plusOp(5),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(5),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => plusOp(6),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(6),
      R => clear
    );
I_DECODER: entity work.bd_929b_eth_buf_0_address_decoder
     port map (
      BUS2IP_CS_reg_reg => BUS2IP_CS_reg_reg,
      BUS2IP_RdCE_reg => BUS2IP_RdCE_reg,
      BUS2IP_RdCE_reg_reg => BUS2IP_RdCE_reg_reg,
      BUS2IP_WrCE_reg => BUS2IP_WrCE_reg,
      BUS2IP_WrCE_reg_reg => BUS2IP_WrCE_reg_reg,
      Q(6 downto 0) => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(6 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      Shim2IP_CS1 => Shim2IP_CS1,
      bus2shim_r_nw => bus2shim_r_nw,
      invalidRdReq => invalidRdReq,
      invalidWrReq => invalidWrReq,
      ip2shim_rd_ack => ip2shim_rd_ack,
      ip2shim_wr_ack => ip2shim_wr_ack,
      is_read => is_read,
      is_write_reg => is_write_reg_n_0,
      s_axi_arready_embed => s_axi_arready_embed,
      s_axi_awready_embed => s_axi_awready_embed,
      start2 => start2,
      sync_rst1_reg => sync_rst1_reg
    );
S_AXI_ARREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_ARREADY,
      I4 => s_axi_arready_embed,
      O => S_AXI_ARREADY
    );
S_AXI_ARREADY_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => S_AXI_ARADDR(17),
      I1 => S_AXI_ARADDR(16),
      I2 => S_AXI_ARREADY_INST_0_i_3_n_0,
      O => \^start2_reg_0\
    );
S_AXI_ARREADY_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666F666666FF6666"
    )
        port map (
      I0 => S_AXI_ARADDR(15),
      I1 => S_AXI_ARADDR(14),
      I2 => S_AXI_ARADDR(4),
      I3 => S_AXI_ARREADY_INST_0_i_4_n_0,
      I4 => S_AXI_ARREADY_INST_0_i_5_n_0,
      I5 => S_AXI_ARREADY_INST_0_i_6_n_0,
      O => S_AXI_ARREADY_INST_0_i_3_n_0
    );
S_AXI_ARREADY_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => S_AXI_ARADDR(10),
      I1 => S_AXI_ARADDR(11),
      I2 => S_AXI_ARADDR(15),
      O => S_AXI_ARREADY_INST_0_i_4_n_0
    );
S_AXI_ARREADY_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => S_AXI_ARADDR(7),
      I1 => S_AXI_ARADDR(6),
      I2 => S_AXI_ARADDR(8),
      I3 => S_AXI_ARADDR(9),
      I4 => S_AXI_ARADDR(13),
      I5 => S_AXI_ARADDR(12),
      O => S_AXI_ARREADY_INST_0_i_5_n_0
    );
S_AXI_ARREADY_INST_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => S_AXI_ARADDR(5),
      I1 => S_AXI_ARADDR(0),
      I2 => S_AXI_ARADDR(1),
      I3 => S_AXI_ARADDR(3),
      I4 => S_AXI_ARADDR(2),
      O => S_AXI_ARREADY_INST_0_i_6_n_0
    );
S_AXI_AWREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^embedded_awaddr_reg_reg\,
      I1 => S_AXI_AWVALID,
      I2 => embedded_awaddr_reg,
      I3 => S_AXI_2TEMAC_AWREADY,
      I4 => s_axi_awready_embed,
      O => S_AXI_AWREADY
    );
S_AXI_AWREADY_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => S_AXI_AWADDR(17),
      I1 => S_AXI_AWADDR(16),
      I2 => S_AXI_AWREADY_INST_0_i_3_n_0,
      O => \^embedded_awaddr_reg_reg\
    );
S_AXI_AWREADY_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666F666666FF6666"
    )
        port map (
      I0 => S_AXI_AWADDR(15),
      I1 => S_AXI_AWADDR(14),
      I2 => S_AXI_AWADDR(4),
      I3 => S_AXI_AWREADY_INST_0_i_5_n_0,
      I4 => S_AXI_AWREADY_INST_0_i_6_n_0,
      I5 => S_AXI_AWREADY_INST_0_i_7_n_0,
      O => S_AXI_AWREADY_INST_0_i_3_n_0
    );
S_AXI_AWREADY_INST_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => S_AXI_AWADDR(10),
      I1 => S_AXI_AWADDR(11),
      I2 => S_AXI_AWADDR(15),
      O => S_AXI_AWREADY_INST_0_i_5_n_0
    );
S_AXI_AWREADY_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => S_AXI_AWADDR(7),
      I1 => S_AXI_AWADDR(6),
      I2 => S_AXI_AWADDR(8),
      I3 => S_AXI_AWADDR(9),
      I4 => S_AXI_AWADDR(13),
      I5 => S_AXI_AWADDR(12),
      O => S_AXI_AWREADY_INST_0_i_6_n_0
    );
S_AXI_AWREADY_INST_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => S_AXI_AWADDR(5),
      I1 => S_AXI_AWADDR(0),
      I2 => S_AXI_AWADDR(1),
      I3 => S_AXI_AWADDR(3),
      I4 => S_AXI_AWADDR(2),
      O => S_AXI_AWREADY_INST_0_i_7_n_0
    );
S_AXI_BVALID_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^embedded_awaddr_reg_reg\,
      I1 => S_AXI_AWVALID,
      I2 => embedded_awaddr_reg,
      I3 => S_AXI_2TEMAC_BVALID,
      I4 => s_axi_bvalid_embed,
      O => S_AXI_BVALID
    );
\S_AXI_RDATA[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(0),
      I4 => s_axi_rdata_embed(0),
      O => S_AXI_RDATA(0)
    );
\S_AXI_RDATA[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(10),
      I4 => s_axi_rdata_embed(10),
      O => S_AXI_RDATA(10)
    );
\S_AXI_RDATA[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(11),
      I4 => s_axi_rdata_embed(11),
      O => S_AXI_RDATA(11)
    );
\S_AXI_RDATA[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(12),
      I4 => s_axi_rdata_embed(12),
      O => S_AXI_RDATA(12)
    );
\S_AXI_RDATA[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(13),
      I4 => s_axi_rdata_embed(13),
      O => S_AXI_RDATA(13)
    );
\S_AXI_RDATA[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(14),
      I4 => s_axi_rdata_embed(14),
      O => S_AXI_RDATA(14)
    );
\S_AXI_RDATA[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(15),
      I4 => s_axi_rdata_embed(15),
      O => S_AXI_RDATA(15)
    );
\S_AXI_RDATA[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(16),
      I4 => s_axi_rdata_embed(16),
      O => S_AXI_RDATA(16)
    );
\S_AXI_RDATA[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(17),
      I4 => s_axi_rdata_embed(17),
      O => S_AXI_RDATA(17)
    );
\S_AXI_RDATA[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(18),
      I4 => s_axi_rdata_embed(18),
      O => S_AXI_RDATA(18)
    );
\S_AXI_RDATA[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(19),
      I4 => s_axi_rdata_embed(19),
      O => S_AXI_RDATA(19)
    );
\S_AXI_RDATA[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(1),
      I4 => s_axi_rdata_embed(1),
      O => S_AXI_RDATA(1)
    );
\S_AXI_RDATA[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(20),
      I4 => s_axi_rdata_embed(20),
      O => S_AXI_RDATA(20)
    );
\S_AXI_RDATA[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(21),
      I4 => s_axi_rdata_embed(21),
      O => S_AXI_RDATA(21)
    );
\S_AXI_RDATA[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(22),
      I4 => s_axi_rdata_embed(22),
      O => S_AXI_RDATA(22)
    );
\S_AXI_RDATA[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(23),
      I4 => s_axi_rdata_embed(23),
      O => S_AXI_RDATA(23)
    );
\S_AXI_RDATA[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(24),
      I4 => s_axi_rdata_embed(24),
      O => S_AXI_RDATA(24)
    );
\S_AXI_RDATA[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(25),
      I4 => s_axi_rdata_embed(25),
      O => S_AXI_RDATA(25)
    );
\S_AXI_RDATA[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(26),
      I4 => s_axi_rdata_embed(26),
      O => S_AXI_RDATA(26)
    );
\S_AXI_RDATA[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(27),
      I4 => s_axi_rdata_embed(27),
      O => S_AXI_RDATA(27)
    );
\S_AXI_RDATA[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(28),
      I4 => s_axi_rdata_embed(28),
      O => S_AXI_RDATA(28)
    );
\S_AXI_RDATA[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(29),
      I4 => s_axi_rdata_embed(29),
      O => S_AXI_RDATA(29)
    );
\S_AXI_RDATA[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(2),
      I4 => s_axi_rdata_embed(2),
      O => S_AXI_RDATA(2)
    );
\S_AXI_RDATA[30]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(30),
      I4 => s_axi_rdata_embed(30),
      O => S_AXI_RDATA(30)
    );
\S_AXI_RDATA[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(31),
      I4 => s_axi_rdata_embed(31),
      O => S_AXI_RDATA(31)
    );
\S_AXI_RDATA[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(3),
      I4 => s_axi_rdata_embed(3),
      O => S_AXI_RDATA(3)
    );
\S_AXI_RDATA[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(4),
      I4 => s_axi_rdata_embed(4),
      O => S_AXI_RDATA(4)
    );
\S_AXI_RDATA[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(5),
      I4 => s_axi_rdata_embed(5),
      O => S_AXI_RDATA(5)
    );
\S_AXI_RDATA[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(6),
      I4 => s_axi_rdata_embed(6),
      O => S_AXI_RDATA(6)
    );
\S_AXI_RDATA[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(7),
      I4 => s_axi_rdata_embed(7),
      O => S_AXI_RDATA(7)
    );
\S_AXI_RDATA[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(8),
      I4 => s_axi_rdata_embed(8),
      O => S_AXI_RDATA(8)
    );
\S_AXI_RDATA[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RDATA(9),
      I4 => s_axi_rdata_embed(9),
      O => S_AXI_RDATA(9)
    );
S_AXI_RVALID_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF748B00"
    )
        port map (
      I0 => \^start2_reg_0\,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RVALID,
      I4 => s_axi_rvalid_embed,
      O => S_AXI_RVALID
    );
S_AXI_WREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8B7400"
    )
        port map (
      I0 => \^embedded_awaddr_reg_reg\,
      I1 => S_AXI_AWVALID,
      I2 => embedded_awaddr_reg,
      I3 => s_axi_awready_embed,
      I4 => S_AXI_2TEMAC_WREADY,
      O => S_AXI_WREADY
    );
\bus2ip_addr_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF01000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => S_AXI_ARADDR(10),
      I5 => S_AXI_AWADDR(10),
      O => \bus2ip_addr_i[10]_i_1_n_0\
    );
\bus2ip_addr_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF01000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => S_AXI_ARADDR(11),
      I5 => S_AXI_AWADDR(11),
      O => \bus2ip_addr_i[11]_i_1_n_0\
    );
\bus2ip_addr_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF01000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => S_AXI_ARADDR(12),
      I5 => S_AXI_AWADDR(12),
      O => \bus2ip_addr_i[12]_i_1_n_0\
    );
\bus2ip_addr_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF01000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => S_AXI_ARADDR(13),
      I5 => S_AXI_AWADDR(13),
      O => \bus2ip_addr_i[13]_i_1_n_0\
    );
\bus2ip_addr_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF01000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => S_AXI_ARADDR(14),
      I5 => S_AXI_AWADDR(14),
      O => \bus2ip_addr_i[14]_i_1_n_0\
    );
\bus2ip_addr_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF01000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => S_AXI_ARADDR(15),
      I5 => S_AXI_AWADDR(15),
      O => \bus2ip_addr_i[15]_i_1_n_0\
    );
\bus2ip_addr_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF01000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => S_AXI_ARADDR(16),
      I5 => S_AXI_AWADDR(16),
      O => \bus2ip_addr_i[16]_i_1_n_0\
    );
\bus2ip_addr_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => bus2ip_rnw_i0,
      O => \bus2ip_addr_i[17]_i_1_n_0\
    );
\bus2ip_addr_i[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF01000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => S_AXI_ARADDR(17),
      I5 => S_AXI_AWADDR(17),
      O => \bus2ip_addr_i[17]_i_2_n_0\
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF01000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => S_AXI_ARADDR(2),
      I5 => S_AXI_AWADDR(2),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF01000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => S_AXI_ARADDR(3),
      I5 => S_AXI_AWADDR(3),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF01000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => S_AXI_ARADDR(4),
      I5 => S_AXI_AWADDR(4),
      O => \bus2ip_addr_i[4]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF01000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => S_AXI_ARADDR(5),
      I5 => S_AXI_AWADDR(5),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF01000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => S_AXI_ARADDR(6),
      I5 => S_AXI_AWADDR(6),
      O => \bus2ip_addr_i[6]_i_1_n_0\
    );
\bus2ip_addr_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF01000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => S_AXI_ARADDR(7),
      I5 => S_AXI_AWADDR(7),
      O => \bus2ip_addr_i[7]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF01000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => S_AXI_ARADDR(8),
      I5 => S_AXI_AWADDR(8),
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF01000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => S_AXI_ARADDR(9),
      I5 => S_AXI_AWADDR(9),
      O => \bus2ip_addr_i[9]_i_1_n_0\
    );
\bus2ip_addr_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => \bus2ip_addr_i[10]_i_1_n_0\,
      Q => \BUS2IP_Addr_reg_reg[14]\(8),
      R => rst
    );
\bus2ip_addr_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => \bus2ip_addr_i[11]_i_1_n_0\,
      Q => \BUS2IP_Addr_reg_reg[14]\(9),
      R => rst
    );
\bus2ip_addr_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => \bus2ip_addr_i[12]_i_1_n_0\,
      Q => \BUS2IP_Addr_reg_reg[14]\(10),
      R => rst
    );
\bus2ip_addr_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => \bus2ip_addr_i[13]_i_1_n_0\,
      Q => \BUS2IP_Addr_reg_reg[14]\(11),
      R => rst
    );
\bus2ip_addr_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => \bus2ip_addr_i[14]_i_1_n_0\,
      Q => \BUS2IP_Addr_reg_reg[14]\(12),
      R => rst
    );
\bus2ip_addr_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => \bus2ip_addr_i[15]_i_1_n_0\,
      Q => \BUS2IP_Addr_reg_reg[14]\(13),
      R => rst
    );
\bus2ip_addr_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => \bus2ip_addr_i[16]_i_1_n_0\,
      Q => \BUS2IP_Addr_reg_reg[14]\(14),
      R => rst
    );
\bus2ip_addr_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => \bus2ip_addr_i[17]_i_2_n_0\,
      Q => \BUS2IP_Addr_reg_reg[14]\(15),
      R => rst
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => \BUS2IP_Addr_reg_reg[14]\(0),
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => \BUS2IP_Addr_reg_reg[14]\(1),
      R => rst
    );
\bus2ip_addr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => \bus2ip_addr_i[4]_i_1_n_0\,
      Q => \BUS2IP_Addr_reg_reg[14]\(2),
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => \BUS2IP_Addr_reg_reg[14]\(3),
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => \bus2ip_addr_i[6]_i_1_n_0\,
      Q => \BUS2IP_Addr_reg_reg[14]\(4),
      R => rst
    );
\bus2ip_addr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => \bus2ip_addr_i[7]_i_1_n_0\,
      Q => \BUS2IP_Addr_reg_reg[14]\(5),
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => \bus2ip_addr_i[8]_i_1_n_0\,
      Q => \BUS2IP_Addr_reg_reg[14]\(6),
      R => rst
    );
\bus2ip_addr_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => \bus2ip_addr_i[9]_i_1_n_0\,
      Q => \BUS2IP_Addr_reg_reg[14]\(7),
      R => rst
    );
bus2ip_rnw_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      O => bus2ip_rnw_i06_out
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[17]_i_1_n_0\,
      D => bus2ip_rnw_i06_out,
      Q => bus2shim_r_nw,
      R => rst
    );
is_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFA000A"
    )
        port map (
      I0 => S_AXI_2EMBED_ARVALID,
      I1 => \state1__2\,
      I2 => state(0),
      I3 => state(1),
      I4 => is_read,
      O => is_read_i_1_n_0
    );
is_read_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => is_read_i_1_n_0,
      Q => is_read,
      R => rst
    );
is_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFF4400000044"
    )
        port map (
      I0 => S_AXI_2EMBED_ARVALID,
      I1 => p_5_in,
      I2 => \state1__2\,
      I3 => state(0),
      I4 => state(1),
      I5 => is_write_reg_n_0,
      O => is_write_i_1_n_0
    );
is_write_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => is_write_i_1_n_0,
      Q => is_write_reg_n_0,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sync_rst1_reg,
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => s_axi_awready_embed,
      I1 => state(1),
      I2 => state(0),
      I3 => S_AXI_BREADY,
      I4 => s_axi_bvalid_embed,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => s_axi_bvalid_embed,
      R => rst
    );
\s_axi_rdata_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \s_axi_rdata_i[31]_i_1_n_0\
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(0),
      Q => s_axi_rdata_embed(0),
      R => rst
    );
\s_axi_rdata_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(10),
      Q => s_axi_rdata_embed(10),
      R => rst
    );
\s_axi_rdata_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(11),
      Q => s_axi_rdata_embed(11),
      R => rst
    );
\s_axi_rdata_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(12),
      Q => s_axi_rdata_embed(12),
      R => rst
    );
\s_axi_rdata_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(13),
      Q => s_axi_rdata_embed(13),
      R => rst
    );
\s_axi_rdata_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(14),
      Q => s_axi_rdata_embed(14),
      R => rst
    );
\s_axi_rdata_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(15),
      Q => s_axi_rdata_embed(15),
      R => rst
    );
\s_axi_rdata_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(16),
      Q => s_axi_rdata_embed(16),
      R => rst
    );
\s_axi_rdata_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(17),
      Q => s_axi_rdata_embed(17),
      R => rst
    );
\s_axi_rdata_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(18),
      Q => s_axi_rdata_embed(18),
      R => rst
    );
\s_axi_rdata_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(19),
      Q => s_axi_rdata_embed(19),
      R => rst
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(1),
      Q => s_axi_rdata_embed(1),
      R => rst
    );
\s_axi_rdata_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(20),
      Q => s_axi_rdata_embed(20),
      R => rst
    );
\s_axi_rdata_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(21),
      Q => s_axi_rdata_embed(21),
      R => rst
    );
\s_axi_rdata_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(22),
      Q => s_axi_rdata_embed(22),
      R => rst
    );
\s_axi_rdata_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(23),
      Q => s_axi_rdata_embed(23),
      R => rst
    );
\s_axi_rdata_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(24),
      Q => s_axi_rdata_embed(24),
      R => rst
    );
\s_axi_rdata_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(25),
      Q => s_axi_rdata_embed(25),
      R => rst
    );
\s_axi_rdata_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(26),
      Q => s_axi_rdata_embed(26),
      R => rst
    );
\s_axi_rdata_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(27),
      Q => s_axi_rdata_embed(27),
      R => rst
    );
\s_axi_rdata_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(28),
      Q => s_axi_rdata_embed(28),
      R => rst
    );
\s_axi_rdata_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(29),
      Q => s_axi_rdata_embed(29),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(2),
      Q => s_axi_rdata_embed(2),
      R => rst
    );
\s_axi_rdata_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(30),
      Q => s_axi_rdata_embed(30),
      R => rst
    );
\s_axi_rdata_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(31),
      Q => s_axi_rdata_embed(31),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(3),
      Q => s_axi_rdata_embed(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(4),
      Q => s_axi_rdata_embed(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(5),
      Q => s_axi_rdata_embed(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(6),
      Q => s_axi_rdata_embed(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(7),
      Q => s_axi_rdata_embed(7),
      R => rst
    );
\s_axi_rdata_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(8),
      Q => s_axi_rdata_embed(8),
      R => rst
    );
\s_axi_rdata_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => Q(9),
      Q => s_axi_rdata_embed(9),
      R => rst
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => s_axi_arready_embed,
      I1 => state(0),
      I2 => state(1),
      I3 => S_AXI_RREADY,
      I4 => s_axi_rvalid_embed,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => s_axi_rvalid_embed,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^start2_reg_0\,
      I3 => S_AXI_ARVALID,
      I4 => bus2ip_rnw_i0,
      O => start2_i_1_n_0
    );
start2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => S_AXI_WVALID,
      I3 => S_AXI_AWVALID,
      I4 => \^embedded_awaddr_reg_reg\,
      O => bus2ip_rnw_i0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FC44FC"
    )
        port map (
      I0 => \state1__2\,
      I1 => state(0),
      I2 => S_AXI_2EMBED_ARVALID,
      I3 => state(1),
      I4 => s_axi_awready_embed,
      O => p_0_out(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FFFF0C5500FF0C"
    )
        port map (
      I0 => \state1__2\,
      I1 => p_5_in,
      I2 => S_AXI_2EMBED_ARVALID,
      I3 => state(1),
      I4 => state(0),
      I5 => s_axi_arready_embed,
      O => p_0_out(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => S_AXI_BREADY,
      I1 => s_axi_bvalid_embed,
      I2 => S_AXI_RREADY,
      I3 => s_axi_rvalid_embed,
      O => \state1__2\
    );
\state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^embedded_awaddr_reg_reg\,
      I1 => S_AXI_AWVALID,
      I2 => S_AXI_WVALID,
      O => p_5_in
    );
\state[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_ARVALID,
      I1 => \^start2_reg_0\,
      O => S_AXI_2EMBED_ARVALID
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => p_0_out(0),
      Q => state(0),
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => p_0_out(1),
      Q => state(1),
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_pulse_clk_cross is
  port (
    ClkBSignalOut : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    RESET2RX_CLIENT : in STD_LOGIC;
    rxclclk_frame_received_intrpt : in STD_LOGIC;
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_pulse_clk_cross : entity is "actv_hi_pulse_clk_cross";
end bd_929b_eth_buf_0_actv_hi_pulse_clk_cross;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_pulse_clk_cross is
  signal ClkASignalInReg : STD_LOGIC;
  signal ClkASignalToggle : STD_LOGIC;
  signal ClkASignalToggleSync : STD_LOGIC;
  signal ClkASignalToggleSyncReg : STD_LOGIC;
  signal \ClkASignalToggle_i_1__0_n_0\ : STD_LOGIC;
  signal data_sync_n_0 : STD_LOGIC;
begin
ClkASignalInReg_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rxclclk_frame_received_intrpt,
      Q => ClkASignalInReg,
      R => RESET2RX_CLIENT
    );
ClkASignalToggleSyncReg_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => ClkASignalToggleSync,
      Q => ClkASignalToggleSyncReg,
      R => sync_rst1_reg
    );
\ClkASignalToggle_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => ClkASignalInReg,
      I1 => rxclclk_frame_received_intrpt,
      I2 => ClkASignalToggle,
      O => \ClkASignalToggle_i_1__0_n_0\
    );
ClkASignalToggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \ClkASignalToggle_i_1__0_n_0\,
      Q => ClkASignalToggle,
      R => RESET2RX_CLIENT
    );
ClkBSignalOut_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync_n_0,
      Q => ClkBSignalOut,
      R => sync_rst1_reg
    );
data_sync: entity work.bd_929b_eth_buf_0_sync_block_34
     port map (
      ClkASignalToggleSyncReg => ClkASignalToggleSyncReg,
      ClkBSignalOut_reg => data_sync_n_0,
      S_AXI_ACLK => S_AXI_ACLK,
      data_in => ClkASignalToggle,
      data_out => ClkASignalToggleSync,
      sync_rst1_reg => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_16 is
  port (
    axiclk_frame_rejected_intrpt : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    RESET2RX_CLIENT : in STD_LOGIC;
    rxclclk_frame_rejected_intrpt : in STD_LOGIC;
    rx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_16 : entity is "actv_hi_pulse_clk_cross";
end bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_16;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_16 is
  signal ClkASignalInReg : STD_LOGIC;
  signal ClkASignalToggle : STD_LOGIC;
  signal ClkASignalToggleSync : STD_LOGIC;
  signal ClkASignalToggleSyncReg : STD_LOGIC;
  signal ClkASignalToggle_i_1_n_0 : STD_LOGIC;
  signal data_sync_n_0 : STD_LOGIC;
begin
ClkASignalInReg_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rxclclk_frame_rejected_intrpt,
      Q => ClkASignalInReg,
      R => RESET2RX_CLIENT
    );
ClkASignalToggleSyncReg_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => ClkASignalToggleSync,
      Q => ClkASignalToggleSyncReg,
      R => sync_rst1_reg
    );
ClkASignalToggle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => ClkASignalInReg,
      I1 => rxclclk_frame_rejected_intrpt,
      I2 => ClkASignalToggle,
      O => ClkASignalToggle_i_1_n_0
    );
ClkASignalToggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => ClkASignalToggle_i_1_n_0,
      Q => ClkASignalToggle,
      R => RESET2RX_CLIENT
    );
ClkBSignalOut_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync_n_0,
      Q => axiclk_frame_rejected_intrpt,
      R => sync_rst1_reg
    );
data_sync: entity work.bd_929b_eth_buf_0_sync_block_33
     port map (
      ClkASignalToggleSyncReg => ClkASignalToggleSyncReg,
      ClkBSignalOut_reg => data_sync_n_0,
      S_AXI_ACLK => S_AXI_ACLK,
      data_in => ClkASignalToggle,
      data_out => ClkASignalToggleSync,
      sync_rst1_reg => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_17 is
  port (
    axiclk_buffer_mem_overflow_intrpt : out STD_LOGIC;
    ClkASignalInReg : out STD_LOGIC;
    data_in : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    RESET2RX_CLIENT : in STD_LOGIC;
    rxclclk_buffer_mem_overflow_intrpt : in STD_LOGIC;
    rx_mac_aclk : in STD_LOGIC;
    ClkASignalInReg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_17 : entity is "actv_hi_pulse_clk_cross";
end bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_17;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_17 is
  signal ClkASignalToggleSync : STD_LOGIC;
  signal ClkASignalToggleSyncReg : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal data_sync_n_0 : STD_LOGIC;
begin
  data_in <= \^data_in\;
ClkASignalInReg_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rxclclk_buffer_mem_overflow_intrpt,
      Q => ClkASignalInReg,
      R => RESET2RX_CLIENT
    );
ClkASignalToggleSyncReg_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => ClkASignalToggleSync,
      Q => ClkASignalToggleSyncReg,
      R => sync_rst1_reg
    );
ClkASignalToggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_mac_aclk,
      CE => '1',
      D => ClkASignalInReg_reg_0,
      Q => \^data_in\,
      R => RESET2RX_CLIENT
    );
ClkBSignalOut_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync_n_0,
      Q => axiclk_buffer_mem_overflow_intrpt,
      R => sync_rst1_reg
    );
data_sync: entity work.bd_929b_eth_buf_0_sync_block_32
     port map (
      ClkASignalToggleSyncReg => ClkASignalToggleSyncReg,
      ClkBSignalOut_reg => data_sync_n_0,
      S_AXI_ACLK => S_AXI_ACLK,
      data_in => \^data_in\,
      data_out => ClkASignalToggleSync,
      sync_rst1_reg => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_21 is
  port (
    EMAC_CLIENT_AUTONEG_INT_CROSS : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    RESET2TX_CLIENT : in STD_LOGIC;
    EMAC_CLIENT_AUTONEG_INT : in STD_LOGIC;
    tx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_21 : entity is "actv_hi_pulse_clk_cross";
end bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_21;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_21 is
  signal ClkASignalInReg : STD_LOGIC;
  signal ClkASignalToggle : STD_LOGIC;
  signal ClkASignalToggleSync : STD_LOGIC;
  signal ClkASignalToggleSyncReg : STD_LOGIC;
  signal \ClkASignalToggle_i_1__3_n_0\ : STD_LOGIC;
  signal data_sync_n_0 : STD_LOGIC;
begin
ClkASignalInReg_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => EMAC_CLIENT_AUTONEG_INT,
      Q => ClkASignalInReg,
      R => RESET2TX_CLIENT
    );
ClkASignalToggleSyncReg_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => ClkASignalToggleSync,
      Q => ClkASignalToggleSyncReg,
      R => sync_rst1_reg
    );
\ClkASignalToggle_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => ClkASignalInReg,
      I1 => EMAC_CLIENT_AUTONEG_INT,
      I2 => ClkASignalToggle,
      O => \ClkASignalToggle_i_1__3_n_0\
    );
ClkASignalToggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \ClkASignalToggle_i_1__3_n_0\,
      Q => ClkASignalToggle,
      R => RESET2TX_CLIENT
    );
ClkBSignalOut_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync_n_0,
      Q => EMAC_CLIENT_AUTONEG_INT_CROSS,
      R => sync_rst1_reg
    );
data_sync: entity work.bd_929b_eth_buf_0_sync_block_31
     port map (
      ClkASignalToggleSyncReg => ClkASignalToggleSyncReg,
      ClkBSignalOut_reg => data_sync_n_0,
      S_AXI_ACLK => S_AXI_ACLK,
      data_in => ClkASignalToggle,
      data_out => ClkASignalToggleSync,
      sync_rst1_reg => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_22 is
  port (
    tx_cmplt_cross : out STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    RESET2TX_CLIENT : in STD_LOGIC;
    tx_cmplt : in STD_LOGIC;
    tx_mac_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_22 : entity is "actv_hi_pulse_clk_cross";
end bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_22;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_22 is
  signal ClkASignalInReg : STD_LOGIC;
  signal ClkASignalToggle : STD_LOGIC;
  signal ClkASignalToggleSync : STD_LOGIC;
  signal ClkASignalToggleSyncReg : STD_LOGIC;
  signal \ClkASignalToggle_i_1__4_n_0\ : STD_LOGIC;
  signal data_sync_n_0 : STD_LOGIC;
begin
ClkASignalInReg_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => tx_cmplt,
      Q => ClkASignalInReg,
      R => RESET2TX_CLIENT
    );
ClkASignalToggleSyncReg_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => ClkASignalToggleSync,
      Q => ClkASignalToggleSyncReg,
      R => sync_rst1_reg
    );
\ClkASignalToggle_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => ClkASignalInReg,
      I1 => tx_cmplt,
      I2 => ClkASignalToggle,
      O => \ClkASignalToggle_i_1__4_n_0\
    );
ClkASignalToggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_mac_aclk,
      CE => '1',
      D => \ClkASignalToggle_i_1__4_n_0\,
      Q => ClkASignalToggle,
      R => RESET2TX_CLIENT
    );
ClkBSignalOut_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => data_sync_n_0,
      Q => tx_cmplt_cross,
      R => sync_rst1_reg
    );
data_sync: entity work.bd_929b_eth_buf_0_sync_block_30
     port map (
      ClkASignalToggleSyncReg => ClkASignalToggleSyncReg,
      ClkBSignalOut_reg => data_sync_n_0,
      S_AXI_ACLK => S_AXI_ACLK,
      data_in => ClkASignalToggle,
      data_out => ClkASignalToggleSync,
      sync_rst1_reg => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_25 is
  port (
    sample_rx_mac_config : out STD_LOGIC;
    ClkASignalToggle_reg_0 : out STD_LOGIC;
    rx_mac_aclk : in STD_LOGIC;
    sample_config : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    data_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_25 : entity is "actv_hi_pulse_clk_cross";
end bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_25;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_25 is
  signal ClkASignalToggle : STD_LOGIC;
  signal ClkASignalToggleSync : STD_LOGIC;
  signal ClkASignalToggleSyncReg : STD_LOGIC;
  signal \ClkASignalToggle_i_1__6_n_0\ : STD_LOGIC;
  signal data_sync_n_0 : STD_LOGIC;
  signal \gen_sample_axi_str_config/ClkASignalInReg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ClkASignalToggle_i_1__5\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ClkASignalToggle_i_1__6\ : label is "soft_lutpair119";
begin
ClkASignalInReg_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sample_config,
      Q => \gen_sample_axi_str_config/ClkASignalInReg\,
      R => '0'
    );
ClkASignalToggleSyncReg_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => ClkASignalToggleSync,
      Q => ClkASignalToggleSyncReg,
      R => '0'
    );
\ClkASignalToggle_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \gen_sample_axi_str_config/ClkASignalInReg\,
      I1 => sample_config,
      I2 => data_in,
      O => ClkASignalToggle_reg_0
    );
\ClkASignalToggle_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \gen_sample_axi_str_config/ClkASignalInReg\,
      I1 => sample_config,
      I2 => ClkASignalToggle,
      O => \ClkASignalToggle_i_1__6_n_0\
    );
ClkASignalToggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \ClkASignalToggle_i_1__6_n_0\,
      Q => ClkASignalToggle,
      R => '0'
    );
ClkBSignalOut_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => data_sync_n_0,
      Q => sample_rx_mac_config,
      R => '0'
    );
data_sync: entity work.bd_929b_eth_buf_0_sync_block_28
     port map (
      ClkASignalToggleSyncReg => ClkASignalToggleSyncReg,
      ClkBSignalOut_reg => data_sync_n_0,
      data_in => ClkASignalToggle,
      data_out => ClkASignalToggleSync,
      rx_mac_aclk => rx_mac_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_26 is
  port (
    sample_tx_mac_config : out STD_LOGIC;
    data_in : out STD_LOGIC;
    tx_mac_aclk : in STD_LOGIC;
    ClkASignalInReg_reg : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_26 : entity is "actv_hi_pulse_clk_cross";
end bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_26;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_26 is
  signal ClkASignalToggleSync : STD_LOGIC;
  signal ClkASignalToggleSyncReg : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal data_sync_n_0 : STD_LOGIC;
begin
  data_in <= \^data_in\;
ClkASignalToggleSyncReg_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => ClkASignalToggleSync,
      Q => ClkASignalToggleSyncReg,
      R => '0'
    );
ClkASignalToggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => ClkASignalInReg_reg,
      Q => \^data_in\,
      R => '0'
    );
ClkBSignalOut_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_sync_n_0,
      Q => sample_tx_mac_config,
      R => '0'
    );
data_sync: entity work.bd_929b_eth_buf_0_sync_block_27
     port map (
      ClkASignalToggleSyncReg => ClkASignalToggleSyncReg,
      ClkBSignalOut_reg => data_sync_n_0,
      data_in => \^data_in\,
      data_out => ClkASignalToggleSync,
      tx_mac_aclk => tx_mac_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_reset_clk_cross is
  port (
    tx_init_in_prog_cross : out STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    RESET2TX_CLIENT : in STD_LOGIC;
    tx_mac_aclk : in STD_LOGIC;
    ClkARst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_reset_clk_cross : entity is "actv_hi_reset_clk_cross";
end bd_929b_eth_buf_0_actv_hi_reset_clk_cross;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_reset_clk_cross is
begin
ClkA_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_98
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      ClkARst => ClkARst,
      RESET2TX_CLIENT => RESET2TX_CLIENT
    );
ClkB_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_99
     port map (
      ClkARst => ClkARst,
      RESET2TX_CLIENT => RESET2TX_CLIENT,
      tx_init_in_prog_cross => tx_init_in_prog_cross,
      tx_mac_aclk => tx_mac_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_reset_clk_cross_60 is
  port (
    \out\ : out STD_LOGIC;
    \GEN_NonUScale.PHY_RESET_CMPLTE_reg\ : out STD_LOGIC;
    \GEN_NonUScale.PHY_RESET_N_reg\ : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    GTX_CLK : in STD_LOGIC;
    ClkARst : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    phyResetCntEnable : in STD_LOGIC;
    \GEN_NonUScale.phy_reset_count_reg[8]\ : in STD_LOGIC;
    \GEN_NonUScale.phy_reset_count_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_in : in STD_LOGIC;
    PHY_RST_N : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_60 : entity is "actv_hi_reset_clk_cross";
end bd_929b_eth_buf_0_actv_hi_reset_clk_cross_60;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_60 is
begin
ClkA_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_96
     port map (
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN
    );
ClkB_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_97
     port map (
      ClkARst => ClkARst,
      \GEN_NonUScale.PHY_RESET_CMPLTE_reg\ => \GEN_NonUScale.PHY_RESET_CMPLTE_reg\,
      \GEN_NonUScale.PHY_RESET_N_reg\ => \GEN_NonUScale.PHY_RESET_N_reg\,
      \GEN_NonUScale.phy_reset_count_reg\(1 downto 0) => \GEN_NonUScale.phy_reset_count_reg\(1 downto 0),
      \GEN_NonUScale.phy_reset_count_reg[8]\ => \GEN_NonUScale.phy_reset_count_reg[8]\,
      GTX_CLK => GTX_CLK,
      PHY_RST_N => PHY_RST_N,
      data_in => data_in,
      \out\ => \out\,
      phyResetCntEnable => phyResetCntEnable
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_reset_clk_cross_61 is
  port (
    RESET2RX_CLIENT : out STD_LOGIC;
    \ClkBAxiEthBClkCrsBusOut_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC;
    rx_mac_aclk : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    sample_rx_mac_config : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_61 : entity is "actv_hi_reset_clk_cross";
end bd_929b_eth_buf_0_actv_hi_reset_clk_cross_61;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_61 is
begin
ClkA_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_94
     port map (
      S_AXI_ACLK => S_AXI_ACLK,
      sync_rst1_reg_0 => sync_rst1_reg
    );
ClkB_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_95
     port map (
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(0) => \ClkBAxiEthBClkCrsBusOut_reg[15]\(0),
      RESET2RX_CLIENT => RESET2RX_CLIENT,
      rx_mac_aclk => rx_mac_aclk,
      sample_rx_mac_config => sample_rx_mac_config,
      sync_rst1_reg_0 => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_reset_clk_cross_62 is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_rxd_axistream_current_state_reg[0]\ : out STD_LOGIC;
    RESET2TEMACn : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    ClkBRst0_in : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    ClkARst : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC;
    sync_rst1_reg_1 : in STD_LOGIC;
    AXI_STR_RXD_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_62 : entity is "actv_hi_reset_clk_cross";
end bd_929b_eth_buf_0_actv_hi_reset_clk_cross_62;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_62 is
begin
ClkA_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_92
     port map (
      ClkBRst0_in => ClkBRst0_in,
      RESET2TEMACn => RESET2TEMACn,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \out\ => \out\,
      sync_rst1_reg_0 => sync_rst1_reg,
      sync_rst1_reg_1 => sync_rst1_reg_0,
      sync_rst1_reg_2 => sync_rst1_reg_1
    );
ClkB_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_93
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      AXI_STR_RXD_ARESETN => AXI_STR_RXD_ARESETN,
      ClkARst => ClkARst,
      \FSM_sequential_rxd_axistream_current_state_reg[0]\ => \FSM_sequential_rxd_axistream_current_state_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_reset_clk_cross_63 is
  port (
    \out\ : out STD_LOGIC;
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ : out STD_LOGIC;
    ClkARst : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    ClkBRst : in STD_LOGIC;
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    AXI_STR_RXS_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_63 : entity is "actv_hi_reset_clk_cross";
end bd_929b_eth_buf_0_actv_hi_reset_clk_cross_63;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_63 is
begin
ClkA_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_90
     port map (
      ClkBRst => ClkBRst,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \out\ => \out\
    );
ClkB_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_91
     port map (
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      AXI_STR_RXS_ARESETN => AXI_STR_RXS_ARESETN,
      S_AXI_ARESETN => S_AXI_ARESETN,
      async_rst4_reg_0 => ClkARst,
      \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_reset_clk_cross_64 is
  port (
    RESET2TX_CLIENT : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC;
    tx_mac_aclk : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    sample_tx_mac_config : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_64 : entity is "actv_hi_reset_clk_cross";
end bd_929b_eth_buf_0_actv_hi_reset_clk_cross_64;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_64 is
begin
ClkA_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_88
     port map (
      S_AXI_ACLK => S_AXI_ACLK,
      sync_rst1_reg_0 => sync_rst1_reg
    );
ClkB_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_89
     port map (
      E(0) => E(0),
      RESET2TX_CLIENT => RESET2TX_CLIENT,
      sample_tx_mac_config => sample_tx_mac_config,
      sync_rst1_reg_0 => sync_rst1_reg,
      tx_mac_aclk => tx_mac_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_reset_clk_cross_65 is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    RESET2PCSPMA : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    ClkBRst1_in : in STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    ClkARst : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    AXI_STR_TXC_ARESETN : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC;
    sync_rst1_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_65 : entity is "actv_hi_reset_clk_cross";
end bd_929b_eth_buf_0_actv_hi_reset_clk_cross_65;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_65 is
begin
ClkA_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_86
     port map (
      ClkBRst1_in => ClkBRst1_in,
      RESET2PCSPMA => RESET2PCSPMA,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \out\ => \out\,
      sync_rst1_reg_0 => sync_rst1_reg,
      sync_rst1_reg_1 => sync_rst1_reg_0,
      sync_rst1_reg_2 => sync_rst1_reg_1
    );
ClkB_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_87
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      AXI_STR_TXC_ARESETN => AXI_STR_TXC_ARESETN,
      ClkARst => ClkARst,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_reset_clk_cross_66 is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    ClkBRst2_in : in STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    ClkARst : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    AXI_STR_TXD_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_66 : entity is "actv_hi_reset_clk_cross";
end bd_929b_eth_buf_0_actv_hi_reset_clk_cross_66;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_66 is
begin
ClkA_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_84
     port map (
      ClkBRst2_in => ClkBRst2_in,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \out\ => \out\
    );
ClkB_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_85
     port map (
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      AXI_STR_TXD_ARESETN => AXI_STR_TXD_ARESETN,
      ClkARst => ClkARst,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_reset_clk_cross_67 is
  port (
    \out\ : out STD_LOGIC;
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ : out STD_LOGIC;
    ClkBRst : out STD_LOGIC;
    ClkBRst0_in : out STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    AXI_STR_RXD_ARESETN : in STD_LOGIC;
    AXI_STR_RXS_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_67 : entity is "actv_hi_reset_clk_cross";
end bd_929b_eth_buf_0_actv_hi_reset_clk_cross_67;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_67 is
begin
ClkA_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_82
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      AXI_STR_RXD_ARESETN => AXI_STR_RXD_ARESETN,
      AXI_STR_RXS_ARESETN => AXI_STR_RXS_ARESETN,
      async_rst4_reg_0 => ClkBRst,
      \out\ => \out\
    );
ClkB_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_83
     port map (
      AXI_STR_RXD_ARESETN => AXI_STR_RXD_ARESETN,
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      AXI_STR_RXS_ARESETN => AXI_STR_RXS_ARESETN,
      async_rst4_reg_0 => ClkBRst0_in,
      \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_reset_clk_cross_68 is
  port (
    \out\ : out STD_LOGIC;
    \gpr1.dout_i_reg[35]\ : out STD_LOGIC;
    \ram_rd_en_temp__0\ : out STD_LOGIC;
    reset2axi_str_rxd : out STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    ClkBRst0_in : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    ClkBRst1_in : in STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    \gpregsm1.user_valid_reg\ : in STD_LOGIC;
    AXI_STR_TXC_ARESETN : in STD_LOGIC;
    AXI_STR_RXD_ARESETN : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC;
    sync_rst1_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_68 : entity is "actv_hi_reset_clk_cross";
end bd_929b_eth_buf_0_actv_hi_reset_clk_cross_68;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_68 is
begin
ClkA_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_80
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      AXI_STR_TXC_ARESETN => AXI_STR_TXC_ARESETN,
      ClkBRst0_in => ClkBRst0_in,
      \out\ => \out\
    );
ClkB_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_81
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      AXI_STR_RXD_ARESETN => AXI_STR_RXD_ARESETN,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      ClkBRst1_in => ClkBRst1_in,
      \gpr1.dout_i_reg[35]\ => \gpr1.dout_i_reg[35]\,
      \gpregsm1.user_valid_reg\ => \gpregsm1.user_valid_reg\,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      reset2axi_str_rxd => reset2axi_str_rxd,
      sync_rst1_reg_0 => sync_rst1_reg,
      sync_rst1_reg_1 => sync_rst1_reg_0,
      sync_rst1_reg_2 => sync_rst1_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_reset_clk_cross_69 is
  port (
    ClkBRst1_in : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    ClkBRst : in STD_LOGIC;
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC;
    AXI_STR_TXC_ARESETN : in STD_LOGIC;
    AXI_STR_RXS_ARESETN : in STD_LOGIC;
    sync_rst1_reg_1 : in STD_LOGIC;
    sync_rst1_reg_2 : in STD_LOGIC;
    sync_rst1_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_69 : entity is "actv_hi_reset_clk_cross";
end bd_929b_eth_buf_0_actv_hi_reset_clk_cross_69;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_69 is
begin
ClkA_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_78
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      AXI_STR_TXC_ARESETN => AXI_STR_TXC_ARESETN,
      ClkBRst => ClkBRst,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\,
      \out\ => \out\,
      sync_rst1_reg_0 => sync_rst1_reg,
      sync_rst1_reg_1 => sync_rst1_reg_0
    );
ClkB_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_79
     port map (
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      AXI_STR_RXS_ARESETN => AXI_STR_RXS_ARESETN,
      AXI_STR_TXC_ARESETN => AXI_STR_TXC_ARESETN,
      async_rst4_reg_0 => ClkBRst1_in,
      \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\(0) => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\(0),
      sync_rst1_reg_0 => sync_rst1_reg_1,
      sync_rst1_reg_1 => sync_rst1_reg_2,
      sync_rst1_reg_2 => sync_rst1_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_reset_clk_cross_70 is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_rxd_axistream_current_state_reg[0]\ : out STD_LOGIC;
    RD_EN : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    ClkBRst0_in : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    ClkBRst2_in : in STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    AXI_STR_RXD_ARESETN : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC;
    sync_rst1_reg_1 : in STD_LOGIC;
    sync_rst1_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_TXD_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_70 : entity is "actv_hi_reset_clk_cross";
end bd_929b_eth_buf_0_actv_hi_reset_clk_cross_70;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_70 is
begin
ClkA_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_76
     port map (
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      AXI_STR_TXD_ARESETN => AXI_STR_TXD_ARESETN,
      ClkBRst0_in => ClkBRst0_in,
      \out\ => \out\
    );
ClkB_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_77
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      AXI_STR_RXD_ARESETN => AXI_STR_RXD_ARESETN,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      ClkBRst2_in => ClkBRst2_in,
      \FSM_sequential_rxd_axistream_current_state_reg[0]\ => \FSM_sequential_rxd_axistream_current_state_reg[0]\,
      RD_EN => RD_EN,
      SR(0) => SR(0),
      sync_rst1_reg_0 => sync_rst1_reg,
      sync_rst1_reg_1 => sync_rst1_reg_0,
      sync_rst1_reg_2 => sync_rst1_reg_1,
      sync_rst1_reg_3(0) => sync_rst1_reg_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_reset_clk_cross_71 is
  port (
    \out\ : out STD_LOGIC;
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ : out STD_LOGIC;
    ClkBRst2_in : out STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    ClkBRst : in STD_LOGIC;
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    AXI_STR_TXD_ARESETN : in STD_LOGIC;
    AXI_STR_RXS_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_71 : entity is "actv_hi_reset_clk_cross";
end bd_929b_eth_buf_0_actv_hi_reset_clk_cross_71;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_71 is
begin
ClkA_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_74
     port map (
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      AXI_STR_TXD_ARESETN => AXI_STR_TXD_ARESETN,
      ClkBRst => ClkBRst,
      \out\ => \out\
    );
ClkB_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_75
     port map (
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      AXI_STR_RXS_ARESETN => AXI_STR_RXS_ARESETN,
      AXI_STR_TXD_ARESETN => AXI_STR_TXD_ARESETN,
      async_rst4_reg_0 => ClkBRst2_in,
      \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_actv_hi_reset_clk_cross_72 is
  port (
    \out\ : out STD_LOGIC;
    reset2axi_str_txd : out STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    ClkBRst1_in : in STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    ClkBRst2_in : in STD_LOGIC;
    AXI_STR_TXD_ARESETN : in STD_LOGIC;
    AXI_STR_TXC_ARESETN : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    sync_rst1_reg_0 : in STD_LOGIC;
    sync_rst1_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_72 : entity is "actv_hi_reset_clk_cross";
end bd_929b_eth_buf_0_actv_hi_reset_clk_cross_72;

architecture STRUCTURE of bd_929b_eth_buf_0_actv_hi_reset_clk_cross_72 is
begin
ClkA_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset
     port map (
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      AXI_STR_TXD_ARESETN => AXI_STR_TXD_ARESETN,
      ClkBRst1_in => ClkBRst1_in,
      reset2axi_str_txd => reset2axi_str_txd,
      sync_rst1_reg_0 => sync_rst1_reg,
      sync_rst1_reg_1 => sync_rst1_reg_0,
      sync_rst1_reg_2 => sync_rst1_reg_1
    );
ClkB_reset_inst: entity work.bd_929b_eth_buf_0_sync_reset_73
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      AXI_STR_TXC_ARESETN => AXI_STR_TXC_ARESETN,
      ClkBRst2_in => ClkBRst2_in,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_blk_mem_gen_prim_width is
  port (
    DI : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rx_mac_aclk : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    rx_client_clk_enbl_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rxd_mem_addr_cntr_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rx_client_rxd_dpmem_wr_data_d1_reg[35]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end bd_929b_eth_buf_0_blk_mem_gen_prim_width;

architecture STRUCTURE of bd_929b_eth_buf_0_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      DI(35 downto 0) => DI(35 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      rx_client_clk_enbl_d1 => rx_client_clk_enbl_d1,
      \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(35 downto 0) => \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(35 downto 0),
      rx_mac_aclk => rx_mac_aclk,
      \rxd_mem_addr_cntr_reg[9]\(9 downto 0) => \rxd_mem_addr_cntr_reg[9]\(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rx_mac_aclk : in STD_LOGIC;
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    rx_client_clk_enbl_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rx_client_rxs_dpmem_wr_data_d1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxs_dpmem_wr_data : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      D(35 downto 0) => D(35 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      axi_str_rxs_dpmem_wr_data(8 downto 0) => axi_str_rxs_dpmem_wr_data(8 downto 0),
      rx_client_clk_enbl_d1 => rx_client_clk_enbl_d1,
      \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(31 downto 0) => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(31 downto 0),
      rx_mac_aclk => rx_mac_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \txd_1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_mac_aclk : in STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    Tx_Client_TxD_2_Mem_En : in STD_LOGIC;
    Axi_Str_TxD_2_Mem_En : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    reset2axi_str_txd : in STD_LOGIC;
    Tx_Client_TxD_2_Mem_Addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Axi_Str_TxD_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxD_2_Mem_Din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Axi_Str_TxD_2_Mem_We : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      Axi_Str_TxD_2_Mem_Addr(9 downto 0) => Axi_Str_TxD_2_Mem_Addr(9 downto 0),
      Axi_Str_TxD_2_Mem_Din(35 downto 0) => Axi_Str_TxD_2_Mem_Din(35 downto 0),
      Axi_Str_TxD_2_Mem_En => Axi_Str_TxD_2_Mem_En,
      Axi_Str_TxD_2_Mem_We(0) => Axi_Str_TxD_2_Mem_We(0),
      Tx_Client_TxD_2_Mem_Addr(11 downto 0) => Tx_Client_TxD_2_Mem_Addr(11 downto 0),
      Tx_Client_TxD_2_Mem_En => Tx_Client_TxD_2_Mem_En,
      reset2axi_str_txd => reset2axi_str_txd,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      \txd_1_reg[7]\(7 downto 0) => \txd_1_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \end_addr_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \txc_rd_addr2_pntr_1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \txc_rd_addr2_pntr_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_mac_aclk : in STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_En : in STD_LOGIC;
    Axi_Str_TxC_2_Mem_En : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxC_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Tx_Client_TxC_2_Mem_Din : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxC_2_Mem_Din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Axi_Str_TxC_2_Mem_We : in STD_LOGIC;
    \txd_rd_pntr_1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \txc_rd_addr2_pntr_1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper_init
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      Axi_Str_TxC_2_Mem_Addr(9 downto 0) => Axi_Str_TxC_2_Mem_Addr(9 downto 0),
      Axi_Str_TxC_2_Mem_Din(11 downto 0) => Axi_Str_TxC_2_Mem_Din(11 downto 0),
      Axi_Str_TxC_2_Mem_En => Axi_Str_TxC_2_Mem_En,
      Axi_Str_TxC_2_Mem_We => Axi_Str_TxC_2_Mem_We,
      S(2 downto 0) => S(2 downto 0),
      Tx_Client_TxC_2_Mem_Addr(9 downto 0) => Tx_Client_TxC_2_Mem_Addr(9 downto 0),
      Tx_Client_TxC_2_Mem_Din(9 downto 0) => Tx_Client_TxC_2_Mem_Din(9 downto 0),
      Tx_Client_TxC_2_Mem_En => Tx_Client_TxC_2_Mem_En,
      WEA(0) => WEA(0),
      \end_addr_reg[11]\(11 downto 0) => \end_addr_reg[11]\(11 downto 0),
      sync_rst1_reg => sync_rst1_reg,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      \txc_rd_addr2_pntr_1_reg[8]\(8 downto 0) => \txc_rd_addr2_pntr_1_reg[8]\(8 downto 0),
      \txc_rd_addr2_pntr_1_reg[9]\(9 downto 0) => \txc_rd_addr2_pntr_1_reg[9]\(9 downto 0),
      \txc_rd_addr2_pntr_reg[0]\(2 downto 0) => \txc_rd_addr2_pntr_reg[0]\(2 downto 0),
      \txd_rd_pntr_1_reg[8]\(8 downto 0) => \txd_rd_pntr_1_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_bus_and_enable_clk_cross is
  port (
    pause_val : out STD_LOGIC_VECTOR ( 16 to 31 );
    pause_req : out STD_LOGIC;
    ClkASignalInReg : out STD_LOGIC;
    RESET2TX_CLIENT : in STD_LOGIC;
    tx_mac_aclk : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    tx_pause_request : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_bus_and_enable_clk_cross : entity is "bus_and_enable_clk_cross";
end bd_929b_eth_buf_0_bus_and_enable_clk_cross;

architecture STRUCTURE of bd_929b_eth_buf_0_bus_and_enable_clk_cross is
  signal ClkASignalToggleSync : STD_LOGIC;
  signal ClkASignalToggleSyncReg : STD_LOGIC;
  signal \ClkASignalToggle_i_1__2_n_0\ : STD_LOGIC;
  signal ClkASignalToggle_reg_n_0 : STD_LOGIC;
  signal ClkBAxiEthBaEClkCrsBusOut : STD_LOGIC_VECTOR ( 0 to 15 );
  attribute async_reg : string;
  attribute async_reg of ClkBAxiEthBaEClkCrsBusOut : signal is "true";
  signal clk_a2b_bus : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_sync_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \ClkBAxiEthBaEClkCrsBusOut_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \ClkBAxiEthBaEClkCrsBusOut_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBaEClkCrsBusOut_reg[10]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBaEClkCrsBusOut_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBaEClkCrsBusOut_reg[11]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBaEClkCrsBusOut_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBaEClkCrsBusOut_reg[12]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBaEClkCrsBusOut_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBaEClkCrsBusOut_reg[13]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBaEClkCrsBusOut_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBaEClkCrsBusOut_reg[14]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBaEClkCrsBusOut_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBaEClkCrsBusOut_reg[15]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBaEClkCrsBusOut_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBaEClkCrsBusOut_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBaEClkCrsBusOut_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBaEClkCrsBusOut_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBaEClkCrsBusOut_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBaEClkCrsBusOut_reg[3]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBaEClkCrsBusOut_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBaEClkCrsBusOut_reg[4]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBaEClkCrsBusOut_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBaEClkCrsBusOut_reg[5]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBaEClkCrsBusOut_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBaEClkCrsBusOut_reg[6]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBaEClkCrsBusOut_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBaEClkCrsBusOut_reg[7]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBaEClkCrsBusOut_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBaEClkCrsBusOut_reg[8]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBaEClkCrsBusOut_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \ClkBAxiEthBaEClkCrsBusOut_reg[9]\ : label is std.standard.true;
  attribute KEEP of \ClkBAxiEthBaEClkCrsBusOut_reg[9]\ : label is "yes";
begin
  pause_val(16) <= ClkBAxiEthBaEClkCrsBusOut(15);
  pause_val(17) <= ClkBAxiEthBaEClkCrsBusOut(14);
  pause_val(18) <= ClkBAxiEthBaEClkCrsBusOut(13);
  pause_val(19) <= ClkBAxiEthBaEClkCrsBusOut(12);
  pause_val(20) <= ClkBAxiEthBaEClkCrsBusOut(11);
  pause_val(21) <= ClkBAxiEthBaEClkCrsBusOut(10);
  pause_val(22) <= ClkBAxiEthBaEClkCrsBusOut(9);
  pause_val(23) <= ClkBAxiEthBaEClkCrsBusOut(8);
  pause_val(24) <= ClkBAxiEthBaEClkCrsBusOut(7);
  pause_val(25) <= ClkBAxiEthBaEClkCrsBusOut(6);
  pause_val(26) <= ClkBAxiEthBaEClkCrsBusOut(5);
  pause_val(27) <= ClkBAxiEthBaEClkCrsBusOut(4);
  pause_val(28) <= ClkBAxiEthBaEClkCrsBusOut(3);
  pause_val(29) <= ClkBAxiEthBaEClkCrsBusOut(2);
  pause_val(30) <= ClkBAxiEthBaEClkCrsBusOut(1);
  pause_val(31) <= ClkBAxiEthBaEClkCrsBusOut(0);
ClkASignalInReg_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => tx_pause_request,
      Q => ClkASignalInReg,
      R => sync_rst1_reg
    );
ClkASignalToggleSyncReg_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => ClkASignalToggleSync,
      Q => ClkASignalToggleSyncReg,
      R => RESET2TX_CLIENT
    );
\ClkASignalToggle_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClkASignalToggle_reg_n_0,
      O => \ClkASignalToggle_i_1__2_n_0\
    );
ClkASignalToggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => \ClkASignalToggle_i_1__2_n_0\,
      Q => ClkASignalToggle_reg_n_0,
      R => sync_rst1_reg
    );
\ClkBAxiEthBaEClkCrsBusOut_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => data_sync_n_0,
      D => clk_a2b_bus(0),
      Q => ClkBAxiEthBaEClkCrsBusOut(0),
      R => RESET2TX_CLIENT
    );
\ClkBAxiEthBaEClkCrsBusOut_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => data_sync_n_0,
      D => clk_a2b_bus(10),
      Q => ClkBAxiEthBaEClkCrsBusOut(10),
      R => RESET2TX_CLIENT
    );
\ClkBAxiEthBaEClkCrsBusOut_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => data_sync_n_0,
      D => clk_a2b_bus(11),
      Q => ClkBAxiEthBaEClkCrsBusOut(11),
      R => RESET2TX_CLIENT
    );
\ClkBAxiEthBaEClkCrsBusOut_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => data_sync_n_0,
      D => clk_a2b_bus(12),
      Q => ClkBAxiEthBaEClkCrsBusOut(12),
      R => RESET2TX_CLIENT
    );
\ClkBAxiEthBaEClkCrsBusOut_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => data_sync_n_0,
      D => clk_a2b_bus(13),
      Q => ClkBAxiEthBaEClkCrsBusOut(13),
      R => RESET2TX_CLIENT
    );
\ClkBAxiEthBaEClkCrsBusOut_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => data_sync_n_0,
      D => clk_a2b_bus(14),
      Q => ClkBAxiEthBaEClkCrsBusOut(14),
      R => RESET2TX_CLIENT
    );
\ClkBAxiEthBaEClkCrsBusOut_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => data_sync_n_0,
      D => clk_a2b_bus(15),
      Q => ClkBAxiEthBaEClkCrsBusOut(15),
      R => RESET2TX_CLIENT
    );
\ClkBAxiEthBaEClkCrsBusOut_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => data_sync_n_0,
      D => clk_a2b_bus(1),
      Q => ClkBAxiEthBaEClkCrsBusOut(1),
      R => RESET2TX_CLIENT
    );
\ClkBAxiEthBaEClkCrsBusOut_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => data_sync_n_0,
      D => clk_a2b_bus(2),
      Q => ClkBAxiEthBaEClkCrsBusOut(2),
      R => RESET2TX_CLIENT
    );
\ClkBAxiEthBaEClkCrsBusOut_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => data_sync_n_0,
      D => clk_a2b_bus(3),
      Q => ClkBAxiEthBaEClkCrsBusOut(3),
      R => RESET2TX_CLIENT
    );
\ClkBAxiEthBaEClkCrsBusOut_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => data_sync_n_0,
      D => clk_a2b_bus(4),
      Q => ClkBAxiEthBaEClkCrsBusOut(4),
      R => RESET2TX_CLIENT
    );
\ClkBAxiEthBaEClkCrsBusOut_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => data_sync_n_0,
      D => clk_a2b_bus(5),
      Q => ClkBAxiEthBaEClkCrsBusOut(5),
      R => RESET2TX_CLIENT
    );
\ClkBAxiEthBaEClkCrsBusOut_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => data_sync_n_0,
      D => clk_a2b_bus(6),
      Q => ClkBAxiEthBaEClkCrsBusOut(6),
      R => RESET2TX_CLIENT
    );
\ClkBAxiEthBaEClkCrsBusOut_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => data_sync_n_0,
      D => clk_a2b_bus(7),
      Q => ClkBAxiEthBaEClkCrsBusOut(7),
      R => RESET2TX_CLIENT
    );
\ClkBAxiEthBaEClkCrsBusOut_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => data_sync_n_0,
      D => clk_a2b_bus(8),
      Q => ClkBAxiEthBaEClkCrsBusOut(8),
      R => RESET2TX_CLIENT
    );
\ClkBAxiEthBaEClkCrsBusOut_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => data_sync_n_0,
      D => clk_a2b_bus(9),
      Q => ClkBAxiEthBaEClkCrsBusOut(9),
      R => RESET2TX_CLIENT
    );
ClkBSignalOut_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_mac_aclk,
      CE => '1',
      D => data_sync_n_0,
      Q => pause_req,
      R => RESET2TX_CLIENT
    );
\clk_a2b_bus_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => D(0),
      Q => clk_a2b_bus(0),
      R => sync_rst1_reg
    );
\clk_a2b_bus_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => D(10),
      Q => clk_a2b_bus(10),
      R => sync_rst1_reg
    );
\clk_a2b_bus_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => D(11),
      Q => clk_a2b_bus(11),
      R => sync_rst1_reg
    );
\clk_a2b_bus_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => D(12),
      Q => clk_a2b_bus(12),
      R => sync_rst1_reg
    );
\clk_a2b_bus_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => D(13),
      Q => clk_a2b_bus(13),
      R => sync_rst1_reg
    );
\clk_a2b_bus_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => D(14),
      Q => clk_a2b_bus(14),
      R => sync_rst1_reg
    );
\clk_a2b_bus_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => D(15),
      Q => clk_a2b_bus(15),
      R => sync_rst1_reg
    );
\clk_a2b_bus_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => D(1),
      Q => clk_a2b_bus(1),
      R => sync_rst1_reg
    );
\clk_a2b_bus_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => D(2),
      Q => clk_a2b_bus(2),
      R => sync_rst1_reg
    );
\clk_a2b_bus_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => D(3),
      Q => clk_a2b_bus(3),
      R => sync_rst1_reg
    );
\clk_a2b_bus_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => D(4),
      Q => clk_a2b_bus(4),
      R => sync_rst1_reg
    );
\clk_a2b_bus_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => D(5),
      Q => clk_a2b_bus(5),
      R => sync_rst1_reg
    );
\clk_a2b_bus_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => D(6),
      Q => clk_a2b_bus(6),
      R => sync_rst1_reg
    );
\clk_a2b_bus_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => D(7),
      Q => clk_a2b_bus(7),
      R => sync_rst1_reg
    );
\clk_a2b_bus_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => D(8),
      Q => clk_a2b_bus(8),
      R => sync_rst1_reg
    );
\clk_a2b_bus_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => D(9),
      Q => clk_a2b_bus(9),
      R => sync_rst1_reg
    );
data_sync: entity work.bd_929b_eth_buf_0_sync_block_29
     port map (
      ClkASignalToggleSyncReg => ClkASignalToggleSyncReg,
      \ClkBAxiEthBaEClkCrsBusOut_reg[0]\ => data_sync_n_0,
      RESET2TX_CLIENT => RESET2TX_CLIENT,
      data_in => ClkASignalToggle_reg_n_0,
      data_out => ClkASignalToggleSync,
      tx_mac_aclk => tx_mac_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_dc_ss_fwft is
  port (
    \rxd_mem_last_read_out_ptr_gray_d1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_LAST : out STD_LOGIC;
    \rxd_mem_addr_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rxd_mem_addr_cntr_reg[0]_0\ : out STD_LOGIC;
    \rxd_mem_last_read_out_ptr_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_rd_en_temp__0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    reset2axi_str_rxd : in STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    \FSM_sequential_rxs_axistream_current_state_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \rxd_word_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[2]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_dc_ss_fwft : entity is "dc_ss_fwft";
end bd_929b_eth_buf_0_dc_ss_fwft;

architecture STRUCTURE of bd_929b_eth_buf_0_dc_ss_fwft is
begin
dc: entity work.bd_929b_eth_buf_0_updn_cntr
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      AXI_STR_RXD_LAST => AXI_STR_RXD_LAST,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      CO(0) => CO(0),
      D(0) => D(0),
      E(0) => E(0),
      \FSM_sequential_rxd_axistream_current_state_reg[2]\ => \FSM_sequential_rxd_axistream_current_state_reg[2]\,
      \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0) => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0),
      \FSM_sequential_rxs_axistream_current_state_reg[4]\(4 downto 0) => \FSM_sequential_rxs_axistream_current_state_reg[4]\(4 downto 0),
      RD_EN => RD_EN,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \out\ => \out\,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      reset2axi_str_rxd => reset2axi_str_rxd,
      \rxd_mem_addr_cntr_reg[0]\(0) => \rxd_mem_addr_cntr_reg[0]\(0),
      \rxd_mem_addr_cntr_reg[0]_0\ => \rxd_mem_addr_cntr_reg[0]_0\,
      \rxd_mem_last_read_out_ptr_gray_d1_reg[0]\(0) => \rxd_mem_last_read_out_ptr_gray_d1_reg[0]\(0),
      \rxd_mem_last_read_out_ptr_reg_reg[0]\(0) => \rxd_mem_last_read_out_ptr_reg_reg[0]\(0),
      \rxd_word_cnt_reg[12]\(0) => \rxd_word_cnt_reg[12]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_memory is
  port (
    \AXI_STR_RXD_KEEP[3]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    EN : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reset2axi_str_rxd : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_memory : entity is "memory";
end bd_929b_eth_buf_0_memory;

architecture STRUCTURE of bd_929b_eth_buf_0_memory is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.bd_929b_eth_buf_0_dmem
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      DI(35 downto 0) => DI(35 downto 0),
      E(0) => E(0),
      EN => EN,
      Q(4 downto 0) => Q(4 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \goreg_dm.dout_i_reg[35]\(35) => \gdm.dm_gen.dm_n_0\,
      \goreg_dm.dout_i_reg[35]\(34) => \gdm.dm_gen.dm_n_1\,
      \goreg_dm.dout_i_reg[35]\(33) => \gdm.dm_gen.dm_n_2\,
      \goreg_dm.dout_i_reg[35]\(32) => \gdm.dm_gen.dm_n_3\,
      \goreg_dm.dout_i_reg[35]\(31) => \gdm.dm_gen.dm_n_4\,
      \goreg_dm.dout_i_reg[35]\(30) => \gdm.dm_gen.dm_n_5\,
      \goreg_dm.dout_i_reg[35]\(29) => \gdm.dm_gen.dm_n_6\,
      \goreg_dm.dout_i_reg[35]\(28) => \gdm.dm_gen.dm_n_7\,
      \goreg_dm.dout_i_reg[35]\(27) => \gdm.dm_gen.dm_n_8\,
      \goreg_dm.dout_i_reg[35]\(26) => \gdm.dm_gen.dm_n_9\,
      \goreg_dm.dout_i_reg[35]\(25) => \gdm.dm_gen.dm_n_10\,
      \goreg_dm.dout_i_reg[35]\(24) => \gdm.dm_gen.dm_n_11\,
      \goreg_dm.dout_i_reg[35]\(23) => \gdm.dm_gen.dm_n_12\,
      \goreg_dm.dout_i_reg[35]\(22) => \gdm.dm_gen.dm_n_13\,
      \goreg_dm.dout_i_reg[35]\(21) => \gdm.dm_gen.dm_n_14\,
      \goreg_dm.dout_i_reg[35]\(20) => \gdm.dm_gen.dm_n_15\,
      \goreg_dm.dout_i_reg[35]\(19) => \gdm.dm_gen.dm_n_16\,
      \goreg_dm.dout_i_reg[35]\(18) => \gdm.dm_gen.dm_n_17\,
      \goreg_dm.dout_i_reg[35]\(17) => \gdm.dm_gen.dm_n_18\,
      \goreg_dm.dout_i_reg[35]\(16) => \gdm.dm_gen.dm_n_19\,
      \goreg_dm.dout_i_reg[35]\(15) => \gdm.dm_gen.dm_n_20\,
      \goreg_dm.dout_i_reg[35]\(14) => \gdm.dm_gen.dm_n_21\,
      \goreg_dm.dout_i_reg[35]\(13) => \gdm.dm_gen.dm_n_22\,
      \goreg_dm.dout_i_reg[35]\(12) => \gdm.dm_gen.dm_n_23\,
      \goreg_dm.dout_i_reg[35]\(11) => \gdm.dm_gen.dm_n_24\,
      \goreg_dm.dout_i_reg[35]\(10) => \gdm.dm_gen.dm_n_25\,
      \goreg_dm.dout_i_reg[35]\(9) => \gdm.dm_gen.dm_n_26\,
      \goreg_dm.dout_i_reg[35]\(8) => \gdm.dm_gen.dm_n_27\,
      \goreg_dm.dout_i_reg[35]\(7) => \gdm.dm_gen.dm_n_28\,
      \goreg_dm.dout_i_reg[35]\(6) => \gdm.dm_gen.dm_n_29\,
      \goreg_dm.dout_i_reg[35]\(5) => \gdm.dm_gen.dm_n_30\,
      \goreg_dm.dout_i_reg[35]\(4) => \gdm.dm_gen.dm_n_31\,
      \goreg_dm.dout_i_reg[35]\(3) => \gdm.dm_gen.dm_n_32\,
      \goreg_dm.dout_i_reg[35]\(2) => \gdm.dm_gen.dm_n_33\,
      \goreg_dm.dout_i_reg[35]\(1) => \gdm.dm_gen.dm_n_34\,
      \goreg_dm.dout_i_reg[35]\(0) => \gdm.dm_gen.dm_n_35\,
      reset2axi_str_rxd => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => \AXI_STR_RXD_KEEP[3]\(0),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => \AXI_STR_RXD_KEEP[3]\(10),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => \AXI_STR_RXD_KEEP[3]\(11),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => \AXI_STR_RXD_KEEP[3]\(12),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => \AXI_STR_RXD_KEEP[3]\(13),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => \AXI_STR_RXD_KEEP[3]\(14),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => \AXI_STR_RXD_KEEP[3]\(15),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => \AXI_STR_RXD_KEEP[3]\(16),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => \AXI_STR_RXD_KEEP[3]\(17),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => \AXI_STR_RXD_KEEP[3]\(18),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => \AXI_STR_RXD_KEEP[3]\(19),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => \AXI_STR_RXD_KEEP[3]\(1),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => \AXI_STR_RXD_KEEP[3]\(20),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => \AXI_STR_RXD_KEEP[3]\(21),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => \AXI_STR_RXD_KEEP[3]\(22),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => \AXI_STR_RXD_KEEP[3]\(23),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => \AXI_STR_RXD_KEEP[3]\(24),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => \AXI_STR_RXD_KEEP[3]\(25),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => \AXI_STR_RXD_KEEP[3]\(26),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => \AXI_STR_RXD_KEEP[3]\(27),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => \AXI_STR_RXD_KEEP[3]\(28),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => \AXI_STR_RXD_KEEP[3]\(29),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => \AXI_STR_RXD_KEEP[3]\(2),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => \AXI_STR_RXD_KEEP[3]\(30),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => \AXI_STR_RXD_KEEP[3]\(31),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => \AXI_STR_RXD_KEEP[3]\(32),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => \AXI_STR_RXD_KEEP[3]\(33),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => \AXI_STR_RXD_KEEP[3]\(34),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => \AXI_STR_RXD_KEEP[3]\(35),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => \AXI_STR_RXD_KEEP[3]\(3),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => \AXI_STR_RXD_KEEP[3]\(4),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => \AXI_STR_RXD_KEEP[3]\(5),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => \AXI_STR_RXD_KEEP[3]\(6),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => \AXI_STR_RXD_KEEP[3]\(7),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => \AXI_STR_RXD_KEEP[3]\(8),
      R => reset2axi_str_rxd
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_STR_RXD_ACLK,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => \AXI_STR_RXD_KEEP[3]\(9),
      R => reset2axi_str_rxd
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_registers is
  port (
    tx_pause_request : out STD_LOGIC;
    reg_ip2bus_wr_ack : out STD_LOGIC;
    reg_ip2bus_rd_ack : out STD_LOGIC;
    INTERRUPT : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ClkBAxiEthBClkCrsBusOut_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ClkBAxiEthBClkCrsBusOut_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ClkBAxiEthBClkCrsBusOut_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ClkBAxiEthBClkCrsBusOut_reg[31]_2\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \clk_a2b_bus_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ClkBAxiEthBClkCrsBusOut_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[17]_0\ : out STD_LOGIC;
    \IP2Bus_Data_reg[18]_0\ : out STD_LOGIC;
    \IP2Bus_Data_reg[19]_0\ : out STD_LOGIC;
    \IP2Bus_Data_reg[20]_0\ : out STD_LOGIC;
    \IP2Bus_Data_reg[21]_0\ : out STD_LOGIC;
    \IP2Bus_Data_reg[22]_0\ : out STD_LOGIC;
    \ClkBAxiEthBClkCrsBusOut_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Intrpt_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sample_config0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ClkBAxiEthBClkCrsBusOut_reg[14]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \IP2Bus_Data_reg[17]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ip2shim_data_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sync_rst1_reg : in STD_LOGIC;
    \Shim2IP_WrCE_reg[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    softWrite : in STD_LOGIC;
    softRead : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \Shim2IP_RdCE_reg[1]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    pcspma_status_cross : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_data_reg[23]\ : in STD_LOGIC;
    \Shim2IP_RdCE_reg[3]\ : in STD_LOGIC;
    \Shim2IP_RdCE_reg[3]_0\ : in STD_LOGIC;
    \Shim2IP_RdCE_reg[3]_1\ : in STD_LOGIC;
    \Shim2IP_RdCE_reg[3]_2\ : in STD_LOGIC;
    \Shim2IP_RdCE_reg[3]_3\ : in STD_LOGIC;
    \Shim2IP_RdCE_reg[3]_4\ : in STD_LOGIC;
    \Shim2IP_RdCE_reg[3]_5\ : in STD_LOGIC;
    \Shim2IP_RdCE_reg[3]_6\ : in STD_LOGIC;
    bus2ip_reset_reg : in STD_LOGIC;
    ClkASignalInReg : in STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Shim2IP_WrCE_reg[3]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_registers : entity is "registers";
end bd_929b_eth_buf_0_registers;

architecture STRUCTURE of bd_929b_eth_buf_0_registers is
  signal \^clkbaxiethbclkcrsbusout_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^clkbaxiethbclkcrsbusout_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^clkbaxiethbclkcrsbusout_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^clkbaxiethbclkcrsbusout_reg[31]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^clkbaxiethbclkcrsbusout_reg[31]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^clkbaxiethbclkcrsbusout_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal IE_I_n_0 : STD_LOGIC;
  signal IE_I_n_1 : STD_LOGIC;
  signal IE_I_n_2 : STD_LOGIC;
  signal IE_I_n_3 : STD_LOGIC;
  signal IE_I_n_4 : STD_LOGIC;
  signal IE_I_n_5 : STD_LOGIC;
  signal IE_I_n_6 : STD_LOGIC;
  signal IE_I_n_7 : STD_LOGIC;
  signal IE_I_n_8 : STD_LOGIC;
  signal IP_I_n_1 : STD_LOGIC;
  signal IS_I_n_0 : STD_LOGIC;
  signal IS_I_n_1 : STD_LOGIC;
  signal IS_I_n_2 : STD_LOGIC;
  signal IS_I_n_3 : STD_LOGIC;
  signal IS_I_n_4 : STD_LOGIC;
  signal IS_I_n_5 : STD_LOGIC;
  signal IS_I_n_6 : STD_LOGIC;
  signal IS_I_n_7 : STD_LOGIC;
  signal IS_I_n_8 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal TP_I_n_1 : STD_LOGIC;
  signal TP_I_n_18 : STD_LOGIC;
  signal TTAG_I_n_16 : STD_LOGIC;
  signal TTAG_I_n_17 : STD_LOGIC;
  signal TTAG_I_n_18 : STD_LOGIC;
  signal TTAG_I_n_19 : STD_LOGIC;
  signal TTAG_I_n_20 : STD_LOGIC;
  signal TTAG_I_n_21 : STD_LOGIC;
  signal TTAG_I_n_22 : STD_LOGIC;
  signal TTAG_I_n_23 : STD_LOGIC;
  signal TTAG_I_n_24 : STD_LOGIC;
  signal TTAG_I_n_31 : STD_LOGIC;
  signal UAWL_I_n_0 : STD_LOGIC;
  signal UAWU_I_n_0 : STD_LOGIC;
  signal UAWU_I_n_17 : STD_LOGIC;
  signal UAWU_I_n_18 : STD_LOGIC;
  signal UAWU_I_n_19 : STD_LOGIC;
  signal UAWU_I_n_20 : STD_LOGIC;
  signal UAWU_I_n_21 : STD_LOGIC;
  signal UAWU_I_n_22 : STD_LOGIC;
  signal UAWU_I_n_23 : STD_LOGIC;
  signal iP2Bus_RdAck_i : STD_LOGIC;
  signal iP2Bus_RdAck_i0 : STD_LOGIC;
  signal iP2Bus_WrAck_i : STD_LOGIC;
  signal iP2Bus_WrAck_i0 : STD_LOGIC;
  signal rdAckBlocker : STD_LOGIC;
  signal rdData : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^reg_ip2bus_wr_ack\ : STD_LOGIC;
  signal softRead_d1 : STD_LOGIC;
  signal softWrite_d1 : STD_LOGIC;
  signal wrAckBlocker : STD_LOGIC;
begin
  \ClkBAxiEthBClkCrsBusOut_reg[15]\(15 downto 0) <= \^clkbaxiethbclkcrsbusout_reg[15]\(15 downto 0);
  \ClkBAxiEthBClkCrsBusOut_reg[31]\(31 downto 0) <= \^clkbaxiethbclkcrsbusout_reg[31]\(31 downto 0);
  \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(31 downto 0) <= \^clkbaxiethbclkcrsbusout_reg[31]_0\(31 downto 0);
  \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(31 downto 0) <= \^clkbaxiethbclkcrsbusout_reg[31]_1\(31 downto 0);
  \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(31 downto 0) <= \^clkbaxiethbclkcrsbusout_reg[31]_2\(31 downto 0);
  \ClkBAxiEthBClkCrsBusOut_reg[7]\(7 downto 0) <= \^clkbaxiethbclkcrsbusout_reg[7]\(7 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
  reg_ip2bus_wr_ack <= \^reg_ip2bus_wr_ack\;
CR_I: entity work.bd_929b_eth_buf_0_reg_cr
     port map (
      \ClkBAxiEthBClkCrsBusOut_reg[14]\(12 downto 0) => \ClkBAxiEthBClkCrsBusOut_reg[14]\(12 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_WDATA(12) => S_AXI_WDATA(14),
      S_AXI_WDATA(11 downto 0) => S_AXI_WDATA(12 downto 1),
      \Shim2IP_WrCE_reg[0]\(0) => \Shim2IP_WrCE_reg[0]\(9),
      sync_rst1_reg => sync_rst1_reg
    );
IE_I: entity work.bd_929b_eth_buf_0_reg_ie
     port map (
      Q(8) => IE_I_n_0,
      Q(7) => IE_I_n_1,
      Q(6) => IE_I_n_2,
      Q(5) => IE_I_n_3,
      Q(4) => IE_I_n_4,
      Q(3) => IE_I_n_5,
      Q(2) => IE_I_n_6,
      Q(1) => IE_I_n_7,
      Q(0) => IE_I_n_8,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_WDATA(8 downto 0) => S_AXI_WDATA(8 downto 0),
      \Shim2IP_WrCE_reg[5]\(0) => \Shim2IP_WrCE_reg[0]\(6),
      sync_rst1_reg => sync_rst1_reg
    );
IFGP_I: entity work.bd_929b_eth_buf_0_reg_ifgp
     port map (
      \ClkBAxiEthBClkCrsBusOut_reg[7]\(7 downto 0) => \^clkbaxiethbclkcrsbusout_reg[7]\(7 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_WDATA(7 downto 0) => S_AXI_WDATA(7 downto 0),
      \Shim2IP_WrCE_reg[2]\(0) => \Shim2IP_WrCE_reg[0]\(7),
      sync_rst1_reg => sync_rst1_reg
    );
\IP2Bus_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(0),
      Q => \ip2shim_data_reg[0]\(31),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(10),
      Q => \ip2shim_data_reg[0]\(21),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(11),
      Q => \ip2shim_data_reg[0]\(20),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(12),
      Q => \ip2shim_data_reg[0]\(19),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(13),
      Q => \ip2shim_data_reg[0]\(18),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(14),
      Q => \ip2shim_data_reg[0]\(17),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(15),
      Q => \ip2shim_data_reg[0]\(16),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(16),
      Q => \ip2shim_data_reg[0]\(15),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => D(5),
      Q => \ip2shim_data_reg[0]\(14),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => D(4),
      Q => \ip2shim_data_reg[0]\(13),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => D(3),
      Q => \ip2shim_data_reg[0]\(12),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(1),
      Q => \ip2shim_data_reg[0]\(30),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => D(2),
      Q => \ip2shim_data_reg[0]\(11),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => D(1),
      Q => \ip2shim_data_reg[0]\(10),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => D(0),
      Q => \ip2shim_data_reg[0]\(9),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(23),
      Q => \ip2shim_data_reg[0]\(8),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(24),
      Q => \ip2shim_data_reg[0]\(7),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(25),
      Q => \ip2shim_data_reg[0]\(6),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(26),
      Q => \ip2shim_data_reg[0]\(5),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(27),
      Q => \ip2shim_data_reg[0]\(4),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(28),
      Q => \ip2shim_data_reg[0]\(3),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(29),
      Q => \ip2shim_data_reg[0]\(2),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(2),
      Q => \ip2shim_data_reg[0]\(29),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(30),
      Q => \ip2shim_data_reg[0]\(1),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(31),
      Q => \ip2shim_data_reg[0]\(0),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(3),
      Q => \ip2shim_data_reg[0]\(28),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(4),
      Q => \ip2shim_data_reg[0]\(27),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(5),
      Q => \ip2shim_data_reg[0]\(26),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(6),
      Q => \ip2shim_data_reg[0]\(25),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(7),
      Q => \ip2shim_data_reg[0]\(24),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(8),
      Q => \ip2shim_data_reg[0]\(23),
      R => sync_rst1_reg
    );
\IP2Bus_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => rdData(9),
      Q => \ip2shim_data_reg[0]\(22),
      R => sync_rst1_reg
    );
IP2Bus_RdAck_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => iP2Bus_RdAck_i,
      Q => reg_ip2bus_rd_ack,
      R => sync_rst1_reg
    );
IP2Bus_WrAck_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => iP2Bus_WrAck_i,
      Q => \^reg_ip2bus_wr_ack\,
      R => sync_rst1_reg
    );
IP_I: entity work.bd_929b_eth_buf_0_reg_ip
     port map (
      D(8) => IS_I_n_0,
      D(7) => IS_I_n_1,
      D(6) => IS_I_n_2,
      D(5) => IS_I_n_3,
      D(4) => IS_I_n_4,
      D(3) => IS_I_n_5,
      D(2) => IS_I_n_6,
      D(1) => IS_I_n_7,
      D(0) => IS_I_n_8,
      INTERRUPT => INTERRUPT,
      \IP2Bus_Data_reg[31]\ => IP_I_n_1,
      Intrpt_reg_0(7 downto 0) => Intrpt_reg(7 downto 0),
      Q(0) => \^q\(0),
      S_AXI_ACLK => S_AXI_ACLK,
      \Shim2IP_RdCE_reg[3]\(1 downto 0) => \Shim2IP_RdCE_reg[1]\(9 downto 8),
      sync_rst1_reg => sync_rst1_reg
    );
IS_I: entity work.bd_929b_eth_buf_0_reg_is
     port map (
      D(8) => IS_I_n_0,
      D(7) => IS_I_n_1,
      D(6) => IS_I_n_2,
      D(5) => IS_I_n_3,
      D(4) => IS_I_n_4,
      D(3) => IS_I_n_5,
      D(2) => IS_I_n_6,
      D(1) => IS_I_n_7,
      D(0) => IS_I_n_8,
      Q(8 downto 0) => \^q\(8 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      \Shim2IP_WrCE_reg[3]\(8 downto 0) => \Shim2IP_WrCE_reg[3]\(8 downto 0),
      \reg_data_reg[23]_0\(8) => IE_I_n_0,
      \reg_data_reg[23]_0\(7) => IE_I_n_1,
      \reg_data_reg[23]_0\(6) => IE_I_n_2,
      \reg_data_reg[23]_0\(5) => IE_I_n_3,
      \reg_data_reg[23]_0\(4) => IE_I_n_4,
      \reg_data_reg[23]_0\(3) => IE_I_n_5,
      \reg_data_reg[23]_0\(2) => IE_I_n_6,
      \reg_data_reg[23]_0\(1) => IE_I_n_7,
      \reg_data_reg[23]_0\(0) => IE_I_n_8
    );
RTAG_I: entity work.bd_929b_eth_buf_0_reg_32b
     port map (
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(31 downto 0) => \^clkbaxiethbclkcrsbusout_reg[31]_1\(31 downto 0),
      D(0) => rdData(23),
      \IP2Bus_Data_reg[17]\ => \IP2Bus_Data_reg[17]_0\,
      \IP2Bus_Data_reg[18]\ => \IP2Bus_Data_reg[18]_0\,
      \IP2Bus_Data_reg[19]\ => \IP2Bus_Data_reg[19]_0\,
      \IP2Bus_Data_reg[20]\ => \IP2Bus_Data_reg[20]_0\,
      \IP2Bus_Data_reg[21]\ => \IP2Bus_Data_reg[21]_0\,
      \IP2Bus_Data_reg[22]\ => \IP2Bus_Data_reg[22]_0\,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      \Shim2IP_RdCE_reg[3]\ => \Shim2IP_RdCE_reg[3]\,
      \Shim2IP_RdCE_reg[7]\(2 downto 0) => \Shim2IP_RdCE_reg[1]\(5 downto 3),
      \Shim2IP_WrCE_reg[7]\(0) => \Shim2IP_WrCE_reg[0]\(4),
      \reg_data_reg[17]_0\(6 downto 0) => \^clkbaxiethbclkcrsbusout_reg[31]_2\(14 downto 8),
      \reg_data_reg[17]_1\(6 downto 0) => \^clkbaxiethbclkcrsbusout_reg[15]\(14 downto 8),
      \reg_data_reg[23]_0\ => \reg_data_reg[23]\,
      \reg_data_reg[23]_1\ => TP_I_n_18,
      sync_rst1_reg => sync_rst1_reg
    );
TPID0_I: entity work.bd_929b_eth_buf_0_reg_32b_56
     port map (
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(31 downto 0) => \^clkbaxiethbclkcrsbusout_reg[31]\(31 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      \Shim2IP_WrCE_reg[10]\(0) => \Shim2IP_WrCE_reg[0]\(1),
      sync_rst1_reg => sync_rst1_reg
    );
TPID1_I: entity work.bd_929b_eth_buf_0_reg_32b_57
     port map (
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(31 downto 0) => \^clkbaxiethbclkcrsbusout_reg[31]_0\(31 downto 0),
      D(0) => rdData(16),
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      \Shim2IP_RdCE_reg[11]\(1 downto 0) => \Shim2IP_RdCE_reg[1]\(1 downto 0),
      \Shim2IP_WrCE_reg[11]\(0) => \Shim2IP_WrCE_reg[0]\(0),
      pcspma_status_cross(0) => pcspma_status_cross(8),
      \reg_data_reg[16]_0\ => TP_I_n_1,
      \reg_data_reg[16]_1\ => UAWL_I_n_0,
      sync_rst1_reg => sync_rst1_reg
    );
TP_I: entity work.bd_929b_eth_buf_0_reg_tp
     port map (
      ClkASignalInReg => ClkASignalInReg,
      D(7) => rdData(24),
      D(6) => rdData(25),
      D(5) => rdData(26),
      D(4) => rdData(27),
      D(3) => rdData(28),
      D(2) => rdData(29),
      D(1) => rdData(30),
      D(0) => rdData(31),
      E(0) => E(0),
      \IP2Bus_Data_reg[16]\ => TP_I_n_1,
      \IP2Bus_Data_reg[23]\ => TP_I_n_18,
      Q(1) => TTAG_I_n_24,
      Q(0) => TTAG_I_n_31,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_WDATA(15 downto 0) => S_AXI_WDATA(15 downto 0),
      \Shim2IP_RdCE_reg[1]\(5 downto 4) => \Shim2IP_RdCE_reg[1]\(11 downto 10),
      \Shim2IP_RdCE_reg[1]\(3 downto 1) => \Shim2IP_RdCE_reg[1]\(7 downto 5),
      \Shim2IP_RdCE_reg[1]\(0) => \Shim2IP_RdCE_reg[1]\(0),
      \Shim2IP_RdCE_reg[3]\ => \Shim2IP_RdCE_reg[3]_0\,
      \Shim2IP_RdCE_reg[3]_0\ => \Shim2IP_RdCE_reg[3]_1\,
      \Shim2IP_RdCE_reg[3]_1\ => \Shim2IP_RdCE_reg[3]_2\,
      \Shim2IP_RdCE_reg[3]_2\ => \Shim2IP_RdCE_reg[3]_3\,
      \Shim2IP_RdCE_reg[3]_3\ => \Shim2IP_RdCE_reg[3]_4\,
      \Shim2IP_RdCE_reg[3]_4\ => \Shim2IP_RdCE_reg[3]_5\,
      \Shim2IP_RdCE_reg[3]_5\ => \Shim2IP_RdCE_reg[3]_6\,
      \Shim2IP_WrCE_reg[1]\(0) => \Shim2IP_WrCE_reg[0]\(8),
      \clk_a2b_bus_reg[15]\(15 downto 0) => \clk_a2b_bus_reg[15]\(15 downto 0),
      pcspma_status_cross(7 downto 0) => pcspma_status_cross(7 downto 0),
      \reg_data_reg[16]_0\(0) => \^clkbaxiethbclkcrsbusout_reg[31]_1\(15),
      \reg_data_reg[23]_0\(8) => IE_I_n_0,
      \reg_data_reg[23]_0\(7) => IE_I_n_1,
      \reg_data_reg[23]_0\(6) => IE_I_n_2,
      \reg_data_reg[23]_0\(5) => IE_I_n_3,
      \reg_data_reg[23]_0\(4) => IE_I_n_4,
      \reg_data_reg[23]_0\(3) => IE_I_n_5,
      \reg_data_reg[23]_0\(2) => IE_I_n_6,
      \reg_data_reg[23]_0\(1) => IE_I_n_7,
      \reg_data_reg[23]_0\(0) => IE_I_n_8,
      \reg_data_reg[24]_0\ => TTAG_I_n_16,
      \reg_data_reg[24]_1\ => UAWU_I_n_0,
      \reg_data_reg[24]_2\(7 downto 0) => \^clkbaxiethbclkcrsbusout_reg[7]\(7 downto 0),
      \reg_data_reg[25]_0\ => TTAG_I_n_17,
      \reg_data_reg[25]_1\ => UAWU_I_n_17,
      \reg_data_reg[26]_0\ => TTAG_I_n_18,
      \reg_data_reg[26]_1\ => UAWU_I_n_18,
      \reg_data_reg[27]_0\ => TTAG_I_n_19,
      \reg_data_reg[27]_1\ => UAWU_I_n_19,
      \reg_data_reg[28]_0\ => TTAG_I_n_20,
      \reg_data_reg[28]_1\ => UAWU_I_n_20,
      \reg_data_reg[29]_0\ => TTAG_I_n_21,
      \reg_data_reg[29]_1\ => UAWU_I_n_21,
      \reg_data_reg[30]_0\ => TTAG_I_n_22,
      \reg_data_reg[30]_1\ => UAWU_I_n_22,
      \reg_data_reg[31]_0\ => IP_I_n_1,
      \reg_data_reg[31]_1\ => TTAG_I_n_23,
      \reg_data_reg[31]_2\ => UAWU_I_n_23,
      sync_rst1_reg => sync_rst1_reg,
      tx_pause_request => tx_pause_request
    );
TTAG_I: entity work.bd_929b_eth_buf_0_reg_32b_58
     port map (
      D(15) => rdData(0),
      D(14) => rdData(1),
      D(13) => rdData(2),
      D(12) => rdData(3),
      D(11) => rdData(4),
      D(10) => rdData(5),
      D(9) => rdData(6),
      D(8) => rdData(7),
      D(7) => rdData(8),
      D(6) => rdData(9),
      D(5) => rdData(10),
      D(4) => rdData(11),
      D(3) => rdData(12),
      D(2) => rdData(13),
      D(1) => rdData(14),
      D(0) => rdData(15),
      \IP2Bus_Data_reg[24]\ => TTAG_I_n_16,
      \IP2Bus_Data_reg[25]\ => TTAG_I_n_17,
      \IP2Bus_Data_reg[26]\ => TTAG_I_n_18,
      \IP2Bus_Data_reg[27]\ => TTAG_I_n_19,
      \IP2Bus_Data_reg[28]\ => TTAG_I_n_20,
      \IP2Bus_Data_reg[29]\ => TTAG_I_n_21,
      \IP2Bus_Data_reg[30]\ => TTAG_I_n_22,
      \IP2Bus_Data_reg[31]\ => TTAG_I_n_23,
      Q(7) => TTAG_I_n_24,
      Q(6 downto 1) => \IP2Bus_Data_reg[17]_1\(5 downto 0),
      Q(0) => TTAG_I_n_31,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      \Shim2IP_RdCE_reg[6]\(4 downto 2) => \Shim2IP_RdCE_reg[1]\(6 downto 4),
      \Shim2IP_RdCE_reg[6]\(1 downto 0) => \Shim2IP_RdCE_reg[1]\(2 downto 1),
      \Shim2IP_WrCE_reg[6]\(0) => \Shim2IP_WrCE_reg[0]\(5),
      \reg_data_reg[0]_0\(15 downto 0) => \^clkbaxiethbclkcrsbusout_reg[31]\(31 downto 16),
      \reg_data_reg[0]_1\(15 downto 0) => \^clkbaxiethbclkcrsbusout_reg[31]_0\(31 downto 16),
      \reg_data_reg[0]_2\(23 downto 8) => \^clkbaxiethbclkcrsbusout_reg[31]_1\(31 downto 16),
      \reg_data_reg[0]_2\(7 downto 0) => \^clkbaxiethbclkcrsbusout_reg[31]_1\(7 downto 0),
      \reg_data_reg[0]_3\(23 downto 8) => \^clkbaxiethbclkcrsbusout_reg[31]_2\(31 downto 16),
      \reg_data_reg[0]_3\(7 downto 0) => \^clkbaxiethbclkcrsbusout_reg[31]_2\(7 downto 0),
      sync_rst1_reg => sync_rst1_reg
    );
UAWL_I: entity work.bd_929b_eth_buf_0_reg_32b_59
     port map (
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(31 downto 0) => \^clkbaxiethbclkcrsbusout_reg[31]_2\(31 downto 0),
      \IP2Bus_Data_reg[16]\ => UAWL_I_n_0,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      \Shim2IP_RdCE_reg[8]\(2 downto 0) => \Shim2IP_RdCE_reg[1]\(4 downto 2),
      \Shim2IP_WrCE_reg[8]\(0) => \Shim2IP_WrCE_reg[0]\(3),
      \reg_data_reg[16]_0\(0) => \^clkbaxiethbclkcrsbusout_reg[15]\(15),
      \reg_data_reg[16]_1\(0) => \^clkbaxiethbclkcrsbusout_reg[31]\(15),
      sync_rst1_reg => sync_rst1_reg
    );
UAWU_I: entity work.bd_929b_eth_buf_0_reg_16bl
     port map (
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(15 downto 0) => \^clkbaxiethbclkcrsbusout_reg[15]\(15 downto 0),
      \IP2Bus_Data_reg[24]\ => UAWU_I_n_0,
      \IP2Bus_Data_reg[25]\ => UAWU_I_n_17,
      \IP2Bus_Data_reg[26]\ => UAWU_I_n_18,
      \IP2Bus_Data_reg[27]\ => UAWU_I_n_19,
      \IP2Bus_Data_reg[28]\ => UAWU_I_n_20,
      \IP2Bus_Data_reg[29]\ => UAWU_I_n_21,
      \IP2Bus_Data_reg[30]\ => UAWU_I_n_22,
      \IP2Bus_Data_reg[31]\ => UAWU_I_n_23,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_WDATA(15 downto 0) => S_AXI_WDATA(15 downto 0),
      \Shim2IP_RdCE_reg[9]\(2 downto 0) => \Shim2IP_RdCE_reg[1]\(3 downto 1),
      \Shim2IP_WrCE_reg[9]\(0) => \Shim2IP_WrCE_reg[0]\(2),
      \reg_data_reg[24]_0\(7 downto 0) => \^clkbaxiethbclkcrsbusout_reg[31]\(7 downto 0),
      \reg_data_reg[24]_1\(7 downto 0) => \^clkbaxiethbclkcrsbusout_reg[31]_0\(7 downto 0),
      sync_rst1_reg => sync_rst1_reg
    );
iP2Bus_RdAck_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => softRead_d1,
      I1 => rdAckBlocker,
      O => iP2Bus_RdAck_i0
    );
iP2Bus_RdAck_i_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => iP2Bus_RdAck_i0,
      Q => iP2Bus_RdAck_i,
      R => sync_rst1_reg
    );
iP2Bus_WrAck_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => softWrite_d1,
      I1 => wrAckBlocker,
      O => iP2Bus_WrAck_i0
    );
iP2Bus_WrAck_i_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => iP2Bus_WrAck_i0,
      Q => iP2Bus_WrAck_i,
      R => sync_rst1_reg
    );
rdAckBlocker_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => softRead_d1,
      Q => rdAckBlocker,
      R => sync_rst1_reg
    );
sample_config_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^reg_ip2bus_wr_ack\,
      I1 => sync_rst1_reg,
      I2 => bus2ip_reset_reg,
      O => sample_config0
    );
softRead_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => softRead,
      Q => softRead_d1,
      R => sync_rst1_reg
    );
softWrite_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => softWrite,
      Q => softWrite_d1,
      R => sync_rst1_reg
    );
wrAckBlocker_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => softWrite_d1,
      Q => wrAckBlocker,
      R => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_rx_emac_if is
  port (
    rx_client_rxs_dpmem_wr_en : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    RX_CLIENT_CLK_ENBL : out STD_LOGIC;
    ClkASignalInReg_reg : out STD_LOGIC;
    frame_is_multicast_d10_reg_0 : out STD_LOGIC;
    frame_is_broadcast_d10_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ClkASignalInReg_reg_0 : out STD_LOGIC;
    rxclclk_frame_rejected_intrpt : out STD_LOGIC;
    rxclclk_buffer_mem_overflow_intrpt : out STD_LOGIC;
    rx_client_rxd_dpmem_wr_en : out STD_LOGIC;
    ClkASignalToggle_reg : out STD_LOGIC;
    \rx_client_rxs_dpmem_wr_data_d1_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rx_client_rxs_dpmem_addr_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_reset : in STD_LOGIC;
    rx_mac_aclk : in STD_LOGIC;
    derived_rxd_vld : in STD_LOGIC;
    end_of_frame_reset_array_reg_r_31 : in STD_LOGIC;
    end_of_frame_reset_array_reg_r_34 : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    RX_CLK_ENABLE_IN : in STD_LOGIC;
    rx_statistics_valid_i_reg : in STD_LOGIC;
    \ClkBAxiEthBClkCrsBusOut_reg[14]\ : in STD_LOGIC;
    \ClkBAxiEthBClkCrsBusOut_reg[14]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_axis_mac_tlast : in STD_LOGIC;
    rx_axis_mac_tuser : in STD_LOGIC;
    derived_rx_bad_frame_d1 : in STD_LOGIC;
    end_of_frame_reset_in : in STD_LOGIC;
    derived_rx_good_frame_d1 : in STD_LOGIC;
    ClkASignalInReg : in STD_LOGIC;
    data_in : in STD_LOGIC;
    \rxs_mem_last_read_out_ptr_gray_d1_reg[35]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \rx_axis_mac_tdata_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rx_statistics_vector_i_reg[26]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_rx_emac_if : entity is "rx_emac_if";
end bd_929b_eth_buf_0_rx_emac_if;

architecture STRUCTURE of bd_929b_eth_buf_0_rx_emac_if is
  signal ClkASignalInReg_i_2_n_0 : STD_LOGIC;
  signal ClkASignalInReg_i_3_n_0 : STD_LOGIC;
  signal \^clkasignalinreg_reg\ : STD_LOGIC;
  signal \^clkasignalinreg_reg_0\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \FSM_sequential_receive_frame_current_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_receive_frame_current_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_receive_frame_current_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_receive_frame_current_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rx_client_clk_enbl\ : STD_LOGIC;
  signal \SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY_n_0\ : STD_LOGIC;
  signal \SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY_n_0\ : STD_LOGIC;
  signal \SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY_n_1\ : STD_LOGIC;
  signal \SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY_n_0\ : STD_LOGIC;
  signal bytes_12_and_13_d19 : STD_LOGIC;
  signal \bytes_12_and_13_d19_reg_n_0_[0]\ : STD_LOGIC;
  signal \bytes_12_and_13_d19_reg_n_0_[10]\ : STD_LOGIC;
  signal \bytes_12_and_13_d19_reg_n_0_[11]\ : STD_LOGIC;
  signal \bytes_12_and_13_d19_reg_n_0_[12]\ : STD_LOGIC;
  signal \bytes_12_and_13_d19_reg_n_0_[13]\ : STD_LOGIC;
  signal \bytes_12_and_13_d19_reg_n_0_[14]\ : STD_LOGIC;
  signal \bytes_12_and_13_d19_reg_n_0_[15]\ : STD_LOGIC;
  signal \bytes_12_and_13_d19_reg_n_0_[1]\ : STD_LOGIC;
  signal \bytes_12_and_13_d19_reg_n_0_[2]\ : STD_LOGIC;
  signal \bytes_12_and_13_d19_reg_n_0_[3]\ : STD_LOGIC;
  signal \bytes_12_and_13_d19_reg_n_0_[4]\ : STD_LOGIC;
  signal \bytes_12_and_13_d19_reg_n_0_[5]\ : STD_LOGIC;
  signal \bytes_12_and_13_d19_reg_n_0_[6]\ : STD_LOGIC;
  signal \bytes_12_and_13_d19_reg_n_0_[7]\ : STD_LOGIC;
  signal \bytes_12_and_13_d19_reg_n_0_[8]\ : STD_LOGIC;
  signal \bytes_12_and_13_d19_reg_n_0_[9]\ : STD_LOGIC;
  signal data_out0_out : STD_LOGIC;
  signal data_out1_out : STD_LOGIC;
  signal data_out2_out : STD_LOGIC;
  signal data_out34_out : STD_LOGIC;
  signal data_out3_out : STD_LOGIC;
  signal data_out4_out : STD_LOGIC;
  signal data_out5_out : STD_LOGIC;
  signal data_out6_out : STD_LOGIC;
  signal data_out7_out : STD_LOGIC;
  signal frame_is_broadcast_d10_i_1_n_0 : STD_LOGIC;
  signal \^frame_is_broadcast_d10_reg_0\ : STD_LOGIC;
  signal frame_is_ip_multicast_d4_i_1_n_0 : STD_LOGIC;
  signal frame_is_ip_multicast_d4_i_2_n_0 : STD_LOGIC;
  signal frame_is_ip_multicast_d4_i_3_n_0 : STD_LOGIC;
  signal frame_is_ip_multicast_d4_i_4_n_0 : STD_LOGIC;
  signal frame_is_ip_multicast_d4_i_5_n_0 : STD_LOGIC;
  signal frame_is_ip_multicast_d4_i_6_n_0 : STD_LOGIC;
  signal frame_is_ip_multicast_d4_reg_n_0 : STD_LOGIC;
  signal frame_is_multicast_d10_i_10_n_0 : STD_LOGIC;
  signal frame_is_multicast_d10_i_11_n_0 : STD_LOGIC;
  signal frame_is_multicast_d10_i_12_n_0 : STD_LOGIC;
  signal frame_is_multicast_d10_i_13_n_0 : STD_LOGIC;
  signal frame_is_multicast_d10_i_14_n_0 : STD_LOGIC;
  signal frame_is_multicast_d10_i_1_n_0 : STD_LOGIC;
  signal frame_is_multicast_d10_i_2_n_0 : STD_LOGIC;
  signal frame_is_multicast_d10_i_3_n_0 : STD_LOGIC;
  signal frame_is_multicast_d10_i_4_n_0 : STD_LOGIC;
  signal frame_is_multicast_d10_i_5_n_0 : STD_LOGIC;
  signal frame_is_multicast_d10_i_6_n_0 : STD_LOGIC;
  signal frame_is_multicast_d10_i_7_n_0 : STD_LOGIC;
  signal frame_is_multicast_d10_i_8_n_0 : STD_LOGIC;
  signal frame_is_multicast_d10_i_9_n_0 : STD_LOGIC;
  signal \^frame_is_multicast_d10_reg_0\ : STD_LOGIC;
  signal frame_length_bytes : STD_LOGIC;
  signal \frame_length_bytes[0]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_bytes[0]_i_4_n_0\ : STD_LOGIC;
  signal \frame_length_bytes[0]_i_5_n_0\ : STD_LOGIC;
  signal \frame_length_bytes[0]_i_6_n_0\ : STD_LOGIC;
  signal \frame_length_bytes[0]_i_7_n_0\ : STD_LOGIC;
  signal \frame_length_bytes[12]_i_2_n_0\ : STD_LOGIC;
  signal \frame_length_bytes[12]_i_3_n_0\ : STD_LOGIC;
  signal \frame_length_bytes[12]_i_4_n_0\ : STD_LOGIC;
  signal \frame_length_bytes[12]_i_5_n_0\ : STD_LOGIC;
  signal \frame_length_bytes[4]_i_2_n_0\ : STD_LOGIC;
  signal \frame_length_bytes[4]_i_3_n_0\ : STD_LOGIC;
  signal \frame_length_bytes[4]_i_4_n_0\ : STD_LOGIC;
  signal \frame_length_bytes[4]_i_5_n_0\ : STD_LOGIC;
  signal \frame_length_bytes[8]_i_2_n_0\ : STD_LOGIC;
  signal \frame_length_bytes[8]_i_3_n_0\ : STD_LOGIC;
  signal \frame_length_bytes[8]_i_4_n_0\ : STD_LOGIC;
  signal \frame_length_bytes[8]_i_5_n_0\ : STD_LOGIC;
  signal frame_length_bytes_lat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal frame_length_bytes_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \frame_length_bytes_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \frame_length_bytes_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \frame_length_bytes_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \frame_length_bytes_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \frame_length_bytes_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \frame_length_bytes_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \frame_length_bytes_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \frame_length_bytes_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \frame_length_bytes_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \frame_length_bytes_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \frame_length_bytes_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \frame_length_bytes_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \frame_length_bytes_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \frame_length_bytes_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \frame_length_bytes_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \frame_length_bytes_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_bytes_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \frame_length_bytes_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \frame_length_bytes_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \frame_length_bytes_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \frame_length_bytes_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \frame_length_bytes_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \frame_length_bytes_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \frame_length_bytes_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_bytes_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \frame_length_bytes_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \frame_length_bytes_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \frame_length_bytes_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \frame_length_bytes_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \frame_length_bytes_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \frame_length_bytes_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \gray_to_bin__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[2]_i_1_n_0\ : STD_LOGIC;
  signal \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[4]_i_1_n_0\ : STD_LOGIC;
  signal \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0\ : STD_LOGIC;
  signal \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1_n_0\ : STD_LOGIC;
  signal \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[8]_i_1_n_0\ : STD_LOGIC;
  signal \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[9]_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal multicast_addr_lower_d10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal multicast_addr_upper_d10 : STD_LOGIC;
  signal \multicast_addr_upper_d10_reg_n_0_[0]\ : STD_LOGIC;
  signal \multicast_addr_upper_d10_reg_n_0_[10]\ : STD_LOGIC;
  signal \multicast_addr_upper_d10_reg_n_0_[11]\ : STD_LOGIC;
  signal \multicast_addr_upper_d10_reg_n_0_[12]\ : STD_LOGIC;
  signal \multicast_addr_upper_d10_reg_n_0_[13]\ : STD_LOGIC;
  signal \multicast_addr_upper_d10_reg_n_0_[14]\ : STD_LOGIC;
  signal \multicast_addr_upper_d10_reg_n_0_[15]\ : STD_LOGIC;
  signal \multicast_addr_upper_d10_reg_n_0_[1]\ : STD_LOGIC;
  signal \multicast_addr_upper_d10_reg_n_0_[2]\ : STD_LOGIC;
  signal \multicast_addr_upper_d10_reg_n_0_[3]\ : STD_LOGIC;
  signal \multicast_addr_upper_d10_reg_n_0_[4]\ : STD_LOGIC;
  signal \multicast_addr_upper_d10_reg_n_0_[5]\ : STD_LOGIC;
  signal \multicast_addr_upper_d10_reg_n_0_[6]\ : STD_LOGIC;
  signal \multicast_addr_upper_d10_reg_n_0_[7]\ : STD_LOGIC;
  signal \multicast_addr_upper_d10_reg_n_0_[8]\ : STD_LOGIC;
  signal \multicast_addr_upper_d10_reg_n_0_[9]\ : STD_LOGIC;
  signal not_enough_rxs_memory : STD_LOGIC;
  signal not_enough_rxs_memory0 : STD_LOGIC;
  signal not_enough_rxs_memory1 : STD_LOGIC;
  signal not_enough_rxs_memory1_carry_i_1_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory1_carry_i_2_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory1_carry_i_3_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory1_carry_i_4_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory1_carry_i_5_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory1_carry_i_6_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory1_carry_i_7_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory1_carry_i_8_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory1_carry_i_9_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory1_carry_n_2 : STD_LOGIC;
  signal not_enough_rxs_memory1_carry_n_3 : STD_LOGIC;
  signal not_enough_rxs_memory2 : STD_LOGIC;
  signal not_enough_rxs_memory2_carry_i_1_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory2_carry_i_2_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory2_carry_i_3_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory2_carry_i_4_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory2_carry_i_5_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory2_carry_n_2 : STD_LOGIC;
  signal not_enough_rxs_memory2_carry_n_3 : STD_LOGIC;
  signal not_enough_rxs_memory3 : STD_LOGIC;
  signal not_enough_rxs_memory3_carry_i_1_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory3_carry_i_2_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory3_carry_i_3_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory3_carry_i_4_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory3_carry_i_5_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory3_carry_i_6_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory3_carry_n_2 : STD_LOGIC;
  signal not_enough_rxs_memory3_carry_n_3 : STD_LOGIC;
  signal not_enough_rxs_memory4 : STD_LOGIC;
  signal not_enough_rxs_memory4_carry_i_1_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory4_carry_i_2_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory4_carry_i_3_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory4_carry_i_4_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory4_carry_i_5_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory4_carry_n_2 : STD_LOGIC;
  signal not_enough_rxs_memory4_carry_n_3 : STD_LOGIC;
  signal not_enough_rxs_memory5 : STD_LOGIC;
  signal not_enough_rxs_memory54_out : STD_LOGIC;
  signal not_enough_rxs_memory5_carry_i_1_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory5_carry_i_2_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory5_carry_i_3_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory5_carry_i_4_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory5_carry_i_5_n_0 : STD_LOGIC;
  signal not_enough_rxs_memory5_carry_n_2 : STD_LOGIC;
  signal not_enough_rxs_memory5_carry_n_3 : STD_LOGIC;
  signal \not_enough_rxs_memory5_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \not_enough_rxs_memory5_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_25_in : STD_LOGIC;
  signal p_26_in62_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal p_29_in69_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_30_in : STD_LOGIC;
  signal p_31_in74_in : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal p_48_in : STD_LOGIC;
  signal p_49_in : STD_LOGIC;
  signal receive_frame_current_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of receive_frame_current_state : signal is "yes";
  signal receive_frame_data_current_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \receive_frame_data_current_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \receive_frame_data_current_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \receive_frame_data_current_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \receive_frame_data_current_state[1]_i_3_n_0\ : STD_LOGIC;
  signal receive_frame_data_next_state2 : STD_LOGIC;
  signal receive_frame_data_next_state2_carry_i_10_n_0 : STD_LOGIC;
  signal receive_frame_data_next_state2_carry_i_1_n_0 : STD_LOGIC;
  signal receive_frame_data_next_state2_carry_i_2_n_0 : STD_LOGIC;
  signal receive_frame_data_next_state2_carry_i_3_n_0 : STD_LOGIC;
  signal receive_frame_data_next_state2_carry_i_4_n_0 : STD_LOGIC;
  signal receive_frame_data_next_state2_carry_i_5_n_0 : STD_LOGIC;
  signal receive_frame_data_next_state2_carry_i_6_n_0 : STD_LOGIC;
  signal receive_frame_data_next_state2_carry_i_7_n_0 : STD_LOGIC;
  signal receive_frame_data_next_state2_carry_i_8_n_0 : STD_LOGIC;
  signal receive_frame_data_next_state2_carry_i_9_n_0 : STD_LOGIC;
  signal receive_frame_data_next_state2_carry_n_1 : STD_LOGIC;
  signal receive_frame_data_next_state2_carry_n_2 : STD_LOGIC;
  signal receive_frame_data_next_state2_carry_n_3 : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[0]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[0]_i_3_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[0]_i_4_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[10]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[11]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[12]_i_3_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[13]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[14]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[16]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[17]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[18]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[19]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[1]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[1]_i_3_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[1]_i_4_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[20]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[20]_i_3_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[21]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[22]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[23]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[24]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[25]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[26]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[27]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[28]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[29]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[2]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[2]_i_3_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[2]_i_4_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[30]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[3]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[3]_i_3_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[4]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[4]_i_3_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[5]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[5]_i_3_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[6]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[6]_i_3_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[6]_i_5_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[7]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[7]_i_3_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[7]_i_4_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[8]_i_3_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[8]_i_4_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[8]_i_5_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[9]_i_2_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[9]_i_3_n_0\ : STD_LOGIC;
  signal \rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0\ : STD_LOGIC;
  signal rx_data_packed_ready : STD_LOGIC;
  signal rx_data_packed_ready_i_1_n_0 : STD_LOGIC;
  signal rx_data_packed_state : STD_LOGIC;
  signal \rx_data_packed_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_data_packed_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_data_packed_word[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[10]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[11]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[12]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[13]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[14]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[15]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[15]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[23]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[23]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[31]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[31]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[3]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[5]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[6]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[7]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[7]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[7]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[7]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[7]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[8]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_packed_word[9]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_valid_array_reg_n_0_[1][0]\ : STD_LOGIC;
  signal rx_data_vld_packed_word : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \rx_data_vld_packed_word[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_vld_packed_word[0]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data_vld_packed_word[0]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data_vld_packed_word[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_vld_packed_word[1]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data_vld_packed_word[1]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data_vld_packed_word[2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_vld_packed_word[2]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data_vld_packed_word[2]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data_vld_packed_word[2]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data_vld_packed_word[3]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_words_array[1]_0\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \rx_data_words_array_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[8]\ : STD_LOGIC;
  signal \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[9]\ : STD_LOGIC;
  signal \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8]\ : STD_LOGIC;
  signal \rxd_mem_addr_cntr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \rxd_mem_addr_cntr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \rxd_mem_addr_cntr[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \rxd_mem_addr_cntr[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_mem_addr_cntr[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \rxd_mem_addr_cntr[9]_i_4__0_n_0\ : STD_LOGIC;
  signal rxd_mem_last_read_out_ptr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rxd_mem_last_read_out_ptr_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal rxd_mem_next_available4write_ptr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal rxs_addr_cntr_en : STD_LOGIC;
  signal rxs_addr_cntr_load : STD_LOGIC;
  signal \rxs_mem_addr_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[6]_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr[8]_i_6_n_0\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxs_mem_addr_cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal rxs_mem_next_available4write_ptr_cmb : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rxs_mem_next_available4write_ptr_reg : STD_LOGIC;
  signal \rxs_mem_next_available4write_ptr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_next_available4write_ptr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxs_mem_next_available4write_ptr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxs_mem_next_available4write_ptr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxs_mem_next_available4write_ptr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxs_mem_next_available4write_ptr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxs_mem_next_available4write_ptr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxs_mem_next_available4write_ptr_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxs_mem_next_available4write_ptr_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxs_mem_next_available4write_ptr_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal rxs_status_word_1_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rxs_status_word_1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_status_word_1_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal rxs_status_word_6_cmb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rxs_status_word_6_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal save_rx_badframe_i_1_n_0 : STD_LOGIC;
  signal save_rx_badframe_reg_n_0 : STD_LOGIC;
  signal save_rx_goodframe_i_1_n_0 : STD_LOGIC;
  signal \start_of_frame_array[1]_i_1_n_0\ : STD_LOGIC;
  signal \start_of_frame_array_reg[16]_srl7___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_33_n_0\ : STD_LOGIC;
  signal \start_of_frame_array_reg[17]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_34_n_0\ : STD_LOGIC;
  signal \start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_30_n_0\ : STD_LOGIC;
  signal \start_of_frame_array_reg[8]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_31_n_0\ : STD_LOGIC;
  signal \start_of_frame_array_reg_gate__0_n_0\ : STD_LOGIC;
  signal start_of_frame_array_reg_gate_n_0 : STD_LOGIC;
  signal \start_of_frame_array_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_of_frame_array_reg_n_0_[2]\ : STD_LOGIC;
  signal start_of_frame_d1 : STD_LOGIC;
  signal statistics_vector : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[0]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[10]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[11]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[12]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[13]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[14]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[15]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[16]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[17]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[18]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[19]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[1]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[20]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[21]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[22]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[23]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[24]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[25]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[2]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[3]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[4]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[5]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[6]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[7]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[8]\ : STD_LOGIC;
  signal \statistics_vector_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_frame_length_bytes_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_not_enough_rxs_memory1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_not_enough_rxs_memory1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_not_enough_rxs_memory2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_not_enough_rxs_memory2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_not_enough_rxs_memory3_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_not_enough_rxs_memory3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_not_enough_rxs_memory4_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_not_enough_rxs_memory4_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_not_enough_rxs_memory5_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_not_enough_rxs_memory5_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_not_enough_rxs_memory5_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_not_enough_rxs_memory5_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_receive_frame_data_next_state2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ClkASignalInReg_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of ClkASignalInReg_i_2 : label is "soft_lutpair17";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_receive_frame_current_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_receive_frame_current_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_receive_frame_current_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_receive_frame_current_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \end_of_frame_array[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[9]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of not_enough_rxs_memory1_carry_i_8 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of not_enough_rxs_memory1_carry_i_9 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of receive_frame_data_next_state2_carry_i_10 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of receive_frame_data_next_state2_carry_i_8 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of receive_frame_data_next_state2_carry_i_9 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rx_client_rxd_dpmem_wr_en_d1[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rx_client_rxs_dpmem_wr_data_d1[20]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rx_data_packed_word[7]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rx_data_packed_word[7]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rx_data_packed_word[7]_i_5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rx_data_vld_packed_word[1]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rx_data_vld_packed_word[1]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rx_data_vld_packed_word[2]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rx_data_vld_packed_word[2]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rx_data_vld_packed_word[2]_i_4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rx_data_vld_packed_word[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rxclclk_rxs_mem_last_read_out_ptr_d1[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rxclclk_rxs_mem_last_read_out_ptr_d1[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rxclclk_rxs_mem_last_read_out_ptr_d1[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rxclclk_rxs_mem_last_read_out_ptr_d1[6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rxclclk_rxs_mem_last_read_out_ptr_d1[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rxclclk_rxs_mem_last_read_out_ptr_d1[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rxd_mem_addr_cntr[0]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rxd_mem_addr_cntr[4]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rxd_mem_addr_cntr[4]_i_2__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rxd_mem_addr_cntr[5]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rxd_mem_addr_cntr[5]_i_2__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rxd_mem_addr_cntr[8]_i_2__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rxd_mem_last_read_out_ptr_reg[2]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rxd_mem_last_read_out_ptr_reg[5]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rxd_mem_last_read_out_ptr_reg[8]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rxs_mem_addr_cntr[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rxs_mem_addr_cntr[4]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rxs_mem_addr_cntr[5]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rxs_mem_addr_cntr[6]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rxs_mem_addr_cntr[7]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rxs_mem_addr_cntr[8]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[16]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[17]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[18]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[19]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[20]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[21]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[22]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[23]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[24]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[25]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[26]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[27]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[28]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[29]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[30]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rxs_status_word_1_reg[31]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rxs_status_word_6_reg[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rxs_status_word_6_reg[10]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rxs_status_word_6_reg[11]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rxs_status_word_6_reg[12]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rxs_status_word_6_reg[13]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rxs_status_word_6_reg[14]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rxs_status_word_6_reg[15]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rxs_status_word_6_reg[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rxs_status_word_6_reg[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rxs_status_word_6_reg[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rxs_status_word_6_reg[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rxs_status_word_6_reg[6]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rxs_status_word_6_reg[7]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rxs_status_word_6_reg[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rxs_status_word_6_reg[9]_i_1\ : label is "soft_lutpair29";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \start_of_frame_array_reg[16]_srl7___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_33\ : label is "U0/\RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg ";
  attribute srl_name : string;
  attribute srl_name of \start_of_frame_array_reg[16]_srl7___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_33\ : label is "U0/\RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[16]_srl7___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_33 ";
  attribute srl_bus_name of \start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_30\ : label is "U0/\RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg ";
  attribute srl_name of \start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_30\ : label is "U0/\RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_30 ";
begin
  ClkASignalInReg_reg <= \^clkasignalinreg_reg\;
  ClkASignalInReg_reg_0 <= \^clkasignalinreg_reg_0\;
  D(35 downto 0) <= \^d\(35 downto 0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  RX_CLIENT_CLK_ENBL <= \^rx_client_clk_enbl\;
  frame_is_broadcast_d10_reg_0 <= \^frame_is_broadcast_d10_reg_0\;
  frame_is_multicast_d10_reg_0 <= \^frame_is_multicast_d10_reg_0\;
ClkASignalInReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F1000000C0"
    )
        port map (
      I0 => \ClkBAxiEthBClkCrsBusOut_reg[14]_0\(2),
      I1 => \^clkasignalinreg_reg\,
      I2 => ClkASignalInReg_i_3_n_0,
      I3 => not_enough_rxs_memory,
      I4 => ClkASignalInReg_i_2_n_0,
      I5 => save_rx_badframe_reg_n_0,
      O => rxclclk_frame_rejected_intrpt
    );
\ClkASignalInReg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F8"
    )
        port map (
      I0 => save_rx_badframe_reg_n_0,
      I1 => \ClkBAxiEthBClkCrsBusOut_reg[14]_0\(2),
      I2 => \^clkasignalinreg_reg\,
      I3 => ClkASignalInReg_i_2_n_0,
      I4 => not_enough_rxs_memory,
      I5 => ClkASignalInReg_i_3_n_0,
      O => \^clkasignalinreg_reg_0\
    );
\ClkASignalInReg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => not_enough_rxs_memory,
      I1 => receive_frame_data_next_state2,
      I2 => rx_data_packed_ready,
      I3 => receive_frame_data_current_state(1),
      I4 => receive_frame_data_current_state(0),
      O => rxclclk_buffer_mem_overflow_intrpt
    );
ClkASignalInReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => receive_frame_data_current_state(0),
      I1 => receive_frame_data_current_state(1),
      O => ClkASignalInReg_i_2_n_0
    );
ClkASignalInReg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^frame_is_multicast_d10_reg_0\,
      I1 => \ClkBAxiEthBClkCrsBusOut_reg[14]_0\(0),
      I2 => \ClkBAxiEthBClkCrsBusOut_reg[14]_0\(1),
      I3 => \^frame_is_broadcast_d10_reg_0\,
      O => ClkASignalInReg_i_3_n_0
    );
\ClkASignalToggle_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFFAFF44000500"
    )
        port map (
      I0 => ClkASignalInReg,
      I1 => not_enough_rxs_memory,
      I2 => \receive_frame_data_current_state[1]_i_2_n_0\,
      I3 => receive_frame_data_current_state(1),
      I4 => receive_frame_data_current_state(0),
      I5 => data_in,
      O => ClkASignalToggle_reg
    );
\FSM_sequential_receive_frame_current_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000EFF"
    )
        port map (
      I0 => receive_frame_current_state(1),
      I1 => \^clkasignalinreg_reg_0\,
      I2 => receive_frame_current_state(3),
      I3 => receive_frame_current_state(2),
      I4 => receive_frame_current_state(0),
      O => \FSM_sequential_receive_frame_current_state[0]_i_1_n_0\
    );
\FSM_sequential_receive_frame_current_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0666"
    )
        port map (
      I0 => receive_frame_current_state(0),
      I1 => receive_frame_current_state(1),
      I2 => receive_frame_current_state(2),
      I3 => receive_frame_current_state(3),
      O => \FSM_sequential_receive_frame_current_state[1]_i_1_n_0\
    );
\FSM_sequential_receive_frame_current_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17C0"
    )
        port map (
      I0 => receive_frame_current_state(3),
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(1),
      I3 => receive_frame_current_state(2),
      O => \FSM_sequential_receive_frame_current_state[2]_i_1_n_0\
    );
\FSM_sequential_receive_frame_current_state[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => RX_CLK_ENABLE_IN,
      I1 => speed_is_10_100,
      O => \^rx_client_clk_enbl\
    );
\FSM_sequential_receive_frame_current_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F0"
    )
        port map (
      I0 => receive_frame_current_state(1),
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(3),
      I3 => receive_frame_current_state(2),
      O => \FSM_sequential_receive_frame_current_state[3]_i_2_n_0\
    );
\FSM_sequential_receive_frame_current_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \FSM_sequential_receive_frame_current_state[0]_i_1_n_0\,
      Q => receive_frame_current_state(0),
      R => rx_reset
    );
\FSM_sequential_receive_frame_current_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \FSM_sequential_receive_frame_current_state[1]_i_1_n_0\,
      Q => receive_frame_current_state(1),
      R => rx_reset
    );
\FSM_sequential_receive_frame_current_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \FSM_sequential_receive_frame_current_state[2]_i_1_n_0\,
      Q => receive_frame_current_state(2),
      R => rx_reset
    );
\FSM_sequential_receive_frame_current_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \FSM_sequential_receive_frame_current_state[3]_i_2_n_0\,
      Q => receive_frame_current_state(3),
      R => rx_reset
    );
\RX_CLIENT_RXS_DPMEM_WR_EN0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"577A"
    )
        port map (
      I0 => receive_frame_current_state(3),
      I1 => receive_frame_current_state(2),
      I2 => receive_frame_current_state(0),
      I3 => receive_frame_current_state(1),
      O => rx_client_rxs_dpmem_wr_en
    );
\SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_35
     port map (
      data_out => \SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY_n_0\,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxd_mem_last_read_out_ptr_gray_d1_reg[0]\(0) => \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\(0)
    );
\SYNC_RXD_LAST_READ_GRAY_PROCESS[1].SYNC_RXD_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_36
     port map (
      data_out => p_33_in,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxd_mem_last_read_out_ptr_gray_d1_reg[1]\(0) => \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\(1)
    );
\SYNC_RXD_LAST_READ_GRAY_PROCESS[2].SYNC_RXD_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_37
     port map (
      data_out => p_32_in,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxd_mem_last_read_out_ptr_gray_d1_reg[2]\(0) => \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\(2)
    );
\SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_38
     port map (
      data_out => p_0_in1_in,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\(0) => \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\(10)
    );
\SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_39
     port map (
      D(1) => \SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY_n_0\,
      D(0) => \SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY_n_1\,
      data_out => p_31_in74_in,
      data_sync7_i_0 => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0\,
      data_sync7_i_1 => p_30_in,
      data_sync7_i_2 => p_32_in,
      data_sync7_i_3 => p_33_in,
      data_sync7_i_4 => \SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY_n_0\,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxd_mem_last_read_out_ptr_gray_d1_reg[3]\(0) => \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\(3)
    );
\SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_40
     port map (
      data_out => p_30_in,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxd_mem_last_read_out_ptr_gray_d1_reg[4]\(0) => \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\(4)
    );
\SYNC_RXD_LAST_READ_GRAY_PROCESS[5].SYNC_RXD_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_41
     port map (
      data_out => p_29_in69_in,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxd_mem_last_read_out_ptr_gray_d1_reg[5]\(0) => \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\(5)
    );
\SYNC_RXD_LAST_READ_GRAY_PROCESS[6].SYNC_RXD_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_42
     port map (
      data_out => p_28_in,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxd_mem_last_read_out_ptr_gray_d1_reg[6]\(0) => \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\(6)
    );
\SYNC_RXD_LAST_READ_GRAY_PROCESS[7].SYNC_RXD_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_43
     port map (
      data_out => p_27_in,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxd_mem_last_read_out_ptr_gray_d1_reg[7]\(0) => \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\(7)
    );
\SYNC_RXD_LAST_READ_GRAY_PROCESS[8].SYNC_RXD_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_44
     port map (
      data_out => p_26_in62_in,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxd_mem_last_read_out_ptr_gray_d1_reg[8]\(0) => \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\(8)
    );
\SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_45
     port map (
      data_out => p_25_in,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxd_mem_last_read_out_ptr_gray_d1_reg[9]\(0) => \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\(9)
    );
\SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_46
     port map (
      data_out => \SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY_n_0\,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxs_mem_last_read_out_ptr_gray_d1_reg[0]\(0) => \rxs_mem_last_read_out_ptr_gray_d1_reg[35]\(0)
    );
\SYNC_RXS_LAST_READ_GRAY_PROCESS[1].SYNC_RXS_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_47
     port map (
      data_out => data_out0_out,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxs_mem_last_read_out_ptr_gray_d1_reg[1]\(0) => \rxs_mem_last_read_out_ptr_gray_d1_reg[35]\(1)
    );
\SYNC_RXS_LAST_READ_GRAY_PROCESS[2].SYNC_RXS_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_48
     port map (
      data_out => data_out1_out,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxs_mem_last_read_out_ptr_gray_d1_reg[2]\(0) => \rxs_mem_last_read_out_ptr_gray_d1_reg[35]\(2)
    );
\SYNC_RXS_LAST_READ_GRAY_PROCESS[35].SYNC_RXS_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_49
     port map (
      data_out => data_out34_out,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxs_mem_last_read_out_ptr_gray_d1_reg[35]\(0) => \rxs_mem_last_read_out_ptr_gray_d1_reg[35]\(9)
    );
\SYNC_RXS_LAST_READ_GRAY_PROCESS[3].SYNC_RXS_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_50
     port map (
      D(1 downto 0) => \gray_to_bin__0\(1 downto 0),
      data_out => data_out2_out,
      data_sync7_i_0 => data_out1_out,
      data_sync7_i_1 => data_out0_out,
      data_sync7_i_2 => \SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY_n_0\,
      \gray_to_bin__0\(0) => \gray_to_bin__0\(4),
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxs_mem_last_read_out_ptr_gray_d1_reg[3]\(0) => \rxs_mem_last_read_out_ptr_gray_d1_reg[35]\(3)
    );
\SYNC_RXS_LAST_READ_GRAY_PROCESS[4].SYNC_RXS_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_51
     port map (
      data_out => data_out3_out,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxs_mem_last_read_out_ptr_gray_d1_reg[4]\(0) => \rxs_mem_last_read_out_ptr_gray_d1_reg[35]\(4)
    );
\SYNC_RXS_LAST_READ_GRAY_PROCESS[5].SYNC_RXS_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_52
     port map (
      data_out => data_out4_out,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxs_mem_last_read_out_ptr_gray_d1_reg[5]\(0) => \rxs_mem_last_read_out_ptr_gray_d1_reg[35]\(5)
    );
\SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_53
     port map (
      data_out => data_out5_out,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxs_mem_last_read_out_ptr_gray_d1_reg[6]\(0) => \rxs_mem_last_read_out_ptr_gray_d1_reg[35]\(6)
    );
\SYNC_RXS_LAST_READ_GRAY_PROCESS[7].SYNC_RXS_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_54
     port map (
      data_out => data_out6_out,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxs_mem_last_read_out_ptr_gray_d1_reg[7]\(0) => \rxs_mem_last_read_out_ptr_gray_d1_reg[35]\(7)
    );
\SYNC_RXS_LAST_READ_GRAY_PROCESS[8].SYNC_RXS_LAST_READ_GRAY\: entity work.bd_929b_eth_buf_0_sync_block_55
     port map (
      data_out => data_out7_out,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxs_mem_last_read_out_ptr_gray_d1_reg[8]\(0) => \rxs_mem_last_read_out_ptr_gray_d1_reg[35]\(8)
    );
\bytes_12_and_13_d19[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => speed_is_10_100,
      I1 => RX_CLK_ENABLE_IN,
      I2 => \start_of_frame_array_reg_n_0_[18]\,
      O => bytes_12_and_13_d19
    );
\bytes_12_and_13_d19_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][0]\,
      Q => \bytes_12_and_13_d19_reg_n_0_[0]\,
      R => rx_reset
    );
\bytes_12_and_13_d19_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][10]\,
      Q => \bytes_12_and_13_d19_reg_n_0_[10]\,
      R => rx_reset
    );
\bytes_12_and_13_d19_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][11]\,
      Q => \bytes_12_and_13_d19_reg_n_0_[11]\,
      R => rx_reset
    );
\bytes_12_and_13_d19_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][12]\,
      Q => \bytes_12_and_13_d19_reg_n_0_[12]\,
      R => rx_reset
    );
\bytes_12_and_13_d19_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][13]\,
      Q => \bytes_12_and_13_d19_reg_n_0_[13]\,
      R => rx_reset
    );
\bytes_12_and_13_d19_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][14]\,
      Q => \bytes_12_and_13_d19_reg_n_0_[14]\,
      R => rx_reset
    );
\bytes_12_and_13_d19_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][15]\,
      Q => \bytes_12_and_13_d19_reg_n_0_[15]\,
      R => rx_reset
    );
\bytes_12_and_13_d19_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][1]\,
      Q => \bytes_12_and_13_d19_reg_n_0_[1]\,
      R => rx_reset
    );
\bytes_12_and_13_d19_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][2]\,
      Q => \bytes_12_and_13_d19_reg_n_0_[2]\,
      R => rx_reset
    );
\bytes_12_and_13_d19_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][3]\,
      Q => \bytes_12_and_13_d19_reg_n_0_[3]\,
      R => rx_reset
    );
\bytes_12_and_13_d19_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][4]\,
      Q => \bytes_12_and_13_d19_reg_n_0_[4]\,
      R => rx_reset
    );
\bytes_12_and_13_d19_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][5]\,
      Q => \bytes_12_and_13_d19_reg_n_0_[5]\,
      R => rx_reset
    );
\bytes_12_and_13_d19_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][6]\,
      Q => \bytes_12_and_13_d19_reg_n_0_[6]\,
      R => rx_reset
    );
\bytes_12_and_13_d19_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][7]\,
      Q => \bytes_12_and_13_d19_reg_n_0_[7]\,
      R => rx_reset
    );
\bytes_12_and_13_d19_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][8]\,
      Q => \bytes_12_and_13_d19_reg_n_0_[8]\,
      R => rx_reset
    );
\bytes_12_and_13_d19_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][9]\,
      Q => \bytes_12_and_13_d19_reg_n_0_[9]\,
      R => rx_reset
    );
\bytes_14_and_15_d19_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][16]\,
      Q => rxs_status_word_6_cmb(16),
      R => rx_reset
    );
\bytes_14_and_15_d19_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][26]\,
      Q => rxs_status_word_6_cmb(26),
      R => rx_reset
    );
\bytes_14_and_15_d19_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][27]\,
      Q => rxs_status_word_6_cmb(27),
      R => rx_reset
    );
\bytes_14_and_15_d19_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][28]\,
      Q => rxs_status_word_6_cmb(28),
      R => rx_reset
    );
\bytes_14_and_15_d19_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][29]\,
      Q => rxs_status_word_6_cmb(29),
      R => rx_reset
    );
\bytes_14_and_15_d19_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][30]\,
      Q => rxs_status_word_6_cmb(30),
      R => rx_reset
    );
\bytes_14_and_15_d19_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][31]\,
      Q => rxs_status_word_6_cmb(31),
      R => rx_reset
    );
\bytes_14_and_15_d19_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][17]\,
      Q => rxs_status_word_6_cmb(17),
      R => rx_reset
    );
\bytes_14_and_15_d19_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][18]\,
      Q => rxs_status_word_6_cmb(18),
      R => rx_reset
    );
\bytes_14_and_15_d19_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][19]\,
      Q => rxs_status_word_6_cmb(19),
      R => rx_reset
    );
\bytes_14_and_15_d19_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][20]\,
      Q => rxs_status_word_6_cmb(20),
      R => rx_reset
    );
\bytes_14_and_15_d19_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][21]\,
      Q => rxs_status_word_6_cmb(21),
      R => rx_reset
    );
\bytes_14_and_15_d19_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][22]\,
      Q => rxs_status_word_6_cmb(22),
      R => rx_reset
    );
\bytes_14_and_15_d19_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][23]\,
      Q => rxs_status_word_6_cmb(23),
      R => rx_reset
    );
\bytes_14_and_15_d19_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][24]\,
      Q => rxs_status_word_6_cmb(24),
      R => rx_reset
    );
\bytes_14_and_15_d19_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => bytes_12_and_13_d19,
      D => \rx_data_words_array_reg_n_0_[1][25]\,
      Q => rxs_status_word_6_cmb(25),
      R => rx_reset
    );
\end_of_frame_array[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => start_of_frame_d1,
      I1 => derived_rxd_vld,
      O => p_2_out(3)
    );
\end_of_frame_array_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => p_2_out(3),
      Q => p_1_in,
      R => rx_reset
    );
frame_is_broadcast_d10_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FFFFFF40400000"
    )
        port map (
      I0 => frame_is_multicast_d10_i_2_n_0,
      I1 => p_2_in,
      I2 => \rx_data_words_array_reg_n_0_[2][0]\,
      I3 => end_of_frame_reset_in,
      I4 => \^rx_client_clk_enbl\,
      I5 => \^frame_is_broadcast_d10_reg_0\,
      O => frame_is_broadcast_d10_i_1_n_0
    );
frame_is_broadcast_d10_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => frame_is_broadcast_d10_i_1_n_0,
      Q => \^frame_is_broadcast_d10_reg_0\,
      R => rx_reset
    );
frame_is_ip_multicast_d4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80800000"
    )
        port map (
      I0 => \^d\(8),
      I1 => frame_is_ip_multicast_d4_i_2_n_0,
      I2 => frame_is_ip_multicast_d4_i_3_n_0,
      I3 => end_of_frame_reset_in,
      I4 => \^rx_client_clk_enbl\,
      I5 => frame_is_ip_multicast_d4_reg_n_0,
      O => frame_is_ip_multicast_d4_i_1_n_0
    );
frame_is_ip_multicast_d4_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^d\(17),
      I1 => \^d\(18),
      I2 => \^d\(15),
      I3 => \^d\(16),
      I4 => \^d\(20),
      I5 => \^d\(19),
      O => frame_is_ip_multicast_d4_i_2_n_0
    );
frame_is_ip_multicast_d4_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => frame_is_ip_multicast_d4_i_4_n_0,
      I1 => frame_is_ip_multicast_d4_i_5_n_0,
      I2 => frame_is_ip_multicast_d4_i_6_n_0,
      O => frame_is_ip_multicast_d4_i_3_n_0
    );
frame_is_ip_multicast_d4_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^d\(23),
      I1 => \^d\(24),
      I2 => \^d\(21),
      I3 => \^d\(22),
      I4 => \^d\(26),
      I5 => \^d\(25),
      O => frame_is_ip_multicast_d4_i_4_n_0
    );
frame_is_ip_multicast_d4_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^d\(30),
      I1 => \^d\(29),
      I2 => \^d\(27),
      I3 => \^d\(28),
      I4 => \^d\(31),
      I5 => p_48_in,
      O => frame_is_ip_multicast_d4_i_5_n_0
    );
frame_is_ip_multicast_d4_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^d\(11),
      I1 => \^d\(12),
      I2 => \^d\(9),
      I3 => \^d\(10),
      I4 => \^d\(14),
      I5 => \^d\(13),
      O => frame_is_ip_multicast_d4_i_6_n_0
    );
frame_is_ip_multicast_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => frame_is_ip_multicast_d4_i_1_n_0,
      Q => frame_is_ip_multicast_d4_reg_n_0,
      R => rx_reset
    );
frame_is_multicast_d10_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80800000"
    )
        port map (
      I0 => p_2_in,
      I1 => \rx_data_words_array_reg_n_0_[2][0]\,
      I2 => frame_is_multicast_d10_i_2_n_0,
      I3 => end_of_frame_reset_in,
      I4 => \^rx_client_clk_enbl\,
      I5 => \^frame_is_multicast_d10_reg_0\,
      O => frame_is_multicast_d10_i_1_n_0
    );
frame_is_multicast_d10_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rx_data_words_array_reg_n_0_[1][11]\,
      I1 => \rx_data_words_array_reg_n_0_[1][10]\,
      I2 => \rx_data_words_array_reg_n_0_[1][13]\,
      I3 => \rx_data_words_array_reg_n_0_[1][12]\,
      O => frame_is_multicast_d10_i_10_n_0
    );
frame_is_multicast_d10_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rx_data_words_array_reg_n_0_[2][23]\,
      I1 => \rx_data_words_array_reg_n_0_[2][22]\,
      I2 => \rx_data_words_array_reg_n_0_[2][25]\,
      I3 => \rx_data_words_array_reg_n_0_[2][24]\,
      O => frame_is_multicast_d10_i_11_n_0
    );
frame_is_multicast_d10_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rx_data_words_array_reg_n_0_[2][31]\,
      I1 => \rx_data_words_array_reg_n_0_[2][30]\,
      I2 => \rx_data_words_array_reg_n_0_[1][1]\,
      I3 => \rx_data_words_array_reg_n_0_[1][0]\,
      O => frame_is_multicast_d10_i_12_n_0
    );
frame_is_multicast_d10_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rx_data_words_array_reg_n_0_[2][15]\,
      I1 => \rx_data_words_array_reg_n_0_[2][14]\,
      I2 => \rx_data_words_array_reg_n_0_[2][17]\,
      I3 => \rx_data_words_array_reg_n_0_[2][16]\,
      O => frame_is_multicast_d10_i_13_n_0
    );
frame_is_multicast_d10_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rx_data_words_array_reg_n_0_[2][7]\,
      I1 => \rx_data_words_array_reg_n_0_[2][6]\,
      I2 => \rx_data_words_array_reg_n_0_[2][9]\,
      I3 => \rx_data_words_array_reg_n_0_[2][8]\,
      O => frame_is_multicast_d10_i_14_n_0
    );
frame_is_multicast_d10_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => frame_is_multicast_d10_i_3_n_0,
      I1 => frame_is_multicast_d10_i_4_n_0,
      I2 => frame_is_multicast_d10_i_5_n_0,
      I3 => frame_is_multicast_d10_i_6_n_0,
      I4 => frame_is_multicast_d10_i_7_n_0,
      O => frame_is_multicast_d10_i_2_n_0
    );
frame_is_multicast_d10_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => frame_is_multicast_d10_i_8_n_0,
      I1 => frame_is_multicast_d10_i_9_n_0,
      I2 => \rx_data_words_array_reg_n_0_[1][15]\,
      I3 => \rx_data_words_array_reg_n_0_[1][14]\,
      I4 => \rx_data_words_array_reg_n_0_[2][1]\,
      I5 => frame_is_multicast_d10_i_10_n_0,
      O => frame_is_multicast_d10_i_3_n_0
    );
frame_is_multicast_d10_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \rx_data_words_array_reg_n_0_[2][20]\,
      I1 => \rx_data_words_array_reg_n_0_[2][21]\,
      I2 => \rx_data_words_array_reg_n_0_[2][18]\,
      I3 => \rx_data_words_array_reg_n_0_[2][19]\,
      I4 => frame_is_multicast_d10_i_11_n_0,
      O => frame_is_multicast_d10_i_4_n_0
    );
frame_is_multicast_d10_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \rx_data_words_array_reg_n_0_[2][28]\,
      I1 => \rx_data_words_array_reg_n_0_[2][29]\,
      I2 => \rx_data_words_array_reg_n_0_[2][26]\,
      I3 => \rx_data_words_array_reg_n_0_[2][27]\,
      I4 => frame_is_multicast_d10_i_12_n_0,
      O => frame_is_multicast_d10_i_5_n_0
    );
frame_is_multicast_d10_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \rx_data_words_array_reg_n_0_[2][12]\,
      I1 => \rx_data_words_array_reg_n_0_[2][13]\,
      I2 => \rx_data_words_array_reg_n_0_[2][10]\,
      I3 => \rx_data_words_array_reg_n_0_[2][11]\,
      I4 => frame_is_multicast_d10_i_13_n_0,
      O => frame_is_multicast_d10_i_6_n_0
    );
frame_is_multicast_d10_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \rx_data_words_array_reg_n_0_[2][4]\,
      I1 => \rx_data_words_array_reg_n_0_[2][5]\,
      I2 => \rx_data_words_array_reg_n_0_[2][2]\,
      I3 => \rx_data_words_array_reg_n_0_[2][3]\,
      I4 => frame_is_multicast_d10_i_14_n_0,
      O => frame_is_multicast_d10_i_7_n_0
    );
frame_is_multicast_d10_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rx_data_words_array_reg_n_0_[1][7]\,
      I1 => \rx_data_words_array_reg_n_0_[1][6]\,
      I2 => \rx_data_words_array_reg_n_0_[1][9]\,
      I3 => \rx_data_words_array_reg_n_0_[1][8]\,
      O => frame_is_multicast_d10_i_8_n_0
    );
frame_is_multicast_d10_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rx_data_words_array_reg_n_0_[1][3]\,
      I1 => \rx_data_words_array_reg_n_0_[1][2]\,
      I2 => \rx_data_words_array_reg_n_0_[1][5]\,
      I3 => \rx_data_words_array_reg_n_0_[1][4]\,
      O => frame_is_multicast_d10_i_9_n_0
    );
frame_is_multicast_d10_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => frame_is_multicast_d10_i_1_n_0,
      Q => \^frame_is_multicast_d10_reg_0\,
      R => rx_reset
    );
\frame_length_bytes[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => p_1_in,
      I1 => RX_CLK_ENABLE_IN,
      I2 => speed_is_10_100,
      I3 => rx_reset,
      O => \frame_length_bytes[0]_i_1_n_0\
    );
\frame_length_bytes[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => speed_is_10_100,
      I1 => RX_CLK_ENABLE_IN,
      I2 => derived_rxd_vld,
      O => rx_data_packed_state
    );
\frame_length_bytes[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frame_length_bytes_reg(3),
      O => \frame_length_bytes[0]_i_4_n_0\
    );
\frame_length_bytes[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frame_length_bytes_reg(2),
      O => \frame_length_bytes[0]_i_5_n_0\
    );
\frame_length_bytes[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frame_length_bytes_reg(1),
      O => \frame_length_bytes[0]_i_6_n_0\
    );
\frame_length_bytes[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_length_bytes_reg(0),
      O => \frame_length_bytes[0]_i_7_n_0\
    );
\frame_length_bytes[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frame_length_bytes_reg(15),
      O => \frame_length_bytes[12]_i_2_n_0\
    );
\frame_length_bytes[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frame_length_bytes_reg(14),
      O => \frame_length_bytes[12]_i_3_n_0\
    );
\frame_length_bytes[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frame_length_bytes_reg(13),
      O => \frame_length_bytes[12]_i_4_n_0\
    );
\frame_length_bytes[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frame_length_bytes_reg(12),
      O => \frame_length_bytes[12]_i_5_n_0\
    );
\frame_length_bytes[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frame_length_bytes_reg(7),
      O => \frame_length_bytes[4]_i_2_n_0\
    );
\frame_length_bytes[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frame_length_bytes_reg(6),
      O => \frame_length_bytes[4]_i_3_n_0\
    );
\frame_length_bytes[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frame_length_bytes_reg(5),
      O => \frame_length_bytes[4]_i_4_n_0\
    );
\frame_length_bytes[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frame_length_bytes_reg(4),
      O => \frame_length_bytes[4]_i_5_n_0\
    );
\frame_length_bytes[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frame_length_bytes_reg(11),
      O => \frame_length_bytes[8]_i_2_n_0\
    );
\frame_length_bytes[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frame_length_bytes_reg(10),
      O => \frame_length_bytes[8]_i_3_n_0\
    );
\frame_length_bytes[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frame_length_bytes_reg(9),
      O => \frame_length_bytes[8]_i_4_n_0\
    );
\frame_length_bytes[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frame_length_bytes_reg(8),
      O => \frame_length_bytes[8]_i_5_n_0\
    );
\frame_length_bytes_lat[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => speed_is_10_100,
      I1 => RX_CLK_ENABLE_IN,
      I2 => p_1_in,
      O => frame_length_bytes
    );
\frame_length_bytes_lat_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => frame_length_bytes,
      D => frame_length_bytes_reg(0),
      Q => frame_length_bytes_lat(0),
      R => rx_reset
    );
\frame_length_bytes_lat_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => frame_length_bytes,
      D => frame_length_bytes_reg(10),
      Q => frame_length_bytes_lat(10),
      R => rx_reset
    );
\frame_length_bytes_lat_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => frame_length_bytes,
      D => frame_length_bytes_reg(11),
      Q => frame_length_bytes_lat(11),
      R => rx_reset
    );
\frame_length_bytes_lat_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => frame_length_bytes,
      D => frame_length_bytes_reg(12),
      Q => frame_length_bytes_lat(12),
      R => rx_reset
    );
\frame_length_bytes_lat_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => frame_length_bytes,
      D => frame_length_bytes_reg(13),
      Q => frame_length_bytes_lat(13),
      R => rx_reset
    );
\frame_length_bytes_lat_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => frame_length_bytes,
      D => frame_length_bytes_reg(14),
      Q => frame_length_bytes_lat(14),
      R => rx_reset
    );
\frame_length_bytes_lat_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => frame_length_bytes,
      D => frame_length_bytes_reg(15),
      Q => frame_length_bytes_lat(15),
      R => rx_reset
    );
\frame_length_bytes_lat_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => frame_length_bytes,
      D => frame_length_bytes_reg(1),
      Q => frame_length_bytes_lat(1),
      R => rx_reset
    );
\frame_length_bytes_lat_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => frame_length_bytes,
      D => frame_length_bytes_reg(2),
      Q => frame_length_bytes_lat(2),
      R => rx_reset
    );
\frame_length_bytes_lat_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => frame_length_bytes,
      D => frame_length_bytes_reg(3),
      Q => frame_length_bytes_lat(3),
      R => rx_reset
    );
\frame_length_bytes_lat_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => frame_length_bytes,
      D => frame_length_bytes_reg(4),
      Q => frame_length_bytes_lat(4),
      R => rx_reset
    );
\frame_length_bytes_lat_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => frame_length_bytes,
      D => frame_length_bytes_reg(5),
      Q => frame_length_bytes_lat(5),
      R => rx_reset
    );
\frame_length_bytes_lat_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => frame_length_bytes,
      D => frame_length_bytes_reg(6),
      Q => frame_length_bytes_lat(6),
      R => rx_reset
    );
\frame_length_bytes_lat_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => frame_length_bytes,
      D => frame_length_bytes_reg(7),
      Q => frame_length_bytes_lat(7),
      R => rx_reset
    );
\frame_length_bytes_lat_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => frame_length_bytes,
      D => frame_length_bytes_reg(8),
      Q => frame_length_bytes_lat(8),
      R => rx_reset
    );
\frame_length_bytes_lat_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => frame_length_bytes,
      D => frame_length_bytes_reg(9),
      Q => frame_length_bytes_lat(9),
      R => rx_reset
    );
\frame_length_bytes_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_data_packed_state,
      D => \frame_length_bytes_reg[0]_i_3_n_7\,
      Q => frame_length_bytes_reg(0),
      R => \frame_length_bytes[0]_i_1_n_0\
    );
\frame_length_bytes_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \frame_length_bytes_reg[0]_i_3_n_0\,
      CO(2) => \frame_length_bytes_reg[0]_i_3_n_1\,
      CO(1) => \frame_length_bytes_reg[0]_i_3_n_2\,
      CO(0) => \frame_length_bytes_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \frame_length_bytes_reg[0]_i_3_n_4\,
      O(2) => \frame_length_bytes_reg[0]_i_3_n_5\,
      O(1) => \frame_length_bytes_reg[0]_i_3_n_6\,
      O(0) => \frame_length_bytes_reg[0]_i_3_n_7\,
      S(3) => \frame_length_bytes[0]_i_4_n_0\,
      S(2) => \frame_length_bytes[0]_i_5_n_0\,
      S(1) => \frame_length_bytes[0]_i_6_n_0\,
      S(0) => \frame_length_bytes[0]_i_7_n_0\
    );
\frame_length_bytes_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_data_packed_state,
      D => \frame_length_bytes_reg[8]_i_1_n_5\,
      Q => frame_length_bytes_reg(10),
      R => \frame_length_bytes[0]_i_1_n_0\
    );
\frame_length_bytes_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_data_packed_state,
      D => \frame_length_bytes_reg[8]_i_1_n_4\,
      Q => frame_length_bytes_reg(11),
      R => \frame_length_bytes[0]_i_1_n_0\
    );
\frame_length_bytes_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_data_packed_state,
      D => \frame_length_bytes_reg[12]_i_1_n_7\,
      Q => frame_length_bytes_reg(12),
      R => \frame_length_bytes[0]_i_1_n_0\
    );
\frame_length_bytes_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_length_bytes_reg[8]_i_1_n_0\,
      CO(3) => \NLW_frame_length_bytes_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \frame_length_bytes_reg[12]_i_1_n_1\,
      CO(1) => \frame_length_bytes_reg[12]_i_1_n_2\,
      CO(0) => \frame_length_bytes_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \frame_length_bytes_reg[12]_i_1_n_4\,
      O(2) => \frame_length_bytes_reg[12]_i_1_n_5\,
      O(1) => \frame_length_bytes_reg[12]_i_1_n_6\,
      O(0) => \frame_length_bytes_reg[12]_i_1_n_7\,
      S(3) => \frame_length_bytes[12]_i_2_n_0\,
      S(2) => \frame_length_bytes[12]_i_3_n_0\,
      S(1) => \frame_length_bytes[12]_i_4_n_0\,
      S(0) => \frame_length_bytes[12]_i_5_n_0\
    );
\frame_length_bytes_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_data_packed_state,
      D => \frame_length_bytes_reg[12]_i_1_n_6\,
      Q => frame_length_bytes_reg(13),
      R => \frame_length_bytes[0]_i_1_n_0\
    );
\frame_length_bytes_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_data_packed_state,
      D => \frame_length_bytes_reg[12]_i_1_n_5\,
      Q => frame_length_bytes_reg(14),
      R => \frame_length_bytes[0]_i_1_n_0\
    );
\frame_length_bytes_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_data_packed_state,
      D => \frame_length_bytes_reg[12]_i_1_n_4\,
      Q => frame_length_bytes_reg(15),
      R => \frame_length_bytes[0]_i_1_n_0\
    );
\frame_length_bytes_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_data_packed_state,
      D => \frame_length_bytes_reg[0]_i_3_n_6\,
      Q => frame_length_bytes_reg(1),
      R => \frame_length_bytes[0]_i_1_n_0\
    );
\frame_length_bytes_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_data_packed_state,
      D => \frame_length_bytes_reg[0]_i_3_n_5\,
      Q => frame_length_bytes_reg(2),
      R => \frame_length_bytes[0]_i_1_n_0\
    );
\frame_length_bytes_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_data_packed_state,
      D => \frame_length_bytes_reg[0]_i_3_n_4\,
      Q => frame_length_bytes_reg(3),
      R => \frame_length_bytes[0]_i_1_n_0\
    );
\frame_length_bytes_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_data_packed_state,
      D => \frame_length_bytes_reg[4]_i_1_n_7\,
      Q => frame_length_bytes_reg(4),
      R => \frame_length_bytes[0]_i_1_n_0\
    );
\frame_length_bytes_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_length_bytes_reg[0]_i_3_n_0\,
      CO(3) => \frame_length_bytes_reg[4]_i_1_n_0\,
      CO(2) => \frame_length_bytes_reg[4]_i_1_n_1\,
      CO(1) => \frame_length_bytes_reg[4]_i_1_n_2\,
      CO(0) => \frame_length_bytes_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \frame_length_bytes_reg[4]_i_1_n_4\,
      O(2) => \frame_length_bytes_reg[4]_i_1_n_5\,
      O(1) => \frame_length_bytes_reg[4]_i_1_n_6\,
      O(0) => \frame_length_bytes_reg[4]_i_1_n_7\,
      S(3) => \frame_length_bytes[4]_i_2_n_0\,
      S(2) => \frame_length_bytes[4]_i_3_n_0\,
      S(1) => \frame_length_bytes[4]_i_4_n_0\,
      S(0) => \frame_length_bytes[4]_i_5_n_0\
    );
\frame_length_bytes_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_data_packed_state,
      D => \frame_length_bytes_reg[4]_i_1_n_6\,
      Q => frame_length_bytes_reg(5),
      R => \frame_length_bytes[0]_i_1_n_0\
    );
\frame_length_bytes_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_data_packed_state,
      D => \frame_length_bytes_reg[4]_i_1_n_5\,
      Q => frame_length_bytes_reg(6),
      R => \frame_length_bytes[0]_i_1_n_0\
    );
\frame_length_bytes_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_data_packed_state,
      D => \frame_length_bytes_reg[4]_i_1_n_4\,
      Q => frame_length_bytes_reg(7),
      R => \frame_length_bytes[0]_i_1_n_0\
    );
\frame_length_bytes_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_data_packed_state,
      D => \frame_length_bytes_reg[8]_i_1_n_7\,
      Q => frame_length_bytes_reg(8),
      R => \frame_length_bytes[0]_i_1_n_0\
    );
\frame_length_bytes_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_length_bytes_reg[4]_i_1_n_0\,
      CO(3) => \frame_length_bytes_reg[8]_i_1_n_0\,
      CO(2) => \frame_length_bytes_reg[8]_i_1_n_1\,
      CO(1) => \frame_length_bytes_reg[8]_i_1_n_2\,
      CO(0) => \frame_length_bytes_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \frame_length_bytes_reg[8]_i_1_n_4\,
      O(2) => \frame_length_bytes_reg[8]_i_1_n_5\,
      O(1) => \frame_length_bytes_reg[8]_i_1_n_6\,
      O(0) => \frame_length_bytes_reg[8]_i_1_n_7\,
      S(3) => \frame_length_bytes[8]_i_2_n_0\,
      S(2) => \frame_length_bytes[8]_i_3_n_0\,
      S(1) => \frame_length_bytes[8]_i_4_n_0\,
      S(0) => \frame_length_bytes[8]_i_5_n_0\
    );
\frame_length_bytes_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_data_packed_state,
      D => \frame_length_bytes_reg[8]_i_1_n_6\,
      Q => frame_length_bytes_reg(9),
      R => \frame_length_bytes[0]_i_1_n_0\
    );
\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_31_in74_in,
      I1 => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0\,
      I2 => p_30_in,
      I3 => p_32_in,
      O => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[2]_i_1_n_0\
    );
\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_30_in,
      I1 => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0\,
      I2 => p_31_in74_in,
      O => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[3]_i_1_n_0\
    );
\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0\,
      I1 => p_30_in,
      O => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[4]_i_1_n_0\
    );
\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_28_in,
      I1 => p_0_in1_in,
      I2 => p_26_in62_in,
      I3 => p_25_in,
      I4 => p_27_in,
      I5 => p_29_in69_in,
      O => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0\
    );
\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_27_in,
      I1 => p_25_in,
      I2 => p_26_in62_in,
      I3 => p_0_in1_in,
      I4 => p_28_in,
      O => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1_n_0\
    );
\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_26_in62_in,
      I2 => p_25_in,
      I3 => p_27_in,
      O => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[7]_i_1_n_0\
    );
\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_25_in,
      I1 => p_26_in62_in,
      I2 => p_0_in1_in,
      O => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[8]_i_1_n_0\
    );
\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_25_in,
      O => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[9]_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[8]\,
      I2 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[7]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[6]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6]\,
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      I2 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3]\,
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      I1 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I3 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2]\,
      O => \i__carry_i_3__0_n_0\
    );
\multicast_addr_lower_d10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][0]\,
      Q => multicast_addr_lower_d10(0),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][10]\,
      Q => multicast_addr_lower_d10(10),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][11]\,
      Q => multicast_addr_lower_d10(11),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][12]\,
      Q => multicast_addr_lower_d10(12),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][13]\,
      Q => multicast_addr_lower_d10(13),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][14]\,
      Q => multicast_addr_lower_d10(14),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][15]\,
      Q => multicast_addr_lower_d10(15),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][16]\,
      Q => multicast_addr_lower_d10(16),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][17]\,
      Q => multicast_addr_lower_d10(17),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][18]\,
      Q => multicast_addr_lower_d10(18),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][19]\,
      Q => multicast_addr_lower_d10(19),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][1]\,
      Q => multicast_addr_lower_d10(1),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][20]\,
      Q => multicast_addr_lower_d10(20),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][21]\,
      Q => multicast_addr_lower_d10(21),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][22]\,
      Q => multicast_addr_lower_d10(22),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][23]\,
      Q => multicast_addr_lower_d10(23),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][24]\,
      Q => multicast_addr_lower_d10(24),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][25]\,
      Q => multicast_addr_lower_d10(25),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][26]\,
      Q => multicast_addr_lower_d10(26),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][27]\,
      Q => multicast_addr_lower_d10(27),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][28]\,
      Q => multicast_addr_lower_d10(28),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][29]\,
      Q => multicast_addr_lower_d10(29),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][2]\,
      Q => multicast_addr_lower_d10(2),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][30]\,
      Q => multicast_addr_lower_d10(30),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][31]\,
      Q => multicast_addr_lower_d10(31),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][3]\,
      Q => multicast_addr_lower_d10(3),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][4]\,
      Q => multicast_addr_lower_d10(4),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][5]\,
      Q => multicast_addr_lower_d10(5),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][6]\,
      Q => multicast_addr_lower_d10(6),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][7]\,
      Q => multicast_addr_lower_d10(7),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][8]\,
      Q => multicast_addr_lower_d10(8),
      R => rx_reset
    );
\multicast_addr_lower_d10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[2][9]\,
      Q => multicast_addr_lower_d10(9),
      R => rx_reset
    );
\multicast_addr_upper_d10[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => speed_is_10_100,
      I1 => RX_CLK_ENABLE_IN,
      I2 => p_2_in,
      O => multicast_addr_upper_d10
    );
\multicast_addr_upper_d10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[1][0]\,
      Q => \multicast_addr_upper_d10_reg_n_0_[0]\,
      R => rx_reset
    );
\multicast_addr_upper_d10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[1][10]\,
      Q => \multicast_addr_upper_d10_reg_n_0_[10]\,
      R => rx_reset
    );
\multicast_addr_upper_d10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[1][11]\,
      Q => \multicast_addr_upper_d10_reg_n_0_[11]\,
      R => rx_reset
    );
\multicast_addr_upper_d10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[1][12]\,
      Q => \multicast_addr_upper_d10_reg_n_0_[12]\,
      R => rx_reset
    );
\multicast_addr_upper_d10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[1][13]\,
      Q => \multicast_addr_upper_d10_reg_n_0_[13]\,
      R => rx_reset
    );
\multicast_addr_upper_d10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[1][14]\,
      Q => \multicast_addr_upper_d10_reg_n_0_[14]\,
      R => rx_reset
    );
\multicast_addr_upper_d10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[1][15]\,
      Q => \multicast_addr_upper_d10_reg_n_0_[15]\,
      R => rx_reset
    );
\multicast_addr_upper_d10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[1][1]\,
      Q => \multicast_addr_upper_d10_reg_n_0_[1]\,
      R => rx_reset
    );
\multicast_addr_upper_d10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[1][2]\,
      Q => \multicast_addr_upper_d10_reg_n_0_[2]\,
      R => rx_reset
    );
\multicast_addr_upper_d10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[1][3]\,
      Q => \multicast_addr_upper_d10_reg_n_0_[3]\,
      R => rx_reset
    );
\multicast_addr_upper_d10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[1][4]\,
      Q => \multicast_addr_upper_d10_reg_n_0_[4]\,
      R => rx_reset
    );
\multicast_addr_upper_d10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[1][5]\,
      Q => \multicast_addr_upper_d10_reg_n_0_[5]\,
      R => rx_reset
    );
\multicast_addr_upper_d10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[1][6]\,
      Q => \multicast_addr_upper_d10_reg_n_0_[6]\,
      R => rx_reset
    );
\multicast_addr_upper_d10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[1][7]\,
      Q => \multicast_addr_upper_d10_reg_n_0_[7]\,
      R => rx_reset
    );
\multicast_addr_upper_d10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[1][8]\,
      Q => \multicast_addr_upper_d10_reg_n_0_[8]\,
      R => rx_reset
    );
\multicast_addr_upper_d10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => multicast_addr_upper_d10,
      D => \rx_data_words_array_reg_n_0_[1][9]\,
      Q => \multicast_addr_upper_d10_reg_n_0_[9]\,
      R => rx_reset
    );
not_enough_rxs_memory1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_not_enough_rxs_memory1_carry_CO_UNCONNECTED(3),
      CO(2) => not_enough_rxs_memory1,
      CO(1) => not_enough_rxs_memory1_carry_n_2,
      CO(0) => not_enough_rxs_memory1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_not_enough_rxs_memory1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => not_enough_rxs_memory1_carry_i_1_n_0,
      S(1) => not_enough_rxs_memory1_carry_i_2_n_0,
      S(0) => not_enough_rxs_memory1_carry_i_3_n_0
    );
not_enough_rxs_memory1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090900090000090"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8]\,
      I1 => not_enough_rxs_memory1_carry_i_4_n_0,
      I2 => not_enough_rxs_memory1_carry_i_5_n_0,
      I3 => not_enough_rxs_memory1_carry_i_6_n_0,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[6]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6]\,
      O => not_enough_rxs_memory1_carry_i_1_n_0
    );
not_enough_rxs_memory1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002AAA80AA80002A"
    )
        port map (
      I0 => not_enough_rxs_memory1_carry_i_7_n_0,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3]\,
      O => not_enough_rxs_memory1_carry_i_2_n_0
    );
not_enough_rxs_memory1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001088002200440"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1]\,
      I1 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0]\,
      I2 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      I5 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      O => not_enough_rxs_memory1_carry_i_3_n_0
    );
not_enough_rxs_memory1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BBBBBBBC4444444"
    )
        port map (
      I0 => \rxs_mem_addr_cntr[7]_i_2_n_0\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[7]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[6]\,
      I4 => not_enough_rxs_memory1_carry_i_8_n_0,
      I5 => \rxs_mem_addr_cntr_reg_n_0_[8]\,
      O => not_enough_rxs_memory1_carry_i_4_n_0
    );
not_enough_rxs_memory1_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999966666666"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[7]\,
      I2 => not_enough_rxs_memory1_carry_i_8_n_0,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[6]\,
      I5 => \rxs_mem_addr_cntr[7]_i_2_n_0\,
      O => not_enough_rxs_memory1_carry_i_5_n_0
    );
not_enough_rxs_memory1_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000800000000000"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I5 => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      O => not_enough_rxs_memory1_carry_i_6_n_0
    );
not_enough_rxs_memory1_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A86501050100A86"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4]\,
      I1 => \rxs_mem_addr_cntr[4]_i_2_n_0\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      I3 => not_enough_rxs_memory1_carry_i_9_n_0,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5]\,
      O => not_enough_rxs_memory1_carry_i_7_n_0
    );
not_enough_rxs_memory1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      O => not_enough_rxs_memory1_carry_i_8_n_0
    );
not_enough_rxs_memory1_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      O => not_enough_rxs_memory1_carry_i_9_n_0
    );
not_enough_rxs_memory2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_not_enough_rxs_memory2_carry_CO_UNCONNECTED(3),
      CO(2) => not_enough_rxs_memory2,
      CO(1) => not_enough_rxs_memory2_carry_n_2,
      CO(0) => not_enough_rxs_memory2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_not_enough_rxs_memory2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => not_enough_rxs_memory2_carry_i_1_n_0,
      S(1) => not_enough_rxs_memory2_carry_i_2_n_0,
      S(0) => not_enough_rxs_memory2_carry_i_3_n_0
    );
not_enough_rxs_memory2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009069000000000"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[8]\,
      I2 => \rxs_mem_addr_cntr[7]_i_2_n_0\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[7]\,
      I4 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7]\,
      I5 => not_enough_rxs_memory2_carry_i_4_n_0,
      O => not_enough_rxs_memory2_carry_i_1_n_0
    );
not_enough_rxs_memory2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => not_enough_rxs_memory2_carry_i_5_n_0,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I3 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3]\,
      O => not_enough_rxs_memory2_carry_i_2_n_0
    );
not_enough_rxs_memory2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      I1 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I3 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2]\,
      I4 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1]\,
      I5 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      O => not_enough_rxs_memory2_carry_i_3_n_0
    );
not_enough_rxs_memory2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999999999999"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[6]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I5 => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      O => not_enough_rxs_memory2_carry_i_4_n_0
    );
not_enough_rxs_memory2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2999400040002999"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5]\,
      O => not_enough_rxs_memory2_carry_i_5_n_0
    );
not_enough_rxs_memory3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_not_enough_rxs_memory3_carry_CO_UNCONNECTED(3),
      CO(2) => not_enough_rxs_memory3,
      CO(1) => not_enough_rxs_memory3_carry_n_2,
      CO(0) => not_enough_rxs_memory3_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_not_enough_rxs_memory3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => not_enough_rxs_memory3_carry_i_1_n_0,
      S(1) => not_enough_rxs_memory3_carry_i_2_n_0,
      S(0) => not_enough_rxs_memory3_carry_i_3_n_0
    );
not_enough_rxs_memory3_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A22202220888A"
    )
        port map (
      I0 => not_enough_rxs_memory3_carry_i_4_n_0,
      I1 => \rxs_mem_addr_cntr[6]_i_2_n_0\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[6]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6]\,
      O => not_enough_rxs_memory3_carry_i_1_n_0
    );
not_enough_rxs_memory3_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A88808880222A"
    )
        port map (
      I0 => not_enough_rxs_memory3_carry_i_5_n_0,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3]\,
      O => not_enough_rxs_memory3_carry_i_2_n_0
    );
not_enough_rxs_memory3_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400001400288200"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0]\,
      I1 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I3 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I5 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      O => not_enough_rxs_memory3_carry_i_3_n_0
    );
not_enough_rxs_memory3_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"86A51000100086A5"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7]\,
      I1 => \rxs_mem_addr_cntr[7]_i_2_n_0\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[7]\,
      I3 => not_enough_rxs_memory3_carry_i_6_n_0,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[8]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8]\,
      O => not_enough_rxs_memory3_carry_i_4_n_0
    );
not_enough_rxs_memory3_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"86A51000100086A5"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4]\,
      I1 => \rxs_mem_addr_cntr[4]_i_2_n_0\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      I3 => not_enough_rxs_memory3_carry_i_6_n_0,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5]\,
      O => not_enough_rxs_memory3_carry_i_5_n_0
    );
not_enough_rxs_memory3_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      O => not_enough_rxs_memory3_carry_i_6_n_0
    );
not_enough_rxs_memory4_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_not_enough_rxs_memory4_carry_CO_UNCONNECTED(3),
      CO(2) => not_enough_rxs_memory4,
      CO(1) => not_enough_rxs_memory4_carry_n_2,
      CO(0) => not_enough_rxs_memory4_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_not_enough_rxs_memory4_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => not_enough_rxs_memory4_carry_i_1_n_0,
      S(1) => not_enough_rxs_memory4_carry_i_2_n_0,
      S(0) => not_enough_rxs_memory4_carry_i_3_n_0
    );
not_enough_rxs_memory4_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A20208A"
    )
        port map (
      I0 => not_enough_rxs_memory4_carry_i_4_n_0,
      I1 => \rxs_mem_addr_cntr[6]_i_2_n_0\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[6]\,
      I4 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6]\,
      O => not_enough_rxs_memory4_carry_i_1_n_0
    );
not_enough_rxs_memory4_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A80802A"
    )
        port map (
      I0 => not_enough_rxs_memory4_carry_i_5_n_0,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I4 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3]\,
      O => not_enough_rxs_memory4_carry_i_2_n_0
    );
not_enough_rxs_memory4_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960000000000960"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I3 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1]\,
      I4 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0]\,
      I5 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      O => not_enough_rxs_memory4_carry_i_3_n_0
    );
not_enough_rxs_memory4_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"86A51000100086A5"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7]\,
      I1 => \rxs_mem_addr_cntr[7]_i_2_n_0\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[7]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[8]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8]\,
      O => not_enough_rxs_memory4_carry_i_4_n_0
    );
not_enough_rxs_memory4_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"86A51000100086A5"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4]\,
      I1 => \rxs_mem_addr_cntr[4]_i_2_n_0\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5]\,
      O => not_enough_rxs_memory4_carry_i_5_n_0
    );
not_enough_rxs_memory5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_not_enough_rxs_memory5_carry_CO_UNCONNECTED(3),
      CO(2) => not_enough_rxs_memory5,
      CO(1) => not_enough_rxs_memory5_carry_n_2,
      CO(0) => not_enough_rxs_memory5_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_not_enough_rxs_memory5_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => not_enough_rxs_memory5_carry_i_1_n_0,
      S(1) => not_enough_rxs_memory5_carry_i_2_n_0,
      S(0) => not_enough_rxs_memory5_carry_i_3_n_0
    );
not_enough_rxs_memory5_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA200020008AAA"
    )
        port map (
      I0 => not_enough_rxs_memory5_carry_i_4_n_0,
      I1 => \rxs_mem_addr_cntr[6]_i_2_n_0\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[6]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6]\,
      O => not_enough_rxs_memory5_carry_i_1_n_0
    );
not_enough_rxs_memory5_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA800080002AAA"
    )
        port map (
      I0 => not_enough_rxs_memory5_carry_i_5_n_0,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3]\,
      O => not_enough_rxs_memory5_carry_i_2_n_0
    );
not_enough_rxs_memory5_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900909600000"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I3 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0]\,
      O => not_enough_rxs_memory5_carry_i_3_n_0
    );
not_enough_rxs_memory5_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A85601000100A856"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7]\,
      I1 => \rxs_mem_addr_cntr[8]_i_4_n_0\,
      I2 => \rxs_mem_addr_cntr[7]_i_2_n_0\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[7]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[8]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8]\,
      O => not_enough_rxs_memory5_carry_i_4_n_0
    );
not_enough_rxs_memory5_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A58600100010A586"
    )
        port map (
      I0 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4]\,
      I1 => \rxs_mem_addr_cntr[4]_i_2_n_0\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      I3 => \rxs_mem_addr_cntr[8]_i_4_n_0\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      I5 => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5]\,
      O => not_enough_rxs_memory5_carry_i_5_n_0
    );
\not_enough_rxs_memory5_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_not_enough_rxs_memory5_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => not_enough_rxs_memory54_out,
      CO(1) => \not_enough_rxs_memory5_inferred__0/i__carry_n_2\,
      CO(0) => \not_enough_rxs_memory5_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_not_enough_rxs_memory5_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry_i_1__0_n_0\,
      S(1) => \i__carry_i_2__0_n_0\,
      S(0) => \i__carry_i_3__0_n_0\
    );
not_enough_rxs_memory_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => not_enough_rxs_memory1,
      I1 => not_enough_rxs_memory54_out,
      I2 => not_enough_rxs_memory3,
      I3 => not_enough_rxs_memory2,
      I4 => not_enough_rxs_memory5,
      I5 => not_enough_rxs_memory4,
      O => not_enough_rxs_memory0
    );
not_enough_rxs_memory_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => not_enough_rxs_memory0,
      Q => not_enough_rxs_memory,
      R => rx_reset
    );
\receive_frame_data_current_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3E3E3E3FFEFEFEF"
    )
        port map (
      I0 => p_1_in,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => rx_data_packed_ready,
      I4 => receive_frame_data_next_state2,
      I5 => p_49_in,
      O => \receive_frame_data_current_state[0]_i_1_n_0\
    );
\receive_frame_data_current_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CAAFF000CAA0000"
    )
        port map (
      I0 => \receive_frame_data_current_state[1]_i_2_n_0\,
      I1 => \receive_frame_data_current_state[1]_i_3_n_0\,
      I2 => not_enough_rxs_memory,
      I3 => receive_frame_data_current_state(0),
      I4 => receive_frame_data_current_state(1),
      I5 => p_49_in,
      O => \receive_frame_data_current_state[1]_i_1_n_0\
    );
\receive_frame_data_current_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => receive_frame_data_next_state2,
      I1 => rx_data_packed_ready,
      O => \receive_frame_data_current_state[1]_i_2_n_0\
    );
\receive_frame_data_current_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^clkasignalinreg_reg\,
      I1 => save_rx_badframe_reg_n_0,
      O => \receive_frame_data_current_state[1]_i_3_n_0\
    );
\receive_frame_data_current_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \receive_frame_data_current_state[0]_i_1_n_0\,
      Q => receive_frame_data_current_state(0),
      R => rx_reset
    );
\receive_frame_data_current_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \receive_frame_data_current_state[1]_i_1_n_0\,
      Q => receive_frame_data_current_state(1),
      R => rx_reset
    );
receive_frame_data_next_state2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => receive_frame_data_next_state2,
      CO(2) => receive_frame_data_next_state2_carry_n_1,
      CO(1) => receive_frame_data_next_state2_carry_n_2,
      CO(0) => receive_frame_data_next_state2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_receive_frame_data_next_state2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => receive_frame_data_next_state2_carry_i_1_n_0,
      S(2) => receive_frame_data_next_state2_carry_i_2_n_0,
      S(1) => receive_frame_data_next_state2_carry_i_3_n_0,
      S(0) => receive_frame_data_next_state2_carry_i_4_n_0
    );
receive_frame_data_next_state2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F971068E"
    )
        port map (
      I0 => receive_frame_data_current_state(1),
      I1 => receive_frame_data_current_state(0),
      I2 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[9]\,
      I3 => rxd_mem_last_read_out_ptr_reg(9),
      I4 => \^q\(9),
      O => receive_frame_data_next_state2_carry_i_1_n_0
    );
receive_frame_data_next_state2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F971068E"
    )
        port map (
      I0 => receive_frame_data_current_state(1),
      I1 => receive_frame_data_current_state(0),
      I2 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[2]\,
      I3 => rxd_mem_last_read_out_ptr_reg(2),
      I4 => \^q\(2),
      O => receive_frame_data_next_state2_carry_i_10_n_0
    );
receive_frame_data_next_state2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282882288228888"
    )
        port map (
      I0 => receive_frame_data_next_state2_carry_i_5_n_0,
      I1 => \^q\(6),
      I2 => rxd_mem_last_read_out_ptr_reg(6),
      I3 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[6]\,
      I4 => receive_frame_data_current_state(0),
      I5 => receive_frame_data_current_state(1),
      O => receive_frame_data_next_state2_carry_i_2_n_0
    );
receive_frame_data_next_state2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282882288228888"
    )
        port map (
      I0 => receive_frame_data_next_state2_carry_i_6_n_0,
      I1 => \^q\(3),
      I2 => rxd_mem_last_read_out_ptr_reg(3),
      I3 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[3]\,
      I4 => receive_frame_data_current_state(0),
      I5 => receive_frame_data_current_state(1),
      O => receive_frame_data_next_state2_carry_i_3_n_0
    );
receive_frame_data_next_state2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282882288228888"
    )
        port map (
      I0 => receive_frame_data_next_state2_carry_i_7_n_0,
      I1 => \^q\(0),
      I2 => rxd_mem_last_read_out_ptr_reg(0),
      I3 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[0]\,
      I4 => receive_frame_data_current_state(0),
      I5 => receive_frame_data_current_state(1),
      O => receive_frame_data_next_state2_carry_i_4_n_0
    );
receive_frame_data_next_state2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5AA00000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => rxd_mem_last_read_out_ptr_reg(7),
      I2 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[7]\,
      I3 => receive_frame_data_current_state(0),
      I4 => receive_frame_data_current_state(1),
      I5 => receive_frame_data_next_state2_carry_i_8_n_0,
      O => receive_frame_data_next_state2_carry_i_5_n_0
    );
receive_frame_data_next_state2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5AA00000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => rxd_mem_last_read_out_ptr_reg(4),
      I2 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[4]\,
      I3 => receive_frame_data_current_state(0),
      I4 => receive_frame_data_current_state(1),
      I5 => receive_frame_data_next_state2_carry_i_9_n_0,
      O => receive_frame_data_next_state2_carry_i_6_n_0
    );
receive_frame_data_next_state2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5AA00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rxd_mem_last_read_out_ptr_reg(1),
      I2 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[1]\,
      I3 => receive_frame_data_current_state(0),
      I4 => receive_frame_data_current_state(1),
      I5 => receive_frame_data_next_state2_carry_i_10_n_0,
      O => receive_frame_data_next_state2_carry_i_7_n_0
    );
receive_frame_data_next_state2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F971068E"
    )
        port map (
      I0 => receive_frame_data_current_state(1),
      I1 => receive_frame_data_current_state(0),
      I2 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[8]\,
      I3 => rxd_mem_last_read_out_ptr_reg(8),
      I4 => \^q\(8),
      O => receive_frame_data_next_state2_carry_i_8_n_0
    );
receive_frame_data_next_state2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F971068E"
    )
        port map (
      I0 => receive_frame_data_current_state(1),
      I1 => receive_frame_data_current_state(0),
      I2 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[5]\,
      I3 => rxd_mem_last_read_out_ptr_reg(5),
      I4 => \^q\(5),
      O => receive_frame_data_next_state2_carry_i_9_n_0
    );
\rx_client_rxd_dpmem_wr_en_d1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => receive_frame_data_current_state(0),
      I1 => receive_frame_data_current_state(1),
      I2 => rx_data_packed_ready,
      O => rx_client_rxd_dpmem_wr_en
    );
\rx_client_rxs_dpmem_addr_d1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFD0030"
    )
        port map (
      I0 => receive_frame_current_state(1),
      I1 => receive_frame_current_state(3),
      I2 => receive_frame_current_state(0),
      I3 => receive_frame_current_state(2),
      I4 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      O => \rx_client_rxs_dpmem_addr_d1_reg[8]\(0)
    );
\rx_client_rxs_dpmem_addr_d1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACBAAE"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I1 => receive_frame_current_state(1),
      I2 => receive_frame_current_state(2),
      I3 => receive_frame_current_state(3),
      I4 => receive_frame_current_state(0),
      O => \rx_client_rxs_dpmem_addr_d1_reg[8]\(1)
    );
\rx_client_rxs_dpmem_addr_d1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A82A"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I1 => receive_frame_current_state(3),
      I2 => receive_frame_current_state(2),
      I3 => receive_frame_current_state(1),
      I4 => receive_frame_current_state(0),
      O => \rx_client_rxs_dpmem_addr_d1_reg[8]\(2)
    );
\rx_client_rxs_dpmem_addr_d1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A82A"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I1 => receive_frame_current_state(3),
      I2 => receive_frame_current_state(2),
      I3 => receive_frame_current_state(1),
      I4 => receive_frame_current_state(0),
      O => \rx_client_rxs_dpmem_addr_d1_reg[8]\(3)
    );
\rx_client_rxs_dpmem_addr_d1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A82A"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      I1 => receive_frame_current_state(3),
      I2 => receive_frame_current_state(2),
      I3 => receive_frame_current_state(1),
      I4 => receive_frame_current_state(0),
      O => \rx_client_rxs_dpmem_addr_d1_reg[8]\(4)
    );
\rx_client_rxs_dpmem_addr_d1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A82A"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      I1 => receive_frame_current_state(3),
      I2 => receive_frame_current_state(2),
      I3 => receive_frame_current_state(1),
      I4 => receive_frame_current_state(0),
      O => \rx_client_rxs_dpmem_addr_d1_reg[8]\(5)
    );
\rx_client_rxs_dpmem_addr_d1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A82A"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[6]\,
      I1 => receive_frame_current_state(3),
      I2 => receive_frame_current_state(2),
      I3 => receive_frame_current_state(1),
      I4 => receive_frame_current_state(0),
      O => \rx_client_rxs_dpmem_addr_d1_reg[8]\(6)
    );
\rx_client_rxs_dpmem_addr_d1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A82A"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[7]\,
      I1 => receive_frame_current_state(3),
      I2 => receive_frame_current_state(2),
      I3 => receive_frame_current_state(1),
      I4 => receive_frame_current_state(0),
      O => \rx_client_rxs_dpmem_addr_d1_reg[8]\(7)
    );
\rx_client_rxs_dpmem_addr_d1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A82A"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[8]\,
      I1 => receive_frame_current_state(3),
      I2 => receive_frame_current_state(2),
      I3 => receive_frame_current_state(1),
      I4 => receive_frame_current_state(0),
      O => \rx_client_rxs_dpmem_addr_d1_reg[8]\(8)
    );
\rx_client_rxs_dpmem_wr_data_d1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF444F"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0\,
      I1 => rxs_mem_next_available4write_ptr_cmb(0),
      I2 => \rx_client_rxs_dpmem_wr_data_d1[0]_i_2_n_0\,
      I3 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I4 => \rx_client_rxs_dpmem_wr_data_d1[0]_i_3_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[0]_i_4_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(0)
    );
\rx_client_rxs_dpmem_wr_data_d1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDFDCDCDCDFDFDFD"
    )
        port map (
      I0 => \^frame_is_multicast_d10_reg_0\,
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(1),
      I3 => \rxs_status_word_6_reg_reg_n_0_[0]\,
      I4 => ClkASignalInReg_i_2_n_0,
      I5 => frame_length_bytes_lat(0),
      O => \rx_client_rxs_dpmem_wr_data_d1[0]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA88A088A"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0\,
      I1 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[0]\,
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      I4 => rxd_mem_last_read_out_ptr_reg(0),
      I5 => receive_frame_current_state(1),
      O => \rx_client_rxs_dpmem_wr_data_d1[0]_i_3_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \rxs_status_word_1_reg[0]_i_1_n_0\,
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(1),
      I3 => \multicast_addr_upper_d10_reg_n_0_[0]\,
      I4 => multicast_addr_lower_d10(0),
      I5 => \rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1[0]_i_4_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[10]_i_2_n_0\,
      I1 => \statistics_vector_reg_n_0_[4]\,
      I2 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      I3 => multicast_addr_lower_d10(10),
      I4 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(10)
    );
\rx_client_rxs_dpmem_wr_data_d1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0\,
      I1 => \multicast_addr_upper_d10_reg_n_0_[10]\,
      I2 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0\,
      I3 => \rxs_status_word_6_reg_reg_n_0_[10]\,
      I4 => ClkASignalInReg_i_2_n_0,
      I5 => frame_length_bytes_lat(10),
      O => \rx_client_rxs_dpmem_wr_data_d1[10]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[11]_i_2_n_0\,
      I1 => \statistics_vector_reg_n_0_[5]\,
      I2 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      I3 => multicast_addr_lower_d10(11),
      I4 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(11)
    );
\rx_client_rxs_dpmem_wr_data_d1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0\,
      I1 => \multicast_addr_upper_d10_reg_n_0_[11]\,
      I2 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0\,
      I3 => \rxs_status_word_6_reg_reg_n_0_[11]\,
      I4 => ClkASignalInReg_i_2_n_0,
      I5 => frame_length_bytes_lat(11),
      O => \rx_client_rxs_dpmem_wr_data_d1[11]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF32000200"
    )
        port map (
      I0 => \multicast_addr_upper_d10_reg_n_0_[12]\,
      I1 => \rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0\,
      I2 => receive_frame_current_state(0),
      I3 => receive_frame_current_state(1),
      I4 => multicast_addr_lower_d10(12),
      I5 => \rx_client_rxs_dpmem_wr_data_d1[12]_i_3_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(12)
    );
\rx_client_rxs_dpmem_wr_data_d1[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => receive_frame_current_state(3),
      I1 => receive_frame_current_state(2),
      O => \rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      I1 => \statistics_vector_reg_n_0_[6]\,
      I2 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0\,
      I3 => \rxs_status_word_6_reg_reg_n_0_[12]\,
      I4 => ClkASignalInReg_i_2_n_0,
      I5 => frame_length_bytes_lat(12),
      O => \rx_client_rxs_dpmem_wr_data_d1[12]_i_3_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[13]_i_2_n_0\,
      I1 => multicast_addr_lower_d10(13),
      I2 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I3 => \statistics_vector_reg_n_0_[7]\,
      I4 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(13)
    );
\rx_client_rxs_dpmem_wr_data_d1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0\,
      I1 => \multicast_addr_upper_d10_reg_n_0_[13]\,
      I2 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0\,
      I3 => \rxs_status_word_6_reg_reg_n_0_[13]\,
      I4 => ClkASignalInReg_i_2_n_0,
      I5 => frame_length_bytes_lat(13),
      O => \rx_client_rxs_dpmem_wr_data_d1[13]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[14]_i_2_n_0\,
      I1 => multicast_addr_lower_d10(14),
      I2 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I3 => \statistics_vector_reg_n_0_[8]\,
      I4 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(14)
    );
\rx_client_rxs_dpmem_wr_data_d1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0\,
      I1 => \multicast_addr_upper_d10_reg_n_0_[14]\,
      I2 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0\,
      I3 => \rxs_status_word_6_reg_reg_n_0_[14]\,
      I4 => ClkASignalInReg_i_2_n_0,
      I5 => frame_length_bytes_lat(14),
      O => \rx_client_rxs_dpmem_wr_data_d1[14]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0\,
      I1 => \statistics_vector_reg_n_0_[9]\,
      I2 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      I3 => multicast_addr_lower_d10(15),
      I4 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(15)
    );
\rx_client_rxs_dpmem_wr_data_d1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0\,
      I1 => \multicast_addr_upper_d10_reg_n_0_[15]\,
      I2 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0\,
      I3 => \rxs_status_word_6_reg_reg_n_0_[15]\,
      I4 => ClkASignalInReg_i_2_n_0,
      I5 => frame_length_bytes_lat(15),
      O => \rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I1 => \rx_client_rxs_dpmem_wr_data_d1[16]_i_2_n_0\,
      I2 => multicast_addr_lower_d10(16),
      I3 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I4 => \rxs_status_word_1_reg[16]_i_1_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(16)
    );
\rx_client_rxs_dpmem_wr_data_d1[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => rxs_status_word_6_cmb(16),
      I1 => receive_frame_current_state(1),
      I2 => \bytes_12_and_13_d19_reg_n_0_[0]\,
      I3 => receive_frame_current_state(0),
      I4 => \statistics_vector_reg_n_0_[10]\,
      O => \rx_client_rxs_dpmem_wr_data_d1[16]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I1 => \rx_client_rxs_dpmem_wr_data_d1[17]_i_2_n_0\,
      I2 => multicast_addr_lower_d10(17),
      I3 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I4 => \rxs_status_word_1_reg[17]_i_1_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(17)
    );
\rx_client_rxs_dpmem_wr_data_d1[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => rxs_status_word_6_cmb(17),
      I1 => receive_frame_current_state(1),
      I2 => \bytes_12_and_13_d19_reg_n_0_[1]\,
      I3 => receive_frame_current_state(0),
      I4 => \statistics_vector_reg_n_0_[11]\,
      O => \rx_client_rxs_dpmem_wr_data_d1[17]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I1 => \rx_client_rxs_dpmem_wr_data_d1[18]_i_2_n_0\,
      I2 => multicast_addr_lower_d10(18),
      I3 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I4 => \rxs_status_word_1_reg[18]_i_1_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(18)
    );
\rx_client_rxs_dpmem_wr_data_d1[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => rxs_status_word_6_cmb(18),
      I1 => receive_frame_current_state(1),
      I2 => \bytes_12_and_13_d19_reg_n_0_[2]\,
      I3 => receive_frame_current_state(0),
      I4 => \statistics_vector_reg_n_0_[12]\,
      O => \rx_client_rxs_dpmem_wr_data_d1[18]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00003808"
    )
        port map (
      I0 => rxs_status_word_6_cmb(19),
      I1 => receive_frame_current_state(1),
      I2 => receive_frame_current_state(0),
      I3 => \bytes_12_and_13_d19_reg_n_0_[3]\,
      I4 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[19]_i_2_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(19)
    );
\rx_client_rxs_dpmem_wr_data_d1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I1 => multicast_addr_lower_d10(19),
      I2 => \statistics_vector_reg_n_0_[13]\,
      I3 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      I4 => \rxs_status_word_1_reg[19]_i_1_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1[19]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[1]_i_2_n_0\,
      I1 => \rx_client_rxs_dpmem_wr_data_d1[1]_i_3_n_0\,
      I2 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I3 => multicast_addr_lower_d10(1),
      I4 => \rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0\,
      I5 => \multicast_addr_upper_d10_reg_n_0_[1]\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(1)
    );
\rx_client_rxs_dpmem_wr_data_d1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00082008"
    )
        port map (
      I0 => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[1]\,
      I1 => receive_frame_current_state(1),
      I2 => receive_frame_current_state(2),
      I3 => receive_frame_current_state(3),
      I4 => receive_frame_current_state(0),
      O => \rx_client_rxs_dpmem_wr_data_d1[1]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFAEAEAE"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[1]_i_4_n_0\,
      I1 => \rxs_status_word_1_reg[1]_i_1_n_0\,
      I2 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      I3 => \rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0\,
      I4 => \rxd_mem_last_read_out_ptr_reg[1]_i_1__0_n_0\,
      I5 => receive_frame_current_state(1),
      O => \rx_client_rxs_dpmem_wr_data_d1[1]_i_3_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0\,
      I1 => \rxs_status_word_6_reg_reg_n_0_[1]\,
      I2 => ClkASignalInReg_i_2_n_0,
      I3 => frame_length_bytes_lat(1),
      I4 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      I5 => frame_is_ip_multicast_d4_reg_n_0,
      O => \rx_client_rxs_dpmem_wr_data_d1[1]_i_4_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEFFFFEFEE"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_2_n_0\,
      I1 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_3_n_0\,
      I2 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0\,
      I3 => rxs_status_word_6_cmb(20),
      I4 => \statistics_vector_reg_n_0_[14]\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(20)
    );
\rx_client_rxs_dpmem_wr_data_d1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800C0000800000"
    )
        port map (
      I0 => multicast_addr_lower_d10(20),
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(2),
      I3 => receive_frame_current_state(3),
      I4 => receive_frame_current_state(1),
      I5 => \bytes_12_and_13_d19_reg_n_0_[4]\,
      O => \rx_client_rxs_dpmem_wr_data_d1[20]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E860"
    )
        port map (
      I0 => receive_frame_data_current_state(1),
      I1 => receive_frame_data_current_state(0),
      I2 => rxs_status_word_1_reg(20),
      I3 => frame_length_bytes_lat(4),
      I4 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1[20]_i_3_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => receive_frame_current_state(1),
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(3),
      I3 => receive_frame_current_state(2),
      O => \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => receive_frame_current_state(3),
      I1 => receive_frame_current_state(2),
      I2 => receive_frame_current_state(0),
      I3 => receive_frame_current_state(1),
      O => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02300200"
    )
        port map (
      I0 => rxs_status_word_6_cmb(21),
      I1 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I2 => receive_frame_current_state(0),
      I3 => receive_frame_current_state(1),
      I4 => \bytes_12_and_13_d19_reg_n_0_[5]\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[21]_i_2_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(21)
    );
\rx_client_rxs_dpmem_wr_data_d1[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I1 => multicast_addr_lower_d10(21),
      I2 => \statistics_vector_reg_n_0_[15]\,
      I3 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      I4 => \rxs_status_word_1_reg[21]_i_1_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1[21]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02300200"
    )
        port map (
      I0 => rxs_status_word_6_cmb(22),
      I1 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I2 => receive_frame_current_state(0),
      I3 => receive_frame_current_state(1),
      I4 => \bytes_12_and_13_d19_reg_n_0_[6]\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[22]_i_2_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(22)
    );
\rx_client_rxs_dpmem_wr_data_d1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I1 => multicast_addr_lower_d10(22),
      I2 => \statistics_vector_reg_n_0_[16]\,
      I3 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      I4 => \rxs_status_word_1_reg[22]_i_1_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1[22]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I1 => \rx_client_rxs_dpmem_wr_data_d1[23]_i_2_n_0\,
      I2 => multicast_addr_lower_d10(23),
      I3 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I4 => \rxs_status_word_1_reg[23]_i_1_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(23)
    );
\rx_client_rxs_dpmem_wr_data_d1[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => rxs_status_word_6_cmb(23),
      I1 => receive_frame_current_state(1),
      I2 => \bytes_12_and_13_d19_reg_n_0_[7]\,
      I3 => receive_frame_current_state(0),
      I4 => \statistics_vector_reg_n_0_[17]\,
      O => \rx_client_rxs_dpmem_wr_data_d1[23]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I1 => \rx_client_rxs_dpmem_wr_data_d1[24]_i_2_n_0\,
      I2 => multicast_addr_lower_d10(24),
      I3 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I4 => \rxs_status_word_1_reg[24]_i_1_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(24)
    );
\rx_client_rxs_dpmem_wr_data_d1[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => rxs_status_word_6_cmb(24),
      I1 => receive_frame_current_state(1),
      I2 => \bytes_12_and_13_d19_reg_n_0_[8]\,
      I3 => receive_frame_current_state(0),
      I4 => \statistics_vector_reg_n_0_[18]\,
      O => \rx_client_rxs_dpmem_wr_data_d1[24]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I1 => \rx_client_rxs_dpmem_wr_data_d1[25]_i_2_n_0\,
      I2 => multicast_addr_lower_d10(25),
      I3 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I4 => \rxs_status_word_1_reg[25]_i_1_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(25)
    );
\rx_client_rxs_dpmem_wr_data_d1[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => rxs_status_word_6_cmb(25),
      I1 => receive_frame_current_state(1),
      I2 => \bytes_12_and_13_d19_reg_n_0_[9]\,
      I3 => receive_frame_current_state(0),
      I4 => \statistics_vector_reg_n_0_[19]\,
      O => \rx_client_rxs_dpmem_wr_data_d1[25]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I1 => \rx_client_rxs_dpmem_wr_data_d1[26]_i_2_n_0\,
      I2 => multicast_addr_lower_d10(26),
      I3 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I4 => \rxs_status_word_1_reg[26]_i_1_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(26)
    );
\rx_client_rxs_dpmem_wr_data_d1[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => rxs_status_word_6_cmb(26),
      I1 => receive_frame_current_state(1),
      I2 => \bytes_12_and_13_d19_reg_n_0_[10]\,
      I3 => receive_frame_current_state(0),
      I4 => \statistics_vector_reg_n_0_[20]\,
      O => \rx_client_rxs_dpmem_wr_data_d1[26]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02300200"
    )
        port map (
      I0 => rxs_status_word_6_cmb(27),
      I1 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I2 => receive_frame_current_state(0),
      I3 => receive_frame_current_state(1),
      I4 => \bytes_12_and_13_d19_reg_n_0_[11]\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[27]_i_2_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(27)
    );
\rx_client_rxs_dpmem_wr_data_d1[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I1 => multicast_addr_lower_d10(27),
      I2 => \statistics_vector_reg_n_0_[21]\,
      I3 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      I4 => \rxs_status_word_1_reg[27]_i_1_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1[27]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02300200"
    )
        port map (
      I0 => rxs_status_word_6_cmb(28),
      I1 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I2 => receive_frame_current_state(0),
      I3 => receive_frame_current_state(1),
      I4 => \bytes_12_and_13_d19_reg_n_0_[12]\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[28]_i_2_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(28)
    );
\rx_client_rxs_dpmem_wr_data_d1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I1 => multicast_addr_lower_d10(28),
      I2 => \statistics_vector_reg_n_0_[22]\,
      I3 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      I4 => \rxs_status_word_1_reg[28]_i_1_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1[28]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I1 => \rx_client_rxs_dpmem_wr_data_d1[29]_i_2_n_0\,
      I2 => multicast_addr_lower_d10(29),
      I3 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I4 => \rxs_status_word_1_reg[29]_i_1_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(29)
    );
\rx_client_rxs_dpmem_wr_data_d1[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => rxs_status_word_6_cmb(29),
      I1 => receive_frame_current_state(1),
      I2 => \bytes_12_and_13_d19_reg_n_0_[13]\,
      I3 => receive_frame_current_state(0),
      I4 => \statistics_vector_reg_n_0_[23]\,
      O => \rx_client_rxs_dpmem_wr_data_d1[29]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4F4F4FF"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0\,
      I1 => rxs_mem_next_available4write_ptr_cmb(2),
      I2 => \rx_client_rxs_dpmem_wr_data_d1[2]_i_2_n_0\,
      I3 => \rx_client_rxs_dpmem_wr_data_d1[2]_i_3_n_0\,
      I4 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[2]_i_4_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(2)
    );
\rx_client_rxs_dpmem_wr_data_d1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA88A088A"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0\,
      I1 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[2]\,
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      I4 => rxd_mem_last_read_out_ptr_reg(2),
      I5 => receive_frame_current_state(1),
      O => \rx_client_rxs_dpmem_wr_data_d1[2]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDFDCDCDCDFDFDFD"
    )
        port map (
      I0 => \^frame_is_broadcast_d10_reg_0\,
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(1),
      I3 => \rxs_status_word_6_reg_reg_n_0_[2]\,
      I4 => ClkASignalInReg_i_2_n_0,
      I5 => frame_length_bytes_lat(2),
      O => \rx_client_rxs_dpmem_wr_data_d1[2]_i_3_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \rxs_status_word_1_reg[2]_i_1_n_0\,
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(1),
      I3 => \multicast_addr_upper_d10_reg_n_0_[2]\,
      I4 => multicast_addr_lower_d10(2),
      I5 => \rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1[2]_i_4_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02300200"
    )
        port map (
      I0 => rxs_status_word_6_cmb(30),
      I1 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I2 => receive_frame_current_state(0),
      I3 => receive_frame_current_state(1),
      I4 => \bytes_12_and_13_d19_reg_n_0_[14]\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[30]_i_2_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(30)
    );
\rx_client_rxs_dpmem_wr_data_d1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I1 => multicast_addr_lower_d10(30),
      I2 => \statistics_vector_reg_n_0_[24]\,
      I3 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      I4 => \rxs_status_word_1_reg[30]_i_1_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1[30]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I1 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0\,
      I2 => multicast_addr_lower_d10(31),
      I3 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I4 => \rxs_status_word_1_reg[31]_i_1_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(31)
    );
\rx_client_rxs_dpmem_wr_data_d1[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => receive_frame_current_state(2),
      I1 => receive_frame_current_state(3),
      O => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => rxs_status_word_6_cmb(31),
      I1 => receive_frame_current_state(1),
      I2 => \bytes_12_and_13_d19_reg_n_0_[15]\,
      I3 => receive_frame_current_state(0),
      I4 => \statistics_vector_reg_n_0_[25]\,
      O => \rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => receive_frame_current_state(2),
      I1 => receive_frame_current_state(3),
      I2 => receive_frame_current_state(0),
      I3 => receive_frame_current_state(1),
      O => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => receive_frame_current_state(0),
      I1 => receive_frame_current_state(1),
      I2 => receive_frame_current_state(2),
      I3 => receive_frame_current_state(3),
      O => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0\,
      I1 => rxs_mem_next_available4write_ptr_cmb(3),
      I2 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0\,
      I3 => rxs_status_word_6_cmb(3),
      I4 => \rx_client_rxs_dpmem_wr_data_d1[3]_i_2_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[3]_i_3_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(3)
    );
\rx_client_rxs_dpmem_wr_data_d1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA88A088A"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0\,
      I1 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[3]\,
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      I4 => rxd_mem_last_read_out_ptr_reg(3),
      I5 => receive_frame_current_state(1),
      O => \rx_client_rxs_dpmem_wr_data_d1[3]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \rxs_status_word_1_reg[3]_i_1_n_0\,
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(1),
      I3 => \multicast_addr_upper_d10_reg_n_0_[3]\,
      I4 => multicast_addr_lower_d10(3),
      I5 => \rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1[3]_i_3_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF4F4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0\,
      I1 => rxs_mem_next_available4write_ptr_cmb(4),
      I2 => \rx_client_rxs_dpmem_wr_data_d1[4]_i_2_n_0\,
      I3 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0\,
      I4 => rxs_status_word_6_cmb(4),
      I5 => \rx_client_rxs_dpmem_wr_data_d1[4]_i_3_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(4)
    );
\rx_client_rxs_dpmem_wr_data_d1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA88A088A"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0\,
      I1 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[4]\,
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      I4 => rxd_mem_last_read_out_ptr_reg(4),
      I5 => receive_frame_current_state(1),
      O => \rx_client_rxs_dpmem_wr_data_d1[4]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \rxs_status_word_1_reg[4]_i_1_n_0\,
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(1),
      I3 => \multicast_addr_upper_d10_reg_n_0_[4]\,
      I4 => multicast_addr_lower_d10(4),
      I5 => \rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1[4]_i_3_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0\,
      I1 => rxs_mem_next_available4write_ptr_cmb(5),
      I2 => \rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0\,
      I3 => \multicast_addr_upper_d10_reg_n_0_[5]\,
      I4 => \rx_client_rxs_dpmem_wr_data_d1[5]_i_2_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[5]_i_3_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(5)
    );
\rx_client_rxs_dpmem_wr_data_d1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0\,
      I1 => \rxs_status_word_6_reg_reg_n_0_[5]\,
      I2 => ClkASignalInReg_i_2_n_0,
      I3 => frame_length_bytes_lat(5),
      I4 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      I5 => multicast_addr_lower_d10(5),
      O => \rx_client_rxs_dpmem_wr_data_d1[5]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000CC8000000C8"
    )
        port map (
      I0 => \rxd_mem_last_read_out_ptr_reg[5]_i_1__0_n_0\,
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(1),
      I3 => receive_frame_current_state(2),
      I4 => receive_frame_current_state(3),
      I5 => \rxs_status_word_1_reg[5]_i_1_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1[5]_i_3_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFFFFFF4FFF4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0\,
      I1 => rxs_mem_next_available4write_ptr_cmb(6),
      I2 => \rx_client_rxs_dpmem_wr_data_d1[6]_i_2_n_0\,
      I3 => \rx_client_rxs_dpmem_wr_data_d1[6]_i_3_n_0\,
      I4 => \rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0\,
      I5 => \multicast_addr_upper_d10_reg_n_0_[6]\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(6)
    );
\rx_client_rxs_dpmem_wr_data_d1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[6]_i_5_n_0\,
      I1 => \rxs_status_word_1_reg[6]_i_1_n_0\,
      I2 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0\,
      I3 => multicast_addr_lower_d10(6),
      I4 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1[6]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA88A088A"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0\,
      I1 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[6]\,
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      I4 => rxd_mem_last_read_out_ptr_reg(6),
      I5 => receive_frame_current_state(1),
      O => \rx_client_rxs_dpmem_wr_data_d1[6]_i_3_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => receive_frame_current_state(1),
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(2),
      I3 => receive_frame_current_state(3),
      O => \rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0\,
      I1 => \rxs_status_word_6_reg_reg_n_0_[6]\,
      I2 => ClkASignalInReg_i_2_n_0,
      I3 => frame_length_bytes_lat(6),
      I4 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      I5 => \statistics_vector_reg_n_0_[0]\,
      O => \rx_client_rxs_dpmem_wr_data_d1[6]_i_5_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4F4F4FF"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0\,
      I1 => rxs_mem_next_available4write_ptr_cmb(7),
      I2 => \rx_client_rxs_dpmem_wr_data_d1[7]_i_2_n_0\,
      I3 => \rx_client_rxs_dpmem_wr_data_d1[7]_i_3_n_0\,
      I4 => \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0\,
      I5 => \rx_client_rxs_dpmem_wr_data_d1[7]_i_4_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(7)
    );
\rx_client_rxs_dpmem_wr_data_d1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA88A088A"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0\,
      I1 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[7]\,
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      I4 => rxd_mem_last_read_out_ptr_reg(7),
      I5 => receive_frame_current_state(1),
      O => \rx_client_rxs_dpmem_wr_data_d1[7]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDFDCDCDCDFDFDFD"
    )
        port map (
      I0 => \statistics_vector_reg_n_0_[1]\,
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(1),
      I3 => \rxs_status_word_6_reg_reg_n_0_[7]\,
      I4 => ClkASignalInReg_i_2_n_0,
      I5 => frame_length_bytes_lat(7),
      O => \rx_client_rxs_dpmem_wr_data_d1[7]_i_3_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \rxs_status_word_1_reg[7]_i_1_n_0\,
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(1),
      I3 => \multicast_addr_upper_d10_reg_n_0_[7]\,
      I4 => multicast_addr_lower_d10(7),
      I5 => \rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1[7]_i_4_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0\,
      I1 => rxs_mem_next_available4write_ptr_cmb(8),
      I2 => \rx_client_rxs_dpmem_wr_data_d1[8]_i_3_n_0\,
      I3 => \rx_client_rxs_dpmem_wr_data_d1[8]_i_4_n_0\,
      I4 => \rx_client_rxs_dpmem_wr_data_d1[8]_i_5_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(8)
    );
\rx_client_rxs_dpmem_wr_data_d1[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCBF"
    )
        port map (
      I0 => receive_frame_current_state(0),
      I1 => receive_frame_current_state(3),
      I2 => receive_frame_current_state(2),
      I3 => receive_frame_current_state(1),
      O => \rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      I1 => \statistics_vector_reg_n_0_[2]\,
      I2 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0\,
      I3 => \rxs_status_word_6_reg_reg_n_0_[8]\,
      I4 => ClkASignalInReg_i_2_n_0,
      I5 => frame_length_bytes_lat(8),
      O => \rx_client_rxs_dpmem_wr_data_d1[8]_i_3_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA88A088A"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0\,
      I1 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[8]\,
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      I4 => rxd_mem_last_read_out_ptr_reg(8),
      I5 => receive_frame_current_state(1),
      O => \rx_client_rxs_dpmem_wr_data_d1[8]_i_4_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \rxs_status_word_1_reg[8]_i_1_n_0\,
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(1),
      I3 => \multicast_addr_upper_d10_reg_n_0_[8]\,
      I4 => multicast_addr_lower_d10(8),
      I5 => \rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1[8]_i_5_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \rx_client_rxs_dpmem_wr_data_d1[9]_i_2_n_0\,
      I1 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0\,
      I2 => \statistics_vector_reg_n_0_[3]\,
      I3 => \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0\,
      I4 => rxs_status_word_6_cmb(9),
      I5 => \rx_client_rxs_dpmem_wr_data_d1[9]_i_3_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(9)
    );
\rx_client_rxs_dpmem_wr_data_d1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \rxs_status_word_1_reg[9]_i_1_n_0\,
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(1),
      I3 => \multicast_addr_upper_d10_reg_n_0_[9]\,
      I4 => multicast_addr_lower_d10(9),
      I5 => \rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0\,
      O => \rx_client_rxs_dpmem_wr_data_d1[9]_i_2_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF830000"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(9),
      I1 => receive_frame_data_current_state(1),
      I2 => receive_frame_data_current_state(0),
      I3 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[9]\,
      I4 => \rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0\,
      I5 => receive_frame_current_state(1),
      O => \rx_client_rxs_dpmem_wr_data_d1[9]_i_3_n_0\
    );
\rx_client_rxs_dpmem_wr_data_d1[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => receive_frame_current_state(3),
      I1 => receive_frame_current_state(0),
      I2 => receive_frame_current_state(2),
      O => \rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0\
    );
rx_data_packed_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008EFFFF008E0000"
    )
        port map (
      I0 => \rx_data_packed_state_reg_n_0_[0]\,
      I1 => \rx_data_packed_state_reg_n_0_[1]\,
      I2 => derived_rxd_vld,
      I3 => rx_reset,
      I4 => \rx_data_packed_word[31]_i_2_n_0\,
      I5 => rx_data_packed_ready,
      O => rx_data_packed_ready_i_1_n_0
    );
rx_data_packed_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rx_data_packed_ready_i_1_n_0,
      Q => rx_data_packed_ready,
      R => '0'
    );
\rx_data_packed_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1122111102220202"
    )
        port map (
      I0 => \rx_data_packed_state_reg_n_0_[0]\,
      I1 => rx_reset,
      I2 => \rx_data_valid_array_reg_n_0_[1][0]\,
      I3 => RX_CLK_ENABLE_IN,
      I4 => speed_is_10_100,
      I5 => derived_rxd_vld,
      O => \rx_data_packed_state[0]_i_1_n_0\
    );
\rx_data_packed_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06060A0A000A0A0A"
    )
        port map (
      I0 => \rx_data_packed_state_reg_n_0_[1]\,
      I1 => \rx_data_packed_state_reg_n_0_[0]\,
      I2 => rx_reset,
      I3 => \rx_data_valid_array_reg_n_0_[1][0]\,
      I4 => \^rx_client_clk_enbl\,
      I5 => derived_rxd_vld,
      O => \rx_data_packed_state[1]_i_1_n_0\
    );
\rx_data_packed_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_packed_state[0]_i_1_n_0\,
      Q => \rx_data_packed_state_reg_n_0_[0]\,
      R => '0'
    );
\rx_data_packed_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_packed_state[1]_i_1_n_0\,
      Q => \rx_data_packed_state_reg_n_0_[1]\,
      R => '0'
    );
\rx_data_packed_word[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rx_data_packed_word[7]_i_3_n_0\,
      I1 => \^d\(24),
      I2 => \rx_data_packed_word[7]_i_4_n_0\,
      I3 => \^d\(16),
      I4 => \^d\(8),
      I5 => \rx_data_packed_word[7]_i_5_n_0\,
      O => \rx_data_packed_word[0]_i_1_n_0\
    );
\rx_data_packed_word[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000AC00"
    )
        port map (
      I0 => \^d\(18),
      I1 => \^d\(26),
      I2 => \rx_data_packed_state_reg_n_0_[0]\,
      I3 => \rx_data_packed_state_reg_n_0_[1]\,
      I4 => rx_reset,
      I5 => derived_rxd_vld,
      O => \rx_data_packed_word[10]_i_1_n_0\
    );
\rx_data_packed_word[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000AC00"
    )
        port map (
      I0 => \^d\(19),
      I1 => \^d\(27),
      I2 => \rx_data_packed_state_reg_n_0_[0]\,
      I3 => \rx_data_packed_state_reg_n_0_[1]\,
      I4 => rx_reset,
      I5 => derived_rxd_vld,
      O => \rx_data_packed_word[11]_i_1_n_0\
    );
\rx_data_packed_word[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000AC00"
    )
        port map (
      I0 => \^d\(20),
      I1 => \^d\(28),
      I2 => \rx_data_packed_state_reg_n_0_[0]\,
      I3 => \rx_data_packed_state_reg_n_0_[1]\,
      I4 => rx_reset,
      I5 => derived_rxd_vld,
      O => \rx_data_packed_word[12]_i_1_n_0\
    );
\rx_data_packed_word[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000AC00"
    )
        port map (
      I0 => \^d\(21),
      I1 => \^d\(29),
      I2 => \rx_data_packed_state_reg_n_0_[0]\,
      I3 => \rx_data_packed_state_reg_n_0_[1]\,
      I4 => rx_reset,
      I5 => derived_rxd_vld,
      O => \rx_data_packed_word[13]_i_1_n_0\
    );
\rx_data_packed_word[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000AC00"
    )
        port map (
      I0 => \^d\(22),
      I1 => \^d\(30),
      I2 => \rx_data_packed_state_reg_n_0_[0]\,
      I3 => \rx_data_packed_state_reg_n_0_[1]\,
      I4 => rx_reset,
      I5 => derived_rxd_vld,
      O => \rx_data_packed_word[14]_i_1_n_0\
    );
\rx_data_packed_word[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEEEEFCCCFCFC"
    )
        port map (
      I0 => \rx_data_packed_state_reg_n_0_[1]\,
      I1 => rx_reset,
      I2 => \rx_data_valid_array_reg_n_0_[1][0]\,
      I3 => RX_CLK_ENABLE_IN,
      I4 => speed_is_10_100,
      I5 => derived_rxd_vld,
      O => \rx_data_packed_word[15]_i_1_n_0\
    );
\rx_data_packed_word[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000AC00"
    )
        port map (
      I0 => \^d\(23),
      I1 => \^d\(31),
      I2 => \rx_data_packed_state_reg_n_0_[0]\,
      I3 => \rx_data_packed_state_reg_n_0_[1]\,
      I4 => rx_reset,
      I5 => derived_rxd_vld,
      O => \rx_data_packed_word[15]_i_2_n_0\
    );
\rx_data_packed_word[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rx_data_packed_word[7]_i_3_n_0\,
      I1 => \^d\(25),
      I2 => \rx_data_packed_word[7]_i_4_n_0\,
      I3 => \^d\(17),
      I4 => \^d\(9),
      I5 => \rx_data_packed_word[7]_i_5_n_0\,
      O => \rx_data_packed_word[1]_i_1_n_0\
    );
\rx_data_packed_word[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F8F0F8F0F8"
    )
        port map (
      I0 => \^rx_client_clk_enbl\,
      I1 => \rx_data_valid_array_reg_n_0_[1][0]\,
      I2 => rx_reset,
      I3 => derived_rxd_vld,
      I4 => \rx_data_packed_state_reg_n_0_[1]\,
      I5 => \rx_data_packed_state_reg_n_0_[0]\,
      O => \rx_data_packed_word[23]_i_1_n_0\
    );
\rx_data_packed_word[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEF0F0FFF0F0F0"
    )
        port map (
      I0 => \rx_data_packed_state_reg_n_0_[0]\,
      I1 => \rx_data_packed_state_reg_n_0_[1]\,
      I2 => rx_reset,
      I3 => \rx_data_valid_array_reg_n_0_[1][0]\,
      I4 => \^rx_client_clk_enbl\,
      I5 => derived_rxd_vld,
      O => \rx_data_packed_word[23]_i_2_n_0\
    );
\rx_data_packed_word[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rx_data_packed_word[7]_i_3_n_0\,
      I1 => \^d\(26),
      I2 => \rx_data_packed_word[7]_i_4_n_0\,
      I3 => \^d\(18),
      I4 => \^d\(10),
      I5 => \rx_data_packed_word[7]_i_5_n_0\,
      O => \rx_data_packed_word[2]_i_1_n_0\
    );
\rx_data_packed_word[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF8A"
    )
        port map (
      I0 => \rx_data_valid_array_reg_n_0_[1][0]\,
      I1 => RX_CLK_ENABLE_IN,
      I2 => speed_is_10_100,
      I3 => rx_reset,
      I4 => derived_rxd_vld,
      O => \rx_data_packed_word[31]_i_1_n_0\
    );
\rx_data_packed_word[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDDD0"
    )
        port map (
      I0 => speed_is_10_100,
      I1 => RX_CLK_ENABLE_IN,
      I2 => \rx_data_valid_array_reg_n_0_[1][0]\,
      I3 => derived_rxd_vld,
      I4 => rx_reset,
      O => \rx_data_packed_word[31]_i_2_n_0\
    );
\rx_data_packed_word[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rx_data_packed_word[7]_i_3_n_0\,
      I1 => \^d\(27),
      I2 => \rx_data_packed_word[7]_i_4_n_0\,
      I3 => \^d\(19),
      I4 => \^d\(11),
      I5 => \rx_data_packed_word[7]_i_5_n_0\,
      O => \rx_data_packed_word[3]_i_1_n_0\
    );
\rx_data_packed_word[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rx_data_packed_word[7]_i_3_n_0\,
      I1 => \^d\(28),
      I2 => \rx_data_packed_word[7]_i_4_n_0\,
      I3 => \^d\(20),
      I4 => \^d\(12),
      I5 => \rx_data_packed_word[7]_i_5_n_0\,
      O => \rx_data_packed_word[4]_i_1_n_0\
    );
\rx_data_packed_word[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rx_data_packed_word[7]_i_3_n_0\,
      I1 => \^d\(29),
      I2 => \rx_data_packed_word[7]_i_4_n_0\,
      I3 => \^d\(21),
      I4 => \^d\(13),
      I5 => \rx_data_packed_word[7]_i_5_n_0\,
      O => \rx_data_packed_word[5]_i_1_n_0\
    );
\rx_data_packed_word[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rx_data_packed_word[7]_i_3_n_0\,
      I1 => \^d\(30),
      I2 => \rx_data_packed_word[7]_i_4_n_0\,
      I3 => \^d\(22),
      I4 => \^d\(14),
      I5 => \rx_data_packed_word[7]_i_5_n_0\,
      O => \rx_data_packed_word[6]_i_1_n_0\
    );
\rx_data_packed_word[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F0F0FFF0F0F0"
    )
        port map (
      I0 => \rx_data_packed_state_reg_n_0_[0]\,
      I1 => \rx_data_packed_state_reg_n_0_[1]\,
      I2 => rx_reset,
      I3 => \rx_data_valid_array_reg_n_0_[1][0]\,
      I4 => \^rx_client_clk_enbl\,
      I5 => derived_rxd_vld,
      O => \rx_data_packed_word[7]_i_1_n_0\
    );
\rx_data_packed_word[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rx_data_packed_word[7]_i_3_n_0\,
      I1 => \^d\(31),
      I2 => \rx_data_packed_word[7]_i_4_n_0\,
      I3 => \^d\(23),
      I4 => \^d\(15),
      I5 => \rx_data_packed_word[7]_i_5_n_0\,
      O => \rx_data_packed_word[7]_i_2_n_0\
    );
\rx_data_packed_word[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \rx_data_packed_state_reg_n_0_[1]\,
      I1 => \rx_data_packed_state_reg_n_0_[0]\,
      I2 => rx_reset,
      I3 => derived_rxd_vld,
      O => \rx_data_packed_word[7]_i_3_n_0\
    );
\rx_data_packed_word[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \rx_data_packed_state_reg_n_0_[0]\,
      I1 => \rx_data_packed_state_reg_n_0_[1]\,
      I2 => rx_reset,
      I3 => derived_rxd_vld,
      O => \rx_data_packed_word[7]_i_4_n_0\
    );
\rx_data_packed_word[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \rx_data_packed_state_reg_n_0_[0]\,
      I1 => \rx_data_packed_state_reg_n_0_[1]\,
      I2 => derived_rxd_vld,
      I3 => rx_reset,
      O => \rx_data_packed_word[7]_i_5_n_0\
    );
\rx_data_packed_word[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000AC00"
    )
        port map (
      I0 => \^d\(16),
      I1 => \^d\(24),
      I2 => \rx_data_packed_state_reg_n_0_[0]\,
      I3 => \rx_data_packed_state_reg_n_0_[1]\,
      I4 => rx_reset,
      I5 => derived_rxd_vld,
      O => \rx_data_packed_word[8]_i_1_n_0\
    );
\rx_data_packed_word[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000AC00"
    )
        port map (
      I0 => \^d\(17),
      I1 => \^d\(25),
      I2 => \rx_data_packed_state_reg_n_0_[0]\,
      I3 => \rx_data_packed_state_reg_n_0_[1]\,
      I4 => rx_reset,
      I5 => derived_rxd_vld,
      O => \rx_data_packed_word[9]_i_1_n_0\
    );
\rx_data_packed_word_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[7]_i_1_n_0\,
      D => \rx_data_packed_word[0]_i_1_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\rx_data_packed_word_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[15]_i_1_n_0\,
      D => \rx_data_packed_word[10]_i_1_n_0\,
      Q => \^d\(10),
      R => '0'
    );
\rx_data_packed_word_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[15]_i_1_n_0\,
      D => \rx_data_packed_word[11]_i_1_n_0\,
      Q => \^d\(11),
      R => '0'
    );
\rx_data_packed_word_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[15]_i_1_n_0\,
      D => \rx_data_packed_word[12]_i_1_n_0\,
      Q => \^d\(12),
      R => '0'
    );
\rx_data_packed_word_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[15]_i_1_n_0\,
      D => \rx_data_packed_word[13]_i_1_n_0\,
      Q => \^d\(13),
      R => '0'
    );
\rx_data_packed_word_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[15]_i_1_n_0\,
      D => \rx_data_packed_word[14]_i_1_n_0\,
      Q => \^d\(14),
      R => '0'
    );
\rx_data_packed_word_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[15]_i_1_n_0\,
      D => \rx_data_packed_word[15]_i_2_n_0\,
      Q => \^d\(15),
      R => '0'
    );
\rx_data_packed_word_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[23]_i_2_n_0\,
      D => \^d\(24),
      Q => \^d\(16),
      R => \rx_data_packed_word[23]_i_1_n_0\
    );
\rx_data_packed_word_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[23]_i_2_n_0\,
      D => \^d\(25),
      Q => \^d\(17),
      R => \rx_data_packed_word[23]_i_1_n_0\
    );
\rx_data_packed_word_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[23]_i_2_n_0\,
      D => \^d\(26),
      Q => \^d\(18),
      R => \rx_data_packed_word[23]_i_1_n_0\
    );
\rx_data_packed_word_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[23]_i_2_n_0\,
      D => \^d\(27),
      Q => \^d\(19),
      R => \rx_data_packed_word[23]_i_1_n_0\
    );
\rx_data_packed_word_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[7]_i_1_n_0\,
      D => \rx_data_packed_word[1]_i_1_n_0\,
      Q => \^d\(1),
      R => '0'
    );
\rx_data_packed_word_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[23]_i_2_n_0\,
      D => \^d\(28),
      Q => \^d\(20),
      R => \rx_data_packed_word[23]_i_1_n_0\
    );
\rx_data_packed_word_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[23]_i_2_n_0\,
      D => \^d\(29),
      Q => \^d\(21),
      R => \rx_data_packed_word[23]_i_1_n_0\
    );
\rx_data_packed_word_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[23]_i_2_n_0\,
      D => \^d\(30),
      Q => \^d\(22),
      R => \rx_data_packed_word[23]_i_1_n_0\
    );
\rx_data_packed_word_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[23]_i_2_n_0\,
      D => \^d\(31),
      Q => \^d\(23),
      R => \rx_data_packed_word[23]_i_1_n_0\
    );
\rx_data_packed_word_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[31]_i_2_n_0\,
      D => \rx_axis_mac_tdata_d1_reg[7]\(0),
      Q => \^d\(24),
      R => \rx_data_packed_word[31]_i_1_n_0\
    );
\rx_data_packed_word_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[31]_i_2_n_0\,
      D => \rx_axis_mac_tdata_d1_reg[7]\(1),
      Q => \^d\(25),
      R => \rx_data_packed_word[31]_i_1_n_0\
    );
\rx_data_packed_word_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[31]_i_2_n_0\,
      D => \rx_axis_mac_tdata_d1_reg[7]\(2),
      Q => \^d\(26),
      R => \rx_data_packed_word[31]_i_1_n_0\
    );
\rx_data_packed_word_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[31]_i_2_n_0\,
      D => \rx_axis_mac_tdata_d1_reg[7]\(3),
      Q => \^d\(27),
      R => \rx_data_packed_word[31]_i_1_n_0\
    );
\rx_data_packed_word_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[31]_i_2_n_0\,
      D => \rx_axis_mac_tdata_d1_reg[7]\(4),
      Q => \^d\(28),
      R => \rx_data_packed_word[31]_i_1_n_0\
    );
\rx_data_packed_word_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[31]_i_2_n_0\,
      D => \rx_axis_mac_tdata_d1_reg[7]\(5),
      Q => \^d\(29),
      R => \rx_data_packed_word[31]_i_1_n_0\
    );
\rx_data_packed_word_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[7]_i_1_n_0\,
      D => \rx_data_packed_word[2]_i_1_n_0\,
      Q => \^d\(2),
      R => '0'
    );
\rx_data_packed_word_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[31]_i_2_n_0\,
      D => \rx_axis_mac_tdata_d1_reg[7]\(6),
      Q => \^d\(30),
      R => \rx_data_packed_word[31]_i_1_n_0\
    );
\rx_data_packed_word_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[31]_i_2_n_0\,
      D => \rx_axis_mac_tdata_d1_reg[7]\(7),
      Q => \^d\(31),
      R => \rx_data_packed_word[31]_i_1_n_0\
    );
\rx_data_packed_word_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[7]_i_1_n_0\,
      D => \rx_data_packed_word[3]_i_1_n_0\,
      Q => \^d\(3),
      R => '0'
    );
\rx_data_packed_word_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[7]_i_1_n_0\,
      D => \rx_data_packed_word[4]_i_1_n_0\,
      Q => \^d\(4),
      R => '0'
    );
\rx_data_packed_word_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[7]_i_1_n_0\,
      D => \rx_data_packed_word[5]_i_1_n_0\,
      Q => \^d\(5),
      R => '0'
    );
\rx_data_packed_word_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[7]_i_1_n_0\,
      D => \rx_data_packed_word[6]_i_1_n_0\,
      Q => \^d\(6),
      R => '0'
    );
\rx_data_packed_word_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[7]_i_1_n_0\,
      D => \rx_data_packed_word[7]_i_2_n_0\,
      Q => \^d\(7),
      R => '0'
    );
\rx_data_packed_word_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[15]_i_1_n_0\,
      D => \rx_data_packed_word[8]_i_1_n_0\,
      Q => \^d\(8),
      R => '0'
    );
\rx_data_packed_word_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_packed_word[15]_i_1_n_0\,
      D => \rx_data_packed_word[9]_i_1_n_0\,
      Q => \^d\(9),
      R => '0'
    );
\rx_data_valid_array[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => speed_is_10_100,
      I1 => RX_CLK_ENABLE_IN,
      I2 => rx_data_packed_ready,
      O => \rx_data_words_array[1]_0\
    );
\rx_data_valid_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(32),
      Q => \rx_data_valid_array_reg_n_0_[1][0]\,
      R => rx_reset
    );
\rx_data_vld_packed_word[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEFE2202"
    )
        port map (
      I0 => \^d\(32),
      I1 => \rx_data_vld_packed_word[1]_i_2_n_0\,
      I2 => rx_data_packed_state,
      I3 => \rx_data_vld_packed_word[0]_i_2_n_0\,
      I4 => \rx_data_vld_packed_word[0]_i_3_n_0\,
      I5 => \rx_data_vld_packed_word[2]_i_5_n_0\,
      O => \rx_data_vld_packed_word[0]_i_1_n_0\
    );
\rx_data_vld_packed_word[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rx_data_packed_state_reg_n_0_[0]\,
      I1 => \rx_data_packed_state_reg_n_0_[1]\,
      O => \rx_data_vld_packed_word[0]_i_2_n_0\
    );
\rx_data_vld_packed_word[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAB8AAB8AAFCAA30"
    )
        port map (
      I0 => \^d\(33),
      I1 => \rx_data_packed_state_reg_n_0_[1]\,
      I2 => \^d\(35),
      I3 => derived_rxd_vld,
      I4 => \^d\(34),
      I5 => \rx_data_packed_state_reg_n_0_[0]\,
      O => \rx_data_vld_packed_word[0]_i_3_n_0\
    );
\rx_data_vld_packed_word[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEE0222"
    )
        port map (
      I0 => \^d\(33),
      I1 => \rx_data_vld_packed_word[1]_i_2_n_0\,
      I2 => rx_data_packed_state,
      I3 => \rx_data_packed_state_reg_n_0_[1]\,
      I4 => \rx_data_vld_packed_word[1]_i_3_n_0\,
      I5 => \rx_data_vld_packed_word[2]_i_5_n_0\,
      O => \rx_data_vld_packed_word[1]_i_1_n_0\
    );
\rx_data_vld_packed_word[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => \rx_data_valid_array_reg_n_0_[1][0]\,
      I1 => RX_CLK_ENABLE_IN,
      I2 => speed_is_10_100,
      I3 => derived_rxd_vld,
      O => \rx_data_vld_packed_word[1]_i_2_n_0\
    );
\rx_data_vld_packed_word[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8C80"
    )
        port map (
      I0 => \^d\(34),
      I1 => \rx_data_packed_state_reg_n_0_[1]\,
      I2 => \rx_data_packed_state_reg_n_0_[0]\,
      I3 => \^d\(35),
      I4 => derived_rxd_vld,
      O => \rx_data_vld_packed_word[1]_i_3_n_0\
    );
\rx_data_vld_packed_word[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA2A2A2A"
    )
        port map (
      I0 => \^d\(34),
      I1 => \rx_data_vld_packed_word[2]_i_2_n_0\,
      I2 => rx_data_vld_packed_word(3),
      I3 => \^d\(35),
      I4 => \rx_data_vld_packed_word[2]_i_4_n_0\,
      I5 => \rx_data_vld_packed_word[2]_i_5_n_0\,
      O => \rx_data_vld_packed_word[2]_i_1_n_0\
    );
\rx_data_vld_packed_word[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_data_packed_state_reg_n_0_[0]\,
      I1 => \rx_data_packed_state_reg_n_0_[1]\,
      O => \rx_data_vld_packed_word[2]_i_2_n_0\
    );
\rx_data_vld_packed_word[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => derived_rxd_vld,
      I1 => \rx_data_valid_array_reg_n_0_[1][0]\,
      I2 => RX_CLK_ENABLE_IN,
      I3 => speed_is_10_100,
      O => rx_data_vld_packed_word(3)
    );
\rx_data_vld_packed_word[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => derived_rxd_vld,
      I1 => \rx_data_packed_state_reg_n_0_[1]\,
      I2 => \rx_data_packed_state_reg_n_0_[0]\,
      O => \rx_data_vld_packed_word[2]_i_4_n_0\
    );
\rx_data_vld_packed_word[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => \^rx_client_clk_enbl\,
      I1 => \rx_data_valid_array_reg_n_0_[1][0]\,
      I2 => \rx_data_packed_state_reg_n_0_[1]\,
      I3 => \rx_data_packed_state_reg_n_0_[0]\,
      I4 => derived_rxd_vld,
      I5 => rx_reset,
      O => \rx_data_vld_packed_word[2]_i_5_n_0\
    );
\rx_data_vld_packed_word[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBA0AA"
    )
        port map (
      I0 => derived_rxd_vld,
      I1 => \rx_data_valid_array_reg_n_0_[1][0]\,
      I2 => RX_CLK_ENABLE_IN,
      I3 => speed_is_10_100,
      I4 => \^d\(35),
      O => \rx_data_vld_packed_word[3]_i_1_n_0\
    );
\rx_data_vld_packed_word_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word[0]_i_1_n_0\,
      Q => \^d\(32),
      R => '0'
    );
\rx_data_vld_packed_word_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word[1]_i_1_n_0\,
      Q => \^d\(33),
      R => '0'
    );
\rx_data_vld_packed_word_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word[2]_i_1_n_0\,
      Q => \^d\(34),
      R => '0'
    );
\rx_data_vld_packed_word_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word[3]_i_1_n_0\,
      Q => \^d\(35),
      R => rx_reset
    );
\rx_data_words_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(0),
      Q => \rx_data_words_array_reg_n_0_[1][0]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(10),
      Q => \rx_data_words_array_reg_n_0_[1][10]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(11),
      Q => \rx_data_words_array_reg_n_0_[1][11]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(12),
      Q => \rx_data_words_array_reg_n_0_[1][12]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(13),
      Q => \rx_data_words_array_reg_n_0_[1][13]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(14),
      Q => \rx_data_words_array_reg_n_0_[1][14]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(15),
      Q => \rx_data_words_array_reg_n_0_[1][15]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(16),
      Q => \rx_data_words_array_reg_n_0_[1][16]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(17),
      Q => \rx_data_words_array_reg_n_0_[1][17]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(18),
      Q => \rx_data_words_array_reg_n_0_[1][18]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(19),
      Q => \rx_data_words_array_reg_n_0_[1][19]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(1),
      Q => \rx_data_words_array_reg_n_0_[1][1]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(20),
      Q => \rx_data_words_array_reg_n_0_[1][20]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(21),
      Q => \rx_data_words_array_reg_n_0_[1][21]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(22),
      Q => \rx_data_words_array_reg_n_0_[1][22]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(23),
      Q => \rx_data_words_array_reg_n_0_[1][23]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(24),
      Q => \rx_data_words_array_reg_n_0_[1][24]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(25),
      Q => \rx_data_words_array_reg_n_0_[1][25]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(26),
      Q => \rx_data_words_array_reg_n_0_[1][26]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(27),
      Q => \rx_data_words_array_reg_n_0_[1][27]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(28),
      Q => \rx_data_words_array_reg_n_0_[1][28]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(29),
      Q => \rx_data_words_array_reg_n_0_[1][29]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(2),
      Q => \rx_data_words_array_reg_n_0_[1][2]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(30),
      Q => \rx_data_words_array_reg_n_0_[1][30]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(31),
      Q => \rx_data_words_array_reg_n_0_[1][31]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(3),
      Q => \rx_data_words_array_reg_n_0_[1][3]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(4),
      Q => \rx_data_words_array_reg_n_0_[1][4]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(5),
      Q => \rx_data_words_array_reg_n_0_[1][5]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(6),
      Q => \rx_data_words_array_reg_n_0_[1][6]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(7),
      Q => \rx_data_words_array_reg_n_0_[1][7]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(8),
      Q => \rx_data_words_array_reg_n_0_[1][8]\,
      R => rx_reset
    );
\rx_data_words_array_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \^d\(9),
      Q => \rx_data_words_array_reg_n_0_[1][9]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][0]\,
      Q => \rx_data_words_array_reg_n_0_[2][0]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][10]\,
      Q => \rx_data_words_array_reg_n_0_[2][10]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][11]\,
      Q => \rx_data_words_array_reg_n_0_[2][11]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][12]\,
      Q => \rx_data_words_array_reg_n_0_[2][12]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][13]\,
      Q => \rx_data_words_array_reg_n_0_[2][13]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][14]\,
      Q => \rx_data_words_array_reg_n_0_[2][14]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][15]\,
      Q => \rx_data_words_array_reg_n_0_[2][15]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][16]\,
      Q => \rx_data_words_array_reg_n_0_[2][16]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][17]\,
      Q => \rx_data_words_array_reg_n_0_[2][17]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][18]\,
      Q => \rx_data_words_array_reg_n_0_[2][18]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][19]\,
      Q => \rx_data_words_array_reg_n_0_[2][19]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][1]\,
      Q => \rx_data_words_array_reg_n_0_[2][1]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][20]\,
      Q => \rx_data_words_array_reg_n_0_[2][20]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][21]\,
      Q => \rx_data_words_array_reg_n_0_[2][21]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][22]\,
      Q => \rx_data_words_array_reg_n_0_[2][22]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][23]\,
      Q => \rx_data_words_array_reg_n_0_[2][23]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][24]\,
      Q => \rx_data_words_array_reg_n_0_[2][24]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][25]\,
      Q => \rx_data_words_array_reg_n_0_[2][25]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][26]\,
      Q => \rx_data_words_array_reg_n_0_[2][26]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][27]\,
      Q => \rx_data_words_array_reg_n_0_[2][27]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][28]\,
      Q => \rx_data_words_array_reg_n_0_[2][28]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][29]\,
      Q => \rx_data_words_array_reg_n_0_[2][29]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][2]\,
      Q => \rx_data_words_array_reg_n_0_[2][2]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][30]\,
      Q => \rx_data_words_array_reg_n_0_[2][30]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][31]\,
      Q => \rx_data_words_array_reg_n_0_[2][31]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][3]\,
      Q => \rx_data_words_array_reg_n_0_[2][3]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][4]\,
      Q => \rx_data_words_array_reg_n_0_[2][4]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][5]\,
      Q => \rx_data_words_array_reg_n_0_[2][5]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][6]\,
      Q => \rx_data_words_array_reg_n_0_[2][6]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][7]\,
      Q => \rx_data_words_array_reg_n_0_[2][7]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][8]\,
      Q => \rx_data_words_array_reg_n_0_[2][8]\,
      R => rx_reset
    );
\rx_data_words_array_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_data_words_array[1]_0\,
      D => \rx_data_words_array_reg_n_0_[1][9]\,
      Q => \rx_data_words_array_reg_n_0_[2][9]\,
      R => rx_reset
    );
\rxclclk_rxd_mem_last_read_out_ptr_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY_n_1\,
      Q => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[0]\,
      R => rx_reset
    );
\rxclclk_rxd_mem_last_read_out_ptr_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY_n_0\,
      Q => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[1]\,
      R => rx_reset
    );
\rxclclk_rxd_mem_last_read_out_ptr_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[2]_i_1_n_0\,
      Q => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[2]\,
      R => rx_reset
    );
\rxclclk_rxd_mem_last_read_out_ptr_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[3]_i_1_n_0\,
      Q => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[3]\,
      R => rx_reset
    );
\rxclclk_rxd_mem_last_read_out_ptr_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[4]_i_1_n_0\,
      Q => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[4]\,
      R => rx_reset
    );
\rxclclk_rxd_mem_last_read_out_ptr_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0\,
      Q => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[5]\,
      R => rx_reset
    );
\rxclclk_rxd_mem_last_read_out_ptr_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1_n_0\,
      Q => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[6]\,
      R => rx_reset
    );
\rxclclk_rxd_mem_last_read_out_ptr_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[7]_i_1_n_0\,
      Q => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[7]\,
      R => rx_reset
    );
\rxclclk_rxd_mem_last_read_out_ptr_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[8]_i_1_n_0\,
      Q => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[8]\,
      R => rx_reset
    );
\rxclclk_rxd_mem_last_read_out_ptr_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[9]_i_1_n_0\,
      Q => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[9]\,
      R => rx_reset
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_out2_out,
      I1 => \gray_to_bin__0\(4),
      I2 => data_out1_out,
      O => \gray_to_bin__0\(2)
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gray_to_bin__0\(4),
      I1 => data_out2_out,
      O => \gray_to_bin__0\(3)
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_out4_out,
      I1 => data_out34_out,
      I2 => data_out6_out,
      I3 => data_out7_out,
      I4 => data_out5_out,
      I5 => data_out3_out,
      O => \gray_to_bin__0\(4)
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => data_out5_out,
      I1 => data_out7_out,
      I2 => data_out6_out,
      I3 => data_out34_out,
      I4 => data_out4_out,
      O => \gray_to_bin__0\(5)
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_out34_out,
      I1 => data_out6_out,
      I2 => data_out7_out,
      I3 => data_out5_out,
      O => \gray_to_bin__0\(6)
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_out7_out,
      I1 => data_out6_out,
      I2 => data_out34_out,
      O => \gray_to_bin__0\(7)
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_out34_out,
      I1 => data_out7_out,
      O => \gray_to_bin__0\(8)
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin__0\(0),
      Q => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0]\,
      R => rx_reset
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin__0\(1),
      Q => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1]\,
      R => rx_reset
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin__0\(2),
      Q => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2]\,
      R => rx_reset
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin__0\(3),
      Q => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3]\,
      R => rx_reset
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin__0\(4),
      Q => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4]\,
      R => rx_reset
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin__0\(5),
      Q => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5]\,
      R => rx_reset
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin__0\(6),
      Q => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6]\,
      R => rx_reset
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin__0\(7),
      Q => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7]\,
      R => rx_reset
    );
\rxclclk_rxs_mem_last_read_out_ptr_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \gray_to_bin__0\(8),
      Q => \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8]\,
      R => rx_reset
    );
\rxd_mem_addr_cntr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7545"
    )
        port map (
      I0 => \^q\(0),
      I1 => receive_frame_data_current_state(1),
      I2 => receive_frame_data_current_state(0),
      I3 => rxd_mem_next_available4write_ptr_reg(0),
      O => \p_0_in__0\(0)
    );
\rxd_mem_addr_cntr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F666066"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => receive_frame_data_current_state(1),
      I3 => receive_frame_data_current_state(0),
      I4 => rxd_mem_next_available4write_ptr_reg(1),
      O => \p_0_in__0\(1)
    );
\rxd_mem_addr_cntr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78FF787878007878"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => receive_frame_data_current_state(1),
      I4 => receive_frame_data_current_state(0),
      I5 => rxd_mem_next_available4write_ptr_reg(2),
      O => \p_0_in__0\(2)
    );
\rxd_mem_addr_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \rxd_mem_addr_cntr[8]_i_2__0_n_0\,
      I5 => rxd_mem_next_available4write_ptr_reg(3),
      O => \p_0_in__0\(3)
    );
\rxd_mem_addr_cntr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F666066"
    )
        port map (
      I0 => \rxd_mem_addr_cntr[4]_i_2__0_n_0\,
      I1 => \^q\(4),
      I2 => receive_frame_data_current_state(1),
      I3 => receive_frame_data_current_state(0),
      I4 => rxd_mem_next_available4write_ptr_reg(4),
      O => \p_0_in__0\(4)
    );
\rxd_mem_addr_cntr[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \rxd_mem_addr_cntr[4]_i_2__0_n_0\
    );
\rxd_mem_addr_cntr[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F666066"
    )
        port map (
      I0 => \rxd_mem_addr_cntr[5]_i_2__0_n_0\,
      I1 => \^q\(5),
      I2 => receive_frame_data_current_state(1),
      I3 => receive_frame_data_current_state(0),
      I4 => rxd_mem_next_available4write_ptr_reg(5),
      O => \p_0_in__0\(5)
    );
\rxd_mem_addr_cntr[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \rxd_mem_addr_cntr[5]_i_2__0_n_0\
    );
\rxd_mem_addr_cntr[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F666066"
    )
        port map (
      I0 => \rxd_mem_addr_cntr[9]_i_3__0_n_0\,
      I1 => \^q\(6),
      I2 => receive_frame_data_current_state(1),
      I3 => receive_frame_data_current_state(0),
      I4 => rxd_mem_next_available4write_ptr_reg(6),
      O => \p_0_in__0\(6)
    );
\rxd_mem_addr_cntr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78FF787878007878"
    )
        port map (
      I0 => \^q\(6),
      I1 => \rxd_mem_addr_cntr[9]_i_3__0_n_0\,
      I2 => \^q\(7),
      I3 => receive_frame_data_current_state(1),
      I4 => receive_frame_data_current_state(0),
      I5 => rxd_mem_next_available4write_ptr_reg(7),
      O => \p_0_in__0\(7)
    );
\rxd_mem_addr_cntr[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => \rxd_mem_addr_cntr[9]_i_3__0_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => \rxd_mem_addr_cntr[8]_i_2__0_n_0\,
      I5 => rxd_mem_next_available4write_ptr_reg(8),
      O => \p_0_in__0\(8)
    );
\rxd_mem_addr_cntr[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => receive_frame_data_current_state(1),
      I1 => receive_frame_data_current_state(0),
      O => \rxd_mem_addr_cntr[8]_i_2__0_n_0\
    );
\rxd_mem_addr_cntr[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBABEBABABABA"
    )
        port map (
      I0 => rx_reset,
      I1 => receive_frame_data_current_state(1),
      I2 => receive_frame_data_current_state(0),
      I3 => speed_is_10_100,
      I4 => RX_CLK_ENABLE_IN,
      I5 => rx_data_packed_ready,
      O => \rxd_mem_addr_cntr[9]_i_1__0_n_0\
    );
\rxd_mem_addr_cntr[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78FF787878007878"
    )
        port map (
      I0 => \rxd_mem_addr_cntr[9]_i_3__0_n_0\,
      I1 => \rxd_mem_addr_cntr[9]_i_4__0_n_0\,
      I2 => \^q\(9),
      I3 => receive_frame_data_current_state(1),
      I4 => receive_frame_data_current_state(0),
      I5 => rxd_mem_next_available4write_ptr_reg(9),
      O => \p_0_in__0\(9)
    );
\rxd_mem_addr_cntr[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \rxd_mem_addr_cntr[9]_i_3__0_n_0\
    );
\rxd_mem_addr_cntr[9]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(6),
      O => \rxd_mem_addr_cntr[9]_i_4__0_n_0\
    );
\rxd_mem_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxd_mem_addr_cntr[9]_i_1__0_n_0\,
      D => \p_0_in__0\(0),
      Q => \^q\(0),
      R => rx_reset
    );
\rxd_mem_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxd_mem_addr_cntr[9]_i_1__0_n_0\,
      D => \p_0_in__0\(1),
      Q => \^q\(1),
      R => rx_reset
    );
\rxd_mem_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxd_mem_addr_cntr[9]_i_1__0_n_0\,
      D => \p_0_in__0\(2),
      Q => \^q\(2),
      R => rx_reset
    );
\rxd_mem_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxd_mem_addr_cntr[9]_i_1__0_n_0\,
      D => \p_0_in__0\(3),
      Q => \^q\(3),
      R => rx_reset
    );
\rxd_mem_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxd_mem_addr_cntr[9]_i_1__0_n_0\,
      D => \p_0_in__0\(4),
      Q => \^q\(4),
      R => rx_reset
    );
\rxd_mem_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxd_mem_addr_cntr[9]_i_1__0_n_0\,
      D => \p_0_in__0\(5),
      Q => \^q\(5),
      R => rx_reset
    );
\rxd_mem_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxd_mem_addr_cntr[9]_i_1__0_n_0\,
      D => \p_0_in__0\(6),
      Q => \^q\(6),
      R => rx_reset
    );
\rxd_mem_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxd_mem_addr_cntr[9]_i_1__0_n_0\,
      D => \p_0_in__0\(7),
      Q => \^q\(7),
      R => rx_reset
    );
\rxd_mem_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxd_mem_addr_cntr[9]_i_1__0_n_0\,
      D => \p_0_in__0\(8),
      Q => \^q\(8),
      R => rx_reset
    );
\rxd_mem_addr_cntr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxd_mem_addr_cntr[9]_i_1__0_n_0\,
      D => \p_0_in__0\(9),
      Q => \^q\(9),
      R => rx_reset
    );
\rxd_mem_last_read_out_ptr_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB2B"
    )
        port map (
      I0 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[0]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => rxd_mem_last_read_out_ptr_reg(0),
      O => \rxd_mem_last_read_out_ptr_reg[0]_i_1__0_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB2B"
    )
        port map (
      I0 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[1]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => rxd_mem_last_read_out_ptr_reg(1),
      O => \rxd_mem_last_read_out_ptr_reg[1]_i_1__0_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB2B"
    )
        port map (
      I0 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[2]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => rxd_mem_last_read_out_ptr_reg(2),
      O => \rxd_mem_last_read_out_ptr_reg[2]_i_1__0_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB2B"
    )
        port map (
      I0 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[3]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => rxd_mem_last_read_out_ptr_reg(3),
      O => \rxd_mem_last_read_out_ptr_reg[3]_i_1__0_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB2B"
    )
        port map (
      I0 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[4]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => rxd_mem_last_read_out_ptr_reg(4),
      O => \rxd_mem_last_read_out_ptr_reg[4]_i_1__0_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB2B"
    )
        port map (
      I0 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[5]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => rxd_mem_last_read_out_ptr_reg(5),
      O => \rxd_mem_last_read_out_ptr_reg[5]_i_1__0_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB2B"
    )
        port map (
      I0 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[6]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => rxd_mem_last_read_out_ptr_reg(6),
      O => \rxd_mem_last_read_out_ptr_reg[6]_i_1__0_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB2B"
    )
        port map (
      I0 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[7]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => rxd_mem_last_read_out_ptr_reg(7),
      O => \rxd_mem_last_read_out_ptr_reg[7]_i_1__0_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB2B"
    )
        port map (
      I0 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[8]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => rxd_mem_last_read_out_ptr_reg(8),
      O => \rxd_mem_last_read_out_ptr_reg[8]_i_1__0_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB2B"
    )
        port map (
      I0 => \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[9]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => rxd_mem_last_read_out_ptr_reg(9),
      O => \rxd_mem_last_read_out_ptr_reg[9]_i_1__0_n_0\
    );
\rxd_mem_last_read_out_ptr_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \rxd_mem_last_read_out_ptr_reg[0]_i_1__0_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(0),
      S => rx_reset
    );
\rxd_mem_last_read_out_ptr_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \rxd_mem_last_read_out_ptr_reg[1]_i_1__0_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(1),
      S => rx_reset
    );
\rxd_mem_last_read_out_ptr_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \rxd_mem_last_read_out_ptr_reg[2]_i_1__0_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(2),
      S => rx_reset
    );
\rxd_mem_last_read_out_ptr_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \rxd_mem_last_read_out_ptr_reg[3]_i_1__0_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(3),
      S => rx_reset
    );
\rxd_mem_last_read_out_ptr_reg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \rxd_mem_last_read_out_ptr_reg[4]_i_1__0_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(4),
      S => rx_reset
    );
\rxd_mem_last_read_out_ptr_reg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \rxd_mem_last_read_out_ptr_reg[5]_i_1__0_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(5),
      S => rx_reset
    );
\rxd_mem_last_read_out_ptr_reg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \rxd_mem_last_read_out_ptr_reg[6]_i_1__0_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(6),
      S => rx_reset
    );
\rxd_mem_last_read_out_ptr_reg_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \rxd_mem_last_read_out_ptr_reg[7]_i_1__0_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(7),
      S => rx_reset
    );
\rxd_mem_last_read_out_ptr_reg_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \rxd_mem_last_read_out_ptr_reg[8]_i_1__0_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(8),
      S => rx_reset
    );
\rxd_mem_last_read_out_ptr_reg_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \rxd_mem_last_read_out_ptr_reg[9]_i_1__0_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(9),
      S => rx_reset
    );
\rxd_mem_next_available4write_ptr_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^clkasignalinreg_reg_0\,
      I2 => rxd_mem_next_available4write_ptr_reg(0),
      I3 => \rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0\,
      O => \p_1_in__0\(0)
    );
\rxd_mem_next_available4write_ptr_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^clkasignalinreg_reg_0\,
      I2 => rxd_mem_next_available4write_ptr_reg(1),
      I3 => \rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0\,
      O => \p_1_in__0\(1)
    );
\rxd_mem_next_available4write_ptr_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^clkasignalinreg_reg_0\,
      I2 => rxd_mem_next_available4write_ptr_reg(2),
      I3 => \rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0\,
      O => \p_1_in__0\(2)
    );
\rxd_mem_next_available4write_ptr_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^clkasignalinreg_reg_0\,
      I2 => rxd_mem_next_available4write_ptr_reg(3),
      I3 => \rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0\,
      O => \p_1_in__0\(3)
    );
\rxd_mem_next_available4write_ptr_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^clkasignalinreg_reg_0\,
      I2 => rxd_mem_next_available4write_ptr_reg(4),
      I3 => \rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0\,
      O => \p_1_in__0\(4)
    );
\rxd_mem_next_available4write_ptr_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^clkasignalinreg_reg_0\,
      I2 => rxd_mem_next_available4write_ptr_reg(5),
      I3 => \rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0\,
      O => \p_1_in__0\(5)
    );
\rxd_mem_next_available4write_ptr_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^clkasignalinreg_reg_0\,
      I2 => rxd_mem_next_available4write_ptr_reg(6),
      I3 => \rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0\,
      O => \p_1_in__0\(6)
    );
\rxd_mem_next_available4write_ptr_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^clkasignalinreg_reg_0\,
      I2 => rxd_mem_next_available4write_ptr_reg(7),
      I3 => \rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0\,
      O => \p_1_in__0\(7)
    );
\rxd_mem_next_available4write_ptr_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^clkasignalinreg_reg_0\,
      I2 => rxd_mem_next_available4write_ptr_reg(8),
      I3 => \rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0\,
      O => \p_1_in__0\(8)
    );
\rxd_mem_next_available4write_ptr_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^clkasignalinreg_reg_0\,
      I2 => rxd_mem_next_available4write_ptr_reg(9),
      I3 => \rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0\,
      O => \p_1_in__0\(9)
    );
\rxd_mem_next_available4write_ptr_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFFFFFF0000"
    )
        port map (
      I0 => not_enough_rxs_memory,
      I1 => \^clkasignalinreg_reg\,
      I2 => save_rx_badframe_reg_n_0,
      I3 => \ClkBAxiEthBClkCrsBusOut_reg[14]\,
      I4 => receive_frame_data_current_state(1),
      I5 => receive_frame_data_current_state(0),
      O => \rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0\
    );
\rxd_mem_next_available4write_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \p_1_in__0\(0),
      Q => rxd_mem_next_available4write_ptr_reg(0),
      R => rx_reset
    );
\rxd_mem_next_available4write_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \p_1_in__0\(1),
      Q => rxd_mem_next_available4write_ptr_reg(1),
      R => rx_reset
    );
\rxd_mem_next_available4write_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \p_1_in__0\(2),
      Q => rxd_mem_next_available4write_ptr_reg(2),
      R => rx_reset
    );
\rxd_mem_next_available4write_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \p_1_in__0\(3),
      Q => rxd_mem_next_available4write_ptr_reg(3),
      R => rx_reset
    );
\rxd_mem_next_available4write_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \p_1_in__0\(4),
      Q => rxd_mem_next_available4write_ptr_reg(4),
      R => rx_reset
    );
\rxd_mem_next_available4write_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \p_1_in__0\(5),
      Q => rxd_mem_next_available4write_ptr_reg(5),
      R => rx_reset
    );
\rxd_mem_next_available4write_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \p_1_in__0\(6),
      Q => rxd_mem_next_available4write_ptr_reg(6),
      R => rx_reset
    );
\rxd_mem_next_available4write_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \p_1_in__0\(7),
      Q => rxd_mem_next_available4write_ptr_reg(7),
      R => rx_reset
    );
\rxd_mem_next_available4write_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \p_1_in__0\(8),
      Q => rxd_mem_next_available4write_ptr_reg(8),
      R => rx_reset
    );
\rxd_mem_next_available4write_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => \p_1_in__0\(9),
      Q => rxd_mem_next_available4write_ptr_reg(9),
      R => rx_reset
    );
\rxs_mem_addr_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080B08"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_cmb(0),
      I1 => rxs_addr_cntr_load,
      I2 => rx_reset,
      I3 => rxs_addr_cntr_en,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      O => \rxs_mem_addr_cntr[0]_i_1_n_0\
    );
\rxs_mem_addr_cntr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"542A"
    )
        port map (
      I0 => receive_frame_current_state(3),
      I1 => receive_frame_current_state(1),
      I2 => receive_frame_current_state(0),
      I3 => receive_frame_current_state(2),
      O => rxs_addr_cntr_en
    );
\rxs_mem_addr_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_cmb(1),
      I1 => \rxs_mem_addr_cntr[8]_i_3_n_0\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I4 => \rxs_mem_addr_cntr[8]_i_6_n_0\,
      O => \rxs_mem_addr_cntr[1]_i_1_n_0\
    );
\rxs_mem_addr_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFCFFFAFAFF"
    )
        port map (
      I0 => \rxs_mem_addr_cntr[2]_i_2_n_0\,
      I1 => rxs_mem_next_available4write_ptr_cmb(2),
      I2 => rx_reset,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I4 => \rxs_mem_addr_cntr[8]_i_4_n_0\,
      I5 => rxs_addr_cntr_load,
      O => \rxs_mem_addr_cntr[2]_i_1_n_0\
    );
\rxs_mem_addr_cntr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000000FFFFFFFF"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[8]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[7]\,
      I2 => \rxs_mem_addr_cntr[7]_i_2_n_0\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      I5 => rxs_addr_cntr_en,
      O => \rxs_mem_addr_cntr[2]_i_2_n_0\
    );
\rxs_mem_addr_cntr[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => receive_frame_current_state(0),
      I1 => receive_frame_current_state(1),
      I2 => receive_frame_current_state(2),
      I3 => receive_frame_current_state(3),
      O => rxs_addr_cntr_load
    );
\rxs_mem_addr_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FF8F8888888888"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_cmb(3),
      I1 => \rxs_mem_addr_cntr[8]_i_3_n_0\,
      I2 => \rxs_mem_addr_cntr[8]_i_4_n_0\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I5 => \rxs_mem_addr_cntr[8]_i_6_n_0\,
      O => \rxs_mem_addr_cntr[3]_i_1_n_0\
    );
\rxs_mem_addr_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8888F88888888"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_cmb(4),
      I1 => \rxs_mem_addr_cntr[8]_i_3_n_0\,
      I2 => \rxs_mem_addr_cntr[4]_i_2_n_0\,
      I3 => \rxs_mem_addr_cntr[8]_i_4_n_0\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      I5 => \rxs_mem_addr_cntr[8]_i_6_n_0\,
      O => \rxs_mem_addr_cntr[4]_i_1_n_0\
    );
\rxs_mem_addr_cntr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      O => \rxs_mem_addr_cntr[4]_i_2_n_0\
    );
\rxs_mem_addr_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8888F88888888"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_cmb(5),
      I1 => \rxs_mem_addr_cntr[8]_i_3_n_0\,
      I2 => \rxs_mem_addr_cntr[5]_i_2_n_0\,
      I3 => \rxs_mem_addr_cntr[8]_i_4_n_0\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      I5 => \rxs_mem_addr_cntr[8]_i_6_n_0\,
      O => \rxs_mem_addr_cntr[5]_i_1_n_0\
    );
\rxs_mem_addr_cntr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      O => \rxs_mem_addr_cntr[5]_i_2_n_0\
    );
\rxs_mem_addr_cntr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8888F88888888"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_cmb(6),
      I1 => \rxs_mem_addr_cntr[8]_i_3_n_0\,
      I2 => \rxs_mem_addr_cntr[6]_i_2_n_0\,
      I3 => \rxs_mem_addr_cntr[8]_i_4_n_0\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[6]\,
      I5 => \rxs_mem_addr_cntr[8]_i_6_n_0\,
      O => \rxs_mem_addr_cntr[6]_i_1_n_0\
    );
\rxs_mem_addr_cntr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      O => \rxs_mem_addr_cntr[6]_i_2_n_0\
    );
\rxs_mem_addr_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8888F88888888"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_cmb(7),
      I1 => \rxs_mem_addr_cntr[8]_i_3_n_0\,
      I2 => \rxs_mem_addr_cntr[8]_i_4_n_0\,
      I3 => \rxs_mem_addr_cntr[7]_i_2_n_0\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[7]\,
      I5 => \rxs_mem_addr_cntr[8]_i_6_n_0\,
      O => \rxs_mem_addr_cntr[7]_i_1_n_0\
    );
\rxs_mem_addr_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[6]\,
      O => \rxs_mem_addr_cntr[7]_i_2_n_0\
    );
\rxs_mem_addr_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCEEEEEEFCCCC"
    )
        port map (
      I0 => \^rx_client_clk_enbl\,
      I1 => rx_reset,
      I2 => receive_frame_current_state(0),
      I3 => receive_frame_current_state(1),
      I4 => receive_frame_current_state(2),
      I5 => receive_frame_current_state(3),
      O => \rxs_mem_addr_cntr[8]_i_1_n_0\
    );
\rxs_mem_addr_cntr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8888F88888888"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_cmb(8),
      I1 => \rxs_mem_addr_cntr[8]_i_3_n_0\,
      I2 => \rxs_mem_addr_cntr[8]_i_4_n_0\,
      I3 => \rxs_mem_addr_cntr[8]_i_5_n_0\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[8]\,
      I5 => \rxs_mem_addr_cntr[8]_i_6_n_0\,
      O => \rxs_mem_addr_cntr[8]_i_2_n_0\
    );
\rxs_mem_addr_cntr[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => receive_frame_current_state(3),
      I1 => receive_frame_current_state(2),
      I2 => receive_frame_current_state(1),
      I3 => receive_frame_current_state(0),
      I4 => rx_reset,
      O => \rxs_mem_addr_cntr[8]_i_3_n_0\
    );
\rxs_mem_addr_cntr[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      O => \rxs_mem_addr_cntr[8]_i_4_n_0\
    );
\rxs_mem_addr_cntr[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rxs_mem_addr_cntr_reg_n_0_[6]\,
      I1 => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      I2 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I3 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I4 => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      I5 => \rxs_mem_addr_cntr_reg_n_0_[7]\,
      O => \rxs_mem_addr_cntr[8]_i_5_n_0\
    );
\rxs_mem_addr_cntr[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111101111"
    )
        port map (
      I0 => \rxs_mem_addr_cntr[2]_i_2_n_0\,
      I1 => rx_reset,
      I2 => receive_frame_current_state(0),
      I3 => receive_frame_current_state(1),
      I4 => receive_frame_current_state(2),
      I5 => receive_frame_current_state(3),
      O => \rxs_mem_addr_cntr[8]_i_6_n_0\
    );
\rxs_mem_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxs_mem_addr_cntr[8]_i_1_n_0\,
      D => \rxs_mem_addr_cntr[0]_i_1_n_0\,
      Q => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      R => '0'
    );
\rxs_mem_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxs_mem_addr_cntr[8]_i_1_n_0\,
      D => \rxs_mem_addr_cntr[1]_i_1_n_0\,
      Q => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      R => '0'
    );
\rxs_mem_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxs_mem_addr_cntr[8]_i_1_n_0\,
      D => \rxs_mem_addr_cntr[2]_i_1_n_0\,
      Q => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      R => '0'
    );
\rxs_mem_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxs_mem_addr_cntr[8]_i_1_n_0\,
      D => \rxs_mem_addr_cntr[3]_i_1_n_0\,
      Q => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      R => '0'
    );
\rxs_mem_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxs_mem_addr_cntr[8]_i_1_n_0\,
      D => \rxs_mem_addr_cntr[4]_i_1_n_0\,
      Q => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      R => '0'
    );
\rxs_mem_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxs_mem_addr_cntr[8]_i_1_n_0\,
      D => \rxs_mem_addr_cntr[5]_i_1_n_0\,
      Q => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      R => '0'
    );
\rxs_mem_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxs_mem_addr_cntr[8]_i_1_n_0\,
      D => \rxs_mem_addr_cntr[6]_i_1_n_0\,
      Q => \rxs_mem_addr_cntr_reg_n_0_[6]\,
      R => '0'
    );
\rxs_mem_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxs_mem_addr_cntr[8]_i_1_n_0\,
      D => \rxs_mem_addr_cntr[7]_i_1_n_0\,
      Q => \rxs_mem_addr_cntr_reg_n_0_[7]\,
      R => '0'
    );
\rxs_mem_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rxs_mem_addr_cntr[8]_i_1_n_0\,
      D => \rxs_mem_addr_cntr[8]_i_2_n_0\,
      Q => \rxs_mem_addr_cntr_reg_n_0_[8]\,
      R => '0'
    );
\rxs_mem_next_available4write_ptr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31FF200077EE0000"
    )
        port map (
      I0 => receive_frame_current_state(0),
      I1 => receive_frame_current_state(2),
      I2 => \rxs_mem_addr_cntr_reg_n_0_[0]\,
      I3 => receive_frame_current_state(3),
      I4 => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[0]\,
      I5 => receive_frame_current_state(1),
      O => rxs_mem_next_available4write_ptr_cmb(0)
    );
\rxs_mem_next_available4write_ptr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31FF200077EE0000"
    )
        port map (
      I0 => receive_frame_current_state(0),
      I1 => receive_frame_current_state(2),
      I2 => \rxs_mem_addr_cntr_reg_n_0_[1]\,
      I3 => receive_frame_current_state(3),
      I4 => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[1]\,
      I5 => receive_frame_current_state(1),
      O => rxs_mem_next_available4write_ptr_cmb(1)
    );
\rxs_mem_next_available4write_ptr_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCCAC"
    )
        port map (
      I0 => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[2]\,
      I1 => rxs_mem_next_available4write_ptr_cmb(2),
      I2 => speed_is_10_100,
      I3 => RX_CLK_ENABLE_IN,
      I4 => rx_reset,
      O => \rxs_mem_next_available4write_ptr_reg[2]_i_1_n_0\
    );
\rxs_mem_next_available4write_ptr_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"455FFFFF40000005"
    )
        port map (
      I0 => receive_frame_current_state(2),
      I1 => \rxs_mem_addr_cntr_reg_n_0_[2]\,
      I2 => receive_frame_current_state(1),
      I3 => receive_frame_current_state(0),
      I4 => receive_frame_current_state(3),
      I5 => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[2]\,
      O => rxs_mem_next_available4write_ptr_cmb(2)
    );
\rxs_mem_next_available4write_ptr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31FF200077EE0000"
    )
        port map (
      I0 => receive_frame_current_state(0),
      I1 => receive_frame_current_state(2),
      I2 => \rxs_mem_addr_cntr_reg_n_0_[3]\,
      I3 => receive_frame_current_state(3),
      I4 => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[3]\,
      I5 => receive_frame_current_state(1),
      O => rxs_mem_next_available4write_ptr_cmb(3)
    );
\rxs_mem_next_available4write_ptr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31FF200077EE0000"
    )
        port map (
      I0 => receive_frame_current_state(0),
      I1 => receive_frame_current_state(2),
      I2 => \rxs_mem_addr_cntr_reg_n_0_[4]\,
      I3 => receive_frame_current_state(3),
      I4 => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[4]\,
      I5 => receive_frame_current_state(1),
      O => rxs_mem_next_available4write_ptr_cmb(4)
    );
\rxs_mem_next_available4write_ptr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31FF200077EE0000"
    )
        port map (
      I0 => receive_frame_current_state(0),
      I1 => receive_frame_current_state(2),
      I2 => \rxs_mem_addr_cntr_reg_n_0_[5]\,
      I3 => receive_frame_current_state(3),
      I4 => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[5]\,
      I5 => receive_frame_current_state(1),
      O => rxs_mem_next_available4write_ptr_cmb(5)
    );
\rxs_mem_next_available4write_ptr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31FF200077EE0000"
    )
        port map (
      I0 => receive_frame_current_state(0),
      I1 => receive_frame_current_state(2),
      I2 => \rxs_mem_addr_cntr_reg_n_0_[6]\,
      I3 => receive_frame_current_state(3),
      I4 => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[6]\,
      I5 => receive_frame_current_state(1),
      O => rxs_mem_next_available4write_ptr_cmb(6)
    );
\rxs_mem_next_available4write_ptr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31FF200077EE0000"
    )
        port map (
      I0 => receive_frame_current_state(0),
      I1 => receive_frame_current_state(2),
      I2 => \rxs_mem_addr_cntr_reg_n_0_[7]\,
      I3 => receive_frame_current_state(3),
      I4 => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[7]\,
      I5 => receive_frame_current_state(1),
      O => rxs_mem_next_available4write_ptr_cmb(7)
    );
\rxs_mem_next_available4write_ptr_reg[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => speed_is_10_100,
      I1 => RX_CLK_ENABLE_IN,
      I2 => rx_reset,
      O => rxs_mem_next_available4write_ptr_reg
    );
\rxs_mem_next_available4write_ptr_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2A2AA8222A2AA8"
    )
        port map (
      I0 => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[8]\,
      I1 => receive_frame_current_state(3),
      I2 => receive_frame_current_state(2),
      I3 => receive_frame_current_state(1),
      I4 => receive_frame_current_state(0),
      I5 => \rxs_mem_addr_cntr_reg_n_0_[8]\,
      O => rxs_mem_next_available4write_ptr_cmb(8)
    );
\rxs_mem_next_available4write_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => rxs_mem_next_available4write_ptr_cmb(0),
      Q => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[0]\,
      R => rx_reset
    );
\rxs_mem_next_available4write_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => rxs_mem_next_available4write_ptr_cmb(1),
      Q => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[1]\,
      R => rx_reset
    );
\rxs_mem_next_available4write_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_next_available4write_ptr_reg[2]_i_1_n_0\,
      Q => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[2]\,
      R => '0'
    );
\rxs_mem_next_available4write_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => rxs_mem_next_available4write_ptr_cmb(3),
      Q => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[3]\,
      R => rx_reset
    );
\rxs_mem_next_available4write_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => rxs_mem_next_available4write_ptr_cmb(4),
      Q => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[4]\,
      R => rx_reset
    );
\rxs_mem_next_available4write_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => rxs_mem_next_available4write_ptr_cmb(5),
      Q => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[5]\,
      R => rx_reset
    );
\rxs_mem_next_available4write_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => rxs_mem_next_available4write_ptr_cmb(6),
      Q => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[6]\,
      R => rx_reset
    );
\rxs_mem_next_available4write_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => rxs_mem_next_available4write_ptr_cmb(7),
      Q => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[7]\,
      R => rx_reset
    );
\rxs_mem_next_available4write_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rxs_mem_next_available4write_ptr_reg,
      D => rxs_mem_next_available4write_ptr_cmb(8),
      Q => \rxs_mem_next_available4write_ptr_reg_reg_n_0_[8]\,
      R => rx_reset
    );
\rxs_status_word_1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => rxs_status_word_1_reg(0),
      I1 => rxd_mem_next_available4write_ptr_reg(0),
      I2 => receive_frame_data_current_state(1),
      I3 => receive_frame_data_current_state(0),
      O => \rxs_status_word_1_reg[0]_i_1_n_0\
    );
\rxs_status_word_1_reg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC0"
    )
        port map (
      I0 => frame_length_bytes_lat(0),
      I1 => rxs_status_word_1_reg(16),
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      O => \rxs_status_word_1_reg[16]_i_1_n_0\
    );
\rxs_status_word_1_reg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC0"
    )
        port map (
      I0 => frame_length_bytes_lat(1),
      I1 => rxs_status_word_1_reg(17),
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      O => \rxs_status_word_1_reg[17]_i_1_n_0\
    );
\rxs_status_word_1_reg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC0"
    )
        port map (
      I0 => frame_length_bytes_lat(2),
      I1 => rxs_status_word_1_reg(18),
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      O => \rxs_status_word_1_reg[18]_i_1_n_0\
    );
\rxs_status_word_1_reg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC0"
    )
        port map (
      I0 => frame_length_bytes_lat(3),
      I1 => rxs_status_word_1_reg(19),
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      O => \rxs_status_word_1_reg[19]_i_1_n_0\
    );
\rxs_status_word_1_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => rxs_status_word_1_reg(1),
      I1 => rxd_mem_next_available4write_ptr_reg(1),
      I2 => receive_frame_data_current_state(1),
      I3 => receive_frame_data_current_state(0),
      O => \rxs_status_word_1_reg[1]_i_1_n_0\
    );
\rxs_status_word_1_reg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC0"
    )
        port map (
      I0 => frame_length_bytes_lat(4),
      I1 => rxs_status_word_1_reg(20),
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      O => \rxs_status_word_1_reg[20]_i_1_n_0\
    );
\rxs_status_word_1_reg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC0"
    )
        port map (
      I0 => frame_length_bytes_lat(5),
      I1 => rxs_status_word_1_reg(21),
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      O => \rxs_status_word_1_reg[21]_i_1_n_0\
    );
\rxs_status_word_1_reg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC0"
    )
        port map (
      I0 => frame_length_bytes_lat(6),
      I1 => rxs_status_word_1_reg(22),
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      O => \rxs_status_word_1_reg[22]_i_1_n_0\
    );
\rxs_status_word_1_reg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC0"
    )
        port map (
      I0 => frame_length_bytes_lat(7),
      I1 => rxs_status_word_1_reg(23),
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      O => \rxs_status_word_1_reg[23]_i_1_n_0\
    );
\rxs_status_word_1_reg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC0"
    )
        port map (
      I0 => frame_length_bytes_lat(8),
      I1 => rxs_status_word_1_reg(24),
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      O => \rxs_status_word_1_reg[24]_i_1_n_0\
    );
\rxs_status_word_1_reg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC0"
    )
        port map (
      I0 => frame_length_bytes_lat(9),
      I1 => rxs_status_word_1_reg(25),
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      O => \rxs_status_word_1_reg[25]_i_1_n_0\
    );
\rxs_status_word_1_reg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC0"
    )
        port map (
      I0 => frame_length_bytes_lat(10),
      I1 => rxs_status_word_1_reg(26),
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      O => \rxs_status_word_1_reg[26]_i_1_n_0\
    );
\rxs_status_word_1_reg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC0"
    )
        port map (
      I0 => frame_length_bytes_lat(11),
      I1 => rxs_status_word_1_reg(27),
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      O => \rxs_status_word_1_reg[27]_i_1_n_0\
    );
\rxs_status_word_1_reg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC0"
    )
        port map (
      I0 => frame_length_bytes_lat(12),
      I1 => rxs_status_word_1_reg(28),
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      O => \rxs_status_word_1_reg[28]_i_1_n_0\
    );
\rxs_status_word_1_reg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC0"
    )
        port map (
      I0 => frame_length_bytes_lat(13),
      I1 => rxs_status_word_1_reg(29),
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      O => \rxs_status_word_1_reg[29]_i_1_n_0\
    );
\rxs_status_word_1_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => rxs_status_word_1_reg(2),
      I1 => rxd_mem_next_available4write_ptr_reg(2),
      I2 => receive_frame_data_current_state(1),
      I3 => receive_frame_data_current_state(0),
      O => \rxs_status_word_1_reg[2]_i_1_n_0\
    );
\rxs_status_word_1_reg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC0"
    )
        port map (
      I0 => frame_length_bytes_lat(14),
      I1 => rxs_status_word_1_reg(30),
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      O => \rxs_status_word_1_reg[30]_i_1_n_0\
    );
\rxs_status_word_1_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC0"
    )
        port map (
      I0 => frame_length_bytes_lat(15),
      I1 => rxs_status_word_1_reg(31),
      I2 => receive_frame_data_current_state(0),
      I3 => receive_frame_data_current_state(1),
      O => \rxs_status_word_1_reg[31]_i_1_n_0\
    );
\rxs_status_word_1_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => rxs_status_word_1_reg(3),
      I1 => rxd_mem_next_available4write_ptr_reg(3),
      I2 => receive_frame_data_current_state(1),
      I3 => receive_frame_data_current_state(0),
      O => \rxs_status_word_1_reg[3]_i_1_n_0\
    );
\rxs_status_word_1_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => rxs_status_word_1_reg(4),
      I1 => rxd_mem_next_available4write_ptr_reg(4),
      I2 => receive_frame_data_current_state(1),
      I3 => receive_frame_data_current_state(0),
      O => \rxs_status_word_1_reg[4]_i_1_n_0\
    );
\rxs_status_word_1_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => rxs_status_word_1_reg(5),
      I1 => rxd_mem_next_available4write_ptr_reg(5),
      I2 => receive_frame_data_current_state(1),
      I3 => receive_frame_data_current_state(0),
      O => \rxs_status_word_1_reg[5]_i_1_n_0\
    );
\rxs_status_word_1_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => rxs_status_word_1_reg(6),
      I1 => rxd_mem_next_available4write_ptr_reg(6),
      I2 => receive_frame_data_current_state(1),
      I3 => receive_frame_data_current_state(0),
      O => \rxs_status_word_1_reg[6]_i_1_n_0\
    );
\rxs_status_word_1_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => rxs_status_word_1_reg(7),
      I1 => rxd_mem_next_available4write_ptr_reg(7),
      I2 => receive_frame_data_current_state(1),
      I3 => receive_frame_data_current_state(0),
      O => \rxs_status_word_1_reg[7]_i_1_n_0\
    );
\rxs_status_word_1_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => rxs_status_word_1_reg(8),
      I1 => rxd_mem_next_available4write_ptr_reg(8),
      I2 => receive_frame_data_current_state(1),
      I3 => receive_frame_data_current_state(0),
      O => \rxs_status_word_1_reg[8]_i_1_n_0\
    );
\rxs_status_word_1_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => rxs_status_word_1_reg(9),
      I1 => rxd_mem_next_available4write_ptr_reg(9),
      I2 => receive_frame_data_current_state(1),
      I3 => receive_frame_data_current_state(0),
      O => \rxs_status_word_1_reg[9]_i_1_n_0\
    );
\rxs_status_word_1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[0]_i_1_n_0\,
      Q => rxs_status_word_1_reg(0),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[16]_i_1_n_0\,
      Q => rxs_status_word_1_reg(16),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[17]_i_1_n_0\,
      Q => rxs_status_word_1_reg(17),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[18]_i_1_n_0\,
      Q => rxs_status_word_1_reg(18),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[19]_i_1_n_0\,
      Q => rxs_status_word_1_reg(19),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[1]_i_1_n_0\,
      Q => rxs_status_word_1_reg(1),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[20]_i_1_n_0\,
      Q => rxs_status_word_1_reg(20),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[21]_i_1_n_0\,
      Q => rxs_status_word_1_reg(21),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[22]_i_1_n_0\,
      Q => rxs_status_word_1_reg(22),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[23]_i_1_n_0\,
      Q => rxs_status_word_1_reg(23),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[24]_i_1_n_0\,
      Q => rxs_status_word_1_reg(24),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[25]_i_1_n_0\,
      Q => rxs_status_word_1_reg(25),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[26]_i_1_n_0\,
      Q => rxs_status_word_1_reg(26),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[27]_i_1_n_0\,
      Q => rxs_status_word_1_reg(27),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[28]_i_1_n_0\,
      Q => rxs_status_word_1_reg(28),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[29]_i_1_n_0\,
      Q => rxs_status_word_1_reg(29),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[2]_i_1_n_0\,
      Q => rxs_status_word_1_reg(2),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[30]_i_1_n_0\,
      Q => rxs_status_word_1_reg(30),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[31]_i_1_n_0\,
      Q => rxs_status_word_1_reg(31),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[3]_i_1_n_0\,
      Q => rxs_status_word_1_reg(3),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[4]_i_1_n_0\,
      Q => rxs_status_word_1_reg(4),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[5]_i_1_n_0\,
      Q => rxs_status_word_1_reg(5),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[6]_i_1_n_0\,
      Q => rxs_status_word_1_reg(6),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[7]_i_1_n_0\,
      Q => rxs_status_word_1_reg(7),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[8]_i_1_n_0\,
      Q => rxs_status_word_1_reg(8),
      R => rx_reset
    );
\rxs_status_word_1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \rxs_status_word_1_reg[9]_i_1_n_0\,
      Q => rxs_status_word_1_reg(9),
      R => rx_reset
    );
\rxs_status_word_6_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \rxs_status_word_6_reg_reg_n_0_[0]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => frame_length_bytes_lat(0),
      O => rxs_status_word_6_cmb(0)
    );
\rxs_status_word_6_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \rxs_status_word_6_reg_reg_n_0_[10]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => frame_length_bytes_lat(10),
      O => rxs_status_word_6_cmb(10)
    );
\rxs_status_word_6_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \rxs_status_word_6_reg_reg_n_0_[11]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => frame_length_bytes_lat(11),
      O => rxs_status_word_6_cmb(11)
    );
\rxs_status_word_6_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \rxs_status_word_6_reg_reg_n_0_[12]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => frame_length_bytes_lat(12),
      O => rxs_status_word_6_cmb(12)
    );
\rxs_status_word_6_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \rxs_status_word_6_reg_reg_n_0_[13]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => frame_length_bytes_lat(13),
      O => rxs_status_word_6_cmb(13)
    );
\rxs_status_word_6_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \rxs_status_word_6_reg_reg_n_0_[14]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => frame_length_bytes_lat(14),
      O => rxs_status_word_6_cmb(14)
    );
\rxs_status_word_6_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \rxs_status_word_6_reg_reg_n_0_[15]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => frame_length_bytes_lat(15),
      O => rxs_status_word_6_cmb(15)
    );
\rxs_status_word_6_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \rxs_status_word_6_reg_reg_n_0_[1]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => frame_length_bytes_lat(1),
      O => rxs_status_word_6_cmb(1)
    );
\rxs_status_word_6_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \rxs_status_word_6_reg_reg_n_0_[2]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => frame_length_bytes_lat(2),
      O => rxs_status_word_6_cmb(2)
    );
\rxs_status_word_6_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \rxs_status_word_6_reg_reg_n_0_[3]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => frame_length_bytes_lat(3),
      O => rxs_status_word_6_cmb(3)
    );
\rxs_status_word_6_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \rxs_status_word_6_reg_reg_n_0_[4]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => frame_length_bytes_lat(4),
      O => rxs_status_word_6_cmb(4)
    );
\rxs_status_word_6_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \rxs_status_word_6_reg_reg_n_0_[5]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => frame_length_bytes_lat(5),
      O => rxs_status_word_6_cmb(5)
    );
\rxs_status_word_6_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \rxs_status_word_6_reg_reg_n_0_[6]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => frame_length_bytes_lat(6),
      O => rxs_status_word_6_cmb(6)
    );
\rxs_status_word_6_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \rxs_status_word_6_reg_reg_n_0_[7]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => frame_length_bytes_lat(7),
      O => rxs_status_word_6_cmb(7)
    );
\rxs_status_word_6_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \rxs_status_word_6_reg_reg_n_0_[8]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => frame_length_bytes_lat(8),
      O => rxs_status_word_6_cmb(8)
    );
\rxs_status_word_6_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \rxs_status_word_6_reg_reg_n_0_[9]\,
      I1 => receive_frame_data_current_state(0),
      I2 => receive_frame_data_current_state(1),
      I3 => frame_length_bytes_lat(9),
      O => rxs_status_word_6_cmb(9)
    );
\rxs_status_word_6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => rxs_status_word_6_cmb(0),
      Q => \rxs_status_word_6_reg_reg_n_0_[0]\,
      R => rx_reset
    );
\rxs_status_word_6_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => rxs_status_word_6_cmb(10),
      Q => \rxs_status_word_6_reg_reg_n_0_[10]\,
      R => rx_reset
    );
\rxs_status_word_6_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => rxs_status_word_6_cmb(11),
      Q => \rxs_status_word_6_reg_reg_n_0_[11]\,
      R => rx_reset
    );
\rxs_status_word_6_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => rxs_status_word_6_cmb(12),
      Q => \rxs_status_word_6_reg_reg_n_0_[12]\,
      R => rx_reset
    );
\rxs_status_word_6_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => rxs_status_word_6_cmb(13),
      Q => \rxs_status_word_6_reg_reg_n_0_[13]\,
      R => rx_reset
    );
\rxs_status_word_6_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => rxs_status_word_6_cmb(14),
      Q => \rxs_status_word_6_reg_reg_n_0_[14]\,
      R => rx_reset
    );
\rxs_status_word_6_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => rxs_status_word_6_cmb(15),
      Q => \rxs_status_word_6_reg_reg_n_0_[15]\,
      R => rx_reset
    );
\rxs_status_word_6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => rxs_status_word_6_cmb(1),
      Q => \rxs_status_word_6_reg_reg_n_0_[1]\,
      R => rx_reset
    );
\rxs_status_word_6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => rxs_status_word_6_cmb(2),
      Q => \rxs_status_word_6_reg_reg_n_0_[2]\,
      R => rx_reset
    );
\rxs_status_word_6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => rxs_status_word_6_cmb(3),
      Q => \rxs_status_word_6_reg_reg_n_0_[3]\,
      R => rx_reset
    );
\rxs_status_word_6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => rxs_status_word_6_cmb(4),
      Q => \rxs_status_word_6_reg_reg_n_0_[4]\,
      R => rx_reset
    );
\rxs_status_word_6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => rxs_status_word_6_cmb(5),
      Q => \rxs_status_word_6_reg_reg_n_0_[5]\,
      R => rx_reset
    );
\rxs_status_word_6_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => rxs_status_word_6_cmb(6),
      Q => \rxs_status_word_6_reg_reg_n_0_[6]\,
      R => rx_reset
    );
\rxs_status_word_6_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => rxs_status_word_6_cmb(7),
      Q => \rxs_status_word_6_reg_reg_n_0_[7]\,
      R => rx_reset
    );
\rxs_status_word_6_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => rxs_status_word_6_cmb(8),
      Q => \rxs_status_word_6_reg_reg_n_0_[8]\,
      R => rx_reset
    );
\rxs_status_word_6_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => rxs_status_word_6_cmb(9),
      Q => \rxs_status_word_6_reg_reg_n_0_[9]\,
      R => rx_reset
    );
save_rx_badframe_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8F80000"
    )
        port map (
      I0 => rx_axis_mac_tlast,
      I1 => rx_axis_mac_tuser,
      I2 => derived_rx_bad_frame_d1,
      I3 => end_of_frame_reset_in,
      I4 => \^rx_client_clk_enbl\,
      I5 => save_rx_badframe_reg_n_0,
      O => save_rx_badframe_i_1_n_0
    );
save_rx_badframe_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => save_rx_badframe_i_1_n_0,
      Q => save_rx_badframe_reg_n_0,
      R => rx_reset
    );
save_rx_goodframe_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFFFFFF4F40000"
    )
        port map (
      I0 => rx_axis_mac_tuser,
      I1 => rx_axis_mac_tlast,
      I2 => derived_rx_good_frame_d1,
      I3 => end_of_frame_reset_in,
      I4 => \^rx_client_clk_enbl\,
      I5 => \^clkasignalinreg_reg\,
      O => save_rx_goodframe_i_1_n_0
    );
save_rx_goodframe_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => save_rx_goodframe_i_1_n_0,
      Q => \^clkasignalinreg_reg\,
      R => rx_reset
    );
\start_of_frame_array[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => derived_rxd_vld,
      I1 => start_of_frame_d1,
      O => \start_of_frame_array[1]_i_1_n_0\
    );
\start_of_frame_array_reg[16]_srl7___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_33\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^rx_client_clk_enbl\,
      CLK => rx_mac_aclk,
      D => p_2_in,
      Q => \start_of_frame_array_reg[16]_srl7___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_33_n_0\
    );
\start_of_frame_array_reg[17]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_34\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \start_of_frame_array_reg[16]_srl7___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_33_n_0\,
      Q => \start_of_frame_array_reg[17]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_34_n_0\,
      R => '0'
    );
\start_of_frame_array_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \start_of_frame_array_reg_gate__0_n_0\,
      Q => \start_of_frame_array_reg_n_0_[18]\,
      R => rx_reset
    );
\start_of_frame_array_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \start_of_frame_array[1]_i_1_n_0\,
      Q => p_49_in,
      R => rx_reset
    );
\start_of_frame_array_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => p_49_in,
      Q => \start_of_frame_array_reg_n_0_[2]\,
      R => rx_reset
    );
\start_of_frame_array_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \start_of_frame_array_reg_n_0_[2]\,
      Q => p_48_in,
      R => rx_reset
    );
\start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_30\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^rx_client_clk_enbl\,
      CLK => rx_mac_aclk,
      D => p_48_in,
      Q => \start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_30_n_0\
    );
\start_of_frame_array_reg[8]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_31\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => \start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_30_n_0\,
      Q => \start_of_frame_array_reg[8]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_31_n_0\,
      R => '0'
    );
\start_of_frame_array_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => start_of_frame_array_reg_gate_n_0,
      Q => p_2_in,
      R => rx_reset
    );
start_of_frame_array_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \start_of_frame_array_reg[8]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_31_n_0\,
      I1 => end_of_frame_reset_array_reg_r_31,
      O => start_of_frame_array_reg_gate_n_0
    );
\start_of_frame_array_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \start_of_frame_array_reg[17]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_34_n_0\,
      I1 => end_of_frame_reset_array_reg_r_34,
      O => \start_of_frame_array_reg_gate__0_n_0\
    );
start_of_frame_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \^rx_client_clk_enbl\,
      D => derived_rxd_vld,
      Q => start_of_frame_d1,
      R => rx_reset
    );
\statistics_vector[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => speed_is_10_100,
      I1 => RX_CLK_ENABLE_IN,
      I2 => rx_statistics_valid_i_reg,
      O => statistics_vector
    );
\statistics_vector_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(0),
      Q => \statistics_vector_reg_n_0_[0]\,
      R => rx_reset
    );
\statistics_vector_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(10),
      Q => \statistics_vector_reg_n_0_[10]\,
      R => rx_reset
    );
\statistics_vector_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(11),
      Q => \statistics_vector_reg_n_0_[11]\,
      R => rx_reset
    );
\statistics_vector_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(12),
      Q => \statistics_vector_reg_n_0_[12]\,
      R => rx_reset
    );
\statistics_vector_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(13),
      Q => \statistics_vector_reg_n_0_[13]\,
      R => rx_reset
    );
\statistics_vector_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(14),
      Q => \statistics_vector_reg_n_0_[14]\,
      R => rx_reset
    );
\statistics_vector_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(15),
      Q => \statistics_vector_reg_n_0_[15]\,
      R => rx_reset
    );
\statistics_vector_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(16),
      Q => \statistics_vector_reg_n_0_[16]\,
      R => rx_reset
    );
\statistics_vector_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(17),
      Q => \statistics_vector_reg_n_0_[17]\,
      R => rx_reset
    );
\statistics_vector_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(18),
      Q => \statistics_vector_reg_n_0_[18]\,
      R => rx_reset
    );
\statistics_vector_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(19),
      Q => \statistics_vector_reg_n_0_[19]\,
      R => rx_reset
    );
\statistics_vector_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(1),
      Q => \statistics_vector_reg_n_0_[1]\,
      R => rx_reset
    );
\statistics_vector_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(20),
      Q => \statistics_vector_reg_n_0_[20]\,
      R => rx_reset
    );
\statistics_vector_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(21),
      Q => \statistics_vector_reg_n_0_[21]\,
      R => rx_reset
    );
\statistics_vector_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(22),
      Q => \statistics_vector_reg_n_0_[22]\,
      R => rx_reset
    );
\statistics_vector_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(23),
      Q => \statistics_vector_reg_n_0_[23]\,
      R => rx_reset
    );
\statistics_vector_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(24),
      Q => \statistics_vector_reg_n_0_[24]\,
      R => rx_reset
    );
\statistics_vector_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(25),
      Q => \statistics_vector_reg_n_0_[25]\,
      R => rx_reset
    );
\statistics_vector_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(2),
      Q => \statistics_vector_reg_n_0_[2]\,
      R => rx_reset
    );
\statistics_vector_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(3),
      Q => \statistics_vector_reg_n_0_[3]\,
      R => rx_reset
    );
\statistics_vector_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(4),
      Q => \statistics_vector_reg_n_0_[4]\,
      R => rx_reset
    );
\statistics_vector_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(5),
      Q => \statistics_vector_reg_n_0_[5]\,
      R => rx_reset
    );
\statistics_vector_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(6),
      Q => \statistics_vector_reg_n_0_[6]\,
      R => rx_reset
    );
\statistics_vector_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(7),
      Q => \statistics_vector_reg_n_0_[7]\,
      R => rx_reset
    );
\statistics_vector_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(8),
      Q => \statistics_vector_reg_n_0_[8]\,
      R => rx_reset
    );
\statistics_vector_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => statistics_vector,
      D => \rx_statistics_vector_i_reg[26]\(9),
      Q => \statistics_vector_reg_n_0_[9]\,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_tx_axistream_if is
  port (
    Axi_Str_TxC_2_Mem_We : out STD_LOGIC;
    AXI_STR_TXD_TREADY : out STD_LOGIC;
    AXI_STR_TXC_TREADY : out STD_LOGIC;
    Axi_Str_TxD_2_Mem_En : out STD_LOGIC;
    Axi_Str_TxC_2_Mem_En : out STD_LOGIC;
    ClkARst : out STD_LOGIC;
    Axi_Str_TxD_2_Mem_We : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \txd_rd_pntr_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \txc_rd_addr2_pntr_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Axi_Str_TxD_2_Mem_Din : out STD_LOGIC_VECTOR ( 35 downto 0 );
    Axi_Str_TxC_2_Mem_Din : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Axi_Str_TxC_2_Mem_Addr : out STD_LOGIC_VECTOR ( 9 downto 0 );
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    reset2axi_str_txd : in STD_LOGIC;
    AXI_STR_TXD_TVALID : in STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    AXI_STR_TXD_TLAST : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    AXI_STR_TXC_TVALID : in STD_LOGIC;
    AXI_STR_TXC_TLAST : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Axi_Str_TxC_2_Mem_Dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AXI_STR_TXD_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_STR_TXD_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_tx_axistream_if : entity is "tx_axistream_if";
end bd_929b_eth_buf_0_tx_axistream_if;

architecture STRUCTURE of bd_929b_eth_buf_0_tx_axistream_if is
begin
\GEN_BASIC.TX_BASIC_INTERFACE\: entity work.bd_929b_eth_buf_0_tx_basic_if
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      AXI_STR_TXC_TLAST => AXI_STR_TXC_TLAST,
      AXI_STR_TXC_TREADY => AXI_STR_TXC_TREADY,
      AXI_STR_TXC_TVALID => AXI_STR_TXC_TVALID,
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      AXI_STR_TXD_TDATA(31 downto 0) => AXI_STR_TXD_TDATA(31 downto 0),
      AXI_STR_TXD_TKEEP(3 downto 0) => AXI_STR_TXD_TKEEP(3 downto 0),
      AXI_STR_TXD_TLAST => AXI_STR_TXD_TLAST,
      AXI_STR_TXD_TREADY => AXI_STR_TXD_TREADY,
      AXI_STR_TXD_TVALID => AXI_STR_TXD_TVALID,
      Axi_Str_TxC_2_Mem_Addr(9 downto 0) => Axi_Str_TxC_2_Mem_Addr(9 downto 0),
      Axi_Str_TxC_2_Mem_Din(11 downto 0) => Axi_Str_TxC_2_Mem_Din(11 downto 0),
      Axi_Str_TxC_2_Mem_Dout(9 downto 0) => Axi_Str_TxC_2_Mem_Dout(9 downto 0),
      Axi_Str_TxC_2_Mem_En => Axi_Str_TxC_2_Mem_En,
      Axi_Str_TxD_2_Mem_Din(35 downto 0) => Axi_Str_TxD_2_Mem_Din(35 downto 0),
      Axi_Str_TxD_2_Mem_En => Axi_Str_TxD_2_Mem_En,
      Axi_Str_TxD_2_Mem_We(0) => Axi_Str_TxD_2_Mem_We(0),
      ClkARst => ClkARst,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      S(2 downto 0) => S(2 downto 0),
      reset2axi_str_txd => reset2axi_str_txd,
      sync_rst1_reg => sync_rst1_reg,
      \txc_rd_addr2_pntr_reg[8]_0\(8 downto 0) => \txc_rd_addr2_pntr_reg[8]\(8 downto 0),
      txc_we_dly1_reg_0 => Axi_Str_TxC_2_Mem_We,
      \txd_rd_pntr_reg[8]_0\(8 downto 0) => \txd_rd_pntr_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_wr_logic is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    reset2axi_str_rxd : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_wr_logic : entity is "wr_logic";
end bd_929b_eth_buf_0_wr_logic;

architecture STRUCTURE of bd_929b_eth_buf_0_wr_logic is
  signal \^gcc0.gc0.count_d1_reg[4]\ : STD_LOGIC;
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal wpntr_n_6 : STD_LOGIC;
begin
  \gcc0.gc0.count_d1_reg[4]\ <= \^gcc0.gc0.count_d1_reg[4]\;
\gwss.wsts\: entity work.bd_929b_eth_buf_0_wr_status_flags_ss
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      E(0) => \^gcc0.gc0.count_d1_reg[4]\,
      \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0) => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0),
      \out\ => \gwss.wsts_n_0\,
      ram_full_fb_i_reg_0 => wpntr_n_6,
      reset2axi_str_rxd => reset2axi_str_rxd
    );
wpntr: entity work.bd_929b_eth_buf_0_wr_bin_cntr
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      E(0) => \^gcc0.gc0.count_d1_reg[4]\,
      Q(4 downto 0) => Q(4 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_reg[4]\(4 downto 0) => \gc0.count_reg[4]\(4 downto 0),
      \out\ => \out\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_fb_i_reg => \gwss.wsts_n_0\,
      ram_full_i_reg => wpntr_n_6,
      reset2axi_str_rxd => reset2axi_str_rxd
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_axi_lite_ipif is
  port (
    BUS2IP_WrCE_reg_reg : out STD_LOGIC;
    bus2shim_cs : out STD_LOGIC;
    BUS2IP_RdCE_reg_reg : out STD_LOGIC;
    start2_reg : out STD_LOGIC;
    S_AXI_BVALID : out STD_LOGIC;
    embedded_awaddr_reg_reg : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ARREADY : out STD_LOGIC;
    \BUS2IP_Addr_reg_reg[14]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    BUS2IP_WrCE_reg : in STD_LOGIC;
    Shim2IP_CS1 : in STD_LOGIC;
    BUS2IP_RdCE_reg : in STD_LOGIC;
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 17 downto 0 );
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 17 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    embedded_awaddr_reg : in STD_LOGIC;
    S_AXI_2TEMAC_BVALID : in STD_LOGIC;
    S_AXI_2TEMAC_AWREADY : in STD_LOGIC;
    S_AXI_2TEMAC_WREADY : in STD_LOGIC;
    embedded_araddr_reg : in STD_LOGIC;
    S_AXI_2TEMAC_RVALID : in STD_LOGIC;
    S_AXI_2TEMAC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2TEMAC_ARREADY : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    invalidRdReq : in STD_LOGIC;
    ip2shim_rd_ack : in STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    invalidWrReq : in STD_LOGIC;
    ip2shim_wr_ack : in STD_LOGIC;
    S_AXI_WVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_axi_lite_ipif : entity is "axi_lite_ipif";
end bd_929b_eth_buf_0_axi_lite_ipif;

architecture STRUCTURE of bd_929b_eth_buf_0_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.bd_929b_eth_buf_0_slave_attachment
     port map (
      \BUS2IP_Addr_reg_reg[14]\(15 downto 0) => \BUS2IP_Addr_reg_reg[14]\(15 downto 0),
      BUS2IP_CS_reg_reg => bus2shim_cs,
      BUS2IP_RdCE_reg => BUS2IP_RdCE_reg,
      BUS2IP_RdCE_reg_reg => BUS2IP_RdCE_reg_reg,
      BUS2IP_WrCE_reg => BUS2IP_WrCE_reg,
      BUS2IP_WrCE_reg_reg => BUS2IP_WrCE_reg_reg,
      Q(31 downto 0) => Q(31 downto 0),
      S_AXI_2TEMAC_ARREADY => S_AXI_2TEMAC_ARREADY,
      S_AXI_2TEMAC_AWREADY => S_AXI_2TEMAC_AWREADY,
      S_AXI_2TEMAC_BVALID => S_AXI_2TEMAC_BVALID,
      S_AXI_2TEMAC_RDATA(31 downto 0) => S_AXI_2TEMAC_RDATA(31 downto 0),
      S_AXI_2TEMAC_RVALID => S_AXI_2TEMAC_RVALID,
      S_AXI_2TEMAC_WREADY => S_AXI_2TEMAC_WREADY,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARADDR(17 downto 0) => S_AXI_ARADDR(17 downto 0),
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_ARVALID => S_AXI_ARVALID,
      S_AXI_AWADDR(17 downto 0) => S_AXI_AWADDR(17 downto 0),
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_AWVALID => S_AXI_AWVALID,
      S_AXI_BREADY => S_AXI_BREADY,
      S_AXI_BVALID => S_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => S_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => S_AXI_RREADY,
      S_AXI_RVALID => S_AXI_RVALID,
      S_AXI_WREADY => S_AXI_WREADY,
      S_AXI_WVALID => S_AXI_WVALID,
      Shim2IP_CS1 => Shim2IP_CS1,
      embedded_araddr_reg => embedded_araddr_reg,
      embedded_awaddr_reg => embedded_awaddr_reg,
      embedded_awaddr_reg_reg => embedded_awaddr_reg_reg,
      invalidRdReq => invalidRdReq,
      invalidWrReq => invalidWrReq,
      ip2shim_rd_ack => ip2shim_rd_ack,
      ip2shim_wr_ack => ip2shim_wr_ack,
      start2_reg_0 => start2_reg,
      sync_rst1_reg => sync_rst1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_blk_mem_gen_generic_cstr is
  port (
    DI : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rx_mac_aclk : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    rx_client_clk_enbl_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rxd_mem_addr_cntr_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rx_client_rxd_dpmem_wr_data_d1_reg[35]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end bd_929b_eth_buf_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of bd_929b_eth_buf_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.bd_929b_eth_buf_0_blk_mem_gen_prim_width
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      DI(35 downto 0) => DI(35 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      rx_client_clk_enbl_d1 => rx_client_clk_enbl_d1,
      \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(35 downto 0) => \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(35 downto 0),
      rx_mac_aclk => rx_mac_aclk,
      \rxd_mem_addr_cntr_reg[9]\(9 downto 0) => \rxd_mem_addr_cntr_reg[9]\(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rx_mac_aclk : in STD_LOGIC;
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    rx_client_clk_enbl_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rx_client_rxs_dpmem_wr_data_d1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxs_dpmem_wr_data : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      D(35 downto 0) => D(35 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      axi_str_rxs_dpmem_wr_data(8 downto 0) => axi_str_rxs_dpmem_wr_data(8 downto 0),
      rx_client_clk_enbl_d1 => rx_client_clk_enbl_d1,
      \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(31 downto 0) => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(31 downto 0),
      rx_mac_aclk => rx_mac_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    \txd_1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_mac_aclk : in STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    Tx_Client_TxD_2_Mem_En : in STD_LOGIC;
    Axi_Str_TxD_2_Mem_En : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    reset2axi_str_txd : in STD_LOGIC;
    Tx_Client_TxD_2_Mem_Addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Axi_Str_TxD_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxD_2_Mem_Din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Axi_Str_TxD_2_Mem_We : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized1\ is
begin
\ramloop[0].ram.r\: entity work.\bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      Axi_Str_TxD_2_Mem_Addr(9 downto 0) => Axi_Str_TxD_2_Mem_Addr(9 downto 0),
      Axi_Str_TxD_2_Mem_Din(35 downto 0) => Axi_Str_TxD_2_Mem_Din(35 downto 0),
      Axi_Str_TxD_2_Mem_En => Axi_Str_TxD_2_Mem_En,
      Axi_Str_TxD_2_Mem_We(0) => Axi_Str_TxD_2_Mem_We(0),
      Tx_Client_TxD_2_Mem_Addr(11 downto 0) => Tx_Client_TxD_2_Mem_Addr(11 downto 0),
      Tx_Client_TxD_2_Mem_En => Tx_Client_TxD_2_Mem_En,
      reset2axi_str_txd => reset2axi_str_txd,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      \txd_1_reg[7]\(7 downto 0) => \txd_1_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized2\ is
  port (
    \end_addr_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \txc_rd_addr2_pntr_1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \txc_rd_addr2_pntr_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_mac_aclk : in STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_En : in STD_LOGIC;
    Axi_Str_TxC_2_Mem_En : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxC_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Tx_Client_TxC_2_Mem_Din : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxC_2_Mem_Din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Axi_Str_TxC_2_Mem_We : in STD_LOGIC;
    \txd_rd_pntr_1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \txc_rd_addr2_pntr_1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized2\ : entity is "blk_mem_gen_generic_cstr";
end \bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized2\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized2\ is
begin
\ramloop[0].ram.r\: entity work.\bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      Axi_Str_TxC_2_Mem_Addr(9 downto 0) => Axi_Str_TxC_2_Mem_Addr(9 downto 0),
      Axi_Str_TxC_2_Mem_Din(11 downto 0) => Axi_Str_TxC_2_Mem_Din(11 downto 0),
      Axi_Str_TxC_2_Mem_En => Axi_Str_TxC_2_Mem_En,
      Axi_Str_TxC_2_Mem_We => Axi_Str_TxC_2_Mem_We,
      S(2 downto 0) => S(2 downto 0),
      Tx_Client_TxC_2_Mem_Addr(9 downto 0) => Tx_Client_TxC_2_Mem_Addr(9 downto 0),
      Tx_Client_TxC_2_Mem_Din(9 downto 0) => Tx_Client_TxC_2_Mem_Din(9 downto 0),
      Tx_Client_TxC_2_Mem_En => Tx_Client_TxC_2_Mem_En,
      WEA(0) => WEA(0),
      \end_addr_reg[11]\(11 downto 0) => \end_addr_reg[11]\(11 downto 0),
      sync_rst1_reg => sync_rst1_reg,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      \txc_rd_addr2_pntr_1_reg[8]\(8 downto 0) => \txc_rd_addr2_pntr_1_reg[8]\(8 downto 0),
      \txc_rd_addr2_pntr_1_reg[9]\(9 downto 0) => \txc_rd_addr2_pntr_1_reg[9]\(9 downto 0),
      \txc_rd_addr2_pntr_reg[0]\(2 downto 0) => \txc_rd_addr2_pntr_reg[0]\(2 downto 0),
      \txd_rd_pntr_1_reg[8]\(8 downto 0) => \txd_rd_pntr_1_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    \count_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rxd_mem_last_read_out_ptr_gray_d1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_LAST : out STD_LOGIC;
    \rxd_mem_addr_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    AXI_STR_RXD_VALID : out STD_LOGIC;
    \gpr1.dout_i_reg[35]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rxd_mem_last_read_out_ptr_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    reset2axi_str_rxd : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    \ram_rd_en_temp__0\ : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    \FSM_sequential_rxd_axistream_current_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_rxs_axistream_current_state_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxd_word_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[2]\ : in STD_LOGIC;
    rxs2rxd_frame_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_rd_logic : entity is "rd_logic";
end bd_929b_eth_buf_0_rd_logic;

architecture STRUCTURE of bd_929b_eth_buf_0_rd_logic is
  signal cntr_en : STD_LOGIC;
  signal \^count_reg[0]\ : STD_LOGIC;
  signal fifoEmpty : STD_LOGIC;
  signal \^gc0.count_reg[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gr1.gdcf.dc_n_3\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
begin
  \count_reg[0]\ <= \^count_reg[0]\;
  \gc0.count_reg[4]\(0) <= \^gc0.count_reg[4]\(0);
  \out\ <= \^out\;
\gr1.gdcf.dc\: entity work.bd_929b_eth_buf_0_dc_ss_fwft
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      AXI_STR_RXD_LAST => AXI_STR_RXD_LAST,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      CO(0) => CO(0),
      D(0) => D(0),
      E(0) => cntr_en,
      \FSM_sequential_rxd_axistream_current_state_reg[2]\ => \FSM_sequential_rxd_axistream_current_state_reg[2]\,
      \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0) => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0),
      \FSM_sequential_rxs_axistream_current_state_reg[4]\(4 downto 0) => \FSM_sequential_rxs_axistream_current_state_reg[4]\(4 downto 0),
      RD_EN => RD_EN,
      empty_fwft_i_reg => fifoEmpty,
      \out\ => \^count_reg[0]\,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      reset2axi_str_rxd => reset2axi_str_rxd,
      \rxd_mem_addr_cntr_reg[0]\(0) => \rxd_mem_addr_cntr_reg[0]\(0),
      \rxd_mem_addr_cntr_reg[0]_0\ => \gr1.gdcf.dc_n_3\,
      \rxd_mem_last_read_out_ptr_gray_d1_reg[0]\(0) => \rxd_mem_last_read_out_ptr_gray_d1_reg[0]\(0),
      \rxd_mem_last_read_out_ptr_reg_reg[0]\(0) => \rxd_mem_last_read_out_ptr_reg_reg[0]\(0),
      \rxd_word_cnt_reg[12]\(0) => \rxd_word_cnt_reg[12]\(0)
    );
\gr1.gr1_int.rfwft\: entity work.bd_929b_eth_buf_0_rd_fwft
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      AXI_STR_RXD_VALID => AXI_STR_RXD_VALID,
      D(1 downto 0) => D(2 downto 1),
      E(0) => E(0),
      \FSM_sequential_rxd_axistream_current_state_reg[0]\ => \FSM_sequential_rxd_axistream_current_state_reg[0]\,
      \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0) => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0),
      \count_reg[0]\ => \^count_reg[0]\,
      \count_reg[0]_0\(0) => cntr_en,
      empty_fwft_i_reg_0 => \gr1.gdcf.dc_n_3\,
      \gc0.count_reg[4]\(0) => \^gc0.count_reg[4]\(0),
      \gpr1.dout_i_reg[35]\(0) => \gpr1.dout_i_reg[35]\(0),
      \out\ => fifoEmpty,
      ram_empty_fb_i_reg => \^out\,
      reset2axi_str_rxd => reset2axi_str_rxd,
      \rxd_word_cnt_reg[12]\(0) => \rxd_word_cnt_reg[12]\(0),
      rxs2rxd_frame_done => rxs2rxd_frame_done
    );
\grss.rsts\: entity work.bd_929b_eth_buf_0_rd_status_flags_ss
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      reset2axi_str_rxd => reset2axi_str_rxd
    );
rpntr: entity work.bd_929b_eth_buf_0_rd_bin_cntr
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      E(0) => \^gc0.count_reg[4]\(0),
      Q(4 downto 0) => Q(4 downto 0),
      \gpr1.dout_i_reg[1]\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0),
      reset2axi_str_rxd => reset2axi_str_rxd
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_reset_combiner is
  port (
    \ram_rd_en_temp__0\ : out STD_LOGIC;
    reset2axi_str_rxd : out STD_LOGIC;
    RD_EN : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    RESET2TX_CLIENT : out STD_LOGIC;
    RESET2TEMACn : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \ClkBAxiEthBClkCrsBusOut_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    RESET2RX_CLIENT : out STD_LOGIC;
    data_in : out STD_LOGIC;
    RESET2PCSPMA : out STD_LOGIC;
    PHY_RST_N : out STD_LOGIC;
    reset2axi_str_txd : out STD_LOGIC;
    GTX_CLK : in STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    AXI_STR_RXD_ARESETN : in STD_LOGIC;
    sample_tx_mac_config : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    AXI_STR_TXC_ARESETN : in STD_LOGIC;
    sample_rx_mac_config : in STD_LOGIC;
    AXI_STR_TXD_ARESETN : in STD_LOGIC;
    AXI_STR_RXS_ARESETN : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    rx_mac_aclk : in STD_LOGIC;
    tx_mac_aclk : in STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    AXI_STR_RXS_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_reset_combiner : entity is "reset_combiner";
end bd_929b_eth_buf_0_reset_combiner;

architecture STRUCTURE of bd_929b_eth_buf_0_reset_combiner is
  signal AXI_RESET_TO_GTX_n_0 : STD_LOGIC;
  signal AXI_RESET_TO_GTX_n_1 : STD_LOGIC;
  signal AXI_RESET_TO_GTX_n_2 : STD_LOGIC;
  signal ClkAOutOfClkBRst : STD_LOGIC;
  signal ClkARst : STD_LOGIC;
  signal ClkBOutOfClkARst : STD_LOGIC;
  signal ClkBRst : STD_LOGIC;
  signal ClkBRst0_in : STD_LOGIC;
  signal ClkBRst1_in : STD_LOGIC;
  signal ClkBRst2_in : STD_LOGIC;
  signal \GEN_NonUScale.PHY_RESET_N_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.PHY_RESET_N_i_3_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.phyResetCntEnable_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg[29]_COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_27_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_gate_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_0_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_10_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_11_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_12_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_13_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_14_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_15_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_16_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_17_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_18_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_19_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_1_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_20_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_21_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_22_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_23_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_24_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_25_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_26_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_27_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_2_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_3_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_4_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_5_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_6_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_7_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_8_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_9_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_1_reg_reg_r_n_0\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_NonUScale.srl32_2_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^phy_rst_n\ : STD_LOGIC;
  signal \^reset2pcspma\ : STD_LOGIC;
  signal axiStrRxSResetSaxiDomain : STD_LOGIC;
  signal axiStrRxdResetAxiStrRxsDomain : STD_LOGIC;
  signal axiStrRxdResetAxiStrTxcDomain : STD_LOGIC;
  signal axiStrRxdResetAxiStrTxdDomain : STD_LOGIC;
  signal axiStrRxdResetSaxiDomain : STD_LOGIC;
  signal axiStrRxsResetAxiStrRxdDomain : STD_LOGIC;
  signal axiStrRxsResetAxiStrTxdDomain : STD_LOGIC;
  signal axiStrTxcResetAxiStrRxdDomain : STD_LOGIC;
  signal axiStrTxcResetSaxiDomain : STD_LOGIC;
  signal axiStrTxdResetAxiStrRxdDomain : STD_LOGIC;
  signal axiStrTxdResetAxiStrRxsDomain : STD_LOGIC;
  signal axiStrTxdResetAxiStrTxcDomain : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal phyResetCntEnable : STD_LOGIC;
  signal phy_reset_count : STD_LOGIC;
  signal \^rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal saxiResetAxiStrRxdDomain : STD_LOGIC;
  signal saxiResetAxiStrRxsDomain : STD_LOGIC;
  signal saxiResetAxiStrTxcDomain : STD_LOGIC;
  signal srl32_2_output : STD_LOGIC;
  signal srl32_2_output_d1 : STD_LOGIC;
  signal \NLW_GEN_NonUScale.phy_reset_count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26\ : label is "U0/\COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26\ : label is "U0/\COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26 ";
begin
  PHY_RST_N <= \^phy_rst_n\;
  RESET2PCSPMA <= \^reset2pcspma\;
  data_in <= \^data_in\;
  \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\(0) <= \^rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\(0);
AXI_RESET_TO_GTX: entity work.bd_929b_eth_buf_0_actv_hi_reset_clk_cross_60
     port map (
      ClkARst => ClkARst,
      \GEN_NonUScale.PHY_RESET_CMPLTE_reg\ => AXI_RESET_TO_GTX_n_1,
      \GEN_NonUScale.PHY_RESET_N_reg\ => AXI_RESET_TO_GTX_n_2,
      \GEN_NonUScale.phy_reset_count_reg\(1 downto 0) => \GEN_NonUScale.phy_reset_count_reg\(11 downto 10),
      \GEN_NonUScale.phy_reset_count_reg[8]\ => \GEN_NonUScale.PHY_RESET_N_i_2_n_0\,
      GTX_CLK => GTX_CLK,
      PHY_RST_N => \^phy_rst_n\,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      data_in => \^data_in\,
      \out\ => AXI_RESET_TO_GTX_n_0,
      phyResetCntEnable => phyResetCntEnable
    );
AXI_RESET_TO_RXCLIENT: entity work.bd_929b_eth_buf_0_actv_hi_reset_clk_cross_61
     port map (
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(0) => \ClkBAxiEthBClkCrsBusOut_reg[15]\(0),
      RESET2RX_CLIENT => RESET2RX_CLIENT,
      S_AXI_ACLK => S_AXI_ACLK,
      rx_mac_aclk => rx_mac_aclk,
      sample_rx_mac_config => sample_rx_mac_config,
      sync_rst1_reg => \^reset2pcspma\
    );
AXI_RESET_TO_RXD_AXSTREAM: entity work.bd_929b_eth_buf_0_actv_hi_reset_clk_cross_62
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      AXI_STR_RXD_ARESETN => AXI_STR_RXD_ARESETN,
      ClkARst => ClkARst,
      ClkBRst0_in => ClkBRst0_in,
      \FSM_sequential_rxd_axistream_current_state_reg[0]\ => saxiResetAxiStrRxdDomain,
      RESET2TEMACn => RESET2TEMACn,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \out\ => axiStrRxdResetSaxiDomain,
      sync_rst1_reg => ClkAOutOfClkBRst,
      sync_rst1_reg_0 => axiStrRxSResetSaxiDomain,
      sync_rst1_reg_1 => axiStrTxcResetSaxiDomain
    );
AXI_RESET_TO_RXS_AXSTREAM: entity work.bd_929b_eth_buf_0_actv_hi_reset_clk_cross_63
     port map (
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      AXI_STR_RXS_ARESETN => AXI_STR_RXS_ARESETN,
      ClkARst => ClkARst,
      ClkBRst => ClkBRst,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \out\ => axiStrRxSResetSaxiDomain,
      \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ => saxiResetAxiStrRxsDomain
    );
AXI_RESET_TO_TXCLIENT: entity work.bd_929b_eth_buf_0_actv_hi_reset_clk_cross_64
     port map (
      E(0) => E(0),
      RESET2TX_CLIENT => RESET2TX_CLIENT,
      S_AXI_ACLK => S_AXI_ACLK,
      sample_tx_mac_config => sample_tx_mac_config,
      sync_rst1_reg => \^reset2pcspma\,
      tx_mac_aclk => tx_mac_aclk
    );
AXI_RESET_TO_TXC_AXSTREAM: entity work.bd_929b_eth_buf_0_actv_hi_reset_clk_cross_65
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      AXI_STR_TXC_ARESETN => AXI_STR_TXC_ARESETN,
      ClkARst => ClkARst,
      ClkBRst1_in => ClkBRst1_in,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => saxiResetAxiStrTxcDomain,
      RESET2PCSPMA => \^reset2pcspma\,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \out\ => axiStrTxcResetSaxiDomain,
      sync_rst1_reg => axiStrRxSResetSaxiDomain,
      sync_rst1_reg_0 => ClkAOutOfClkBRst,
      sync_rst1_reg_1 => axiStrRxdResetSaxiDomain
    );
AXI_RESET_TO_TXD_AXSTREAM: entity work.bd_929b_eth_buf_0_actv_hi_reset_clk_cross_66
     port map (
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      AXI_STR_TXD_ARESETN => AXI_STR_TXD_ARESETN,
      ClkARst => ClkARst,
      ClkBRst2_in => ClkBRst2_in,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => ClkBOutOfClkARst,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \out\ => ClkAOutOfClkBRst
    );
\GEN_NonUScale.PHY_RESET_CMPLTE_reg\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => AXI_RESET_TO_GTX_n_1,
      Q => \^data_in\,
      R => '0'
    );
\GEN_NonUScale.PHY_RESET_N_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GEN_NonUScale.phy_reset_count_reg\(8),
      I1 => \GEN_NonUScale.phy_reset_count_reg\(9),
      I2 => \GEN_NonUScale.phy_reset_count_reg\(5),
      I3 => \GEN_NonUScale.phy_reset_count_reg\(6),
      I4 => \GEN_NonUScale.phy_reset_count_reg\(7),
      I5 => \GEN_NonUScale.PHY_RESET_N_i_3_n_0\,
      O => \GEN_NonUScale.PHY_RESET_N_i_2_n_0\
    );
\GEN_NonUScale.PHY_RESET_N_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_NonUScale.phy_reset_count_reg\(0),
      I1 => \GEN_NonUScale.phy_reset_count_reg\(1),
      I2 => \GEN_NonUScale.phy_reset_count_reg\(2),
      I3 => \GEN_NonUScale.phy_reset_count_reg\(3),
      I4 => \GEN_NonUScale.phy_reset_count_reg\(4),
      O => \GEN_NonUScale.PHY_RESET_N_i_3_n_0\
    );
\GEN_NonUScale.PHY_RESET_N_reg\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => AXI_RESET_TO_GTX_n_2,
      Q => \^phy_rst_n\,
      R => '0'
    );
\GEN_NonUScale.phyResetCntEnable_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => srl32_2_output,
      I1 => srl32_2_output_d1,
      O => \GEN_NonUScale.phyResetCntEnable_i_1_n_0\
    );
\GEN_NonUScale.phyResetCntEnable_reg\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.phyResetCntEnable_i_1_n_0\,
      Q => phyResetCntEnable,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.phy_reset_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => phyResetCntEnable,
      I1 => \GEN_NonUScale.PHY_RESET_N_i_2_n_0\,
      I2 => \GEN_NonUScale.phy_reset_count_reg\(10),
      I3 => \GEN_NonUScale.phy_reset_count_reg\(11),
      O => phy_reset_count
    );
\GEN_NonUScale.phy_reset_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_NonUScale.phy_reset_count_reg\(3),
      O => \GEN_NonUScale.phy_reset_count[0]_i_3_n_0\
    );
\GEN_NonUScale.phy_reset_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_NonUScale.phy_reset_count_reg\(2),
      O => \GEN_NonUScale.phy_reset_count[0]_i_4_n_0\
    );
\GEN_NonUScale.phy_reset_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_NonUScale.phy_reset_count_reg\(1),
      O => \GEN_NonUScale.phy_reset_count[0]_i_5_n_0\
    );
\GEN_NonUScale.phy_reset_count[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_NonUScale.phy_reset_count_reg\(0),
      O => \GEN_NonUScale.phy_reset_count[0]_i_6_n_0\
    );
\GEN_NonUScale.phy_reset_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_NonUScale.phy_reset_count_reg\(7),
      O => \GEN_NonUScale.phy_reset_count[4]_i_2_n_0\
    );
\GEN_NonUScale.phy_reset_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_NonUScale.phy_reset_count_reg\(6),
      O => \GEN_NonUScale.phy_reset_count[4]_i_3_n_0\
    );
\GEN_NonUScale.phy_reset_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_NonUScale.phy_reset_count_reg\(5),
      O => \GEN_NonUScale.phy_reset_count[4]_i_4_n_0\
    );
\GEN_NonUScale.phy_reset_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_NonUScale.phy_reset_count_reg\(4),
      O => \GEN_NonUScale.phy_reset_count[4]_i_5_n_0\
    );
\GEN_NonUScale.phy_reset_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_NonUScale.phy_reset_count_reg\(11),
      O => \GEN_NonUScale.phy_reset_count[8]_i_2_n_0\
    );
\GEN_NonUScale.phy_reset_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_NonUScale.phy_reset_count_reg\(10),
      O => \GEN_NonUScale.phy_reset_count[8]_i_3_n_0\
    );
\GEN_NonUScale.phy_reset_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_NonUScale.phy_reset_count_reg\(9),
      O => \GEN_NonUScale.phy_reset_count[8]_i_4_n_0\
    );
\GEN_NonUScale.phy_reset_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_NonUScale.phy_reset_count_reg\(8),
      O => \GEN_NonUScale.phy_reset_count[8]_i_5_n_0\
    );
\GEN_NonUScale.phy_reset_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => phy_reset_count,
      D => \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_7\,
      Q => \GEN_NonUScale.phy_reset_count_reg\(0),
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.phy_reset_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_0\,
      CO(2) => \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_1\,
      CO(1) => \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_2\,
      CO(0) => \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_4\,
      O(2) => \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_5\,
      O(1) => \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_6\,
      O(0) => \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_7\,
      S(3) => \GEN_NonUScale.phy_reset_count[0]_i_3_n_0\,
      S(2) => \GEN_NonUScale.phy_reset_count[0]_i_4_n_0\,
      S(1) => \GEN_NonUScale.phy_reset_count[0]_i_5_n_0\,
      S(0) => \GEN_NonUScale.phy_reset_count[0]_i_6_n_0\
    );
\GEN_NonUScale.phy_reset_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => phy_reset_count,
      D => \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_5\,
      Q => \GEN_NonUScale.phy_reset_count_reg\(10),
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.phy_reset_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => phy_reset_count,
      D => \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_4\,
      Q => \GEN_NonUScale.phy_reset_count_reg\(11),
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.phy_reset_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => phy_reset_count,
      D => \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_6\,
      Q => \GEN_NonUScale.phy_reset_count_reg\(1),
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.phy_reset_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => phy_reset_count,
      D => \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_5\,
      Q => \GEN_NonUScale.phy_reset_count_reg\(2),
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.phy_reset_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => phy_reset_count,
      D => \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_4\,
      Q => \GEN_NonUScale.phy_reset_count_reg\(3),
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.phy_reset_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => phy_reset_count,
      D => \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_7\,
      Q => \GEN_NonUScale.phy_reset_count_reg\(4),
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.phy_reset_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_0\,
      CO(3) => \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_0\,
      CO(2) => \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_1\,
      CO(1) => \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_2\,
      CO(0) => \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_4\,
      O(2) => \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_5\,
      O(1) => \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_6\,
      O(0) => \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_7\,
      S(3) => \GEN_NonUScale.phy_reset_count[4]_i_2_n_0\,
      S(2) => \GEN_NonUScale.phy_reset_count[4]_i_3_n_0\,
      S(1) => \GEN_NonUScale.phy_reset_count[4]_i_4_n_0\,
      S(0) => \GEN_NonUScale.phy_reset_count[4]_i_5_n_0\
    );
\GEN_NonUScale.phy_reset_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => phy_reset_count,
      D => \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_6\,
      Q => \GEN_NonUScale.phy_reset_count_reg\(5),
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.phy_reset_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => phy_reset_count,
      D => \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_5\,
      Q => \GEN_NonUScale.phy_reset_count_reg\(6),
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.phy_reset_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => phy_reset_count,
      D => \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_4\,
      Q => \GEN_NonUScale.phy_reset_count_reg\(7),
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.phy_reset_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => phy_reset_count,
      D => \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_7\,
      Q => \GEN_NonUScale.phy_reset_count_reg\(8),
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.phy_reset_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_GEN_NonUScale.phy_reset_count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_1\,
      CO(1) => \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_2\,
      CO(0) => \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_4\,
      O(2) => \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_5\,
      O(1) => \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_6\,
      O(0) => \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_7\,
      S(3) => \GEN_NonUScale.phy_reset_count[8]_i_2_n_0\,
      S(2) => \GEN_NonUScale.phy_reset_count[8]_i_3_n_0\,
      S(1) => \GEN_NonUScale.phy_reset_count[8]_i_4_n_0\,
      S(0) => \GEN_NonUScale.phy_reset_count[8]_i_5_n_0\
    );
\GEN_NonUScale.phy_reset_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => phy_reset_count,
      D => \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_6\,
      Q => \GEN_NonUScale.phy_reset_count_reg\(9),
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => p_0_in,
      Q => \GEN_NonUScale.srl32_1_reg_reg_n_0_[0]\,
      S => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11011",
      CE => '1',
      CLK => GTX_CLK,
      D => \GEN_NonUScale.srl32_1_reg_reg_n_0_[0]\,
      Q => \GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26_n_0\,
      Q31 => \NLW_GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26_Q31_UNCONNECTED\
    );
\GEN_NonUScale.srl32_1_reg_reg[29]_COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_27\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg[29]_COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_27_n_0\,
      R => '0'
    );
\GEN_NonUScale.srl32_1_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_gate_n_0\,
      Q => p_0_in,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_NonUScale.srl32_1_reg_reg[29]_COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_27_n_0\,
      I1 => \GEN_NonUScale.srl32_1_reg_reg_r_27_n_0\,
      O => \GEN_NonUScale.srl32_1_reg_reg_gate_n_0\
    );
\GEN_NonUScale.srl32_1_reg_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => '1',
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_0_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_1\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_0_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_1_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_10\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_9_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_10_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_11\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_10_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_11_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_12\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_11_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_12_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_13\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_12_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_13_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_14\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_13_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_14_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_15\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_14_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_15_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_16\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_15_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_16_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_17\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_16_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_17_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_18\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_17_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_18_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_19\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_18_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_19_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_1_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_2_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_20\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_19_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_20_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_21\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_20_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_21_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_22\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_21_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_22_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_23\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_22_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_23_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_24\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_23_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_24_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_25\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_24_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_25_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_26\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_25_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_26_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_27\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_26_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_27_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_2_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_3_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_4\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_3_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_4_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_5\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_4_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_5_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_6\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_5_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_6_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_7\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_6_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_7_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_8\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_7_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_8_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_1_reg_reg_r_9\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => \GEN_NonUScale.srl32_1_reg_reg_r_8_n_0\,
      Q => \GEN_NonUScale.srl32_1_reg_reg_r_9_n_0\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_output_d1_reg\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => '1',
      D => srl32_2_output,
      Q => srl32_2_output_d1,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => srl32_2_output,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[0]\,
      S => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[9]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[10]\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[10]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[11]\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[11]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[12]\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[12]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[13]\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[13]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[14]\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[14]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[15]\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[15]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[16]\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[16]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[17]\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[17]\,
      Q => srl32_2_output,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[0]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[1]\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[1]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[2]\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[2]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[3]\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[3]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[4]\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[4]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[5]\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[5]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[6]\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[6]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[7]\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[7]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[8]\,
      R => AXI_RESET_TO_GTX_n_0
    );
\GEN_NonUScale.srl32_2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GTX_CLK,
      CE => p_0_in,
      D => \GEN_NonUScale.srl32_2_reg_reg_n_0_[8]\,
      Q => \GEN_NonUScale.srl32_2_reg_reg_n_0_[9]\,
      R => AXI_RESET_TO_GTX_n_0
    );
RXD_AXSTREAM_TO_RXS_AXSTREAM: entity work.bd_929b_eth_buf_0_actv_hi_reset_clk_cross_67
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      AXI_STR_RXD_ARESETN => AXI_STR_RXD_ARESETN,
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      AXI_STR_RXS_ARESETN => AXI_STR_RXS_ARESETN,
      ClkBRst => ClkBRst,
      ClkBRst0_in => ClkBRst0_in,
      \out\ => axiStrRxsResetAxiStrRxdDomain,
      \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ => axiStrRxdResetAxiStrRxsDomain
    );
TXC_AXSTREAM_TO_RXD_AXSTREAM: entity work.bd_929b_eth_buf_0_actv_hi_reset_clk_cross_68
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      AXI_STR_RXD_ARESETN => AXI_STR_RXD_ARESETN,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      AXI_STR_TXC_ARESETN => AXI_STR_TXC_ARESETN,
      ClkBRst0_in => ClkBRst0_in,
      ClkBRst1_in => ClkBRst1_in,
      \gpr1.dout_i_reg[35]\ => axiStrTxcResetAxiStrRxdDomain,
      \gpregsm1.user_valid_reg\ => \out\,
      \out\ => axiStrRxdResetAxiStrTxcDomain,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      reset2axi_str_rxd => reset2axi_str_rxd,
      sync_rst1_reg => axiStrRxsResetAxiStrRxdDomain,
      sync_rst1_reg_0 => saxiResetAxiStrRxdDomain,
      sync_rst1_reg_1 => axiStrTxdResetAxiStrRxdDomain
    );
TXC_AXSTREAM_TO_RXS_AXSTREAM: entity work.bd_929b_eth_buf_0_actv_hi_reset_clk_cross_69
     port map (
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      AXI_STR_RXS_ARESETN => AXI_STR_RXS_ARESETN,
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      AXI_STR_TXC_ARESETN => AXI_STR_TXC_ARESETN,
      ClkBRst => ClkBRst,
      ClkBRst1_in => ClkBRst1_in,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\,
      \out\ => axiStrTxdResetAxiStrTxcDomain,
      \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\(0) => \^rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\(0),
      sync_rst1_reg => saxiResetAxiStrTxcDomain,
      sync_rst1_reg_0 => axiStrRxdResetAxiStrTxcDomain,
      sync_rst1_reg_1 => saxiResetAxiStrRxsDomain,
      sync_rst1_reg_2 => axiStrTxdResetAxiStrRxsDomain,
      sync_rst1_reg_3 => axiStrRxdResetAxiStrRxsDomain
    );
TXD_AXSTREAM_TO_RXD_AXSTREAM: entity work.bd_929b_eth_buf_0_actv_hi_reset_clk_cross_70
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      AXI_STR_RXD_ARESETN => AXI_STR_RXD_ARESETN,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      AXI_STR_TXD_ARESETN => AXI_STR_TXD_ARESETN,
      ClkBRst0_in => ClkBRst0_in,
      ClkBRst2_in => ClkBRst2_in,
      \FSM_sequential_rxd_axistream_current_state_reg[0]\ => axiStrTxdResetAxiStrRxdDomain,
      RD_EN => RD_EN,
      SR(0) => SR(0),
      \out\ => axiStrRxdResetAxiStrTxdDomain,
      sync_rst1_reg => saxiResetAxiStrRxdDomain,
      sync_rst1_reg_0 => axiStrRxsResetAxiStrRxdDomain,
      sync_rst1_reg_1 => axiStrTxcResetAxiStrRxdDomain,
      sync_rst1_reg_2(0) => \^rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\(0)
    );
TXD_AXSTREAM_TO_RXS_AXSTREAM: entity work.bd_929b_eth_buf_0_actv_hi_reset_clk_cross_71
     port map (
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      AXI_STR_RXS_ARESETN => AXI_STR_RXS_ARESETN,
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      AXI_STR_TXD_ARESETN => AXI_STR_TXD_ARESETN,
      ClkBRst => ClkBRst,
      ClkBRst2_in => ClkBRst2_in,
      \out\ => axiStrRxsResetAxiStrTxdDomain,
      \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\ => axiStrTxdResetAxiStrRxsDomain
    );
TXD_AXSTREAM_TO_TXC_AXSTREAM: entity work.bd_929b_eth_buf_0_actv_hi_reset_clk_cross_72
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      AXI_STR_TXC_ARESETN => AXI_STR_TXC_ARESETN,
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      AXI_STR_TXD_ARESETN => AXI_STR_TXD_ARESETN,
      ClkBRst1_in => ClkBRst1_in,
      ClkBRst2_in => ClkBRst2_in,
      \out\ => axiStrTxdResetAxiStrTxcDomain,
      reset2axi_str_txd => reset2axi_str_txd,
      sync_rst1_reg => axiStrRxsResetAxiStrTxdDomain,
      sync_rst1_reg_0 => ClkBOutOfClkARst,
      sync_rst1_reg_1 => axiStrRxdResetAxiStrTxdDomain
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_blk_mem_gen_top is
  port (
    DI : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rx_mac_aclk : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    rx_client_clk_enbl_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rxd_mem_addr_cntr_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rx_client_rxd_dpmem_wr_data_d1_reg[35]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end bd_929b_eth_buf_0_blk_mem_gen_top;

architecture STRUCTURE of bd_929b_eth_buf_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.bd_929b_eth_buf_0_blk_mem_gen_generic_cstr
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      DI(35 downto 0) => DI(35 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      rx_client_clk_enbl_d1 => rx_client_clk_enbl_d1,
      \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(35 downto 0) => \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(35 downto 0),
      rx_mac_aclk => rx_mac_aclk,
      \rxd_mem_addr_cntr_reg[9]\(9 downto 0) => \rxd_mem_addr_cntr_reg[9]\(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_top__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rx_mac_aclk : in STD_LOGIC;
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    rx_client_clk_enbl_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rx_client_rxs_dpmem_wr_data_d1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxs_dpmem_wr_data : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \bd_929b_eth_buf_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      D(35 downto 0) => D(35 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      axi_str_rxs_dpmem_wr_data(8 downto 0) => axi_str_rxs_dpmem_wr_data(8 downto 0),
      rx_client_clk_enbl_d1 => rx_client_clk_enbl_d1,
      \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(31 downto 0) => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(31 downto 0),
      rx_mac_aclk => rx_mac_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_top__parameterized1\ is
  port (
    \txd_1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_mac_aclk : in STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    Tx_Client_TxD_2_Mem_En : in STD_LOGIC;
    Axi_Str_TxD_2_Mem_En : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    reset2axi_str_txd : in STD_LOGIC;
    Tx_Client_TxD_2_Mem_Addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Axi_Str_TxD_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxD_2_Mem_Din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Axi_Str_TxD_2_Mem_We : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \bd_929b_eth_buf_0_blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized1\
     port map (
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      Axi_Str_TxD_2_Mem_Addr(9 downto 0) => Axi_Str_TxD_2_Mem_Addr(9 downto 0),
      Axi_Str_TxD_2_Mem_Din(35 downto 0) => Axi_Str_TxD_2_Mem_Din(35 downto 0),
      Axi_Str_TxD_2_Mem_En => Axi_Str_TxD_2_Mem_En,
      Axi_Str_TxD_2_Mem_We(0) => Axi_Str_TxD_2_Mem_We(0),
      Tx_Client_TxD_2_Mem_Addr(11 downto 0) => Tx_Client_TxD_2_Mem_Addr(11 downto 0),
      Tx_Client_TxD_2_Mem_En => Tx_Client_TxD_2_Mem_En,
      reset2axi_str_txd => reset2axi_str_txd,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      \txd_1_reg[7]\(7 downto 0) => \txd_1_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_top__parameterized2\ is
  port (
    \end_addr_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \txc_rd_addr2_pntr_1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \txc_rd_addr2_pntr_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_mac_aclk : in STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_En : in STD_LOGIC;
    Axi_Str_TxC_2_Mem_En : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxC_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Tx_Client_TxC_2_Mem_Din : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxC_2_Mem_Din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Axi_Str_TxC_2_Mem_We : in STD_LOGIC;
    \txd_rd_pntr_1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \txc_rd_addr2_pntr_1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_top__parameterized2\ : entity is "blk_mem_gen_top";
end \bd_929b_eth_buf_0_blk_mem_gen_top__parameterized2\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_top__parameterized2\ is
begin
\valid.cstr\: entity work.\bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized2\
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      Axi_Str_TxC_2_Mem_Addr(9 downto 0) => Axi_Str_TxC_2_Mem_Addr(9 downto 0),
      Axi_Str_TxC_2_Mem_Din(11 downto 0) => Axi_Str_TxC_2_Mem_Din(11 downto 0),
      Axi_Str_TxC_2_Mem_En => Axi_Str_TxC_2_Mem_En,
      Axi_Str_TxC_2_Mem_We => Axi_Str_TxC_2_Mem_We,
      S(2 downto 0) => S(2 downto 0),
      Tx_Client_TxC_2_Mem_Addr(9 downto 0) => Tx_Client_TxC_2_Mem_Addr(9 downto 0),
      Tx_Client_TxC_2_Mem_Din(9 downto 0) => Tx_Client_TxC_2_Mem_Din(9 downto 0),
      Tx_Client_TxC_2_Mem_En => Tx_Client_TxC_2_Mem_En,
      WEA(0) => WEA(0),
      \end_addr_reg[11]\(11 downto 0) => \end_addr_reg[11]\(11 downto 0),
      sync_rst1_reg => sync_rst1_reg,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      \txc_rd_addr2_pntr_1_reg[8]\(8 downto 0) => \txc_rd_addr2_pntr_1_reg[8]\(8 downto 0),
      \txc_rd_addr2_pntr_1_reg[9]\(9 downto 0) => \txc_rd_addr2_pntr_1_reg[9]\(9 downto 0),
      \txc_rd_addr2_pntr_reg[0]\(2 downto 0) => \txc_rd_addr2_pntr_reg[0]\(2 downto 0),
      \txd_rd_pntr_1_reg[8]\(8 downto 0) => \txd_rd_pntr_1_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_fifo_generator_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_LAST : out STD_LOGIC;
    \rxd_mem_addr_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_VALID : out STD_LOGIC;
    \rxd_mem_last_read_out_ptr_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \AXI_STR_RXD_KEEP[3]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    reset2axi_str_rxd : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    \ram_rd_en_temp__0\ : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    \FSM_sequential_rxs_axistream_current_state_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxd_word_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[2]\ : in STD_LOGIC;
    rxs2rxd_frame_done : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end bd_929b_eth_buf_0_fifo_generator_ramfifo;

architecture STRUCTURE of bd_929b_eth_buf_0_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gl0.rd_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.bd_929b_eth_buf_0_rd_logic
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      AXI_STR_RXD_LAST => AXI_STR_RXD_LAST,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      AXI_STR_RXD_VALID => AXI_STR_RXD_VALID,
      CO(0) => CO(0),
      D(2 downto 0) => D(2 downto 0),
      E(0) => p_5_out,
      \FSM_sequential_rxd_axistream_current_state_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      \FSM_sequential_rxd_axistream_current_state_reg[2]\ => \FSM_sequential_rxd_axistream_current_state_reg[2]\,
      \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0) => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0),
      \FSM_sequential_rxs_axistream_current_state_reg[4]\(4 downto 0) => \FSM_sequential_rxs_axistream_current_state_reg[4]\(4 downto 0),
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      RD_EN => RD_EN,
      \count_reg[0]\ => \out\,
      \gc0.count_reg[4]\(0) => p_7_out,
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_0_out(4 downto 0),
      \gpr1.dout_i_reg[35]\(0) => \gntv_or_sync_fifo.gl0.rd_n_13\,
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      reset2axi_str_rxd => reset2axi_str_rxd,
      \rxd_mem_addr_cntr_reg[0]\(0) => \rxd_mem_addr_cntr_reg[0]\(0),
      \rxd_mem_last_read_out_ptr_gray_d1_reg[0]\(0) => E(0),
      \rxd_mem_last_read_out_ptr_reg_reg[0]\(0) => \rxd_mem_last_read_out_ptr_reg_reg[0]\(0),
      \rxd_word_cnt_reg[12]\(0) => \rxd_word_cnt_reg[12]\(0),
      rxs2rxd_frame_done => rxs2rxd_frame_done
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.bd_929b_eth_buf_0_wr_logic
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0) => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0),
      Q(4 downto 0) => p_11_out(4 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \gc0.count_reg[4]\(4 downto 0) => rd_pntr_plus1(4 downto 0),
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_7_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      reset2axi_str_rxd => reset2axi_str_rxd
    );
\gntv_or_sync_fifo.mem\: entity work.bd_929b_eth_buf_0_memory
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      \AXI_STR_RXD_KEEP[3]\(35 downto 0) => \AXI_STR_RXD_KEEP[3]\(35 downto 0),
      DI(35 downto 0) => DI(35 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_13\,
      EN => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(4 downto 0) => p_11_out(4 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_5_out,
      reset2axi_str_rxd => reset2axi_str_rxd
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth is
  port (
    DI : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rx_mac_aclk : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    rx_client_clk_enbl_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rxd_mem_addr_cntr_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rx_client_rxd_dpmem_wr_data_d1_reg[35]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth : entity is "blk_mem_gen_v8_3_6_synth";
end bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth;

architecture STRUCTURE of bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.bd_929b_eth_buf_0_blk_mem_gen_top
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      DI(35 downto 0) => DI(35 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      rx_client_clk_enbl_d1 => rx_client_clk_enbl_d1,
      \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(35 downto 0) => \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(35 downto 0),
      rx_mac_aclk => rx_mac_aclk,
      \rxd_mem_addr_cntr_reg[9]\(9 downto 0) => \rxd_mem_addr_cntr_reg[9]\(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rx_mac_aclk : in STD_LOGIC;
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    rx_client_clk_enbl_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rx_client_rxs_dpmem_wr_data_d1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxs_dpmem_wr_data : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized0\ : entity is "blk_mem_gen_v8_3_6_synth";
end \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized0\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\bd_929b_eth_buf_0_blk_mem_gen_top__parameterized0\
     port map (
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      D(35 downto 0) => D(35 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      axi_str_rxs_dpmem_wr_data(8 downto 0) => axi_str_rxs_dpmem_wr_data(8 downto 0),
      rx_client_clk_enbl_d1 => rx_client_clk_enbl_d1,
      \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(31 downto 0) => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(31 downto 0),
      rx_mac_aclk => rx_mac_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized1\ is
  port (
    \txd_1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_mac_aclk : in STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    Tx_Client_TxD_2_Mem_En : in STD_LOGIC;
    Axi_Str_TxD_2_Mem_En : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    reset2axi_str_txd : in STD_LOGIC;
    Tx_Client_TxD_2_Mem_Addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Axi_Str_TxD_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxD_2_Mem_Din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Axi_Str_TxD_2_Mem_We : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized1\ : entity is "blk_mem_gen_v8_3_6_synth";
end \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized1\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized1\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\bd_929b_eth_buf_0_blk_mem_gen_top__parameterized1\
     port map (
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      Axi_Str_TxD_2_Mem_Addr(9 downto 0) => Axi_Str_TxD_2_Mem_Addr(9 downto 0),
      Axi_Str_TxD_2_Mem_Din(35 downto 0) => Axi_Str_TxD_2_Mem_Din(35 downto 0),
      Axi_Str_TxD_2_Mem_En => Axi_Str_TxD_2_Mem_En,
      Axi_Str_TxD_2_Mem_We(0) => Axi_Str_TxD_2_Mem_We(0),
      Tx_Client_TxD_2_Mem_Addr(11 downto 0) => Tx_Client_TxD_2_Mem_Addr(11 downto 0),
      Tx_Client_TxD_2_Mem_En => Tx_Client_TxD_2_Mem_En,
      reset2axi_str_txd => reset2axi_str_txd,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      \txd_1_reg[7]\(7 downto 0) => \txd_1_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized2\ is
  port (
    \end_addr_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \txc_rd_addr2_pntr_1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \txc_rd_addr2_pntr_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_mac_aclk : in STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_En : in STD_LOGIC;
    Axi_Str_TxC_2_Mem_En : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxC_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Tx_Client_TxC_2_Mem_Din : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxC_2_Mem_Din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Axi_Str_TxC_2_Mem_We : in STD_LOGIC;
    \txd_rd_pntr_1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \txc_rd_addr2_pntr_1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized2\ : entity is "blk_mem_gen_v8_3_6_synth";
end \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized2\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized2\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\bd_929b_eth_buf_0_blk_mem_gen_top__parameterized2\
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      Axi_Str_TxC_2_Mem_Addr(9 downto 0) => Axi_Str_TxC_2_Mem_Addr(9 downto 0),
      Axi_Str_TxC_2_Mem_Din(11 downto 0) => Axi_Str_TxC_2_Mem_Din(11 downto 0),
      Axi_Str_TxC_2_Mem_En => Axi_Str_TxC_2_Mem_En,
      Axi_Str_TxC_2_Mem_We => Axi_Str_TxC_2_Mem_We,
      S(2 downto 0) => S(2 downto 0),
      Tx_Client_TxC_2_Mem_Addr(9 downto 0) => Tx_Client_TxC_2_Mem_Addr(9 downto 0),
      Tx_Client_TxC_2_Mem_Din(9 downto 0) => Tx_Client_TxC_2_Mem_Din(9 downto 0),
      Tx_Client_TxC_2_Mem_En => Tx_Client_TxC_2_Mem_En,
      WEA(0) => WEA(0),
      \end_addr_reg[11]\(11 downto 0) => \end_addr_reg[11]\(11 downto 0),
      sync_rst1_reg => sync_rst1_reg,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      \txc_rd_addr2_pntr_1_reg[8]\(8 downto 0) => \txc_rd_addr2_pntr_1_reg[8]\(8 downto 0),
      \txc_rd_addr2_pntr_1_reg[9]\(9 downto 0) => \txc_rd_addr2_pntr_1_reg[9]\(9 downto 0),
      \txc_rd_addr2_pntr_reg[0]\(2 downto 0) => \txc_rd_addr2_pntr_reg[0]\(2 downto 0),
      \txd_rd_pntr_1_reg[8]\(8 downto 0) => \txd_rd_pntr_1_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_fifo_generator_top is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_LAST : out STD_LOGIC;
    \rxd_mem_addr_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_VALID : out STD_LOGIC;
    \rxd_mem_last_read_out_ptr_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \AXI_STR_RXD_KEEP[3]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    reset2axi_str_rxd : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    \ram_rd_en_temp__0\ : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    \FSM_sequential_rxs_axistream_current_state_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxd_word_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[2]\ : in STD_LOGIC;
    rxs2rxd_frame_done : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_fifo_generator_top : entity is "fifo_generator_top";
end bd_929b_eth_buf_0_fifo_generator_top;

architecture STRUCTURE of bd_929b_eth_buf_0_fifo_generator_top is
begin
\grf.rf\: entity work.bd_929b_eth_buf_0_fifo_generator_ramfifo
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      \AXI_STR_RXD_KEEP[3]\(35 downto 0) => \AXI_STR_RXD_KEEP[3]\(35 downto 0),
      AXI_STR_RXD_LAST => AXI_STR_RXD_LAST,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      AXI_STR_RXD_VALID => AXI_STR_RXD_VALID,
      CO(0) => CO(0),
      D(2 downto 0) => D(2 downto 0),
      DI(35 downto 0) => DI(35 downto 0),
      E(0) => E(0),
      \FSM_sequential_rxd_axistream_current_state_reg[2]\ => \FSM_sequential_rxd_axistream_current_state_reg[2]\,
      \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0) => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0),
      \FSM_sequential_rxs_axistream_current_state_reg[4]\(4 downto 0) => \FSM_sequential_rxs_axistream_current_state_reg[4]\(4 downto 0),
      RD_EN => RD_EN,
      \out\ => \out\,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      reset2axi_str_rxd => reset2axi_str_rxd,
      \rxd_mem_addr_cntr_reg[0]\(0) => \rxd_mem_addr_cntr_reg[0]\(0),
      \rxd_mem_last_read_out_ptr_reg_reg[0]\(0) => \rxd_mem_last_read_out_ptr_reg_reg[0]\(0),
      \rxd_word_cnt_reg[12]\(0) => \rxd_word_cnt_reg[12]\(0),
      rxs2rxd_frame_done => rxs2rxd_frame_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_blk_mem_gen_v8_3_6 is
  port (
    DI : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rx_mac_aclk : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    rx_client_clk_enbl_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rxd_mem_addr_cntr_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rx_client_rxd_dpmem_wr_data_d1_reg[35]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_blk_mem_gen_v8_3_6 : entity is "blk_mem_gen_v8_3_6";
end bd_929b_eth_buf_0_blk_mem_gen_v8_3_6;

architecture STRUCTURE of bd_929b_eth_buf_0_blk_mem_gen_v8_3_6 is
begin
inst_blk_mem_gen: entity work.bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      DI(35 downto 0) => DI(35 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      rx_client_clk_enbl_d1 => rx_client_clk_enbl_d1,
      \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(35 downto 0) => \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(35 downto 0),
      rx_mac_aclk => rx_mac_aclk,
      \rxd_mem_addr_cntr_reg[9]\(9 downto 0) => \rxd_mem_addr_cntr_reg[9]\(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rx_mac_aclk : in STD_LOGIC;
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    rx_client_clk_enbl_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rx_client_rxs_dpmem_wr_data_d1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxs_dpmem_wr_data : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized0\ : entity is "blk_mem_gen_v8_3_6";
end \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized0\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized0\ is
begin
inst_blk_mem_gen: entity work.\bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized0\
     port map (
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      D(35 downto 0) => D(35 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      axi_str_rxs_dpmem_wr_data(8 downto 0) => axi_str_rxs_dpmem_wr_data(8 downto 0),
      rx_client_clk_enbl_d1 => rx_client_clk_enbl_d1,
      \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(31 downto 0) => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(31 downto 0),
      rx_mac_aclk => rx_mac_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized1\ is
  port (
    \txd_1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_mac_aclk : in STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    Tx_Client_TxD_2_Mem_En : in STD_LOGIC;
    Axi_Str_TxD_2_Mem_En : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    reset2axi_str_txd : in STD_LOGIC;
    Tx_Client_TxD_2_Mem_Addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Axi_Str_TxD_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxD_2_Mem_Din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Axi_Str_TxD_2_Mem_We : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized1\ : entity is "blk_mem_gen_v8_3_6";
end \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized1\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized1\
     port map (
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      Axi_Str_TxD_2_Mem_Addr(9 downto 0) => Axi_Str_TxD_2_Mem_Addr(9 downto 0),
      Axi_Str_TxD_2_Mem_Din(35 downto 0) => Axi_Str_TxD_2_Mem_Din(35 downto 0),
      Axi_Str_TxD_2_Mem_En => Axi_Str_TxD_2_Mem_En,
      Axi_Str_TxD_2_Mem_We(0) => Axi_Str_TxD_2_Mem_We(0),
      Tx_Client_TxD_2_Mem_Addr(11 downto 0) => Tx_Client_TxD_2_Mem_Addr(11 downto 0),
      Tx_Client_TxD_2_Mem_En => Tx_Client_TxD_2_Mem_En,
      reset2axi_str_txd => reset2axi_str_txd,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      \txd_1_reg[7]\(7 downto 0) => \txd_1_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized2\ is
  port (
    \end_addr_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \txc_rd_addr2_pntr_1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \txc_rd_addr2_pntr_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_mac_aclk : in STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_En : in STD_LOGIC;
    Axi_Str_TxC_2_Mem_En : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxC_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Tx_Client_TxC_2_Mem_Din : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxC_2_Mem_Din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Axi_Str_TxC_2_Mem_We : in STD_LOGIC;
    \txd_rd_pntr_1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \txc_rd_addr2_pntr_1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized2\ : entity is "blk_mem_gen_v8_3_6";
end \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized2\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized2\ is
begin
inst_blk_mem_gen: entity work.\bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized2\
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      Axi_Str_TxC_2_Mem_Addr(9 downto 0) => Axi_Str_TxC_2_Mem_Addr(9 downto 0),
      Axi_Str_TxC_2_Mem_Din(11 downto 0) => Axi_Str_TxC_2_Mem_Din(11 downto 0),
      Axi_Str_TxC_2_Mem_En => Axi_Str_TxC_2_Mem_En,
      Axi_Str_TxC_2_Mem_We => Axi_Str_TxC_2_Mem_We,
      S(2 downto 0) => S(2 downto 0),
      Tx_Client_TxC_2_Mem_Addr(9 downto 0) => Tx_Client_TxC_2_Mem_Addr(9 downto 0),
      Tx_Client_TxC_2_Mem_Din(9 downto 0) => Tx_Client_TxC_2_Mem_Din(9 downto 0),
      Tx_Client_TxC_2_Mem_En => Tx_Client_TxC_2_Mem_En,
      WEA(0) => WEA(0),
      \end_addr_reg[11]\(11 downto 0) => \end_addr_reg[11]\(11 downto 0),
      sync_rst1_reg => sync_rst1_reg,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      \txc_rd_addr2_pntr_1_reg[8]\(8 downto 0) => \txc_rd_addr2_pntr_1_reg[8]\(8 downto 0),
      \txc_rd_addr2_pntr_1_reg[9]\(9 downto 0) => \txc_rd_addr2_pntr_1_reg[9]\(9 downto 0),
      \txc_rd_addr2_pntr_reg[0]\(2 downto 0) => \txc_rd_addr2_pntr_reg[0]\(2 downto 0),
      \txd_rd_pntr_1_reg[8]\(8 downto 0) => \txd_rd_pntr_1_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_fifo_generator_v13_1_4_synth is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_LAST : out STD_LOGIC;
    \rxd_mem_addr_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_VALID : out STD_LOGIC;
    \rxd_mem_last_read_out_ptr_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \AXI_STR_RXD_KEEP[3]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    reset2axi_str_rxd : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    \ram_rd_en_temp__0\ : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    \FSM_sequential_rxs_axistream_current_state_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxd_word_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[2]\ : in STD_LOGIC;
    rxs2rxd_frame_done : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_fifo_generator_v13_1_4_synth : entity is "fifo_generator_v13_1_4_synth";
end bd_929b_eth_buf_0_fifo_generator_v13_1_4_synth;

architecture STRUCTURE of bd_929b_eth_buf_0_fifo_generator_v13_1_4_synth is
begin
\gconvfifo.rf\: entity work.bd_929b_eth_buf_0_fifo_generator_top
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      \AXI_STR_RXD_KEEP[3]\(35 downto 0) => \AXI_STR_RXD_KEEP[3]\(35 downto 0),
      AXI_STR_RXD_LAST => AXI_STR_RXD_LAST,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      AXI_STR_RXD_VALID => AXI_STR_RXD_VALID,
      CO(0) => CO(0),
      D(2 downto 0) => D(2 downto 0),
      DI(35 downto 0) => DI(35 downto 0),
      E(0) => E(0),
      \FSM_sequential_rxd_axistream_current_state_reg[2]\ => \FSM_sequential_rxd_axistream_current_state_reg[2]\,
      \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0) => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0),
      \FSM_sequential_rxs_axistream_current_state_reg[4]\(4 downto 0) => \FSM_sequential_rxs_axistream_current_state_reg[4]\(4 downto 0),
      RD_EN => RD_EN,
      \out\ => \out\,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      reset2axi_str_rxd => reset2axi_str_rxd,
      \rxd_mem_addr_cntr_reg[0]\(0) => \rxd_mem_addr_cntr_reg[0]\(0),
      \rxd_mem_last_read_out_ptr_reg_reg[0]\(0) => \rxd_mem_last_read_out_ptr_reg_reg[0]\(0),
      \rxd_word_cnt_reg[12]\(0) => \rxd_word_cnt_reg[12]\(0),
      rxs2rxd_frame_done => rxs2rxd_frame_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_blk_mem_gen_wrapper is
  port (
    DI : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rx_mac_aclk : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    rx_client_clk_enbl_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rxd_mem_addr_cntr_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rx_client_rxd_dpmem_wr_data_d1_reg[35]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_blk_mem_gen_wrapper : entity is "blk_mem_gen_wrapper";
end bd_929b_eth_buf_0_blk_mem_gen_wrapper;

architecture STRUCTURE of bd_929b_eth_buf_0_blk_mem_gen_wrapper is
begin
\FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN\: entity work.bd_929b_eth_buf_0_blk_mem_gen_v8_3_6
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      DI(35 downto 0) => DI(35 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      rx_client_clk_enbl_d1 => rx_client_clk_enbl_d1,
      \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(35 downto 0) => \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(35 downto 0),
      rx_mac_aclk => rx_mac_aclk,
      \rxd_mem_addr_cntr_reg[9]\(9 downto 0) => \rxd_mem_addr_cntr_reg[9]\(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rx_mac_aclk : in STD_LOGIC;
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    rx_client_clk_enbl_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rx_client_rxs_dpmem_wr_data_d1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxs_dpmem_wr_data : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized0\ : entity is "blk_mem_gen_wrapper";
end \bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized0\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized0\ is
begin
\FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN\: entity work.\bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized0\
     port map (
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      D(35 downto 0) => D(35 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      axi_str_rxs_dpmem_wr_data(8 downto 0) => axi_str_rxs_dpmem_wr_data(8 downto 0),
      rx_client_clk_enbl_d1 => rx_client_clk_enbl_d1,
      \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(31 downto 0) => \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(31 downto 0),
      rx_mac_aclk => rx_mac_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized1\ is
  port (
    \txd_1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_mac_aclk : in STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    Tx_Client_TxD_2_Mem_En : in STD_LOGIC;
    Axi_Str_TxD_2_Mem_En : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    reset2axi_str_txd : in STD_LOGIC;
    Tx_Client_TxD_2_Mem_Addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Axi_Str_TxD_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxD_2_Mem_Din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Axi_Str_TxD_2_Mem_We : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized1\ : entity is "blk_mem_gen_wrapper";
end \bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized1\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized1\ is
begin
\FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN\: entity work.\bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized1\
     port map (
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      Axi_Str_TxD_2_Mem_Addr(9 downto 0) => Axi_Str_TxD_2_Mem_Addr(9 downto 0),
      Axi_Str_TxD_2_Mem_Din(35 downto 0) => Axi_Str_TxD_2_Mem_Din(35 downto 0),
      Axi_Str_TxD_2_Mem_En => Axi_Str_TxD_2_Mem_En,
      Axi_Str_TxD_2_Mem_We(0) => Axi_Str_TxD_2_Mem_We(0),
      Tx_Client_TxD_2_Mem_Addr(11 downto 0) => Tx_Client_TxD_2_Mem_Addr(11 downto 0),
      Tx_Client_TxD_2_Mem_En => Tx_Client_TxD_2_Mem_En,
      reset2axi_str_txd => reset2axi_str_txd,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      \txd_1_reg[7]\(7 downto 0) => \txd_1_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized2\ is
  port (
    \end_addr_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \txc_rd_addr2_pntr_1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \txc_rd_addr2_pntr_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_mac_aclk : in STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_En : in STD_LOGIC;
    Axi_Str_TxC_2_Mem_En : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxC_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Tx_Client_TxC_2_Mem_Din : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxC_2_Mem_Din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Axi_Str_TxC_2_Mem_We : in STD_LOGIC;
    \txd_rd_pntr_1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \txc_rd_addr2_pntr_1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized2\ : entity is "blk_mem_gen_wrapper";
end \bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized2\;

architecture STRUCTURE of \bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized2\ is
begin
\FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN\: entity work.\bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized2\
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      Axi_Str_TxC_2_Mem_Addr(9 downto 0) => Axi_Str_TxC_2_Mem_Addr(9 downto 0),
      Axi_Str_TxC_2_Mem_Din(11 downto 0) => Axi_Str_TxC_2_Mem_Din(11 downto 0),
      Axi_Str_TxC_2_Mem_En => Axi_Str_TxC_2_Mem_En,
      Axi_Str_TxC_2_Mem_We => Axi_Str_TxC_2_Mem_We,
      S(2 downto 0) => S(2 downto 0),
      Tx_Client_TxC_2_Mem_Addr(9 downto 0) => Tx_Client_TxC_2_Mem_Addr(9 downto 0),
      Tx_Client_TxC_2_Mem_Din(9 downto 0) => Tx_Client_TxC_2_Mem_Din(9 downto 0),
      Tx_Client_TxC_2_Mem_En => Tx_Client_TxC_2_Mem_En,
      WEA(0) => WEA(0),
      \end_addr_reg[11]\(11 downto 0) => \end_addr_reg[11]\(11 downto 0),
      sync_rst1_reg => sync_rst1_reg,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      \txc_rd_addr2_pntr_1_reg[8]\(8 downto 0) => \txc_rd_addr2_pntr_1_reg[8]\(8 downto 0),
      \txc_rd_addr2_pntr_1_reg[9]\(9 downto 0) => \txc_rd_addr2_pntr_1_reg[9]\(9 downto 0),
      \txc_rd_addr2_pntr_reg[0]\(2 downto 0) => \txc_rd_addr2_pntr_reg[0]\(2 downto 0),
      \txd_rd_pntr_1_reg[8]\(8 downto 0) => \txd_rd_pntr_1_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_fifo_generator_v13_1_4 is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_LAST : out STD_LOGIC;
    \rxd_mem_addr_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_VALID : out STD_LOGIC;
    \rxd_mem_last_read_out_ptr_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \AXI_STR_RXD_KEEP[3]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    reset2axi_str_rxd : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    \ram_rd_en_temp__0\ : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    \FSM_sequential_rxs_axistream_current_state_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxd_word_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[2]\ : in STD_LOGIC;
    rxs2rxd_frame_done : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_fifo_generator_v13_1_4 : entity is "fifo_generator_v13_1_4";
end bd_929b_eth_buf_0_fifo_generator_v13_1_4;

architecture STRUCTURE of bd_929b_eth_buf_0_fifo_generator_v13_1_4 is
begin
inst_fifo_gen: entity work.bd_929b_eth_buf_0_fifo_generator_v13_1_4_synth
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      \AXI_STR_RXD_KEEP[3]\(35 downto 0) => \AXI_STR_RXD_KEEP[3]\(35 downto 0),
      AXI_STR_RXD_LAST => AXI_STR_RXD_LAST,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      AXI_STR_RXD_VALID => AXI_STR_RXD_VALID,
      CO(0) => CO(0),
      D(2 downto 0) => D(2 downto 0),
      DI(35 downto 0) => DI(35 downto 0),
      E(0) => E(0),
      \FSM_sequential_rxd_axistream_current_state_reg[2]\ => \FSM_sequential_rxd_axistream_current_state_reg[2]\,
      \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0) => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0),
      \FSM_sequential_rxs_axistream_current_state_reg[4]\(4 downto 0) => \FSM_sequential_rxs_axistream_current_state_reg[4]\(4 downto 0),
      RD_EN => RD_EN,
      \out\ => \out\,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      reset2axi_str_rxd => reset2axi_str_rxd,
      \rxd_mem_addr_cntr_reg[0]\(0) => \rxd_mem_addr_cntr_reg[0]\(0),
      \rxd_mem_last_read_out_ptr_reg_reg[0]\(0) => \rxd_mem_last_read_out_ptr_reg_reg[0]\(0),
      \rxd_word_cnt_reg[12]\(0) => \rxd_word_cnt_reg[12]\(0),
      rxs2rxd_frame_done => rxs2rxd_frame_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_basic_sfifo_fg is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_LAST : out STD_LOGIC;
    \rxd_mem_addr_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_RXD_VALID : out STD_LOGIC;
    \rxd_mem_last_read_out_ptr_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \AXI_STR_RXD_KEEP[3]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    reset2axi_str_rxd : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    \ram_rd_en_temp__0\ : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    \FSM_sequential_rxs_axistream_current_state_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxd_word_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_rxd_axistream_current_state_reg[2]\ : in STD_LOGIC;
    rxs2rxd_frame_done : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_basic_sfifo_fg : entity is "basic_sfifo_fg";
end bd_929b_eth_buf_0_basic_sfifo_fg;

architecture STRUCTURE of bd_929b_eth_buf_0_basic_sfifo_fg is
begin
I_BASIC_SFIFO: entity work.bd_929b_eth_buf_0_fifo_generator_v13_1_4
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      \AXI_STR_RXD_KEEP[3]\(35 downto 0) => \AXI_STR_RXD_KEEP[3]\(35 downto 0),
      AXI_STR_RXD_LAST => AXI_STR_RXD_LAST,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      AXI_STR_RXD_VALID => AXI_STR_RXD_VALID,
      CO(0) => CO(0),
      D(2 downto 0) => D(2 downto 0),
      DI(35 downto 0) => DI(35 downto 0),
      E(0) => E(0),
      \FSM_sequential_rxd_axistream_current_state_reg[2]\ => \FSM_sequential_rxd_axistream_current_state_reg[2]\,
      \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0) => \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0),
      \FSM_sequential_rxs_axistream_current_state_reg[4]\(4 downto 0) => \FSM_sequential_rxs_axistream_current_state_reg[4]\(4 downto 0),
      RD_EN => RD_EN,
      \out\ => \out\,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      reset2axi_str_rxd => reset2axi_str_rxd,
      \rxd_mem_addr_cntr_reg[0]\(0) => \rxd_mem_addr_cntr_reg[0]\(0),
      \rxd_mem_last_read_out_ptr_reg_reg[0]\(0) => \rxd_mem_last_read_out_ptr_reg_reg[0]\(0),
      \rxd_word_cnt_reg[12]\(0) => \rxd_word_cnt_reg[12]\(0),
      rxs2rxd_frame_done => rxs2rxd_frame_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_rx_mem_if is
  port (
    DI : out STD_LOGIC_VECTOR ( 35 downto 0 );
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rx_mac_aclk : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_str_rxs_dpmem_wr_data : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_reset : in STD_LOGIC;
    RX_CLIENT_CLK_ENBL : in STD_LOGIC;
    rx_client_rxd_dpmem_wr_en : in STD_LOGIC;
    rx_client_rxs_dpmem_wr_en : in STD_LOGIC;
    \rx_data_vld_packed_word_reg[3]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \rxd_mem_addr_cntr_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \multicast_addr_lower_d10_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rxs_mem_addr_cntr_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_rx_mem_if : entity is "rx_mem_if";
end bd_929b_eth_buf_0_rx_mem_if;

architecture STRUCTURE of bd_929b_eth_buf_0_rx_mem_if is
  signal rx_client_clk_enbl_d1 : STD_LOGIC;
  signal rx_client_rxd_dpmem_addr_d1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rx_client_rxd_dpmem_wr_data_d1 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal rx_client_rxd_dpmem_wr_en_d1 : STD_LOGIC;
  signal rx_client_rxs_dpmem_addr_d1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rx_client_rxs_dpmem_wr_data_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_client_rxs_dpmem_wr_en_d1 : STD_LOGIC;
begin
I_RXD_MEM: entity work.bd_929b_eth_buf_0_blk_mem_gen_wrapper
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      DI(35 downto 0) => DI(35 downto 0),
      Q(9 downto 0) => rx_client_rxd_dpmem_addr_d1(9 downto 0),
      WEA(0) => rx_client_rxd_dpmem_wr_en_d1,
      rx_client_clk_enbl_d1 => rx_client_clk_enbl_d1,
      \rx_client_rxd_dpmem_wr_data_d1_reg[35]\(35 downto 0) => rx_client_rxd_dpmem_wr_data_d1(35 downto 0),
      rx_mac_aclk => rx_mac_aclk,
      \rxd_mem_addr_cntr_reg[9]\(9 downto 0) => Q(9 downto 0)
    );
I_RXS_MEM: entity work.\bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized0\
     port map (
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      D(35 downto 0) => D(35 downto 0),
      Q(8 downto 0) => rx_client_rxs_dpmem_addr_d1(8 downto 0),
      WEA(0) => rx_client_rxs_dpmem_wr_en_d1,
      WEBWE(0) => WEBWE(0),
      axi_str_rxs_dpmem_wr_data(8 downto 0) => axi_str_rxs_dpmem_wr_data(8 downto 0),
      rx_client_clk_enbl_d1 => rx_client_clk_enbl_d1,
      \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(31 downto 0) => rx_client_rxs_dpmem_wr_data_d1(31 downto 0),
      rx_mac_aclk => rx_mac_aclk
    );
rx_client_clk_enbl_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => RX_CLIENT_CLK_ENBL,
      Q => rx_client_clk_enbl_d1,
      R => rx_reset
    );
\rx_client_rxd_dpmem_addr_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_addr_cntr_reg[9]\(0),
      Q => rx_client_rxd_dpmem_addr_d1(0),
      R => rx_reset
    );
\rx_client_rxd_dpmem_addr_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_addr_cntr_reg[9]\(1),
      Q => rx_client_rxd_dpmem_addr_d1(1),
      R => rx_reset
    );
\rx_client_rxd_dpmem_addr_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_addr_cntr_reg[9]\(2),
      Q => rx_client_rxd_dpmem_addr_d1(2),
      R => rx_reset
    );
\rx_client_rxd_dpmem_addr_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_addr_cntr_reg[9]\(3),
      Q => rx_client_rxd_dpmem_addr_d1(3),
      R => rx_reset
    );
\rx_client_rxd_dpmem_addr_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_addr_cntr_reg[9]\(4),
      Q => rx_client_rxd_dpmem_addr_d1(4),
      R => rx_reset
    );
\rx_client_rxd_dpmem_addr_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_addr_cntr_reg[9]\(5),
      Q => rx_client_rxd_dpmem_addr_d1(5),
      R => rx_reset
    );
\rx_client_rxd_dpmem_addr_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_addr_cntr_reg[9]\(6),
      Q => rx_client_rxd_dpmem_addr_d1(6),
      R => rx_reset
    );
\rx_client_rxd_dpmem_addr_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_addr_cntr_reg[9]\(7),
      Q => rx_client_rxd_dpmem_addr_d1(7),
      R => rx_reset
    );
\rx_client_rxd_dpmem_addr_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_addr_cntr_reg[9]\(8),
      Q => rx_client_rxd_dpmem_addr_d1(8),
      R => rx_reset
    );
\rx_client_rxd_dpmem_addr_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxd_mem_addr_cntr_reg[9]\(9),
      Q => rx_client_rxd_dpmem_addr_d1(9),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(0),
      Q => rx_client_rxd_dpmem_wr_data_d1(0),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(10),
      Q => rx_client_rxd_dpmem_wr_data_d1(10),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(11),
      Q => rx_client_rxd_dpmem_wr_data_d1(11),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(12),
      Q => rx_client_rxd_dpmem_wr_data_d1(12),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(13),
      Q => rx_client_rxd_dpmem_wr_data_d1(13),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(14),
      Q => rx_client_rxd_dpmem_wr_data_d1(14),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(15),
      Q => rx_client_rxd_dpmem_wr_data_d1(15),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(16),
      Q => rx_client_rxd_dpmem_wr_data_d1(16),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(17),
      Q => rx_client_rxd_dpmem_wr_data_d1(17),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(18),
      Q => rx_client_rxd_dpmem_wr_data_d1(18),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(19),
      Q => rx_client_rxd_dpmem_wr_data_d1(19),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(1),
      Q => rx_client_rxd_dpmem_wr_data_d1(1),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(20),
      Q => rx_client_rxd_dpmem_wr_data_d1(20),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(21),
      Q => rx_client_rxd_dpmem_wr_data_d1(21),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(22),
      Q => rx_client_rxd_dpmem_wr_data_d1(22),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(23),
      Q => rx_client_rxd_dpmem_wr_data_d1(23),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(24),
      Q => rx_client_rxd_dpmem_wr_data_d1(24),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(25),
      Q => rx_client_rxd_dpmem_wr_data_d1(25),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(26),
      Q => rx_client_rxd_dpmem_wr_data_d1(26),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(27),
      Q => rx_client_rxd_dpmem_wr_data_d1(27),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(28),
      Q => rx_client_rxd_dpmem_wr_data_d1(28),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(29),
      Q => rx_client_rxd_dpmem_wr_data_d1(29),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(2),
      Q => rx_client_rxd_dpmem_wr_data_d1(2),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(30),
      Q => rx_client_rxd_dpmem_wr_data_d1(30),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(31),
      Q => rx_client_rxd_dpmem_wr_data_d1(31),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(32),
      Q => rx_client_rxd_dpmem_wr_data_d1(32),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(33),
      Q => rx_client_rxd_dpmem_wr_data_d1(33),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(34),
      Q => rx_client_rxd_dpmem_wr_data_d1(34),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(35),
      Q => rx_client_rxd_dpmem_wr_data_d1(35),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(3),
      Q => rx_client_rxd_dpmem_wr_data_d1(3),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(4),
      Q => rx_client_rxd_dpmem_wr_data_d1(4),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(5),
      Q => rx_client_rxd_dpmem_wr_data_d1(5),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(6),
      Q => rx_client_rxd_dpmem_wr_data_d1(6),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(7),
      Q => rx_client_rxd_dpmem_wr_data_d1(7),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(8),
      Q => rx_client_rxd_dpmem_wr_data_d1(8),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_data_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_data_vld_packed_word_reg[3]\(9),
      Q => rx_client_rxd_dpmem_wr_data_d1(9),
      R => rx_reset
    );
\rx_client_rxd_dpmem_wr_en_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rx_client_rxd_dpmem_wr_en,
      Q => rx_client_rxd_dpmem_wr_en_d1,
      R => rx_reset
    );
\rx_client_rxs_dpmem_addr_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_addr_cntr_reg[8]\(0),
      Q => rx_client_rxs_dpmem_addr_d1(0),
      R => rx_reset
    );
\rx_client_rxs_dpmem_addr_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_addr_cntr_reg[8]\(1),
      Q => rx_client_rxs_dpmem_addr_d1(1),
      R => rx_reset
    );
\rx_client_rxs_dpmem_addr_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_addr_cntr_reg[8]\(2),
      Q => rx_client_rxs_dpmem_addr_d1(2),
      R => rx_reset
    );
\rx_client_rxs_dpmem_addr_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_addr_cntr_reg[8]\(3),
      Q => rx_client_rxs_dpmem_addr_d1(3),
      R => rx_reset
    );
\rx_client_rxs_dpmem_addr_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_addr_cntr_reg[8]\(4),
      Q => rx_client_rxs_dpmem_addr_d1(4),
      R => rx_reset
    );
\rx_client_rxs_dpmem_addr_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_addr_cntr_reg[8]\(5),
      Q => rx_client_rxs_dpmem_addr_d1(5),
      R => rx_reset
    );
\rx_client_rxs_dpmem_addr_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_addr_cntr_reg[8]\(6),
      Q => rx_client_rxs_dpmem_addr_d1(6),
      R => rx_reset
    );
\rx_client_rxs_dpmem_addr_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_addr_cntr_reg[8]\(7),
      Q => rx_client_rxs_dpmem_addr_d1(7),
      R => rx_reset
    );
\rx_client_rxs_dpmem_addr_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rxs_mem_addr_cntr_reg[8]\(8),
      Q => rx_client_rxs_dpmem_addr_d1(8),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(0),
      Q => rx_client_rxs_dpmem_wr_data_d1(0),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(10),
      Q => rx_client_rxs_dpmem_wr_data_d1(10),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(11),
      Q => rx_client_rxs_dpmem_wr_data_d1(11),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(12),
      Q => rx_client_rxs_dpmem_wr_data_d1(12),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(13),
      Q => rx_client_rxs_dpmem_wr_data_d1(13),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(14),
      Q => rx_client_rxs_dpmem_wr_data_d1(14),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(15),
      Q => rx_client_rxs_dpmem_wr_data_d1(15),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(16),
      Q => rx_client_rxs_dpmem_wr_data_d1(16),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(17),
      Q => rx_client_rxs_dpmem_wr_data_d1(17),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(18),
      Q => rx_client_rxs_dpmem_wr_data_d1(18),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(19),
      Q => rx_client_rxs_dpmem_wr_data_d1(19),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(1),
      Q => rx_client_rxs_dpmem_wr_data_d1(1),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(20),
      Q => rx_client_rxs_dpmem_wr_data_d1(20),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(21),
      Q => rx_client_rxs_dpmem_wr_data_d1(21),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(22),
      Q => rx_client_rxs_dpmem_wr_data_d1(22),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(23),
      Q => rx_client_rxs_dpmem_wr_data_d1(23),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(24),
      Q => rx_client_rxs_dpmem_wr_data_d1(24),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(25),
      Q => rx_client_rxs_dpmem_wr_data_d1(25),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(26),
      Q => rx_client_rxs_dpmem_wr_data_d1(26),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(27),
      Q => rx_client_rxs_dpmem_wr_data_d1(27),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(28),
      Q => rx_client_rxs_dpmem_wr_data_d1(28),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(29),
      Q => rx_client_rxs_dpmem_wr_data_d1(29),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(2),
      Q => rx_client_rxs_dpmem_wr_data_d1(2),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(30),
      Q => rx_client_rxs_dpmem_wr_data_d1(30),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(31),
      Q => rx_client_rxs_dpmem_wr_data_d1(31),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(3),
      Q => rx_client_rxs_dpmem_wr_data_d1(3),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(4),
      Q => rx_client_rxs_dpmem_wr_data_d1(4),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(5),
      Q => rx_client_rxs_dpmem_wr_data_d1(5),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(6),
      Q => rx_client_rxs_dpmem_wr_data_d1(6),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(7),
      Q => rx_client_rxs_dpmem_wr_data_d1(7),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(8),
      Q => rx_client_rxs_dpmem_wr_data_d1(8),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_data_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \multicast_addr_lower_d10_reg[31]\(9),
      Q => rx_client_rxs_dpmem_wr_data_d1(9),
      R => rx_reset
    );
\rx_client_rxs_dpmem_wr_en_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rx_client_rxs_dpmem_wr_en,
      Q => rx_client_rxs_dpmem_wr_en_d1,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_tx_mem_if is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \txc_rd_addr2_pntr_1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \txc_rd_addr2_pntr_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \txd_1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \end_addr_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \txd_rd_pntr_1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \txc_rd_addr2_pntr_1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_mac_aclk : in STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    Tx_Client_TxD_2_Mem_En : in STD_LOGIC;
    Axi_Str_TxD_2_Mem_En : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    reset2axi_str_txd : in STD_LOGIC;
    Tx_Client_TxD_2_Mem_Addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Axi_Str_TxD_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxD_2_Mem_Din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Axi_Str_TxD_2_Mem_We : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_En : in STD_LOGIC;
    Axi_Str_TxC_2_Mem_En : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    Tx_Client_TxC_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxC_2_Mem_Addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Tx_Client_TxC_2_Mem_Din : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Axi_Str_TxC_2_Mem_Din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Axi_Str_TxC_2_Mem_We : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_tx_mem_if : entity is "tx_mem_if";
end bd_929b_eth_buf_0_tx_mem_if;

architecture STRUCTURE of bd_929b_eth_buf_0_tx_mem_if is
begin
TXC_MEM: entity work.\bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized2\
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      Axi_Str_TxC_2_Mem_Addr(9 downto 0) => Axi_Str_TxC_2_Mem_Addr(9 downto 0),
      Axi_Str_TxC_2_Mem_Din(11 downto 0) => Axi_Str_TxC_2_Mem_Din(11 downto 0),
      Axi_Str_TxC_2_Mem_En => Axi_Str_TxC_2_Mem_En,
      Axi_Str_TxC_2_Mem_We => Axi_Str_TxC_2_Mem_We,
      S(2 downto 0) => S(2 downto 0),
      Tx_Client_TxC_2_Mem_Addr(9 downto 0) => Tx_Client_TxC_2_Mem_Addr(9 downto 0),
      Tx_Client_TxC_2_Mem_Din(9 downto 0) => Tx_Client_TxC_2_Mem_Din(9 downto 0),
      Tx_Client_TxC_2_Mem_En => Tx_Client_TxC_2_Mem_En,
      WEA(0) => WEA(0),
      \end_addr_reg[11]\(11 downto 0) => \end_addr_reg[11]\(11 downto 0),
      sync_rst1_reg => sync_rst1_reg,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      \txc_rd_addr2_pntr_1_reg[8]\(8 downto 0) => \txc_rd_addr2_pntr_1_reg[8]\(8 downto 0),
      \txc_rd_addr2_pntr_1_reg[9]\(9 downto 0) => \txc_rd_addr2_pntr_1_reg[9]\(9 downto 0),
      \txc_rd_addr2_pntr_reg[0]\(2 downto 0) => \txc_rd_addr2_pntr_reg[0]\(2 downto 0),
      \txd_rd_pntr_1_reg[8]\(8 downto 0) => \txd_rd_pntr_1_reg[8]\(8 downto 0)
    );
TXD_MEM: entity work.\bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized1\
     port map (
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      Axi_Str_TxD_2_Mem_Addr(9 downto 0) => Axi_Str_TxD_2_Mem_Addr(9 downto 0),
      Axi_Str_TxD_2_Mem_Din(35 downto 0) => Axi_Str_TxD_2_Mem_Din(35 downto 0),
      Axi_Str_TxD_2_Mem_En => Axi_Str_TxD_2_Mem_En,
      Axi_Str_TxD_2_Mem_We(0) => Axi_Str_TxD_2_Mem_We(0),
      Tx_Client_TxD_2_Mem_Addr(11 downto 0) => Tx_Client_TxD_2_Mem_Addr(11 downto 0),
      Tx_Client_TxD_2_Mem_En => Tx_Client_TxD_2_Mem_En,
      reset2axi_str_txd => reset2axi_str_txd,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      \txd_1_reg[7]\(7 downto 0) => \txd_1_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_rx_axistream_if is
  port (
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    AXI_STR_RXD_LAST : out STD_LOGIC;
    AXI_STR_RXD_VALID : out STD_LOGIC;
    \AXI_STR_RXD_KEEP[3]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    data_sync0_i : out STD_LOGIC_VECTOR ( 9 downto 0 );
    data_sync0_i_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    AXI_STR_RXS_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_STR_RXS_LAST : out STD_LOGIC;
    AXI_STR_RXS_VALID : out STD_LOGIC;
    axi_str_rxs_dpmem_wr_data : out STD_LOGIC_VECTOR ( 8 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset2axi_str_rxd : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    \ram_rd_en_temp__0\ : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 35 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 35 downto 0 );
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    AXI_STR_RXS_READY : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_rx_axistream_if : entity is "rx_axistream_if";
end bd_929b_eth_buf_0_rx_axistream_if;

architecture STRUCTURE of bd_929b_eth_buf_0_rx_axistream_if is
  signal \AXI_STR_RXS_DATA[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[25]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[26]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[27]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[29]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[30]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[30]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[31]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AXI_STR_RXS_DATA[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^axi_str_rxs_last\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_20_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_21_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_24_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_25_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_27_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_28_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_30_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_31_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_32_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_33_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_34_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_35_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_36_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_41_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_42_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_43_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_44_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_45_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_46_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_48_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_49_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_50_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_51_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_52_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_53_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_54_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_55_n_0\ : STD_LOGIC;
  signal ELASTIC_FIFO_n_3 : STD_LOGIC;
  signal ELASTIC_FIFO_n_6 : STD_LOGIC;
  signal ELASTIC_FIFO_n_7 : STD_LOGIC;
  signal ELASTIC_FIFO_n_8 : STD_LOGIC;
  signal \FSM_sequential_rxd_axistream_current_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxd_axistream_current_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rxs_axistream_current_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[11]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[12]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[13]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[14]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[15]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[32]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[33]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[34]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[35]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8]\ : STD_LOGIC;
  signal \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9]\ : STD_LOGIC;
  signal bin_to_gray : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifoWrEn : STD_LOGIC;
  signal frame_length_words : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal frame_length_words0 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \frame_length_words[0]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_words[10]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_words[11]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_words[12]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_words[12]_i_3_n_0\ : STD_LOGIC;
  signal \frame_length_words[12]_i_4_n_0\ : STD_LOGIC;
  signal \frame_length_words[12]_i_5_n_0\ : STD_LOGIC;
  signal \frame_length_words[12]_i_6_n_0\ : STD_LOGIC;
  signal \frame_length_words[13]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_words[14]_i_2_n_0\ : STD_LOGIC;
  signal \frame_length_words[14]_i_4_n_0\ : STD_LOGIC;
  signal \frame_length_words[1]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_words[2]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_words[3]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_words[4]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_words[4]_i_3_n_0\ : STD_LOGIC;
  signal \frame_length_words[4]_i_4_n_0\ : STD_LOGIC;
  signal \frame_length_words[4]_i_5_n_0\ : STD_LOGIC;
  signal \frame_length_words[4]_i_6_n_0\ : STD_LOGIC;
  signal \frame_length_words[5]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_words[6]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_words[7]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_words[8]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_words[8]_i_3_n_0\ : STD_LOGIC;
  signal \frame_length_words[8]_i_4_n_0\ : STD_LOGIC;
  signal \frame_length_words[8]_i_5_n_0\ : STD_LOGIC;
  signal \frame_length_words[8]_i_6_n_0\ : STD_LOGIC;
  signal \frame_length_words[9]_i_1_n_0\ : STD_LOGIC;
  signal \frame_length_words_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \frame_length_words_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \frame_length_words_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \frame_length_words_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \frame_length_words_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \frame_length_words_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \frame_length_words_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \frame_length_words_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \frame_length_words_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \frame_length_words_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \frame_length_words_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \frame_length_words_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal p_1_in34_in : STD_LOGIC;
  signal p_2_in36_in : STD_LOGIC;
  signal p_3_in38_in : STD_LOGIC;
  signal p_4_in40_in : STD_LOGIC;
  signal p_5_in42_in : STD_LOGIC;
  signal p_6_in44_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_7_in46_in : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal rxd2rxs_frame_done : STD_LOGIC;
  signal rxd_addr_cntr_en2 : STD_LOGIC;
  signal \rxd_addr_cntr_en2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en2_carry__0_n_1\ : STD_LOGIC;
  signal \rxd_addr_cntr_en2_carry__0_n_2\ : STD_LOGIC;
  signal \rxd_addr_cntr_en2_carry__0_n_3\ : STD_LOGIC;
  signal rxd_addr_cntr_en2_carry_i_1_n_0 : STD_LOGIC;
  signal rxd_addr_cntr_en2_carry_i_2_n_0 : STD_LOGIC;
  signal rxd_addr_cntr_en2_carry_i_3_n_0 : STD_LOGIC;
  signal rxd_addr_cntr_en2_carry_i_4_n_0 : STD_LOGIC;
  signal rxd_addr_cntr_en2_carry_i_5_n_0 : STD_LOGIC;
  signal rxd_addr_cntr_en2_carry_i_6_n_0 : STD_LOGIC;
  signal rxd_addr_cntr_en2_carry_i_7_n_0 : STD_LOGIC;
  signal rxd_addr_cntr_en2_carry_i_8_n_0 : STD_LOGIC;
  signal rxd_addr_cntr_en2_carry_n_0 : STD_LOGIC;
  signal rxd_addr_cntr_en2_carry_n_1 : STD_LOGIC;
  signal rxd_addr_cntr_en2_carry_n_2 : STD_LOGIC;
  signal rxd_addr_cntr_en2_carry_n_3 : STD_LOGIC;
  signal rxd_addr_cntr_en3 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \rxd_addr_cntr_en3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__0_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__0_n_1\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__0_n_2\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__0_n_3\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__1_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__1_n_1\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__1_n_2\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__1_n_3\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__2_n_1\ : STD_LOGIC;
  signal \rxd_addr_cntr_en3_carry__2_n_3\ : STD_LOGIC;
  signal rxd_addr_cntr_en3_carry_i_1_n_0 : STD_LOGIC;
  signal rxd_addr_cntr_en3_carry_i_2_n_0 : STD_LOGIC;
  signal rxd_addr_cntr_en3_carry_i_3_n_0 : STD_LOGIC;
  signal rxd_addr_cntr_en3_carry_i_4_n_0 : STD_LOGIC;
  signal rxd_addr_cntr_en3_carry_n_0 : STD_LOGIC;
  signal rxd_addr_cntr_en3_carry_n_1 : STD_LOGIC;
  signal rxd_addr_cntr_en3_carry_n_2 : STD_LOGIC;
  signal rxd_addr_cntr_en3_carry_n_3 : STD_LOGIC;
  signal rxd_addr_cntr_load : STD_LOGIC;
  signal rxd_axistream_current_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rxd_axistream_current_state : signal is "yes";
  signal rxd_axistream_next_state2 : STD_LOGIC;
  signal \rxd_axistream_next_state2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rxd_axistream_next_state2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rxd_axistream_next_state2_carry__0_n_3\ : STD_LOGIC;
  signal rxd_axistream_next_state2_carry_i_1_n_0 : STD_LOGIC;
  signal rxd_axistream_next_state2_carry_i_2_n_0 : STD_LOGIC;
  signal rxd_axistream_next_state2_carry_i_3_n_0 : STD_LOGIC;
  signal rxd_axistream_next_state2_carry_i_4_n_0 : STD_LOGIC;
  signal rxd_axistream_next_state2_carry_n_0 : STD_LOGIC;
  signal rxd_axistream_next_state2_carry_n_1 : STD_LOGIC;
  signal rxd_axistream_next_state2_carry_n_2 : STD_LOGIC;
  signal rxd_axistream_next_state2_carry_n_3 : STD_LOGIC;
  signal \rxd_mem_addr_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_mem_addr_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_mem_addr_cntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_mem_addr_cntr[9]_i_4_n_0\ : STD_LOGIC;
  signal rxd_mem_last_read_out_ptr_cmb : STD_LOGIC;
  signal rxd_mem_last_read_out_ptr_gray_d10 : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[1]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[2]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[3]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[4]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[5]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[6]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[8]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[9]_i_3_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[9]_i_4_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[9]_i_5_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[9]_i_6_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_gray_d1[9]_i_7_n_0\ : STD_LOGIC;
  signal rxd_mem_last_read_out_ptr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rxd_mem_last_read_out_ptr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_mem_last_read_out_ptr_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal rxd_mem_last_read_out_ptr_toconvertto_gray : STD_LOGIC_VECTOR ( 9 to 9 );
  signal rxd_mem_next_available4write_ptr_1_cmb : STD_LOGIC;
  signal rxd_mem_next_available4write_ptr_1_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rxd_word_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal rxd_word_cnt_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \rxd_word_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rxd_word_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal rxs2rxd_frame_done : STD_LOGIC;
  signal rxs_axistream_current_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of rxs_axistream_current_state : signal is "yes";
  signal rxs_axistream_next_state1 : STD_LOGIC;
  signal rxs_axistream_next_state10_out : STD_LOGIC;
  signal \rxs_axistream_next_state1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_carry__0_n_0\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_carry__0_n_1\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_carry__0_n_2\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_carry__0_n_3\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_carry__1_n_1\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_carry__1_n_2\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_carry__1_n_3\ : STD_LOGIC;
  signal rxs_axistream_next_state1_carry_i_1_n_0 : STD_LOGIC;
  signal rxs_axistream_next_state1_carry_i_2_n_0 : STD_LOGIC;
  signal rxs_axistream_next_state1_carry_i_3_n_0 : STD_LOGIC;
  signal rxs_axistream_next_state1_carry_i_4_n_0 : STD_LOGIC;
  signal rxs_axistream_next_state1_carry_n_0 : STD_LOGIC;
  signal rxs_axistream_next_state1_carry_n_1 : STD_LOGIC;
  signal rxs_axistream_next_state1_carry_n_2 : STD_LOGIC;
  signal rxs_axistream_next_state1_carry_n_3 : STD_LOGIC;
  signal \rxs_axistream_next_state1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \rxs_axistream_next_state1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_cmb : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rxs_mem_last_read_out_ptr_plus_one : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \rxs_mem_last_read_out_ptr_plus_one[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_plus_one[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_plus_one[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_plus_one[2]_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_plus_one[2]_i_3_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_plus_one[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_plus_one[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_plus_one[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_plus_one[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_plus_one[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_plus_one[8]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_plus_one[8]_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_plus_one[8]_i_3_n_0\ : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \rxs_mem_last_read_out_ptr_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray0__0\ : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_n_3\ : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_1_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_2_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_3_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_4_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_5_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_6_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_7_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_8_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_1 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_2 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_3 : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_n_3\ : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_1_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_2_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_3_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_4_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_5_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_6_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_7_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_8_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_0 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_1 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_2 : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_3 : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_3_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_4_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_5_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8]\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8]\ : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_true_cmb : STD_LOGIC;
  signal rxs_mem_last_read_out_ptr_true_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \rxs_mem_last_read_out_ptr_true_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_true_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_true_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_true_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_true_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_true_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_true_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_true_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxs_mem_last_read_out_ptr_true_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal rxs_mem_next_available4write_ptr_1_cmb : STD_LOGIC;
  signal rxs_mem_next_available4write_ptr_1_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rxs_mem_next_available4write_ptr_cmb : STD_LOGIC;
  signal rxs_mem_next_available4write_ptr_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rxs_status_word_1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rxs_status_word_1_0 : STD_LOGIC;
  signal rxs_status_word_2 : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[14]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[16]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[17]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[18]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[19]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[20]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[21]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[22]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[23]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[24]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[25]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[26]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[27]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[28]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[29]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[30]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[31]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \rxs_status_word_2_reg_n_0_[9]\ : STD_LOGIC;
  signal rxs_status_word_3 : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[10]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[11]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[12]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[13]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[14]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[15]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[16]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[17]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[18]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[19]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[20]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[21]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[22]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[23]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[24]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[25]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[26]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[27]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[28]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[29]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[30]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[31]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[8]\ : STD_LOGIC;
  signal \rxs_status_word_3_reg_n_0_[9]\ : STD_LOGIC;
  signal rxs_status_word_4 : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[10]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[11]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[12]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[13]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[14]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[15]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[16]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[17]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[18]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[19]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[20]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[21]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[22]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[23]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[24]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[25]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[26]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[27]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[28]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[29]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[30]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[31]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[8]\ : STD_LOGIC;
  signal \rxs_status_word_4_reg_n_0_[9]\ : STD_LOGIC;
  signal rxs_status_word_5 : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[10]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[11]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[12]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[13]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[14]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[15]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[16]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[17]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[18]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[19]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[20]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[21]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[22]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[23]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[24]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[25]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[26]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[27]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[28]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[29]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[30]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[31]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[8]\ : STD_LOGIC;
  signal \rxs_status_word_5_reg_n_0_[9]\ : STD_LOGIC;
  signal rxs_status_word_6 : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[10]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[11]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[12]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[13]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[14]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[15]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[16]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[17]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[18]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[19]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[20]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[21]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[22]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[23]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[24]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[25]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[26]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[27]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[28]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[29]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[30]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[31]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[8]\ : STD_LOGIC;
  signal \rxs_status_word_6_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_frame_length_words_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_frame_length_words_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_rxd_addr_cntr_en2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rxd_addr_cntr_en2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rxd_addr_cntr_en3_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rxd_addr_cntr_en3_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_rxd_axistream_next_state2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rxd_axistream_next_state2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rxd_axistream_next_state2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rxd_word_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rxd_word_cnt_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_rxs_axistream_next_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rxs_axistream_next_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rxs_axistream_next_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rxs_axistream_next_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rxs_axistream_next_state1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rxs_axistream_next_state1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rxs_axistream_next_state1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rxs_axistream_next_state1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_55\ : label is "soft_lutpair69";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_rxd_axistream_current_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rxd_axistream_current_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rxd_axistream_current_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rxd_axistream_current_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \FSM_sequential_rxs_axistream_current_state[3]_i_5\ : label is "soft_lutpair65";
  attribute KEEP of \FSM_sequential_rxs_axistream_current_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rxs_axistream_current_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rxs_axistream_current_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rxs_axistream_current_state_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rxs_axistream_current_state_reg[4]\ : label is "yes";
  attribute SOFT_HLUTNM of \frame_length_words[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \frame_length_words[12]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \frame_length_words[13]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \frame_length_words[14]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \frame_length_words[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \i__carry_i_7\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \i__carry_i_8\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \rxd_mem_addr_cntr[4]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rxd_mem_addr_cntr[5]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rxd_mem_addr_cntr[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rxd_mem_addr_cntr[9]_i_4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rxd_mem_last_read_out_ptr_gray_d1[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rxd_mem_last_read_out_ptr_gray_d1[1]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rxd_mem_last_read_out_ptr_gray_d1[2]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rxd_mem_last_read_out_ptr_gray_d1[9]_i_5\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rxd_mem_last_read_out_ptr_gray_d1[9]_i_6\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rxd_mem_last_read_out_ptr_gray_d1[9]_i_7\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_gray_d1[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_gray_d1[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_gray_d1[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_gray_d1[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_gray_d1[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_gray_d1[6]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_plus_one[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_plus_one[2]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_plus_one[2]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_plus_one[3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_plus_one[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_plus_one[5]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_plus_one[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_plus_one[8]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_reg[4]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_reg[5]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[7]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_2\ : label is "soft_lutpair70";
begin
  AXI_STR_RXS_LAST <= \^axi_str_rxs_last\;
  Q(9 downto 0) <= \^q\(9 downto 0);
\AXI_STR_RXS_DATA[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[0]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[0]\,
      I3 => \rxs_status_word_6_reg_n_0_[0]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(0)
    );
\AXI_STR_RXS_DATA[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[0]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[0]\,
      I4 => \rxs_status_word_4_reg_n_0_[0]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[0]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[10]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[10]\,
      I3 => \rxs_status_word_6_reg_n_0_[10]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(10)
    );
\AXI_STR_RXS_DATA[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[10]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[10]\,
      I4 => \rxs_status_word_4_reg_n_0_[10]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[10]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[11]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[11]\,
      I3 => \rxs_status_word_6_reg_n_0_[11]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(11)
    );
\AXI_STR_RXS_DATA[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[11]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[11]\,
      I4 => \rxs_status_word_4_reg_n_0_[11]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[11]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[12]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[12]\,
      I3 => \rxs_status_word_6_reg_n_0_[12]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(12)
    );
\AXI_STR_RXS_DATA[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[12]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[12]\,
      I4 => \rxs_status_word_4_reg_n_0_[12]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[12]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[13]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[13]\,
      I3 => \rxs_status_word_6_reg_n_0_[13]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(13)
    );
\AXI_STR_RXS_DATA[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[13]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[13]\,
      I4 => \rxs_status_word_4_reg_n_0_[13]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[13]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[14]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[14]\,
      I3 => \rxs_status_word_6_reg_n_0_[14]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(14)
    );
\AXI_STR_RXS_DATA[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[14]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[14]\,
      I4 => \rxs_status_word_4_reg_n_0_[14]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[14]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[15]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[15]\,
      I3 => \rxs_status_word_6_reg_n_0_[15]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(15)
    );
\AXI_STR_RXS_DATA[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[15]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[15]\,
      I4 => \rxs_status_word_4_reg_n_0_[15]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[15]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[16]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[16]\,
      I3 => \rxs_status_word_6_reg_n_0_[16]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(16)
    );
\AXI_STR_RXS_DATA[16]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[16]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[16]\,
      I4 => \rxs_status_word_4_reg_n_0_[16]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[16]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[17]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[17]\,
      I3 => \rxs_status_word_6_reg_n_0_[17]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(17)
    );
\AXI_STR_RXS_DATA[17]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[17]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[17]\,
      I4 => \rxs_status_word_4_reg_n_0_[17]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[17]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[18]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[18]\,
      I3 => \rxs_status_word_6_reg_n_0_[18]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(18)
    );
\AXI_STR_RXS_DATA[18]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[18]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[18]\,
      I4 => \rxs_status_word_4_reg_n_0_[18]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[18]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[19]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[19]\,
      I3 => \rxs_status_word_6_reg_n_0_[19]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(19)
    );
\AXI_STR_RXS_DATA[19]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[19]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[19]\,
      I4 => \rxs_status_word_4_reg_n_0_[19]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[19]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[1]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[1]\,
      I3 => \rxs_status_word_6_reg_n_0_[1]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(1)
    );
\AXI_STR_RXS_DATA[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[1]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[1]\,
      I4 => \rxs_status_word_4_reg_n_0_[1]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[1]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[20]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[20]\,
      I3 => \rxs_status_word_6_reg_n_0_[20]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(20)
    );
\AXI_STR_RXS_DATA[20]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[20]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[20]\,
      I4 => \rxs_status_word_4_reg_n_0_[20]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[20]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[21]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[21]\,
      I3 => \rxs_status_word_6_reg_n_0_[21]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(21)
    );
\AXI_STR_RXS_DATA[21]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[21]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[21]\,
      I4 => \rxs_status_word_4_reg_n_0_[21]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[21]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[22]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[22]\,
      I3 => \rxs_status_word_6_reg_n_0_[22]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(22)
    );
\AXI_STR_RXS_DATA[22]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[22]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[22]\,
      I4 => \rxs_status_word_4_reg_n_0_[22]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[22]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[23]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[23]\,
      I3 => \rxs_status_word_6_reg_n_0_[23]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(23)
    );
\AXI_STR_RXS_DATA[23]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[23]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[23]\,
      I4 => \rxs_status_word_4_reg_n_0_[23]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[23]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[24]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[24]\,
      I3 => \rxs_status_word_6_reg_n_0_[24]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(24)
    );
\AXI_STR_RXS_DATA[24]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[24]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[24]\,
      I4 => \rxs_status_word_4_reg_n_0_[24]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[24]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[25]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[25]\,
      I3 => \rxs_status_word_6_reg_n_0_[25]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(25)
    );
\AXI_STR_RXS_DATA[25]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[25]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[25]\,
      I4 => \rxs_status_word_4_reg_n_0_[25]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[25]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[26]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[26]\,
      I3 => \rxs_status_word_6_reg_n_0_[26]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(26)
    );
\AXI_STR_RXS_DATA[26]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[26]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[26]\,
      I4 => \rxs_status_word_4_reg_n_0_[26]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[26]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[27]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[27]\,
      I3 => \rxs_status_word_6_reg_n_0_[27]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(27)
    );
\AXI_STR_RXS_DATA[27]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[27]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[27]\,
      I4 => \rxs_status_word_4_reg_n_0_[27]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[27]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[28]_INST_0_i_1_n_0\,
      I1 => \^axi_str_rxs_last\,
      I2 => \rxs_status_word_6_reg_n_0_[28]\,
      I3 => \AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0\,
      I4 => \AXI_STR_RXS_DATA[30]_INST_0_i_3_n_0\,
      I5 => \rxs_status_word_5_reg_n_0_[28]\,
      O => AXI_STR_RXS_DATA(28)
    );
\AXI_STR_RXS_DATA[28]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[28]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[28]\,
      I4 => \rxs_status_word_4_reg_n_0_[28]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[28]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[29]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[29]\,
      I3 => \rxs_status_word_6_reg_n_0_[29]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(29)
    );
\AXI_STR_RXS_DATA[29]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[29]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[29]\,
      I4 => \rxs_status_word_4_reg_n_0_[29]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[29]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[2]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[2]\,
      I3 => \rxs_status_word_6_reg_n_0_[2]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(2)
    );
\AXI_STR_RXS_DATA[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[2]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[2]\,
      I4 => \rxs_status_word_4_reg_n_0_[2]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[2]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[30]_INST_0_i_1_n_0\,
      I1 => \^axi_str_rxs_last\,
      I2 => \rxs_status_word_6_reg_n_0_[30]\,
      I3 => \AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0\,
      I4 => \AXI_STR_RXS_DATA[30]_INST_0_i_3_n_0\,
      I5 => \rxs_status_word_5_reg_n_0_[30]\,
      O => AXI_STR_RXS_DATA(30)
    );
\AXI_STR_RXS_DATA[30]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[30]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[30]\,
      I4 => \rxs_status_word_4_reg_n_0_[30]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[30]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[30]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(4),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      O => \AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0\
    );
\AXI_STR_RXS_DATA[30]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => rxs_axistream_current_state(3),
      I1 => rxs_axistream_current_state(4),
      I2 => rxs_axistream_current_state(1),
      I3 => rxs_axistream_current_state(0),
      O => \AXI_STR_RXS_DATA[30]_INST_0_i_3_n_0\
    );
\AXI_STR_RXS_DATA[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[31]\,
      I3 => \rxs_status_word_6_reg_n_0_[31]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(31)
    );
\AXI_STR_RXS_DATA[31]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[31]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[31]\,
      I4 => \rxs_status_word_4_reg_n_0_[31]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[31]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[31]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(4),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      O => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\
    );
\AXI_STR_RXS_DATA[31]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(4),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      O => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\
    );
\AXI_STR_RXS_DATA[31]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => rxs_axistream_current_state(1),
      I1 => rxs_axistream_current_state(0),
      I2 => rxs_axistream_current_state(2),
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(3),
      O => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\
    );
\AXI_STR_RXS_DATA[31]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => rxs_axistream_current_state(0),
      I1 => rxs_axistream_current_state(1),
      I2 => rxs_axistream_current_state(2),
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(3),
      O => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\
    );
\AXI_STR_RXS_DATA[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[3]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[3]\,
      I3 => \rxs_status_word_6_reg_n_0_[3]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(3)
    );
\AXI_STR_RXS_DATA[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[3]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[3]\,
      I4 => \rxs_status_word_4_reg_n_0_[3]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[3]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[4]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[4]\,
      I3 => \rxs_status_word_6_reg_n_0_[4]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(4)
    );
\AXI_STR_RXS_DATA[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[4]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[4]\,
      I4 => \rxs_status_word_4_reg_n_0_[4]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[4]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[5]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[5]\,
      I3 => \rxs_status_word_6_reg_n_0_[5]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(5)
    );
\AXI_STR_RXS_DATA[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[5]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[5]\,
      I4 => \rxs_status_word_4_reg_n_0_[5]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[5]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[6]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[6]\,
      I3 => \rxs_status_word_6_reg_n_0_[6]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(6)
    );
\AXI_STR_RXS_DATA[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[6]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[6]\,
      I4 => \rxs_status_word_4_reg_n_0_[6]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[6]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[7]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[7]\,
      I3 => \rxs_status_word_6_reg_n_0_[7]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(7)
    );
\AXI_STR_RXS_DATA[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[7]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[7]\,
      I4 => \rxs_status_word_4_reg_n_0_[7]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[7]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[8]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[8]\,
      I3 => \rxs_status_word_6_reg_n_0_[8]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(8)
    );
\AXI_STR_RXS_DATA[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[8]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[8]\,
      I4 => \rxs_status_word_4_reg_n_0_[8]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[8]_INST_0_i_1_n_0\
    );
\AXI_STR_RXS_DATA[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[9]_INST_0_i_1_n_0\,
      I1 => \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0\,
      I2 => \rxs_status_word_5_reg_n_0_[9]\,
      I3 => \rxs_status_word_6_reg_n_0_[9]\,
      I4 => \^axi_str_rxs_last\,
      O => AXI_STR_RXS_DATA(9)
    );
\AXI_STR_RXS_DATA[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0\,
      I1 => \rxs_status_word_2_reg_n_0_[9]\,
      I2 => \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0\,
      I3 => \rxs_status_word_3_reg_n_0_[9]\,
      I4 => \rxs_status_word_4_reg_n_0_[9]\,
      I5 => \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0\,
      O => \AXI_STR_RXS_DATA[9]_INST_0_i_1_n_0\
    );
AXI_STR_RXS_LAST_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => rxs_axistream_current_state(0),
      I1 => rxs_axistream_current_state(1),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(2),
      I4 => rxs_axistream_current_state(4),
      O => \^axi_str_rxs_last\
    );
AXI_STR_RXS_VALID_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080828"
    )
        port map (
      I0 => rxs_axistream_current_state(4),
      I1 => rxs_axistream_current_state(2),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      O => AXI_STR_RXS_VALID
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEAEAEAEAEAEA"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_20_n_0\,
      I1 => rxs_mem_last_read_out_ptr_plus_one(8),
      I2 => rxs_status_word_5,
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(3),
      I5 => rxs_axistream_current_state(2),
      O => ADDRBWRADDR(8)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => rxs_axistream_current_state(1),
      I1 => rxs_axistream_current_state(0),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(2),
      I5 => rxs_mem_last_read_out_ptr_reg(7),
      O => axi_str_rxs_dpmem_wr_data(7)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => rxs_axistream_current_state(1),
      I1 => rxs_axistream_current_state(0),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(2),
      I5 => rxs_mem_last_read_out_ptr_reg(6),
      O => axi_str_rxs_dpmem_wr_data(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => rxs_axistream_current_state(1),
      I1 => rxs_axistream_current_state(0),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(2),
      I5 => rxs_mem_last_read_out_ptr_reg(5),
      O => axi_str_rxs_dpmem_wr_data(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => rxs_axistream_current_state(1),
      I1 => rxs_axistream_current_state(0),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(2),
      I5 => rxs_mem_last_read_out_ptr_reg(4),
      O => axi_str_rxs_dpmem_wr_data(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => rxs_axistream_current_state(1),
      I1 => rxs_axistream_current_state(0),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(2),
      I5 => rxs_mem_last_read_out_ptr_reg(3),
      O => axi_str_rxs_dpmem_wr_data(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => rxs_axistream_current_state(1),
      I1 => rxs_axistream_current_state(0),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(2),
      I5 => rxs_mem_last_read_out_ptr_reg(2),
      O => axi_str_rxs_dpmem_wr_data(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => rxs_axistream_current_state(1),
      I1 => rxs_axistream_current_state(0),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(2),
      I5 => rxs_mem_last_read_out_ptr_reg(1),
      O => axi_str_rxs_dpmem_wr_data(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => rxs_axistream_current_state(1),
      I1 => rxs_axistream_current_state(0),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(2),
      I5 => rxs_mem_last_read_out_ptr_reg(0),
      O => axi_str_rxs_dpmem_wr_data(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => rxs_axistream_current_state(1),
      I1 => rxs_axistream_current_state(0),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(2),
      I5 => rxs_mem_last_read_out_ptr_reg(8),
      O => axi_str_rxs_dpmem_wr_data(8)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(4),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(0),
      I4 => rxs_axistream_current_state(1),
      O => WEBWE(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEAEAEAEAEAEA"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_21_n_0\,
      I1 => rxs_mem_last_read_out_ptr_plus_one(7),
      I2 => rxs_status_word_5,
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(3),
      I5 => rxs_axistream_current_state(2),
      O => ADDRBWRADDR(7)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BF00AA00AA00"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0\,
      I1 => \rxs_axistream_next_state1_inferred__1/i__carry_n_1\,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0\,
      I3 => rxs_mem_last_read_out_ptr_reg(8),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0\,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_20_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BF00AA00AA00"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0\,
      I1 => \rxs_axistream_next_state1_inferred__1/i__carry_n_1\,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0\,
      I3 => rxs_mem_last_read_out_ptr_reg(7),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0\,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_21_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BF00AA00AA00"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0\,
      I1 => \rxs_axistream_next_state1_inferred__1/i__carry_n_1\,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0\,
      I3 => rxs_mem_last_read_out_ptr_reg(6),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0\,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BF00AA00AA00"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0\,
      I1 => \rxs_axistream_next_state1_inferred__1/i__carry_n_1\,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0\,
      I3 => rxs_mem_last_read_out_ptr_reg(5),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0\,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BF00AA00AA00"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0\,
      I1 => \rxs_axistream_next_state1_inferred__1/i__carry_n_1\,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0\,
      I3 => rxs_mem_last_read_out_ptr_reg(4),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0\,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_24_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BF00AA00AA00"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0\,
      I1 => \rxs_axistream_next_state1_inferred__1/i__carry_n_1\,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0\,
      I3 => rxs_mem_last_read_out_ptr_reg(3),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0\,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_25_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BF00AA00AA00"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0\,
      I1 => \rxs_axistream_next_state1_inferred__1/i__carry_n_1\,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0\,
      I3 => rxs_mem_last_read_out_ptr_reg(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0\,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A404A40FF404A40"
    )
        port map (
      I0 => rxs_axistream_current_state(4),
      I1 => rxs_mem_last_read_out_ptr_plus_one(1),
      I2 => rxs_axistream_current_state(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40_n_0\,
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_41_n_0\,
      I5 => rxs_axistream_current_state(3),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_27_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4070000000000000"
    )
        port map (
      I0 => \rxs_axistream_next_state1_inferred__1/i__carry_n_1\,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0\,
      I2 => rxs_mem_last_read_out_ptr_reg(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0\,
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_35_n_0\,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_42_n_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_28_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => rxs_axistream_current_state(4),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(2),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEAEAEAEAEAEA"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22_n_0\,
      I1 => rxs_mem_last_read_out_ptr_plus_one(6),
      I2 => rxs_status_word_5,
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(3),
      I5 => rxs_axistream_current_state(2),
      O => ADDRBWRADDR(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => rxs_axistream_current_state(4),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(2),
      I3 => rxs_axistream_current_state(0),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_30_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51015001"
    )
        port map (
      I0 => rxs_axistream_current_state(3),
      I1 => rxs_axistream_current_state(0),
      I2 => rxs_axistream_current_state(1),
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_mem_last_read_out_ptr_plus_one(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_43_n_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_31_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088FF88F0880088"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_41_n_0\,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40_n_0\,
      I2 => rxs_mem_last_read_out_ptr_plus_one(0),
      I3 => rxs_axistream_current_state(2),
      I4 => rxs_axistream_current_state(3),
      I5 => rxs_axistream_current_state(4),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_32_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404C43"
    )
        port map (
      I0 => rxs_axistream_current_state(3),
      I1 => rxs_axistream_current_state(4),
      I2 => rxs_axistream_current_state(0),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(2),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_33_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20203320"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_44_n_0\,
      I1 => rxs_axistream_current_state(2),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_mem_last_read_out_ptr_plus_one(0),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_45_n_0\,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_46_n_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_34_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxs_axistream_current_state(3),
      I1 => rxs_axistream_current_state(2),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_35_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => rxs_axistream_current_state(3),
      I1 => rxs_axistream_current_state(2),
      I2 => rxs_axistream_current_state(1),
      I3 => rxs_axistream_current_state(0),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_36_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_true_reg(5),
      I1 => rxs_mem_last_read_out_ptr_true_reg(6),
      I2 => rxs_mem_last_read_out_ptr_true_reg(7),
      I3 => rxs_mem_last_read_out_ptr_true_reg(8),
      I4 => \i__carry_i_7_n_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_n_0\,
      I1 => rxs_mem_next_available4write_ptr_reg(5),
      I2 => rxs_mem_next_available4write_ptr_reg(6),
      I3 => rxs_mem_next_available4write_ptr_reg(7),
      I4 => rxs_mem_next_available4write_ptr_reg(8),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => rxs_axistream_current_state(4),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(2),
      I3 => rxs_axistream_current_state(0),
      I4 => rxs_axistream_current_state(1),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEAEAEAEAEAEA"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23_n_0\,
      I1 => rxs_mem_last_read_out_ptr_plus_one(5),
      I2 => rxs_status_word_5,
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(3),
      I5 => rxs_axistream_current_state(2),
      O => ADDRBWRADDR(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxs_axistream_current_state(0),
      I1 => rxs_axistream_current_state(1),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_48_n_0\,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_49_n_0\,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_50_n_0\,
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_51_n_0\,
      I4 => \rxs_mem_last_read_out_ptr_reg[8]_i_4_n_0\,
      I5 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8]\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_41_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxs_axistream_current_state(1),
      I1 => rxs_axistream_current_state(0),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_42_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0080"
    )
        port map (
      I0 => rxs_axistream_current_state(0),
      I1 => rxs_axistream_current_state(1),
      I2 => rxs_axistream_next_state10_out,
      I3 => rxs_axistream_current_state(3),
      I4 => rxs_axistream_current_state(2),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_43_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000004C4"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0\,
      I1 => rxs_mem_last_read_out_ptr_reg(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0\,
      I3 => \rxs_axistream_next_state1_inferred__1/i__carry_n_1\,
      I4 => rxs_axistream_current_state(0),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_44_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rxs_axistream_current_state(0),
      I1 => rxs_axistream_current_state(1),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_45_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_52_n_0\,
      I1 => rxs_axistream_next_state1,
      I2 => rxs_axistream_current_state(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_53_n_0\,
      I4 => rxs_mem_last_read_out_ptr_reg(0),
      I5 => rxs_axistream_current_state(0),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_46_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_reg(4),
      I1 => rxs_mem_next_available4write_ptr_reg(3),
      I2 => rxs_mem_next_available4write_ptr_reg(0),
      I3 => rxs_mem_next_available4write_ptr_reg(2),
      I4 => rxs_mem_next_available4write_ptr_reg(1),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in0_in(12),
      I1 => p_0_in0_in(13),
      I2 => p_0_in0_in(11),
      I3 => p_0_in0_in(10),
      I4 => p_0_in0_in(2),
      I5 => p_0_in0_in(1),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_48_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_54_n_0\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[33]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[34]\,
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[35]\,
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[15]\,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_55_n_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_49_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEAEAEAEAEAEA"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_24_n_0\,
      I1 => rxs_mem_last_read_out_ptr_plus_one(4),
      I2 => rxs_status_word_5,
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(3),
      I5 => rxs_axistream_current_state(2),
      O => ADDRBWRADDR(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in0_in(6),
      I1 => p_0_in0_in(7),
      I2 => p_0_in0_in(8),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_50_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => p_0_in0_in(4),
      I2 => p_0_in0_in(3),
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[11]\,
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10]\,
      I5 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9]\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_51_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(3),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_52_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(4),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_53_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[14]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[13]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[12]\,
      I3 => p_0_in0_in(9),
      I4 => p_0_in0_in(0),
      I5 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[32]\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_54_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_55_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEAEAEAEAEAEA"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_25_n_0\,
      I1 => rxs_mem_last_read_out_ptr_plus_one(3),
      I2 => rxs_status_word_5,
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(3),
      I5 => rxs_axistream_current_state(2),
      O => ADDRBWRADDR(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEAEAEAEAEAEA"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26_n_0\,
      I1 => rxs_mem_last_read_out_ptr_plus_one(2),
      I2 => rxs_status_word_5,
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(3),
      I5 => rxs_axistream_current_state(2),
      O => ADDRBWRADDR(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_27_n_0\,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_28_n_0\,
      I2 => rxs_mem_last_read_out_ptr_reg(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0\,
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_30_n_0\,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_31_n_0\,
      O => ADDRBWRADDR(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEFE"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_32_n_0\,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_33_n_0\,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_34_n_0\,
      I3 => rxs_axistream_current_state(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_35_n_0\,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_36_n_0\,
      O => ADDRBWRADDR(0)
    );
ELASTIC_FIFO: entity work.bd_929b_eth_buf_0_basic_sfifo_fg
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      \AXI_STR_RXD_KEEP[3]\(35 downto 0) => \AXI_STR_RXD_KEEP[3]\(35 downto 0),
      AXI_STR_RXD_LAST => AXI_STR_RXD_LAST,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      AXI_STR_RXD_VALID => AXI_STR_RXD_VALID,
      CO(0) => rxd_addr_cntr_en2,
      D(2) => ELASTIC_FIFO_n_6,
      D(1) => ELASTIC_FIFO_n_7,
      D(0) => ELASTIC_FIFO_n_8,
      DI(35 downto 0) => DI(35 downto 0),
      E(0) => rxd_mem_last_read_out_ptr_gray_d10,
      \FSM_sequential_rxd_axistream_current_state_reg[2]\ => \FSM_sequential_rxd_axistream_current_state[0]_i_3_n_0\,
      \FSM_sequential_rxd_axistream_current_state_reg[3]\(3 downto 0) => rxd_axistream_current_state(3 downto 0),
      \FSM_sequential_rxs_axistream_current_state_reg[4]\(4 downto 0) => rxs_axistream_current_state(4 downto 0),
      RD_EN => RD_EN,
      \out\ => \out\,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      reset2axi_str_rxd => reset2axi_str_rxd,
      \rxd_mem_addr_cntr_reg[0]\(0) => ELASTIC_FIFO_n_3,
      \rxd_mem_last_read_out_ptr_reg_reg[0]\(0) => rxd_mem_last_read_out_ptr_cmb,
      \rxd_word_cnt_reg[12]\(0) => rxd_axistream_next_state2,
      rxs2rxd_frame_done => rxs2rxd_frame_done
    );
\FSM_sequential_rxd_axistream_current_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFEFFF"
    )
        port map (
      I0 => rxd_axistream_current_state(2),
      I1 => rxd2rxs_frame_done,
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(2),
      I5 => rxs_axistream_current_state(1),
      O => \FSM_sequential_rxd_axistream_current_state[0]_i_3_n_0\
    );
\FSM_sequential_rxd_axistream_current_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => rxs_axistream_current_state(4),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(2),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      O => rxs2rxd_frame_done
    );
\FSM_sequential_rxd_axistream_current_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => rxd_axistream_current_state(2),
      I1 => rxd_axistream_current_state(3),
      I2 => rxd_axistream_current_state(0),
      I3 => rxd_axistream_current_state(1),
      O => \FSM_sequential_rxd_axistream_current_state[3]_i_2_n_0\
    );
\FSM_sequential_rxd_axistream_current_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => ELASTIC_FIFO_n_8,
      Q => rxd_axistream_current_state(0),
      R => sync_rst1_reg(0)
    );
\FSM_sequential_rxd_axistream_current_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => ELASTIC_FIFO_n_7,
      Q => rxd_axistream_current_state(1),
      R => sync_rst1_reg(0)
    );
\FSM_sequential_rxd_axistream_current_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => ELASTIC_FIFO_n_6,
      Q => rxd_axistream_current_state(2),
      R => sync_rst1_reg(0)
    );
\FSM_sequential_rxd_axistream_current_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => '1',
      D => \FSM_sequential_rxd_axistream_current_state[3]_i_2_n_0\,
      Q => rxd_axistream_current_state(3),
      R => sync_rst1_reg(0)
    );
\FSM_sequential_rxs_axistream_current_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEFFAEAE"
    )
        port map (
      I0 => \FSM_sequential_rxs_axistream_current_state[0]_i_2_n_0\,
      I1 => \FSM_sequential_rxs_axistream_current_state[1]_i_2_n_0\,
      I2 => rxs_axistream_current_state(0),
      I3 => AXI_STR_RXS_READY,
      I4 => \AXI_STR_RXS_DATA[30]_INST_0_i_3_n_0\,
      I5 => \FSM_sequential_rxs_axistream_current_state[0]_i_3_n_0\,
      O => \FSM_sequential_rxs_axistream_current_state[0]_i_1_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF88FFF8FF88"
    )
        port map (
      I0 => \FSM_sequential_rxs_axistream_current_state[0]_i_4_n_0\,
      I1 => AXI_STR_RXS_READY,
      I2 => \FSM_sequential_rxs_axistream_current_state[3]_i_3_n_0\,
      I3 => \FSM_sequential_rxs_axistream_current_state[0]_i_5_n_0\,
      I4 => \FSM_sequential_rxs_axistream_current_state[0]_i_6_n_0\,
      I5 => \FSM_sequential_rxs_axistream_current_state[0]_i_7_n_0\,
      O => \FSM_sequential_rxs_axistream_current_state[0]_i_2_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rxs_axistream_current_state(3),
      I1 => rxs_axistream_current_state(4),
      I2 => rxs_axistream_current_state(1),
      I3 => rxs_axistream_current_state(0),
      O => \FSM_sequential_rxs_axistream_current_state[0]_i_3_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(1),
      I3 => rxs_axistream_current_state(0),
      O => \FSM_sequential_rxs_axistream_current_state[0]_i_4_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020000FF020000"
    )
        port map (
      I0 => \FSM_sequential_rxs_axistream_current_state[0]_i_8_n_0\,
      I1 => rxs_axistream_current_state(1),
      I2 => rxd2rxs_frame_done,
      I3 => \FSM_sequential_rxs_axistream_current_state[0]_i_9_n_0\,
      I4 => rxs_axistream_current_state(0),
      I5 => AXI_STR_RXS_READY,
      O => \FSM_sequential_rxs_axistream_current_state[0]_i_5_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rxs_axistream_current_state(0),
      I1 => rxs_axistream_current_state(1),
      I2 => rxs_axistream_current_state(2),
      O => \FSM_sequential_rxs_axistream_current_state[0]_i_6_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxs_axistream_current_state(4),
      I1 => rxs_axistream_current_state(3),
      O => \FSM_sequential_rxs_axistream_current_state[0]_i_7_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(4),
      O => \FSM_sequential_rxs_axistream_current_state[0]_i_8_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rxs_axistream_current_state(3),
      I1 => rxs_axistream_current_state(4),
      I2 => rxs_axistream_current_state(2),
      O => \FSM_sequential_rxs_axistream_current_state[0]_i_9_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF20FF2C"
    )
        port map (
      I0 => \FSM_sequential_rxs_axistream_current_state[1]_i_2_n_0\,
      I1 => rxs_axistream_current_state(1),
      I2 => rxs_axistream_current_state(0),
      I3 => \FSM_sequential_rxs_axistream_current_state[1]_i_3_n_0\,
      I4 => rxs_axistream_current_state(2),
      I5 => \FSM_sequential_rxs_axistream_current_state[1]_i_4_n_0\,
      O => \FSM_sequential_rxs_axistream_current_state[1]_i_1_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CBC0CBF"
    )
        port map (
      I0 => AXI_STR_RXS_READY,
      I1 => rxs_axistream_current_state(2),
      I2 => rxs_axistream_current_state(4),
      I3 => rxs_axistream_current_state(3),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_41_n_0\,
      O => \FSM_sequential_rxs_axistream_current_state[1]_i_2_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050005300000000"
    )
        port map (
      I0 => AXI_STR_RXS_READY,
      I1 => rxs_axistream_current_state(2),
      I2 => rxs_axistream_current_state(4),
      I3 => rxs_axistream_current_state(3),
      I4 => rxs_axistream_next_state10_out,
      I5 => rxs_axistream_current_state(1),
      O => \FSM_sequential_rxs_axistream_current_state[1]_i_3_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF06408E40"
    )
        port map (
      I0 => rxs_axistream_current_state(4),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(0),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(2),
      I5 => \FSM_sequential_rxs_axistream_current_state[1]_i_5_n_0\,
      O => \FSM_sequential_rxs_axistream_current_state[1]_i_4_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040000F00000"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxd2rxs_frame_done,
      I2 => rxs_axistream_current_state(1),
      I3 => rxs_axistream_current_state(0),
      I4 => rxs_axistream_next_state1,
      I5 => rxs_axistream_current_state(3),
      O => \FSM_sequential_rxs_axistream_current_state[1]_i_5_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => rxd_axistream_current_state(3),
      I1 => rxd_axistream_current_state(0),
      I2 => rxd_axistream_current_state(2),
      I3 => rxd_axistream_current_state(1),
      O => rxd2rxs_frame_done
    );
\FSM_sequential_rxs_axistream_current_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F00003E3F000C32"
    )
        port map (
      I0 => rxs_axistream_next_state10_out,
      I1 => rxs_axistream_current_state(4),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(2),
      I4 => \FSM_sequential_rxs_axistream_current_state[2]_i_2_n_0\,
      I5 => AXI_STR_RXS_READY,
      O => \FSM_sequential_rxs_axistream_current_state[2]_i_1_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rxs_axistream_current_state(0),
      I1 => rxs_axistream_current_state(1),
      O => \FSM_sequential_rxs_axistream_current_state[2]_i_2_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAABEAAAFAAFFAA"
    )
        port map (
      I0 => \FSM_sequential_rxs_axistream_current_state[3]_i_2_n_0\,
      I1 => rxs_axistream_current_state(0),
      I2 => rxs_axistream_current_state(2),
      I3 => rxs_axistream_current_state(3),
      I4 => rxs_axistream_current_state(4),
      I5 => rxs_axistream_current_state(1),
      O => \FSM_sequential_rxs_axistream_current_state[3]_i_1_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFF08080808"
    )
        port map (
      I0 => \FSM_sequential_rxs_axistream_current_state[3]_i_3_n_0\,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_35_n_0\,
      I2 => rxs_axistream_current_state(0),
      I3 => AXI_STR_RXS_READY,
      I4 => rxs_axistream_current_state(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_36_n_0\,
      O => \FSM_sequential_rxs_axistream_current_state[3]_i_2_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFF"
    )
        port map (
      I0 => \FSM_sequential_rxs_axistream_current_state[3]_i_4_n_0\,
      I1 => rxs_mem_next_available4write_ptr_reg(4),
      I2 => rxs_mem_next_available4write_ptr_reg(6),
      I3 => rxs_mem_next_available4write_ptr_reg(0),
      I4 => \FSM_sequential_rxs_axistream_current_state[3]_i_5_n_0\,
      I5 => \rxs_axistream_next_state1_inferred__1/i__carry_n_1\,
      O => \FSM_sequential_rxs_axistream_current_state[3]_i_3_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_reg(2),
      I1 => rxs_mem_next_available4write_ptr_reg(8),
      I2 => rxs_mem_next_available4write_ptr_reg(1),
      I3 => rxs_mem_next_available4write_ptr_reg(7),
      I4 => rxs_mem_next_available4write_ptr_reg(3),
      I5 => rxs_mem_next_available4write_ptr_reg(5),
      O => \FSM_sequential_rxs_axistream_current_state[3]_i_4_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_true_reg(8),
      I1 => rxs_mem_last_read_out_ptr_true_reg(6),
      I2 => \i__carry_i_7_n_0\,
      I3 => rxs_mem_last_read_out_ptr_true_reg(5),
      I4 => rxs_mem_last_read_out_ptr_true_reg(7),
      O => \FSM_sequential_rxs_axistream_current_state[3]_i_5_n_0\
    );
\FSM_sequential_rxs_axistream_current_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF8000"
    )
        port map (
      I0 => rxs_axistream_current_state(0),
      I1 => rxs_axistream_current_state(1),
      I2 => rxs_axistream_current_state(2),
      I3 => rxs_axistream_current_state(3),
      I4 => rxs_axistream_current_state(4),
      O => \FSM_sequential_rxs_axistream_current_state[4]_i_2_n_0\
    );
\FSM_sequential_rxs_axistream_current_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => \FSM_sequential_rxs_axistream_current_state[0]_i_1_n_0\,
      Q => rxs_axistream_current_state(0),
      R => SR(0)
    );
\FSM_sequential_rxs_axistream_current_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => \FSM_sequential_rxs_axistream_current_state[1]_i_1_n_0\,
      Q => rxs_axistream_current_state(1),
      R => SR(0)
    );
\FSM_sequential_rxs_axistream_current_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => \FSM_sequential_rxs_axistream_current_state[2]_i_1_n_0\,
      Q => rxs_axistream_current_state(2),
      R => SR(0)
    );
\FSM_sequential_rxs_axistream_current_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => \FSM_sequential_rxs_axistream_current_state[3]_i_1_n_0\,
      Q => rxs_axistream_current_state(3),
      R => SR(0)
    );
\FSM_sequential_rxs_axistream_current_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => \FSM_sequential_rxs_axistream_current_state[4]_i_2_n_0\,
      Q => rxs_axistream_current_state(4),
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(0),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(10),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(11),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[11]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(12),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[12]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(13),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[13]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(14),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[14]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(15),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[15]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(16),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(17),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(18),
      Q => p_0_in0_in(0),
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(19),
      Q => p_0_in0_in(1),
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(1),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(20),
      Q => p_0_in0_in(2),
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(21),
      Q => p_0_in0_in(3),
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(22),
      Q => p_0_in0_in(4),
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(23),
      Q => p_0_in0_in(5),
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(24),
      Q => p_0_in0_in(6),
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(25),
      Q => p_0_in0_in(7),
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(26),
      Q => p_0_in0_in(8),
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(27),
      Q => p_0_in0_in(9),
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(28),
      Q => p_0_in0_in(10),
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(29),
      Q => p_0_in0_in(11),
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(2),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(30),
      Q => p_0_in0_in(12),
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(31),
      Q => p_0_in0_in(13),
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(32),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[32]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(33),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[33]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(34),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[34]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(35),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[35]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(3),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(4),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(5),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(6),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(7),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(8),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8]\,
      R => SR(0)
    );
\axi_str_rxs_dpmem_rd_data_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => D(9),
      Q => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9]\,
      R => SR(0)
    );
\frame_length_words[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I2 => p_0_in0_in(0),
      O => \frame_length_words[0]_i_1_n_0\
    );
\frame_length_words[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => frame_length_words0(10),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I3 => p_0_in0_in(10),
      O => \frame_length_words[10]_i_1_n_0\
    );
\frame_length_words[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => frame_length_words0(11),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I3 => p_0_in0_in(11),
      O => \frame_length_words[11]_i_1_n_0\
    );
\frame_length_words[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => frame_length_words0(12),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I3 => p_0_in0_in(12),
      O => \frame_length_words[12]_i_1_n_0\
    );
\frame_length_words[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in0_in(12),
      O => \frame_length_words[12]_i_3_n_0\
    );
\frame_length_words[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in0_in(11),
      O => \frame_length_words[12]_i_4_n_0\
    );
\frame_length_words[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in0_in(10),
      O => \frame_length_words[12]_i_5_n_0\
    );
\frame_length_words[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in0_in(9),
      O => \frame_length_words[12]_i_6_n_0\
    );
\frame_length_words[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => frame_length_words0(13),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I3 => p_0_in0_in(13),
      O => \frame_length_words[13]_i_1_n_0\
    );
\frame_length_words[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => rxs_axistream_current_state(4),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(2),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      O => rxs_status_word_1_0
    );
\frame_length_words[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => frame_length_words0(14),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      O => \frame_length_words[14]_i_2_n_0\
    );
\frame_length_words[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in0_in(13),
      O => \frame_length_words[14]_i_4_n_0\
    );
\frame_length_words[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => frame_length_words0(1),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I3 => p_0_in0_in(1),
      O => \frame_length_words[1]_i_1_n_0\
    );
\frame_length_words[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => frame_length_words0(2),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I3 => p_0_in0_in(2),
      O => \frame_length_words[2]_i_1_n_0\
    );
\frame_length_words[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => frame_length_words0(3),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I3 => p_0_in0_in(3),
      O => \frame_length_words[3]_i_1_n_0\
    );
\frame_length_words[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => frame_length_words0(4),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I3 => p_0_in0_in(4),
      O => \frame_length_words[4]_i_1_n_0\
    );
\frame_length_words[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in0_in(4),
      O => \frame_length_words[4]_i_3_n_0\
    );
\frame_length_words[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in0_in(3),
      O => \frame_length_words[4]_i_4_n_0\
    );
\frame_length_words[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in0_in(2),
      O => \frame_length_words[4]_i_5_n_0\
    );
\frame_length_words[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in0_in(1),
      O => \frame_length_words[4]_i_6_n_0\
    );
\frame_length_words[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => frame_length_words0(5),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I3 => p_0_in0_in(5),
      O => \frame_length_words[5]_i_1_n_0\
    );
\frame_length_words[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => frame_length_words0(6),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I3 => p_0_in0_in(6),
      O => \frame_length_words[6]_i_1_n_0\
    );
\frame_length_words[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => frame_length_words0(7),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I3 => p_0_in0_in(7),
      O => \frame_length_words[7]_i_1_n_0\
    );
\frame_length_words[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => frame_length_words0(8),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I3 => p_0_in0_in(8),
      O => \frame_length_words[8]_i_1_n_0\
    );
\frame_length_words[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in0_in(8),
      O => \frame_length_words[8]_i_3_n_0\
    );
\frame_length_words[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in0_in(7),
      O => \frame_length_words[8]_i_4_n_0\
    );
\frame_length_words[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in0_in(6),
      O => \frame_length_words[8]_i_5_n_0\
    );
\frame_length_words[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in0_in(5),
      O => \frame_length_words[8]_i_6_n_0\
    );
\frame_length_words[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => frame_length_words0(9),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I3 => p_0_in0_in(9),
      O => \frame_length_words[9]_i_1_n_0\
    );
\frame_length_words_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \frame_length_words[0]_i_1_n_0\,
      Q => frame_length_words(0),
      R => SR(0)
    );
\frame_length_words_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \frame_length_words[10]_i_1_n_0\,
      Q => frame_length_words(10),
      R => SR(0)
    );
\frame_length_words_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \frame_length_words[11]_i_1_n_0\,
      Q => frame_length_words(11),
      R => SR(0)
    );
\frame_length_words_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \frame_length_words[12]_i_1_n_0\,
      Q => frame_length_words(12),
      R => SR(0)
    );
\frame_length_words_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_length_words_reg[8]_i_2_n_0\,
      CO(3) => \frame_length_words_reg[12]_i_2_n_0\,
      CO(2) => \frame_length_words_reg[12]_i_2_n_1\,
      CO(1) => \frame_length_words_reg[12]_i_2_n_2\,
      CO(0) => \frame_length_words_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => frame_length_words0(12 downto 9),
      S(3) => \frame_length_words[12]_i_3_n_0\,
      S(2) => \frame_length_words[12]_i_4_n_0\,
      S(1) => \frame_length_words[12]_i_5_n_0\,
      S(0) => \frame_length_words[12]_i_6_n_0\
    );
\frame_length_words_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \frame_length_words[13]_i_1_n_0\,
      Q => frame_length_words(13),
      R => SR(0)
    );
\frame_length_words_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \frame_length_words[14]_i_2_n_0\,
      Q => frame_length_words(14),
      R => SR(0)
    );
\frame_length_words_reg[14]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_length_words_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_frame_length_words_reg[14]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => frame_length_words0(14),
      CO(0) => \NLW_frame_length_words_reg[14]_i_3_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_frame_length_words_reg[14]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => frame_length_words0(13),
      S(3 downto 1) => B"001",
      S(0) => \frame_length_words[14]_i_4_n_0\
    );
\frame_length_words_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \frame_length_words[1]_i_1_n_0\,
      Q => frame_length_words(1),
      R => SR(0)
    );
\frame_length_words_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \frame_length_words[2]_i_1_n_0\,
      Q => frame_length_words(2),
      R => SR(0)
    );
\frame_length_words_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \frame_length_words[3]_i_1_n_0\,
      Q => frame_length_words(3),
      R => SR(0)
    );
\frame_length_words_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \frame_length_words[4]_i_1_n_0\,
      Q => frame_length_words(4),
      R => SR(0)
    );
\frame_length_words_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \frame_length_words_reg[4]_i_2_n_0\,
      CO(2) => \frame_length_words_reg[4]_i_2_n_1\,
      CO(1) => \frame_length_words_reg[4]_i_2_n_2\,
      CO(0) => \frame_length_words_reg[4]_i_2_n_3\,
      CYINIT => p_0_in0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => frame_length_words0(4 downto 1),
      S(3) => \frame_length_words[4]_i_3_n_0\,
      S(2) => \frame_length_words[4]_i_4_n_0\,
      S(1) => \frame_length_words[4]_i_5_n_0\,
      S(0) => \frame_length_words[4]_i_6_n_0\
    );
\frame_length_words_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \frame_length_words[5]_i_1_n_0\,
      Q => frame_length_words(5),
      R => SR(0)
    );
\frame_length_words_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \frame_length_words[6]_i_1_n_0\,
      Q => frame_length_words(6),
      R => SR(0)
    );
\frame_length_words_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \frame_length_words[7]_i_1_n_0\,
      Q => frame_length_words(7),
      R => SR(0)
    );
\frame_length_words_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \frame_length_words[8]_i_1_n_0\,
      Q => frame_length_words(8),
      R => SR(0)
    );
\frame_length_words_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_length_words_reg[4]_i_2_n_0\,
      CO(3) => \frame_length_words_reg[8]_i_2_n_0\,
      CO(2) => \frame_length_words_reg[8]_i_2_n_1\,
      CO(1) => \frame_length_words_reg[8]_i_2_n_2\,
      CO(0) => \frame_length_words_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => frame_length_words0(8 downto 5),
      S(3) => \frame_length_words[8]_i_3_n_0\,
      S(2) => \frame_length_words[8]_i_4_n_0\,
      S(1) => \frame_length_words[8]_i_5_n_0\,
      S(0) => \frame_length_words[8]_i_6_n_0\
    );
\frame_length_words_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \frame_length_words[9]_i_1_n_0\,
      Q => frame_length_words(9),
      R => SR(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => p_0_in0_in(4),
      I2 => p_0_in0_in(3),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_0_in0_in(0),
      I1 => p_0_in0_in(1),
      I2 => p_0_in0_in(2),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[15]\,
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[14]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[13]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[12]\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[35]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[34]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[33]\,
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[32]\,
      I1 => p_0_in0_in(12),
      I2 => p_0_in0_in(13),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_0_in0_in(9),
      I1 => p_0_in0_in(10),
      I2 => p_0_in0_in(11),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_0_in0_in(8),
      I1 => p_0_in0_in(7),
      I2 => p_0_in0_in(6),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[11]\,
      I2 => rxd_mem_next_available4write_ptr_1_reg(9),
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009090042000009"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_reg(7),
      I1 => rxs_mem_last_read_out_ptr_true_reg(7),
      I2 => \i__carry_i_4__0_n_0\,
      I3 => rxs_mem_last_read_out_ptr_true_reg(6),
      I4 => \i__carry_i_5_n_0\,
      I5 => rxs_mem_next_available4write_ptr_reg(6),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rxd_mem_next_available4write_ptr_1_reg(8),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6]\,
      I3 => rxd_mem_next_available4write_ptr_1_reg(6),
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7]\,
      I5 => rxd_mem_next_available4write_ptr_1_reg(7),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \i__carry_i_6_n_0\,
      I1 => rxs_mem_last_read_out_ptr_true_reg(5),
      I2 => \i__carry_i_7_n_0\,
      I3 => rxs_mem_next_available4write_ptr_reg(5),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rxd_mem_next_available4write_ptr_1_reg(5),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3]\,
      I3 => rxd_mem_next_available4write_ptr_1_reg(3),
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4]\,
      I5 => rxd_mem_next_available4write_ptr_1_reg(4),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900924420000"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_reg(1),
      I1 => rxs_mem_last_read_out_ptr_true_reg(1),
      I2 => rxs_mem_next_available4write_ptr_reg(2),
      I3 => rxs_mem_last_read_out_ptr_true_reg(2),
      I4 => rxs_mem_last_read_out_ptr_true_reg(0),
      I5 => rxs_mem_next_available4write_ptr_reg(0),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2]\,
      I1 => rxd_mem_next_available4write_ptr_1_reg(2),
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      I3 => rxd_mem_next_available4write_ptr_1_reg(0),
      I4 => rxd_mem_next_available4write_ptr_1_reg(1),
      I5 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1]\,
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_reg(8),
      I1 => rxs_mem_last_read_out_ptr_true_reg(8),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_true_reg(5),
      I1 => rxs_mem_last_read_out_ptr_true_reg(3),
      I2 => rxs_mem_last_read_out_ptr_true_reg(4),
      I3 => rxs_mem_last_read_out_ptr_true_reg(2),
      I4 => rxs_mem_last_read_out_ptr_true_reg(1),
      I5 => rxs_mem_last_read_out_ptr_true_reg(0),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18844221"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_reg(3),
      I1 => rxs_mem_last_read_out_ptr_true_reg(4),
      I2 => \i__carry_i_8_n_0\,
      I3 => rxs_mem_last_read_out_ptr_true_reg(3),
      I4 => rxs_mem_next_available4write_ptr_reg(4),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_true_reg(0),
      I1 => rxs_mem_last_read_out_ptr_true_reg(1),
      I2 => rxs_mem_last_read_out_ptr_true_reg(2),
      I3 => rxs_mem_last_read_out_ptr_true_reg(4),
      I4 => rxs_mem_last_read_out_ptr_true_reg(3),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_true_reg(2),
      I1 => rxs_mem_last_read_out_ptr_true_reg(1),
      I2 => rxs_mem_last_read_out_ptr_true_reg(0),
      O => \i__carry_i_8_n_0\
    );
rxd_addr_cntr_en2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rxd_addr_cntr_en2_carry_n_0,
      CO(2) => rxd_addr_cntr_en2_carry_n_1,
      CO(1) => rxd_addr_cntr_en2_carry_n_2,
      CO(0) => rxd_addr_cntr_en2_carry_n_3,
      CYINIT => '0',
      DI(3) => rxd_addr_cntr_en2_carry_i_1_n_0,
      DI(2) => rxd_addr_cntr_en2_carry_i_2_n_0,
      DI(1) => rxd_addr_cntr_en2_carry_i_3_n_0,
      DI(0) => rxd_addr_cntr_en2_carry_i_4_n_0,
      O(3 downto 0) => NLW_rxd_addr_cntr_en2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => rxd_addr_cntr_en2_carry_i_5_n_0,
      S(2) => rxd_addr_cntr_en2_carry_i_6_n_0,
      S(1) => rxd_addr_cntr_en2_carry_i_7_n_0,
      S(0) => rxd_addr_cntr_en2_carry_i_8_n_0
    );
\rxd_addr_cntr_en2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rxd_addr_cntr_en2_carry_n_0,
      CO(3) => rxd_addr_cntr_en2,
      CO(2) => \rxd_addr_cntr_en2_carry__0_n_1\,
      CO(1) => \rxd_addr_cntr_en2_carry__0_n_2\,
      CO(0) => \rxd_addr_cntr_en2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \rxd_addr_cntr_en2_carry__0_i_1_n_0\,
      DI(2) => \rxd_addr_cntr_en2_carry__0_i_2_n_0\,
      DI(1) => \rxd_addr_cntr_en2_carry__0_i_3_n_0\,
      DI(0) => \rxd_addr_cntr_en2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_rxd_addr_cntr_en2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \rxd_addr_cntr_en2_carry__0_i_5_n_0\,
      S(2) => \rxd_addr_cntr_en2_carry__0_i_6_n_0\,
      S(1) => \rxd_addr_cntr_en2_carry__0_i_7_n_0\,
      S(0) => \rxd_addr_cntr_en2_carry__0_i_8_n_0\
    );
\rxd_addr_cntr_en2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rxd_word_cnt_reg(14),
      I1 => rxd_addr_cntr_en3(14),
      I2 => \rxd_addr_cntr_en3_carry__2_n_1\,
      O => \rxd_addr_cntr_en2_carry__0_i_1_n_0\
    );
\rxd_addr_cntr_en2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rxd_addr_cntr_en3(12),
      I1 => rxd_word_cnt_reg(12),
      I2 => rxd_word_cnt_reg(13),
      I3 => rxd_addr_cntr_en3(13),
      O => \rxd_addr_cntr_en2_carry__0_i_2_n_0\
    );
\rxd_addr_cntr_en2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rxd_addr_cntr_en3(10),
      I1 => rxd_word_cnt_reg(10),
      I2 => rxd_word_cnt_reg(11),
      I3 => rxd_addr_cntr_en3(11),
      O => \rxd_addr_cntr_en2_carry__0_i_3_n_0\
    );
\rxd_addr_cntr_en2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rxd_addr_cntr_en3(8),
      I1 => rxd_word_cnt_reg(8),
      I2 => rxd_word_cnt_reg(9),
      I3 => rxd_addr_cntr_en3(9),
      O => \rxd_addr_cntr_en2_carry__0_i_4_n_0\
    );
\rxd_addr_cntr_en2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => rxd_addr_cntr_en3(14),
      I1 => rxd_word_cnt_reg(14),
      I2 => \rxd_addr_cntr_en3_carry__2_n_1\,
      O => \rxd_addr_cntr_en2_carry__0_i_5_n_0\
    );
\rxd_addr_cntr_en2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rxd_addr_cntr_en3(12),
      I1 => rxd_word_cnt_reg(12),
      I2 => rxd_addr_cntr_en3(13),
      I3 => rxd_word_cnt_reg(13),
      O => \rxd_addr_cntr_en2_carry__0_i_6_n_0\
    );
\rxd_addr_cntr_en2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rxd_addr_cntr_en3(10),
      I1 => rxd_word_cnt_reg(10),
      I2 => rxd_addr_cntr_en3(11),
      I3 => rxd_word_cnt_reg(11),
      O => \rxd_addr_cntr_en2_carry__0_i_7_n_0\
    );
\rxd_addr_cntr_en2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rxd_addr_cntr_en3(8),
      I1 => rxd_word_cnt_reg(8),
      I2 => rxd_addr_cntr_en3(9),
      I3 => rxd_word_cnt_reg(9),
      O => \rxd_addr_cntr_en2_carry__0_i_8_n_0\
    );
rxd_addr_cntr_en2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rxd_addr_cntr_en3(6),
      I1 => rxd_word_cnt_reg(6),
      I2 => rxd_word_cnt_reg(7),
      I3 => rxd_addr_cntr_en3(7),
      O => rxd_addr_cntr_en2_carry_i_1_n_0
    );
rxd_addr_cntr_en2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rxd_addr_cntr_en3(4),
      I1 => rxd_word_cnt_reg(4),
      I2 => rxd_word_cnt_reg(5),
      I3 => rxd_addr_cntr_en3(5),
      O => rxd_addr_cntr_en2_carry_i_2_n_0
    );
rxd_addr_cntr_en2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rxd_addr_cntr_en3(2),
      I1 => rxd_word_cnt_reg(2),
      I2 => rxd_word_cnt_reg(3),
      I3 => rxd_addr_cntr_en3(3),
      O => rxd_addr_cntr_en2_carry_i_3_n_0
    );
rxd_addr_cntr_en2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F01"
    )
        port map (
      I0 => rxd_word_cnt_reg(0),
      I1 => frame_length_words(0),
      I2 => rxd_word_cnt_reg(1),
      I3 => rxd_addr_cntr_en3(1),
      O => rxd_addr_cntr_en2_carry_i_4_n_0
    );
rxd_addr_cntr_en2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rxd_addr_cntr_en3(6),
      I1 => rxd_word_cnt_reg(6),
      I2 => rxd_addr_cntr_en3(7),
      I3 => rxd_word_cnt_reg(7),
      O => rxd_addr_cntr_en2_carry_i_5_n_0
    );
rxd_addr_cntr_en2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rxd_addr_cntr_en3(4),
      I1 => rxd_word_cnt_reg(4),
      I2 => rxd_addr_cntr_en3(5),
      I3 => rxd_word_cnt_reg(5),
      O => rxd_addr_cntr_en2_carry_i_6_n_0
    );
rxd_addr_cntr_en2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rxd_addr_cntr_en3(2),
      I1 => rxd_word_cnt_reg(2),
      I2 => rxd_addr_cntr_en3(3),
      I3 => rxd_word_cnt_reg(3),
      O => rxd_addr_cntr_en2_carry_i_7_n_0
    );
rxd_addr_cntr_en2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => frame_length_words(0),
      I1 => rxd_word_cnt_reg(0),
      I2 => rxd_addr_cntr_en3(1),
      I3 => rxd_word_cnt_reg(1),
      O => rxd_addr_cntr_en2_carry_i_8_n_0
    );
rxd_addr_cntr_en3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rxd_addr_cntr_en3_carry_n_0,
      CO(2) => rxd_addr_cntr_en3_carry_n_1,
      CO(1) => rxd_addr_cntr_en3_carry_n_2,
      CO(0) => rxd_addr_cntr_en3_carry_n_3,
      CYINIT => frame_length_words(0),
      DI(3 downto 0) => frame_length_words(4 downto 1),
      O(3 downto 0) => rxd_addr_cntr_en3(4 downto 1),
      S(3) => rxd_addr_cntr_en3_carry_i_1_n_0,
      S(2) => rxd_addr_cntr_en3_carry_i_2_n_0,
      S(1) => rxd_addr_cntr_en3_carry_i_3_n_0,
      S(0) => rxd_addr_cntr_en3_carry_i_4_n_0
    );
\rxd_addr_cntr_en3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rxd_addr_cntr_en3_carry_n_0,
      CO(3) => \rxd_addr_cntr_en3_carry__0_n_0\,
      CO(2) => \rxd_addr_cntr_en3_carry__0_n_1\,
      CO(1) => \rxd_addr_cntr_en3_carry__0_n_2\,
      CO(0) => \rxd_addr_cntr_en3_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => frame_length_words(8 downto 5),
      O(3 downto 0) => rxd_addr_cntr_en3(8 downto 5),
      S(3) => \rxd_addr_cntr_en3_carry__0_i_1_n_0\,
      S(2) => \rxd_addr_cntr_en3_carry__0_i_2_n_0\,
      S(1) => \rxd_addr_cntr_en3_carry__0_i_3_n_0\,
      S(0) => \rxd_addr_cntr_en3_carry__0_i_4_n_0\
    );
\rxd_addr_cntr_en3_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_length_words(8),
      O => \rxd_addr_cntr_en3_carry__0_i_1_n_0\
    );
\rxd_addr_cntr_en3_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_length_words(7),
      O => \rxd_addr_cntr_en3_carry__0_i_2_n_0\
    );
\rxd_addr_cntr_en3_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_length_words(6),
      O => \rxd_addr_cntr_en3_carry__0_i_3_n_0\
    );
\rxd_addr_cntr_en3_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_length_words(5),
      O => \rxd_addr_cntr_en3_carry__0_i_4_n_0\
    );
\rxd_addr_cntr_en3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxd_addr_cntr_en3_carry__0_n_0\,
      CO(3) => \rxd_addr_cntr_en3_carry__1_n_0\,
      CO(2) => \rxd_addr_cntr_en3_carry__1_n_1\,
      CO(1) => \rxd_addr_cntr_en3_carry__1_n_2\,
      CO(0) => \rxd_addr_cntr_en3_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => frame_length_words(12 downto 9),
      O(3 downto 0) => rxd_addr_cntr_en3(12 downto 9),
      S(3) => \rxd_addr_cntr_en3_carry__1_i_1_n_0\,
      S(2) => \rxd_addr_cntr_en3_carry__1_i_2_n_0\,
      S(1) => \rxd_addr_cntr_en3_carry__1_i_3_n_0\,
      S(0) => \rxd_addr_cntr_en3_carry__1_i_4_n_0\
    );
\rxd_addr_cntr_en3_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_length_words(12),
      O => \rxd_addr_cntr_en3_carry__1_i_1_n_0\
    );
\rxd_addr_cntr_en3_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_length_words(11),
      O => \rxd_addr_cntr_en3_carry__1_i_2_n_0\
    );
\rxd_addr_cntr_en3_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_length_words(10),
      O => \rxd_addr_cntr_en3_carry__1_i_3_n_0\
    );
\rxd_addr_cntr_en3_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_length_words(9),
      O => \rxd_addr_cntr_en3_carry__1_i_4_n_0\
    );
\rxd_addr_cntr_en3_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxd_addr_cntr_en3_carry__1_n_0\,
      CO(3) => \NLW_rxd_addr_cntr_en3_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \rxd_addr_cntr_en3_carry__2_n_1\,
      CO(1) => \NLW_rxd_addr_cntr_en3_carry__2_CO_UNCONNECTED\(1),
      CO(0) => \rxd_addr_cntr_en3_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => frame_length_words(14 downto 13),
      O(3 downto 2) => \NLW_rxd_addr_cntr_en3_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => rxd_addr_cntr_en3(14 downto 13),
      S(3 downto 2) => B"01",
      S(1) => \rxd_addr_cntr_en3_carry__2_i_1_n_0\,
      S(0) => \rxd_addr_cntr_en3_carry__2_i_2_n_0\
    );
\rxd_addr_cntr_en3_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_length_words(14),
      O => \rxd_addr_cntr_en3_carry__2_i_1_n_0\
    );
\rxd_addr_cntr_en3_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_length_words(13),
      O => \rxd_addr_cntr_en3_carry__2_i_2_n_0\
    );
rxd_addr_cntr_en3_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_length_words(4),
      O => rxd_addr_cntr_en3_carry_i_1_n_0
    );
rxd_addr_cntr_en3_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_length_words(3),
      O => rxd_addr_cntr_en3_carry_i_2_n_0
    );
rxd_addr_cntr_en3_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_length_words(2),
      O => rxd_addr_cntr_en3_carry_i_3_n_0
    );
rxd_addr_cntr_en3_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_length_words(1),
      O => rxd_addr_cntr_en3_carry_i_4_n_0
    );
rxd_axistream_next_state2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rxd_axistream_next_state2_carry_n_0,
      CO(2) => rxd_axistream_next_state2_carry_n_1,
      CO(1) => rxd_axistream_next_state2_carry_n_2,
      CO(0) => rxd_axistream_next_state2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_rxd_axistream_next_state2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => rxd_axistream_next_state2_carry_i_1_n_0,
      S(2) => rxd_axistream_next_state2_carry_i_2_n_0,
      S(1) => rxd_axistream_next_state2_carry_i_3_n_0,
      S(0) => rxd_axistream_next_state2_carry_i_4_n_0
    );
\rxd_axistream_next_state2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rxd_axistream_next_state2_carry_n_0,
      CO(3 downto 2) => \NLW_rxd_axistream_next_state2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rxd_axistream_next_state2,
      CO(0) => \rxd_axistream_next_state2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rxd_axistream_next_state2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rxd_axistream_next_state2_carry__0_i_1_n_0\,
      S(0) => \rxd_axistream_next_state2_carry__0_i_2_n_0\
    );
\rxd_axistream_next_state2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rxd_addr_cntr_en3_carry__2_n_1\,
      O => \rxd_axistream_next_state2_carry__0_i_1_n_0\
    );
\rxd_axistream_next_state2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rxd_word_cnt_reg(12),
      I1 => rxd_addr_cntr_en3(12),
      I2 => rxd_addr_cntr_en3(14),
      I3 => rxd_word_cnt_reg(14),
      I4 => rxd_addr_cntr_en3(13),
      I5 => rxd_word_cnt_reg(13),
      O => \rxd_axistream_next_state2_carry__0_i_2_n_0\
    );
rxd_axistream_next_state2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rxd_word_cnt_reg(9),
      I1 => rxd_addr_cntr_en3(9),
      I2 => rxd_addr_cntr_en3(11),
      I3 => rxd_word_cnt_reg(11),
      I4 => rxd_addr_cntr_en3(10),
      I5 => rxd_word_cnt_reg(10),
      O => rxd_axistream_next_state2_carry_i_1_n_0
    );
rxd_axistream_next_state2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rxd_word_cnt_reg(6),
      I1 => rxd_addr_cntr_en3(6),
      I2 => rxd_addr_cntr_en3(8),
      I3 => rxd_word_cnt_reg(8),
      I4 => rxd_addr_cntr_en3(7),
      I5 => rxd_word_cnt_reg(7),
      O => rxd_axistream_next_state2_carry_i_2_n_0
    );
rxd_axistream_next_state2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rxd_word_cnt_reg(3),
      I1 => rxd_addr_cntr_en3(3),
      I2 => rxd_addr_cntr_en3(5),
      I3 => rxd_word_cnt_reg(5),
      I4 => rxd_addr_cntr_en3(4),
      I5 => rxd_word_cnt_reg(4),
      O => rxd_axistream_next_state2_carry_i_3_n_0
    );
rxd_axistream_next_state2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => rxd_word_cnt_reg(0),
      I1 => frame_length_words(0),
      I2 => rxd_addr_cntr_en3(2),
      I3 => rxd_word_cnt_reg(2),
      I4 => rxd_addr_cntr_en3(1),
      I5 => rxd_word_cnt_reg(1),
      O => rxd_axistream_next_state2_carry_i_4_n_0
    );
\rxd_mem_addr_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002FFFFFFFE"
    )
        port map (
      I0 => rxs_status_word_1(0),
      I1 => rxd_axistream_current_state(3),
      I2 => rxd_axistream_current_state(2),
      I3 => rxd_axistream_current_state(0),
      I4 => rxd_axistream_current_state(1),
      I5 => \^q\(0),
      O => p_0_in(0)
    );
\rxd_mem_addr_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rxs_status_word_1(1),
      I1 => rxd_addr_cntr_load,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => p_0_in(1)
    );
\rxd_mem_addr_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => rxs_status_word_1(2),
      I1 => rxd_addr_cntr_load,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => p_0_in(2)
    );
\rxd_mem_addr_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBB8888888"
    )
        port map (
      I0 => rxs_status_word_1(3),
      I1 => rxd_addr_cntr_load,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => p_0_in(3)
    );
\rxd_mem_addr_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rxs_status_word_1(4),
      I1 => rxd_addr_cntr_load,
      I2 => \rxd_mem_addr_cntr[4]_i_2_n_0\,
      I3 => \^q\(4),
      O => p_0_in(4)
    );
\rxd_mem_addr_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \rxd_mem_addr_cntr[4]_i_2_n_0\
    );
\rxd_mem_addr_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rxs_status_word_1(5),
      I1 => rxd_addr_cntr_load,
      I2 => \rxd_mem_addr_cntr[5]_i_2_n_0\,
      I3 => \^q\(5),
      O => p_0_in(5)
    );
\rxd_mem_addr_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \rxd_mem_addr_cntr[5]_i_2_n_0\
    );
\rxd_mem_addr_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rxs_status_word_1(6),
      I1 => rxd_addr_cntr_load,
      I2 => \rxd_mem_addr_cntr[8]_i_2_n_0\,
      I3 => \^q\(6),
      O => p_0_in(6)
    );
\rxd_mem_addr_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => rxs_status_word_1(7),
      I1 => rxd_addr_cntr_load,
      I2 => \rxd_mem_addr_cntr[8]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => p_0_in(7)
    );
\rxd_mem_addr_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBB8888888"
    )
        port map (
      I0 => rxs_status_word_1(8),
      I1 => rxd_addr_cntr_load,
      I2 => \^q\(6),
      I3 => \rxd_mem_addr_cntr[8]_i_2_n_0\,
      I4 => \^q\(7),
      I5 => \^q\(8),
      O => p_0_in(8)
    );
\rxd_mem_addr_cntr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \rxd_mem_addr_cntr[8]_i_2_n_0\
    );
\rxd_mem_addr_cntr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => rxs_status_word_1(9),
      I1 => rxd_addr_cntr_load,
      I2 => \rxd_mem_addr_cntr[9]_i_4_n_0\,
      I3 => \^q\(8),
      I4 => \^q\(9),
      O => p_0_in(9)
    );
\rxd_mem_addr_cntr[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rxd_axistream_current_state(3),
      I1 => rxd_axistream_current_state(2),
      I2 => rxd_axistream_current_state(0),
      I3 => rxd_axistream_current_state(1),
      O => rxd_addr_cntr_load
    );
\rxd_mem_addr_cntr[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(7),
      I1 => \rxd_mem_addr_cntr[8]_i_2_n_0\,
      I2 => \^q\(6),
      O => \rxd_mem_addr_cntr[9]_i_4_n_0\
    );
\rxd_mem_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => ELASTIC_FIFO_n_3,
      D => p_0_in(0),
      Q => \^q\(0),
      R => reset2axi_str_rxd
    );
\rxd_mem_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => ELASTIC_FIFO_n_3,
      D => p_0_in(1),
      Q => \^q\(1),
      R => reset2axi_str_rxd
    );
\rxd_mem_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => ELASTIC_FIFO_n_3,
      D => p_0_in(2),
      Q => \^q\(2),
      R => reset2axi_str_rxd
    );
\rxd_mem_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => ELASTIC_FIFO_n_3,
      D => p_0_in(3),
      Q => \^q\(3),
      R => reset2axi_str_rxd
    );
\rxd_mem_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => ELASTIC_FIFO_n_3,
      D => p_0_in(4),
      Q => \^q\(4),
      R => reset2axi_str_rxd
    );
\rxd_mem_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => ELASTIC_FIFO_n_3,
      D => p_0_in(5),
      Q => \^q\(5),
      R => reset2axi_str_rxd
    );
\rxd_mem_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => ELASTIC_FIFO_n_3,
      D => p_0_in(6),
      Q => \^q\(6),
      R => reset2axi_str_rxd
    );
\rxd_mem_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => ELASTIC_FIFO_n_3,
      D => p_0_in(7),
      Q => \^q\(7),
      R => reset2axi_str_rxd
    );
\rxd_mem_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => ELASTIC_FIFO_n_3,
      D => p_0_in(8),
      Q => \^q\(8),
      R => reset2axi_str_rxd
    );
\rxd_mem_addr_cntr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => ELASTIC_FIFO_n_3,
      D => p_0_in(9),
      Q => \^q\(9),
      R => reset2axi_str_rxd
    );
\rxd_mem_last_read_out_ptr_gray_d1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(1),
      I1 => \^q\(1),
      I2 => p_7_in,
      O => \rxd_mem_last_read_out_ptr_gray_d1[0]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A33CCAAAACCCC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(2),
      I1 => \^q\(2),
      I2 => rxd_mem_last_read_out_ptr_reg(1),
      I3 => \^q\(1),
      I4 => p_7_in,
      I5 => \rxd_mem_last_read_out_ptr_gray_d1[1]_i_2_n_0\,
      O => \rxd_mem_last_read_out_ptr_gray_d1[1]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(0),
      I1 => \^q\(0),
      I2 => p_7_in,
      O => \rxd_mem_last_read_out_ptr_gray_d1[1]_i_2_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A33CCAAAACCCC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(3),
      I1 => \^q\(3),
      I2 => rxd_mem_last_read_out_ptr_reg(2),
      I3 => \^q\(2),
      I4 => p_7_in,
      I5 => \rxd_mem_last_read_out_ptr_gray_d1[2]_i_2_n_0\,
      O => \rxd_mem_last_read_out_ptr_gray_d1[2]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^q\(0),
      I1 => rxd_mem_last_read_out_ptr_reg(0),
      I2 => p_7_in,
      I3 => \^q\(1),
      I4 => rxd_mem_last_read_out_ptr_reg(1),
      O => \rxd_mem_last_read_out_ptr_gray_d1[2]_i_2_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A33CCAAAACCCC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(4),
      I1 => \^q\(4),
      I2 => rxd_mem_last_read_out_ptr_reg(3),
      I3 => \^q\(3),
      I4 => p_7_in,
      I5 => \rxd_mem_last_read_out_ptr_gray_d1[3]_i_2_n_0\,
      O => \rxd_mem_last_read_out_ptr_gray_d1[3]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(1),
      I1 => \^q\(1),
      I2 => \rxd_mem_last_read_out_ptr_gray_d1[1]_i_2_n_0\,
      I3 => p_7_in,
      I4 => \^q\(2),
      I5 => rxd_mem_last_read_out_ptr_reg(2),
      O => \rxd_mem_last_read_out_ptr_gray_d1[3]_i_2_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A33CCAAAACCCC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(5),
      I1 => \^q\(5),
      I2 => rxd_mem_last_read_out_ptr_reg(4),
      I3 => \^q\(4),
      I4 => p_7_in,
      I5 => \rxd_mem_last_read_out_ptr_gray_d1[4]_i_2_n_0\,
      O => \rxd_mem_last_read_out_ptr_gray_d1[4]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(2),
      I1 => \^q\(2),
      I2 => \rxd_mem_last_read_out_ptr_gray_d1[2]_i_2_n_0\,
      I3 => p_7_in,
      I4 => \^q\(3),
      I5 => rxd_mem_last_read_out_ptr_reg(3),
      O => \rxd_mem_last_read_out_ptr_gray_d1[4]_i_2_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A33CCAAAACCCC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(6),
      I1 => \^q\(6),
      I2 => rxd_mem_last_read_out_ptr_reg(5),
      I3 => \^q\(5),
      I4 => p_7_in,
      I5 => \rxd_mem_last_read_out_ptr_gray_d1[5]_i_2_n_0\,
      O => \rxd_mem_last_read_out_ptr_gray_d1[5]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(3),
      I1 => \^q\(3),
      I2 => \rxd_mem_last_read_out_ptr_gray_d1[3]_i_2_n_0\,
      I3 => p_7_in,
      I4 => \^q\(4),
      I5 => rxd_mem_last_read_out_ptr_reg(4),
      O => \rxd_mem_last_read_out_ptr_gray_d1[5]_i_2_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A33CCAAAACCCC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(7),
      I1 => \^q\(7),
      I2 => rxd_mem_last_read_out_ptr_reg(6),
      I3 => \^q\(6),
      I4 => p_7_in,
      I5 => \rxd_mem_last_read_out_ptr_gray_d1[6]_i_2_n_0\,
      O => \rxd_mem_last_read_out_ptr_gray_d1[6]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(4),
      I1 => \^q\(4),
      I2 => \rxd_mem_last_read_out_ptr_gray_d1[4]_i_2_n_0\,
      I3 => p_7_in,
      I4 => \^q\(5),
      I5 => rxd_mem_last_read_out_ptr_reg(5),
      O => \rxd_mem_last_read_out_ptr_gray_d1[6]_i_2_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A33CCAAAACCCC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(8),
      I1 => \^q\(8),
      I2 => rxd_mem_last_read_out_ptr_reg(7),
      I3 => \^q\(7),
      I4 => p_7_in,
      I5 => \rxd_mem_last_read_out_ptr_gray_d1[9]_i_4_n_0\,
      O => \rxd_mem_last_read_out_ptr_gray_d1[7]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53AC53AC53ACACAC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(9),
      I1 => \^q\(9),
      I2 => p_7_in,
      I3 => \rxd_mem_last_read_out_ptr_gray_d1[9]_i_5_n_0\,
      I4 => \rxd_mem_last_read_out_ptr_gray_d1[9]_i_4_n_0\,
      I5 => \rxd_mem_last_read_out_ptr_gray_d1[9]_i_3_n_0\,
      O => \rxd_mem_last_read_out_ptr_gray_d1[8]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACACACAC53"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(9),
      I1 => \^q\(9),
      I2 => p_7_in,
      I3 => \rxd_mem_last_read_out_ptr_gray_d1[9]_i_3_n_0\,
      I4 => \rxd_mem_last_read_out_ptr_gray_d1[9]_i_4_n_0\,
      I5 => \rxd_mem_last_read_out_ptr_gray_d1[9]_i_5_n_0\,
      O => rxd_mem_last_read_out_ptr_toconvertto_gray(9)
    );
\rxd_mem_last_read_out_ptr_gray_d1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => rxs_axistream_current_state(4),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(2),
      I3 => rxs_axistream_current_state(0),
      I4 => rxs_axistream_current_state(1),
      O => p_7_in
    );
\rxd_mem_last_read_out_ptr_gray_d1[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(7),
      I1 => \^q\(7),
      I2 => p_7_in,
      O => \rxd_mem_last_read_out_ptr_gray_d1[9]_i_3_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEEFEE"
    )
        port map (
      I0 => \rxd_mem_last_read_out_ptr_gray_d1[9]_i_6_n_0\,
      I1 => \rxd_mem_last_read_out_ptr_gray_d1[4]_i_2_n_0\,
      I2 => p_7_in,
      I3 => \^q\(4),
      I4 => rxd_mem_last_read_out_ptr_reg(4),
      I5 => \rxd_mem_last_read_out_ptr_gray_d1[9]_i_7_n_0\,
      O => \rxd_mem_last_read_out_ptr_gray_d1[9]_i_4_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(8),
      I1 => \^q\(8),
      I2 => p_7_in,
      O => \rxd_mem_last_read_out_ptr_gray_d1[9]_i_5_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(5),
      I1 => \^q\(5),
      I2 => p_7_in,
      O => \rxd_mem_last_read_out_ptr_gray_d1[9]_i_6_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_mem_last_read_out_ptr_reg(6),
      I1 => \^q\(6),
      I2 => p_7_in,
      O => \rxd_mem_last_read_out_ptr_gray_d1[9]_i_7_n_0\
    );
\rxd_mem_last_read_out_ptr_gray_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_gray_d10,
      D => \rxd_mem_last_read_out_ptr_gray_d1[0]_i_1_n_0\,
      Q => data_sync0_i_0(0),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_gray_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_gray_d10,
      D => \rxd_mem_last_read_out_ptr_gray_d1[1]_i_1_n_0\,
      Q => data_sync0_i_0(1),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_gray_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_gray_d10,
      D => \rxd_mem_last_read_out_ptr_gray_d1[2]_i_1_n_0\,
      Q => data_sync0_i_0(2),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_gray_d1_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_gray_d10,
      D => '0',
      Q => data_sync0_i_0(10),
      S => SR(0)
    );
\rxd_mem_last_read_out_ptr_gray_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_gray_d10,
      D => \rxd_mem_last_read_out_ptr_gray_d1[3]_i_1_n_0\,
      Q => data_sync0_i_0(3),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_gray_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_gray_d10,
      D => \rxd_mem_last_read_out_ptr_gray_d1[4]_i_1_n_0\,
      Q => data_sync0_i_0(4),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_gray_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_gray_d10,
      D => \rxd_mem_last_read_out_ptr_gray_d1[5]_i_1_n_0\,
      Q => data_sync0_i_0(5),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_gray_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_gray_d10,
      D => \rxd_mem_last_read_out_ptr_gray_d1[6]_i_1_n_0\,
      Q => data_sync0_i_0(6),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_gray_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_gray_d10,
      D => \rxd_mem_last_read_out_ptr_gray_d1[7]_i_1_n_0\,
      Q => data_sync0_i_0(7),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_gray_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_gray_d10,
      D => \rxd_mem_last_read_out_ptr_gray_d1[8]_i_1_n_0\,
      Q => data_sync0_i_0(8),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_gray_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_gray_d10,
      D => rxd_mem_last_read_out_ptr_toconvertto_gray(9),
      Q => data_sync0_i_0(9),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => rxs_axistream_current_state(4),
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      O => \rxd_mem_last_read_out_ptr_reg[0]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => rxs_axistream_current_state(4),
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1]\,
      O => \rxd_mem_last_read_out_ptr_reg[1]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => rxs_axistream_current_state(4),
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2]\,
      O => \rxd_mem_last_read_out_ptr_reg[2]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => rxs_axistream_current_state(4),
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3]\,
      O => \rxd_mem_last_read_out_ptr_reg[3]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => rxs_axistream_current_state(4),
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4]\,
      O => \rxd_mem_last_read_out_ptr_reg[4]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => rxs_axistream_current_state(4),
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5]\,
      O => \rxd_mem_last_read_out_ptr_reg[5]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => rxs_axistream_current_state(4),
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6]\,
      O => \rxd_mem_last_read_out_ptr_reg[6]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => rxs_axistream_current_state(4),
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7]\,
      O => \rxd_mem_last_read_out_ptr_reg[7]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => rxs_axistream_current_state(4),
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8]\,
      O => \rxd_mem_last_read_out_ptr_reg[8]_i_1_n_0\
    );
\rxd_mem_last_read_out_ptr_reg[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => rxs_axistream_current_state(4),
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9]\,
      O => \rxd_mem_last_read_out_ptr_reg[9]_i_2_n_0\
    );
\rxd_mem_last_read_out_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_cmb,
      D => \rxd_mem_last_read_out_ptr_reg[0]_i_1_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(0),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_cmb,
      D => \rxd_mem_last_read_out_ptr_reg[1]_i_1_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(1),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_cmb,
      D => \rxd_mem_last_read_out_ptr_reg[2]_i_1_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(2),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_cmb,
      D => \rxd_mem_last_read_out_ptr_reg[3]_i_1_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(3),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_cmb,
      D => \rxd_mem_last_read_out_ptr_reg[4]_i_1_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(4),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_cmb,
      D => \rxd_mem_last_read_out_ptr_reg[5]_i_1_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(5),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_cmb,
      D => \rxd_mem_last_read_out_ptr_reg[6]_i_1_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(6),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_cmb,
      D => \rxd_mem_last_read_out_ptr_reg[7]_i_1_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(7),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_cmb,
      D => \rxd_mem_last_read_out_ptr_reg[8]_i_1_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(8),
      R => SR(0)
    );
\rxd_mem_last_read_out_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_last_read_out_ptr_cmb,
      D => \rxd_mem_last_read_out_ptr_reg[9]_i_2_n_0\,
      Q => rxd_mem_last_read_out_ptr_reg(9),
      R => SR(0)
    );
\rxd_mem_next_available4write_ptr_1_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => rxs_axistream_current_state(3),
      I1 => rxs_axistream_current_state(2),
      I2 => rxs_axistream_current_state(4),
      I3 => rxs_axistream_current_state(0),
      I4 => rxs_axistream_current_state(1),
      O => rxd_mem_next_available4write_ptr_1_cmb
    );
\rxd_mem_next_available4write_ptr_1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      Q => rxd_mem_next_available4write_ptr_1_reg(0),
      R => SR(0)
    );
\rxd_mem_next_available4write_ptr_1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1]\,
      Q => rxd_mem_next_available4write_ptr_1_reg(1),
      R => SR(0)
    );
\rxd_mem_next_available4write_ptr_1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2]\,
      Q => rxd_mem_next_available4write_ptr_1_reg(2),
      R => SR(0)
    );
\rxd_mem_next_available4write_ptr_1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3]\,
      Q => rxd_mem_next_available4write_ptr_1_reg(3),
      R => SR(0)
    );
\rxd_mem_next_available4write_ptr_1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4]\,
      Q => rxd_mem_next_available4write_ptr_1_reg(4),
      R => SR(0)
    );
\rxd_mem_next_available4write_ptr_1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5]\,
      Q => rxd_mem_next_available4write_ptr_1_reg(5),
      R => SR(0)
    );
\rxd_mem_next_available4write_ptr_1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6]\,
      Q => rxd_mem_next_available4write_ptr_1_reg(6),
      R => SR(0)
    );
\rxd_mem_next_available4write_ptr_1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7]\,
      Q => rxd_mem_next_available4write_ptr_1_reg(7),
      R => SR(0)
    );
\rxd_mem_next_available4write_ptr_1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8]\,
      Q => rxd_mem_next_available4write_ptr_1_reg(8),
      R => SR(0)
    );
\rxd_mem_next_available4write_ptr_1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxd_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9]\,
      Q => rxd_mem_next_available4write_ptr_1_reg(9),
      R => SR(0)
    );
\rxd_word_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => reset2axi_str_rxd,
      I1 => rxd_axistream_current_state(1),
      I2 => rxd_axistream_current_state(0),
      I3 => rxd_axistream_current_state(2),
      I4 => rxd_axistream_current_state(3),
      O => \rxd_word_cnt[0]_i_1_n_0\
    );
\rxd_word_cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => rxd_axistream_current_state(3),
      I1 => rxd_axistream_current_state(2),
      I2 => rxd_axistream_current_state(1),
      I3 => rxd_axistream_current_state(0),
      O => fifoWrEn
    );
\rxd_word_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxd_word_cnt_reg(3),
      O => \rxd_word_cnt[0]_i_4_n_0\
    );
\rxd_word_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxd_word_cnt_reg(2),
      O => \rxd_word_cnt[0]_i_5_n_0\
    );
\rxd_word_cnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxd_word_cnt_reg(1),
      O => \rxd_word_cnt[0]_i_6_n_0\
    );
\rxd_word_cnt[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rxd_word_cnt_reg(0),
      O => \rxd_word_cnt[0]_i_7_n_0\
    );
\rxd_word_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxd_word_cnt_reg(14),
      O => \rxd_word_cnt[12]_i_2_n_0\
    );
\rxd_word_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxd_word_cnt_reg(13),
      O => \rxd_word_cnt[12]_i_3_n_0\
    );
\rxd_word_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxd_word_cnt_reg(12),
      O => \rxd_word_cnt[12]_i_4_n_0\
    );
\rxd_word_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxd_word_cnt_reg(7),
      O => \rxd_word_cnt[4]_i_2_n_0\
    );
\rxd_word_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxd_word_cnt_reg(6),
      O => \rxd_word_cnt[4]_i_3_n_0\
    );
\rxd_word_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxd_word_cnt_reg(5),
      O => \rxd_word_cnt[4]_i_4_n_0\
    );
\rxd_word_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxd_word_cnt_reg(4),
      O => \rxd_word_cnt[4]_i_5_n_0\
    );
\rxd_word_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxd_word_cnt_reg(11),
      O => \rxd_word_cnt[8]_i_2_n_0\
    );
\rxd_word_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxd_word_cnt_reg(10),
      O => \rxd_word_cnt[8]_i_3_n_0\
    );
\rxd_word_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxd_word_cnt_reg(9),
      O => \rxd_word_cnt[8]_i_4_n_0\
    );
\rxd_word_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxd_word_cnt_reg(8),
      O => \rxd_word_cnt[8]_i_5_n_0\
    );
\rxd_word_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => fifoWrEn,
      D => \rxd_word_cnt_reg[0]_i_3_n_7\,
      Q => rxd_word_cnt_reg(0),
      R => \rxd_word_cnt[0]_i_1_n_0\
    );
\rxd_word_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rxd_word_cnt_reg[0]_i_3_n_0\,
      CO(2) => \rxd_word_cnt_reg[0]_i_3_n_1\,
      CO(1) => \rxd_word_cnt_reg[0]_i_3_n_2\,
      CO(0) => \rxd_word_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rxd_word_cnt_reg[0]_i_3_n_4\,
      O(2) => \rxd_word_cnt_reg[0]_i_3_n_5\,
      O(1) => \rxd_word_cnt_reg[0]_i_3_n_6\,
      O(0) => \rxd_word_cnt_reg[0]_i_3_n_7\,
      S(3) => \rxd_word_cnt[0]_i_4_n_0\,
      S(2) => \rxd_word_cnt[0]_i_5_n_0\,
      S(1) => \rxd_word_cnt[0]_i_6_n_0\,
      S(0) => \rxd_word_cnt[0]_i_7_n_0\
    );
\rxd_word_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => fifoWrEn,
      D => \rxd_word_cnt_reg[8]_i_1_n_5\,
      Q => rxd_word_cnt_reg(10),
      R => \rxd_word_cnt[0]_i_1_n_0\
    );
\rxd_word_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => fifoWrEn,
      D => \rxd_word_cnt_reg[8]_i_1_n_4\,
      Q => rxd_word_cnt_reg(11),
      R => \rxd_word_cnt[0]_i_1_n_0\
    );
\rxd_word_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => fifoWrEn,
      D => \rxd_word_cnt_reg[12]_i_1_n_7\,
      Q => rxd_word_cnt_reg(12),
      R => \rxd_word_cnt[0]_i_1_n_0\
    );
\rxd_word_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxd_word_cnt_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_rxd_word_cnt_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rxd_word_cnt_reg[12]_i_1_n_2\,
      CO(0) => \rxd_word_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_rxd_word_cnt_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \rxd_word_cnt_reg[12]_i_1_n_5\,
      O(1) => \rxd_word_cnt_reg[12]_i_1_n_6\,
      O(0) => \rxd_word_cnt_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2) => \rxd_word_cnt[12]_i_2_n_0\,
      S(1) => \rxd_word_cnt[12]_i_3_n_0\,
      S(0) => \rxd_word_cnt[12]_i_4_n_0\
    );
\rxd_word_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => fifoWrEn,
      D => \rxd_word_cnt_reg[12]_i_1_n_6\,
      Q => rxd_word_cnt_reg(13),
      R => \rxd_word_cnt[0]_i_1_n_0\
    );
\rxd_word_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => fifoWrEn,
      D => \rxd_word_cnt_reg[12]_i_1_n_5\,
      Q => rxd_word_cnt_reg(14),
      R => \rxd_word_cnt[0]_i_1_n_0\
    );
\rxd_word_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => fifoWrEn,
      D => \rxd_word_cnt_reg[0]_i_3_n_6\,
      Q => rxd_word_cnt_reg(1),
      R => \rxd_word_cnt[0]_i_1_n_0\
    );
\rxd_word_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => fifoWrEn,
      D => \rxd_word_cnt_reg[0]_i_3_n_5\,
      Q => rxd_word_cnt_reg(2),
      R => \rxd_word_cnt[0]_i_1_n_0\
    );
\rxd_word_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => fifoWrEn,
      D => \rxd_word_cnt_reg[0]_i_3_n_4\,
      Q => rxd_word_cnt_reg(3),
      R => \rxd_word_cnt[0]_i_1_n_0\
    );
\rxd_word_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => fifoWrEn,
      D => \rxd_word_cnt_reg[4]_i_1_n_7\,
      Q => rxd_word_cnt_reg(4),
      R => \rxd_word_cnt[0]_i_1_n_0\
    );
\rxd_word_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxd_word_cnt_reg[0]_i_3_n_0\,
      CO(3) => \rxd_word_cnt_reg[4]_i_1_n_0\,
      CO(2) => \rxd_word_cnt_reg[4]_i_1_n_1\,
      CO(1) => \rxd_word_cnt_reg[4]_i_1_n_2\,
      CO(0) => \rxd_word_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rxd_word_cnt_reg[4]_i_1_n_4\,
      O(2) => \rxd_word_cnt_reg[4]_i_1_n_5\,
      O(1) => \rxd_word_cnt_reg[4]_i_1_n_6\,
      O(0) => \rxd_word_cnt_reg[4]_i_1_n_7\,
      S(3) => \rxd_word_cnt[4]_i_2_n_0\,
      S(2) => \rxd_word_cnt[4]_i_3_n_0\,
      S(1) => \rxd_word_cnt[4]_i_4_n_0\,
      S(0) => \rxd_word_cnt[4]_i_5_n_0\
    );
\rxd_word_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => fifoWrEn,
      D => \rxd_word_cnt_reg[4]_i_1_n_6\,
      Q => rxd_word_cnt_reg(5),
      R => \rxd_word_cnt[0]_i_1_n_0\
    );
\rxd_word_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => fifoWrEn,
      D => \rxd_word_cnt_reg[4]_i_1_n_5\,
      Q => rxd_word_cnt_reg(6),
      R => \rxd_word_cnt[0]_i_1_n_0\
    );
\rxd_word_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => fifoWrEn,
      D => \rxd_word_cnt_reg[4]_i_1_n_4\,
      Q => rxd_word_cnt_reg(7),
      R => \rxd_word_cnt[0]_i_1_n_0\
    );
\rxd_word_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => fifoWrEn,
      D => \rxd_word_cnt_reg[8]_i_1_n_7\,
      Q => rxd_word_cnt_reg(8),
      R => \rxd_word_cnt[0]_i_1_n_0\
    );
\rxd_word_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxd_word_cnt_reg[4]_i_1_n_0\,
      CO(3) => \rxd_word_cnt_reg[8]_i_1_n_0\,
      CO(2) => \rxd_word_cnt_reg[8]_i_1_n_1\,
      CO(1) => \rxd_word_cnt_reg[8]_i_1_n_2\,
      CO(0) => \rxd_word_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rxd_word_cnt_reg[8]_i_1_n_4\,
      O(2) => \rxd_word_cnt_reg[8]_i_1_n_5\,
      O(1) => \rxd_word_cnt_reg[8]_i_1_n_6\,
      O(0) => \rxd_word_cnt_reg[8]_i_1_n_7\,
      S(3) => \rxd_word_cnt[8]_i_2_n_0\,
      S(2) => \rxd_word_cnt[8]_i_3_n_0\,
      S(1) => \rxd_word_cnt[8]_i_4_n_0\,
      S(0) => \rxd_word_cnt[8]_i_5_n_0\
    );
\rxd_word_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXD_ACLK,
      CE => fifoWrEn,
      D => \rxd_word_cnt_reg[8]_i_1_n_6\,
      Q => rxd_word_cnt_reg(9),
      R => \rxd_word_cnt[0]_i_1_n_0\
    );
rxs_axistream_next_state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rxs_axistream_next_state1_carry_n_0,
      CO(2) => rxs_axistream_next_state1_carry_n_1,
      CO(1) => rxs_axistream_next_state1_carry_n_2,
      CO(0) => rxs_axistream_next_state1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_rxs_axistream_next_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => rxs_axistream_next_state1_carry_i_1_n_0,
      S(2) => rxs_axistream_next_state1_carry_i_2_n_0,
      S(1) => rxs_axistream_next_state1_carry_i_3_n_0,
      S(0) => rxs_axistream_next_state1_carry_i_4_n_0
    );
\rxs_axistream_next_state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rxs_axistream_next_state1_carry_n_0,
      CO(3) => \rxs_axistream_next_state1_carry__0_n_0\,
      CO(2) => \rxs_axistream_next_state1_carry__0_n_1\,
      CO(1) => \rxs_axistream_next_state1_carry__0_n_2\,
      CO(0) => \rxs_axistream_next_state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rxs_axistream_next_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \rxs_axistream_next_state1_carry__0_i_1_n_0\,
      S(2) => \rxs_axistream_next_state1_carry__0_i_2_n_0\,
      S(1) => \rxs_axistream_next_state1_carry__0_i_3_n_0\,
      S(0) => \rxs_axistream_next_state1_carry__0_i_4_n_0\
    );
\rxs_axistream_next_state1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => p_0_in0_in(4),
      I2 => p_0_in0_in(3),
      O => \rxs_axistream_next_state1_carry__0_i_1_n_0\
    );
\rxs_axistream_next_state1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_0_in0_in(0),
      I1 => p_0_in0_in(1),
      I2 => p_0_in0_in(2),
      O => \rxs_axistream_next_state1_carry__0_i_2_n_0\
    );
\rxs_axistream_next_state1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[15]\,
      O => \rxs_axistream_next_state1_carry__0_i_3_n_0\
    );
\rxs_axistream_next_state1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[14]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[13]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[12]\,
      O => \rxs_axistream_next_state1_carry__0_i_4_n_0\
    );
\rxs_axistream_next_state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxs_axistream_next_state1_carry__0_n_0\,
      CO(3) => rxs_axistream_next_state1,
      CO(2) => \rxs_axistream_next_state1_carry__1_n_1\,
      CO(1) => \rxs_axistream_next_state1_carry__1_n_2\,
      CO(0) => \rxs_axistream_next_state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rxs_axistream_next_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \rxs_axistream_next_state1_carry__1_i_1_n_0\,
      S(2) => \rxs_axistream_next_state1_carry__1_i_2_n_0\,
      S(1) => \rxs_axistream_next_state1_carry__1_i_3_n_0\,
      S(0) => \rxs_axistream_next_state1_carry__1_i_4_n_0\
    );
\rxs_axistream_next_state1_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[35]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[34]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[33]\,
      O => \rxs_axistream_next_state1_carry__1_i_1_n_0\
    );
\rxs_axistream_next_state1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[32]\,
      I1 => p_0_in0_in(12),
      I2 => p_0_in0_in(13),
      O => \rxs_axistream_next_state1_carry__1_i_2_n_0\
    );
\rxs_axistream_next_state1_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_0_in0_in(9),
      I1 => p_0_in0_in(10),
      I2 => p_0_in0_in(11),
      O => \rxs_axistream_next_state1_carry__1_i_3_n_0\
    );
\rxs_axistream_next_state1_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_0_in0_in(8),
      I1 => p_0_in0_in(7),
      I2 => p_0_in0_in(6),
      O => \rxs_axistream_next_state1_carry__1_i_4_n_0\
    );
rxs_axistream_next_state1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[11]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9]\,
      O => rxs_axistream_next_state1_carry_i_1_n_0
    );
rxs_axistream_next_state1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_1_reg(8),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6]\,
      I3 => rxs_mem_next_available4write_ptr_1_reg(6),
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7]\,
      I5 => rxs_mem_next_available4write_ptr_1_reg(7),
      O => rxs_axistream_next_state1_carry_i_2_n_0
    );
rxs_axistream_next_state1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_1_reg(5),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3]\,
      I3 => rxs_mem_next_available4write_ptr_1_reg(3),
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4]\,
      I5 => rxs_mem_next_available4write_ptr_1_reg(4),
      O => rxs_axistream_next_state1_carry_i_3_n_0
    );
rxs_axistream_next_state1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rxs_mem_next_available4write_ptr_1_reg(2),
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1]\,
      I3 => rxs_mem_next_available4write_ptr_1_reg(1),
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      I5 => rxs_mem_next_available4write_ptr_1_reg(0),
      O => rxs_axistream_next_state1_carry_i_4_n_0
    );
\rxs_axistream_next_state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rxs_axistream_next_state1_inferred__0/i__carry_n_0\,
      CO(2) => \rxs_axistream_next_state1_inferred__0/i__carry_n_1\,
      CO(1) => \rxs_axistream_next_state1_inferred__0/i__carry_n_2\,
      CO(0) => \rxs_axistream_next_state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rxs_axistream_next_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\rxs_axistream_next_state1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxs_axistream_next_state1_inferred__0/i__carry_n_0\,
      CO(3) => \rxs_axistream_next_state1_inferred__0/i__carry__0_n_0\,
      CO(2) => \rxs_axistream_next_state1_inferred__0/i__carry__0_n_1\,
      CO(1) => \rxs_axistream_next_state1_inferred__0/i__carry__0_n_2\,
      CO(0) => \rxs_axistream_next_state1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rxs_axistream_next_state1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2__0_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\rxs_axistream_next_state1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxs_axistream_next_state1_inferred__0/i__carry__0_n_0\,
      CO(3) => rxs_axistream_next_state10_out,
      CO(2) => \rxs_axistream_next_state1_inferred__0/i__carry__1_n_1\,
      CO(1) => \rxs_axistream_next_state1_inferred__0/i__carry__1_n_2\,
      CO(0) => \rxs_axistream_next_state1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rxs_axistream_next_state1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_1_n_0\,
      S(2) => \i__carry__1_i_2_n_0\,
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\rxs_axistream_next_state1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_rxs_axistream_next_state1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \rxs_axistream_next_state1_inferred__1/i__carry_n_1\,
      CO(1) => \rxs_axistream_next_state1_inferred__1/i__carry_n_2\,
      CO(0) => \rxs_axistream_next_state1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rxs_axistream_next_state1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry_i_1__1_n_0\,
      S(1) => \i__carry_i_2__1_n_0\,
      S(0) => \i__carry_i_3__1_n_0\
    );
\rxs_mem_last_read_out_ptr_gray_d1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in34_in,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0]\,
      O => bin_to_gray(0)
    );
\rxs_mem_last_read_out_ptr_gray_d1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in36_in,
      I1 => p_1_in34_in,
      O => bin_to_gray(1)
    );
\rxs_mem_last_read_out_ptr_gray_d1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in38_in,
      I1 => p_2_in36_in,
      O => bin_to_gray(2)
    );
\rxs_mem_last_read_out_ptr_gray_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in40_in,
      I1 => p_3_in38_in,
      O => bin_to_gray(3)
    );
\rxs_mem_last_read_out_ptr_gray_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in42_in,
      I1 => p_4_in40_in,
      O => bin_to_gray(4)
    );
\rxs_mem_last_read_out_ptr_gray_d1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_6_in44_in,
      I1 => p_5_in42_in,
      O => bin_to_gray(5)
    );
\rxs_mem_last_read_out_ptr_gray_d1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_7_in46_in,
      I1 => p_6_in44_in,
      O => bin_to_gray(6)
    );
\rxs_mem_last_read_out_ptr_gray_d1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8]\,
      I1 => p_7_in46_in,
      O => bin_to_gray(7)
    );
\rxs_mem_last_read_out_ptr_gray_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => bin_to_gray(0),
      Q => data_sync0_i(0),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_gray_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => bin_to_gray(1),
      Q => data_sync0_i(1),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_gray_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => bin_to_gray(2),
      Q => data_sync0_i(2),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_gray_d1_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => '0',
      Q => data_sync0_i(9),
      S => SR(0)
    );
\rxs_mem_last_read_out_ptr_gray_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => bin_to_gray(3),
      Q => data_sync0_i(3),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_gray_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => bin_to_gray(4),
      Q => data_sync0_i(4),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_gray_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => bin_to_gray(5),
      Q => data_sync0_i(5),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_gray_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => bin_to_gray(6),
      Q => data_sync0_i(6),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_gray_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => bin_to_gray(7),
      Q => data_sync0_i(7),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_gray_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8]\,
      Q => data_sync0_i(8),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_plus_one[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000707770777077"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0\,
      I1 => rxs_mem_last_read_out_ptr_plus_one(0),
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      I3 => \rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0\,
      I4 => rxs_mem_last_read_out_ptr_reg(0),
      I5 => \rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0\,
      O => \rxs_mem_last_read_out_ptr_plus_one[0]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_plus_one[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_cmb(1),
      I1 => rxs_mem_last_read_out_ptr_cmb(0),
      O => \rxs_mem_last_read_out_ptr_plus_one[1]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_plus_one[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FFFF00"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_plus_one[2]_i_2_n_0\,
      I1 => rxs_mem_last_read_out_ptr_cmb(3),
      I2 => rxs_mem_last_read_out_ptr_cmb(4),
      I3 => \rxs_mem_last_read_out_ptr_plus_one[2]_i_3_n_0\,
      I4 => rxs_mem_last_read_out_ptr_cmb(2),
      O => \rxs_mem_last_read_out_ptr_plus_one[2]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_plus_one[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_cmb(8),
      I1 => rxs_mem_last_read_out_ptr_cmb(7),
      I2 => rxs_mem_last_read_out_ptr_cmb(5),
      I3 => rxs_mem_last_read_out_ptr_cmb(6),
      O => \rxs_mem_last_read_out_ptr_plus_one[2]_i_2_n_0\
    );
\rxs_mem_last_read_out_ptr_plus_one[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_cmb(1),
      I1 => rxs_mem_last_read_out_ptr_cmb(0),
      O => \rxs_mem_last_read_out_ptr_plus_one[2]_i_3_n_0\
    );
\rxs_mem_last_read_out_ptr_plus_one[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_cmb(3),
      I1 => \rxs_mem_last_read_out_ptr_plus_one[8]_i_2_n_0\,
      O => \rxs_mem_last_read_out_ptr_plus_one[3]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_plus_one[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_cmb(4),
      I1 => \rxs_mem_last_read_out_ptr_plus_one[8]_i_2_n_0\,
      I2 => rxs_mem_last_read_out_ptr_cmb(3),
      O => \rxs_mem_last_read_out_ptr_plus_one[4]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_plus_one[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_cmb(5),
      I1 => rxs_mem_last_read_out_ptr_cmb(4),
      I2 => rxs_mem_last_read_out_ptr_cmb(3),
      I3 => \rxs_mem_last_read_out_ptr_plus_one[8]_i_2_n_0\,
      O => \rxs_mem_last_read_out_ptr_plus_one[5]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_plus_one[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_cmb(6),
      I1 => \rxs_mem_last_read_out_ptr_plus_one[8]_i_2_n_0\,
      I2 => rxs_mem_last_read_out_ptr_cmb(3),
      I3 => rxs_mem_last_read_out_ptr_cmb(4),
      I4 => rxs_mem_last_read_out_ptr_cmb(5),
      O => \rxs_mem_last_read_out_ptr_plus_one[6]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_plus_one[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_cmb(7),
      I1 => rxs_mem_last_read_out_ptr_cmb(5),
      I2 => rxs_mem_last_read_out_ptr_cmb(4),
      I3 => rxs_mem_last_read_out_ptr_cmb(3),
      I4 => \rxs_mem_last_read_out_ptr_plus_one[8]_i_2_n_0\,
      I5 => rxs_mem_last_read_out_ptr_cmb(6),
      O => \rxs_mem_last_read_out_ptr_plus_one[7]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_plus_one[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_cmb(8),
      I1 => rxs_mem_last_read_out_ptr_cmb(6),
      I2 => \rxs_mem_last_read_out_ptr_plus_one[8]_i_2_n_0\,
      I3 => \rxs_mem_last_read_out_ptr_plus_one[8]_i_3_n_0\,
      I4 => rxs_mem_last_read_out_ptr_cmb(5),
      I5 => rxs_mem_last_read_out_ptr_cmb(7),
      O => \rxs_mem_last_read_out_ptr_plus_one[8]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_plus_one[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F800000000"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0\,
      I1 => rxs_mem_last_read_out_ptr_plus_one(2),
      I2 => \rxs_mem_last_read_out_ptr_reg[2]_i_2_n_0\,
      I3 => rxs_mem_last_read_out_ptr_reg(2),
      I4 => \rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0\,
      I5 => \rxs_mem_last_read_out_ptr_plus_one[2]_i_3_n_0\,
      O => \rxs_mem_last_read_out_ptr_plus_one[8]_i_2_n_0\
    );
\rxs_mem_last_read_out_ptr_plus_one[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_cmb(4),
      I1 => rxs_mem_last_read_out_ptr_cmb(3),
      O => \rxs_mem_last_read_out_ptr_plus_one[8]_i_3_n_0\
    );
\rxs_mem_last_read_out_ptr_plus_one_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_plus_one[0]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_plus_one(0),
      S => SR(0)
    );
\rxs_mem_last_read_out_ptr_plus_one_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_plus_one[1]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_plus_one(1),
      S => SR(0)
    );
\rxs_mem_last_read_out_ptr_plus_one_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_plus_one[2]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_plus_one(2),
      S => SR(0)
    );
\rxs_mem_last_read_out_ptr_plus_one_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_plus_one[3]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_plus_one(3),
      S => SR(0)
    );
\rxs_mem_last_read_out_ptr_plus_one_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_plus_one[4]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_plus_one(4),
      S => SR(0)
    );
\rxs_mem_last_read_out_ptr_plus_one_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_plus_one[5]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_plus_one(5),
      S => SR(0)
    );
\rxs_mem_last_read_out_ptr_plus_one_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_plus_one[6]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_plus_one(6),
      S => SR(0)
    );
\rxs_mem_last_read_out_ptr_plus_one_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_plus_one[7]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_plus_one(7),
      S => SR(0)
    );
\rxs_mem_last_read_out_ptr_plus_one_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => \rxs_mem_last_read_out_ptr_plus_one[8]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_plus_one(8),
      S => SR(0)
    );
\rxs_mem_last_read_out_ptr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0\,
      I1 => rxs_mem_last_read_out_ptr_reg(0),
      I2 => \rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0\,
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      I4 => rxs_mem_last_read_out_ptr_plus_one(0),
      I5 => \rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0\,
      O => rxs_mem_last_read_out_ptr_cmb(0)
    );
\rxs_mem_last_read_out_ptr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEAAEEAAEEA"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_reg[1]_i_2_n_0\,
      I1 => \rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1]\,
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      I4 => rxs_mem_last_read_out_ptr_plus_one(1),
      I5 => \rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0\,
      O => rxs_mem_last_read_out_ptr_cmb(1)
    );
\rxs_mem_last_read_out_ptr_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFD900000000"
    )
        port map (
      I0 => rxs_axistream_current_state(3),
      I1 => rxs_axistream_current_state(4),
      I2 => rxs_axistream_current_state(2),
      I3 => rxs_axistream_current_state(0),
      I4 => rxs_axistream_current_state(1),
      I5 => rxs_mem_last_read_out_ptr_reg(1),
      O => \rxs_mem_last_read_out_ptr_reg[1]_i_2_n_0\
    );
\rxs_mem_last_read_out_ptr_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0\,
      I1 => rxs_mem_last_read_out_ptr_reg(2),
      I2 => \rxs_mem_last_read_out_ptr_reg[2]_i_2_n_0\,
      I3 => rxs_mem_last_read_out_ptr_plus_one(2),
      I4 => \rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0\,
      O => rxs_mem_last_read_out_ptr_cmb(2)
    );
\rxs_mem_last_read_out_ptr_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28882888AAAA2888"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1]\,
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8]\,
      I5 => \rxs_mem_last_read_out_ptr_reg[8]_i_4_n_0\,
      O => \rxs_mem_last_read_out_ptr_reg[2]_i_2_n_0\
    );
\rxs_mem_last_read_out_ptr_reg[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F000010"
    )
        port map (
      I0 => rxs_axistream_current_state(0),
      I1 => rxs_axistream_current_state(1),
      I2 => rxs_axistream_current_state(4),
      I3 => rxs_axistream_current_state(3),
      I4 => rxs_axistream_current_state(2),
      O => \rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0\
    );
\rxs_mem_last_read_out_ptr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF88888F8"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0\,
      I1 => rxs_mem_last_read_out_ptr_reg(3),
      I2 => \rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0\,
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3]\,
      I4 => \rxs_mem_last_read_out_ptr_reg[3]_i_2_n_0\,
      I5 => \rxs_mem_last_read_out_ptr_reg[3]_i_3_n_0\,
      O => rxs_mem_last_read_out_ptr_cmb(3)
    );
\rxs_mem_last_read_out_ptr_reg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2]\,
      O => \rxs_mem_last_read_out_ptr_reg[3]_i_2_n_0\
    );
\rxs_mem_last_read_out_ptr_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808081800000000"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(4),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      I5 => rxs_mem_last_read_out_ptr_plus_one(3),
      O => \rxs_mem_last_read_out_ptr_reg[3]_i_3_n_0\
    );
\rxs_mem_last_read_out_ptr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88F8F888"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0\,
      I1 => rxs_mem_last_read_out_ptr_reg(4),
      I2 => \rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0\,
      I3 => \rxs_mem_last_read_out_ptr_reg[4]_i_2_n_0\,
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4]\,
      I5 => \rxs_mem_last_read_out_ptr_reg[4]_i_3_n_0\,
      O => rxs_mem_last_read_out_ptr_cmb(4)
    );
\rxs_mem_last_read_out_ptr_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1]\,
      O => \rxs_mem_last_read_out_ptr_reg[4]_i_2_n_0\
    );
\rxs_mem_last_read_out_ptr_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808081800000000"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(4),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      I5 => rxs_mem_last_read_out_ptr_plus_one(4),
      O => \rxs_mem_last_read_out_ptr_reg[4]_i_3_n_0\
    );
\rxs_mem_last_read_out_ptr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88F8F888"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0\,
      I1 => rxs_mem_last_read_out_ptr_reg(5),
      I2 => \rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0\,
      I3 => \rxs_mem_last_read_out_ptr_reg[5]_i_2_n_0\,
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5]\,
      I5 => \rxs_mem_last_read_out_ptr_reg[5]_i_3_n_0\,
      O => rxs_mem_last_read_out_ptr_cmb(5)
    );
\rxs_mem_last_read_out_ptr_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1]\,
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4]\,
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3]\,
      O => \rxs_mem_last_read_out_ptr_reg[5]_i_2_n_0\
    );
\rxs_mem_last_read_out_ptr_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808081800000000"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(4),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      I5 => rxs_mem_last_read_out_ptr_plus_one(5),
      O => \rxs_mem_last_read_out_ptr_reg[5]_i_3_n_0\
    );
\rxs_mem_last_read_out_ptr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88F8F888"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0\,
      I1 => rxs_mem_last_read_out_ptr_reg(6),
      I2 => \rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0\,
      I3 => \rxs_mem_last_read_out_ptr_reg[6]_i_2_n_0\,
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6]\,
      I5 => \rxs_mem_last_read_out_ptr_reg[6]_i_3_n_0\,
      O => rxs_mem_last_read_out_ptr_cmb(6)
    );
\rxs_mem_last_read_out_ptr_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1]\,
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2]\,
      I5 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5]\,
      O => \rxs_mem_last_read_out_ptr_reg[6]_i_2_n_0\
    );
\rxs_mem_last_read_out_ptr_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808081800000000"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(4),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      I5 => rxs_mem_last_read_out_ptr_plus_one(6),
      O => \rxs_mem_last_read_out_ptr_reg[6]_i_3_n_0\
    );
\rxs_mem_last_read_out_ptr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88F8F888"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0\,
      I1 => rxs_mem_last_read_out_ptr_reg(7),
      I2 => \rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0\,
      I3 => \rxs_mem_last_read_out_ptr_reg[7]_i_2_n_0\,
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7]\,
      I5 => \rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0\,
      O => rxs_mem_last_read_out_ptr_cmb(7)
    );
\rxs_mem_last_read_out_ptr_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5]\,
      I2 => \rxs_mem_last_read_out_ptr_reg[3]_i_2_n_0\,
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4]\,
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3]\,
      O => \rxs_mem_last_read_out_ptr_reg[7]_i_2_n_0\
    );
\rxs_mem_last_read_out_ptr_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808081800000000"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(4),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      I5 => rxs_mem_last_read_out_ptr_plus_one(7),
      O => \rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0\
    );
\rxs_mem_last_read_out_ptr_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF88888F8"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0\,
      I1 => rxs_mem_last_read_out_ptr_reg(8),
      I2 => \rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0\,
      I3 => \rxs_mem_last_read_out_ptr_reg[8]_i_4_n_0\,
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8]\,
      I5 => \rxs_mem_last_read_out_ptr_reg[8]_i_5_n_0\,
      O => rxs_mem_last_read_out_ptr_cmb(8)
    );
\rxs_mem_last_read_out_ptr_reg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EFEFF"
    )
        port map (
      I0 => rxs_axistream_current_state(1),
      I1 => rxs_axistream_current_state(0),
      I2 => rxs_axistream_current_state(2),
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(3),
      O => \rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0\
    );
\rxs_mem_last_read_out_ptr_reg[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => rxs_axistream_current_state(0),
      I1 => rxs_axistream_current_state(1),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(2),
      I4 => rxs_axistream_current_state(4),
      O => \rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0\
    );
\rxs_mem_last_read_out_ptr_reg[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7]\,
      I1 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3]\,
      I2 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4]\,
      I3 => \rxs_mem_last_read_out_ptr_reg[3]_i_2_n_0\,
      I4 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5]\,
      I5 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6]\,
      O => \rxs_mem_last_read_out_ptr_reg[8]_i_4_n_0\
    );
\rxs_mem_last_read_out_ptr_reg[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808081800000000"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(4),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      I5 => rxs_mem_last_read_out_ptr_plus_one(8),
      O => \rxs_mem_last_read_out_ptr_reg[8]_i_5_n_0\
    );
\rxs_mem_last_read_out_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => rxs_mem_last_read_out_ptr_cmb(0),
      Q => rxs_mem_last_read_out_ptr_reg(0),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => rxs_mem_last_read_out_ptr_cmb(1),
      Q => rxs_mem_last_read_out_ptr_reg(1),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => rxs_mem_last_read_out_ptr_cmb(2),
      Q => rxs_mem_last_read_out_ptr_reg(2),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => rxs_mem_last_read_out_ptr_cmb(3),
      Q => rxs_mem_last_read_out_ptr_reg(3),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => rxs_mem_last_read_out_ptr_cmb(4),
      Q => rxs_mem_last_read_out_ptr_reg(4),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => rxs_mem_last_read_out_ptr_cmb(5),
      Q => rxs_mem_last_read_out_ptr_reg(5),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => rxs_mem_last_read_out_ptr_cmb(6),
      Q => rxs_mem_last_read_out_ptr_reg(6),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => rxs_mem_last_read_out_ptr_cmb(7),
      Q => rxs_mem_last_read_out_ptr_reg(7),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => '1',
      D => rxs_mem_last_read_out_ptr_cmb(8),
      Q => rxs_mem_last_read_out_ptr_reg(8),
      R => SR(0)
    );
rxs_mem_last_read_out_ptr_toconvertto_gray0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C10"
    )
        port map (
      I0 => rxs_axistream_current_state(1),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(4),
      I3 => rxs_axistream_current_state(2),
      O => \rxs_mem_last_read_out_ptr_toconvertto_gray0__0\
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_0,
      CO(2) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_1,
      CO(1) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_2,
      CO(0) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_3,
      CYINIT => '0',
      DI(3) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_1_n_0,
      DI(2) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_2_n_0,
      DI(1) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_3_n_0,
      DI(0) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_4_n_0,
      O(3 downto 0) => NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_5_n_0,
      S(2) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_6_n_0,
      S(1) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_7_n_0,
      S(0) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_8_n_0
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_0,
      CO(3 downto 1) => \NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_i_2_n_0\
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8]\,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8]\,
      O => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8]\,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8]\,
      O => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_i_2_n_0\
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_6_in44_in,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6]\,
      I2 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7]\,
      I3 => p_7_in46_in,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_1_n_0
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_4_in40_in,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4]\,
      I2 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5]\,
      I3 => p_5_in42_in,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_2_n_0
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_2_in36_in,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2]\,
      I2 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3]\,
      I3 => p_3_in38_in,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_3_n_0
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0]\,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0]\,
      I2 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1]\,
      I3 => p_1_in34_in,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_4_n_0
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_6_in44_in,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6]\,
      I2 => p_7_in46_in,
      I3 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7]\,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_5_n_0
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_4_in40_in,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4]\,
      I2 => p_5_in42_in,
      I3 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5]\,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_6_n_0
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_2_in36_in,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2]\,
      I2 => p_3_in38_in,
      I3 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3]\,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_7_n_0
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0]\,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0]\,
      I2 => p_1_in34_in,
      I3 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1]\,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_8_n_0
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_0,
      CO(2) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_1,
      CO(1) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_2,
      CO(0) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_3,
      CYINIT => '0',
      DI(3) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_1_n_0,
      DI(2) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_2_n_0,
      DI(1) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_3_n_0,
      DI(0) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_4_n_0,
      O(3 downto 0) => NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_5_n_0,
      S(2) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_6_n_0,
      S(1) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_7_n_0,
      S(0) => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_8_n_0
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_0,
      CO(3 downto 1) => \NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_i_2_n_0\
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8]\,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8]\,
      O => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8]\,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8]\,
      O => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_i_2_n_0\
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6]\,
      I1 => p_6_in44_in,
      I2 => p_7_in46_in,
      I3 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7]\,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_1_n_0
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4]\,
      I1 => p_4_in40_in,
      I2 => p_5_in42_in,
      I3 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5]\,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_2_n_0
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2]\,
      I1 => p_2_in36_in,
      I2 => p_3_in38_in,
      I3 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3]\,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_3_n_0
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0]\,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0]\,
      I2 => p_1_in34_in,
      I3 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1]\,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_4_n_0
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6]\,
      I1 => p_6_in44_in,
      I2 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7]\,
      I3 => p_7_in46_in,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_5_n_0
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4]\,
      I1 => p_4_in40_in,
      I2 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5]\,
      I3 => p_5_in42_in,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_6_n_0
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2]\,
      I1 => p_2_in36_in,
      I2 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3]\,
      I3 => p_3_in38_in,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_7_n_0
    );
rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0]\,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0]\,
      I2 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1]\,
      I3 => p_1_in34_in,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_8_n_0
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0]\,
      O => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[0]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0]\,
      I1 => p_1_in34_in,
      O => \plusOp__1\(1)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0]\,
      I1 => p_1_in34_in,
      I2 => p_2_in36_in,
      O => \plusOp__1\(2)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in34_in,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0]\,
      I2 => p_2_in36_in,
      I3 => p_3_in38_in,
      O => \plusOp__1\(3)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in36_in,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0]\,
      I2 => p_1_in34_in,
      I3 => p_3_in38_in,
      I4 => p_4_in40_in,
      O => \plusOp__1\(4)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_3_in38_in,
      I1 => p_1_in34_in,
      I2 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0]\,
      I3 => p_2_in36_in,
      I4 => p_4_in40_in,
      I5 => p_5_in42_in,
      O => \plusOp__1\(5)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_4_n_0\,
      I1 => p_6_in44_in,
      O => \plusOp__1\(6)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_4_n_0\,
      I1 => p_6_in44_in,
      I2 => p_7_in46_in,
      O => \plusOp__1\(7)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_n_3\,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_n_3\,
      I2 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_3_n_0\,
      O => rxs_mem_last_read_out_ptr_toconvertto_gray_clean
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_6_in44_in,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_4_n_0\,
      I2 => p_7_in46_in,
      I3 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8]\,
      O => \plusOp__1\(8)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7]\,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_5_n_0\,
      I2 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6]\,
      I3 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8]\,
      I4 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4]\,
      I5 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5]\,
      O => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_3_n_0\
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_5_in42_in,
      I1 => p_3_in38_in,
      I2 => p_1_in34_in,
      I3 => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0]\,
      I4 => p_2_in36_in,
      I5 => p_4_in40_in,
      O => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_4_n_0\
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2]\,
      I1 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3]\,
      I2 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0]\,
      I3 => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1]\,
      O => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_5_n_0\
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_toconvertto_gray_clean,
      D => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[0]_i_1_n_0\,
      Q => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0]\,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_toconvertto_gray_clean,
      D => \plusOp__1\(1),
      Q => p_1_in34_in,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_toconvertto_gray_clean,
      D => \plusOp__1\(2),
      Q => p_2_in36_in,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_toconvertto_gray_clean,
      D => \plusOp__1\(3),
      Q => p_3_in38_in,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_toconvertto_gray_clean,
      D => \plusOp__1\(4),
      Q => p_4_in40_in,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_toconvertto_gray_clean,
      D => \plusOp__1\(5),
      Q => p_5_in42_in,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_toconvertto_gray_clean,
      D => \plusOp__1\(6),
      Q => p_6_in44_in,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_toconvertto_gray_clean,
      D => \plusOp__1\(7),
      Q => p_7_in46_in,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_toconvertto_gray_clean,
      D => \plusOp__1\(8),
      Q => \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8]\,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => \rxs_mem_last_read_out_ptr_toconvertto_gray0__0\,
      D => rxs_mem_last_read_out_ptr_reg(0),
      Q => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0]\,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => \rxs_mem_last_read_out_ptr_toconvertto_gray0__0\,
      D => rxs_mem_last_read_out_ptr_reg(1),
      Q => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1]\,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => \rxs_mem_last_read_out_ptr_toconvertto_gray0__0\,
      D => rxs_mem_last_read_out_ptr_reg(2),
      Q => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2]\,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => \rxs_mem_last_read_out_ptr_toconvertto_gray0__0\,
      D => rxs_mem_last_read_out_ptr_reg(3),
      Q => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3]\,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => \rxs_mem_last_read_out_ptr_toconvertto_gray0__0\,
      D => rxs_mem_last_read_out_ptr_reg(4),
      Q => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4]\,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => \rxs_mem_last_read_out_ptr_toconvertto_gray0__0\,
      D => rxs_mem_last_read_out_ptr_reg(5),
      Q => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5]\,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => \rxs_mem_last_read_out_ptr_toconvertto_gray0__0\,
      D => rxs_mem_last_read_out_ptr_reg(6),
      Q => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6]\,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => \rxs_mem_last_read_out_ptr_toconvertto_gray0__0\,
      D => rxs_mem_last_read_out_ptr_reg(7),
      Q => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7]\,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_toconvertto_gray_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => \rxs_mem_last_read_out_ptr_toconvertto_gray0__0\,
      D => rxs_mem_last_read_out_ptr_reg(8),
      Q => \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8]\,
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_true_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_reg(0),
      I1 => rxs_axistream_current_state(2),
      I2 => rxs_axistream_current_state(4),
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      O => \rxs_mem_last_read_out_ptr_true_reg[0]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_true_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_reg(1),
      I1 => rxs_axistream_current_state(2),
      I2 => rxs_axistream_current_state(4),
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1]\,
      O => \rxs_mem_last_read_out_ptr_true_reg[1]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_true_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_reg(2),
      I1 => rxs_axistream_current_state(2),
      I2 => rxs_axistream_current_state(4),
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2]\,
      O => \rxs_mem_last_read_out_ptr_true_reg[2]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_true_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_reg(3),
      I1 => rxs_axistream_current_state(2),
      I2 => rxs_axistream_current_state(4),
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3]\,
      O => \rxs_mem_last_read_out_ptr_true_reg[3]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_true_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_reg(4),
      I1 => rxs_axistream_current_state(2),
      I2 => rxs_axistream_current_state(4),
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4]\,
      O => \rxs_mem_last_read_out_ptr_true_reg[4]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_true_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_reg(5),
      I1 => rxs_axistream_current_state(2),
      I2 => rxs_axistream_current_state(4),
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5]\,
      O => \rxs_mem_last_read_out_ptr_true_reg[5]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_true_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_reg(6),
      I1 => rxs_axistream_current_state(2),
      I2 => rxs_axistream_current_state(4),
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6]\,
      O => \rxs_mem_last_read_out_ptr_true_reg[6]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_true_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_reg(7),
      I1 => rxs_axistream_current_state(2),
      I2 => rxs_axistream_current_state(4),
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7]\,
      O => \rxs_mem_last_read_out_ptr_true_reg[7]_i_1_n_0\
    );
\rxs_mem_last_read_out_ptr_true_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808081C"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(4),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      O => rxs_mem_last_read_out_ptr_true_cmb
    );
\rxs_mem_last_read_out_ptr_true_reg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => rxs_mem_last_read_out_ptr_reg(8),
      I1 => rxs_axistream_current_state(2),
      I2 => rxs_axistream_current_state(4),
      I3 => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8]\,
      O => \rxs_mem_last_read_out_ptr_true_reg[8]_i_2_n_0\
    );
\rxs_mem_last_read_out_ptr_true_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_true_cmb,
      D => \rxs_mem_last_read_out_ptr_true_reg[0]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_true_reg(0),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_true_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_true_cmb,
      D => \rxs_mem_last_read_out_ptr_true_reg[1]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_true_reg(1),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_true_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_true_cmb,
      D => \rxs_mem_last_read_out_ptr_true_reg[2]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_true_reg(2),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_true_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_true_cmb,
      D => \rxs_mem_last_read_out_ptr_true_reg[3]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_true_reg(3),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_true_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_true_cmb,
      D => \rxs_mem_last_read_out_ptr_true_reg[4]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_true_reg(4),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_true_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_true_cmb,
      D => \rxs_mem_last_read_out_ptr_true_reg[5]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_true_reg(5),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_true_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_true_cmb,
      D => \rxs_mem_last_read_out_ptr_true_reg[6]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_true_reg(6),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_true_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_true_cmb,
      D => \rxs_mem_last_read_out_ptr_true_reg[7]_i_1_n_0\,
      Q => rxs_mem_last_read_out_ptr_true_reg(7),
      R => SR(0)
    );
\rxs_mem_last_read_out_ptr_true_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_last_read_out_ptr_true_cmb,
      D => \rxs_mem_last_read_out_ptr_true_reg[8]_i_2_n_0\,
      Q => rxs_mem_last_read_out_ptr_true_reg(8),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_1_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => rxs_axistream_current_state(4),
      I1 => rxs_axistream_current_state(0),
      I2 => rxs_axistream_current_state(1),
      I3 => rxs_axistream_current_state(3),
      I4 => rxs_axistream_current_state(2),
      O => rxs_mem_next_available4write_ptr_1_cmb
    );
\rxs_mem_next_available4write_ptr_1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      Q => rxs_mem_next_available4write_ptr_1_reg(0),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1]\,
      Q => rxs_mem_next_available4write_ptr_1_reg(1),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2]\,
      Q => rxs_mem_next_available4write_ptr_1_reg(2),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3]\,
      Q => rxs_mem_next_available4write_ptr_1_reg(3),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4]\,
      Q => rxs_mem_next_available4write_ptr_1_reg(4),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5]\,
      Q => rxs_mem_next_available4write_ptr_1_reg(5),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6]\,
      Q => rxs_mem_next_available4write_ptr_1_reg(6),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7]\,
      Q => rxs_mem_next_available4write_ptr_1_reg(7),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_1_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8]\,
      Q => rxs_mem_next_available4write_ptr_1_reg(8),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => rxs_axistream_current_state(1),
      I1 => rxs_axistream_current_state(0),
      I2 => rxs_axistream_next_state1,
      I3 => rxs_axistream_current_state(4),
      I4 => rxs_axistream_current_state(3),
      I5 => rxs_axistream_current_state(2),
      O => rxs_mem_next_available4write_ptr_cmb
    );
\rxs_mem_next_available4write_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      Q => rxs_mem_next_available4write_ptr_reg(0),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1]\,
      Q => rxs_mem_next_available4write_ptr_reg(1),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2]\,
      Q => rxs_mem_next_available4write_ptr_reg(2),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3]\,
      Q => rxs_mem_next_available4write_ptr_reg(3),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4]\,
      Q => rxs_mem_next_available4write_ptr_reg(4),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5]\,
      Q => rxs_mem_next_available4write_ptr_reg(5),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6]\,
      Q => rxs_mem_next_available4write_ptr_reg(6),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7]\,
      Q => rxs_mem_next_available4write_ptr_reg(7),
      R => SR(0)
    );
\rxs_mem_next_available4write_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_mem_next_available4write_ptr_cmb,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8]\,
      Q => rxs_mem_next_available4write_ptr_reg(8),
      R => SR(0)
    );
\rxs_status_word_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0]\,
      Q => rxs_status_word_1(0),
      R => SR(0)
    );
\rxs_status_word_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1]\,
      Q => rxs_status_word_1(1),
      R => SR(0)
    );
\rxs_status_word_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2]\,
      Q => rxs_status_word_1(2),
      R => SR(0)
    );
\rxs_status_word_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3]\,
      Q => rxs_status_word_1(3),
      R => SR(0)
    );
\rxs_status_word_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4]\,
      Q => rxs_status_word_1(4),
      R => SR(0)
    );
\rxs_status_word_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5]\,
      Q => rxs_status_word_1(5),
      R => SR(0)
    );
\rxs_status_word_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6]\,
      Q => rxs_status_word_1(6),
      R => SR(0)
    );
\rxs_status_word_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7]\,
      Q => rxs_status_word_1(7),
      R => SR(0)
    );
\rxs_status_word_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8]\,
      Q => rxs_status_word_1(8),
      R => SR(0)
    );
\rxs_status_word_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_1_0,
      D => \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9]\,
      Q => rxs_status_word_1(9),
      R => SR(0)
    );
\rxs_status_word_2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => rxs_axistream_current_state(4),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(2),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      O => rxs_status_word_2
    );
\rxs_status_word_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(0),
      Q => \rxs_status_word_2_reg_n_0_[0]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(10),
      Q => \rxs_status_word_2_reg_n_0_[10]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(11),
      Q => \rxs_status_word_2_reg_n_0_[11]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(12),
      Q => \rxs_status_word_2_reg_n_0_[12]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(13),
      Q => \rxs_status_word_2_reg_n_0_[13]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(14),
      Q => \rxs_status_word_2_reg_n_0_[14]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(15),
      Q => \rxs_status_word_2_reg_n_0_[15]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(16),
      Q => \rxs_status_word_2_reg_n_0_[16]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(17),
      Q => \rxs_status_word_2_reg_n_0_[17]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(18),
      Q => \rxs_status_word_2_reg_n_0_[18]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(19),
      Q => \rxs_status_word_2_reg_n_0_[19]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(1),
      Q => \rxs_status_word_2_reg_n_0_[1]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(20),
      Q => \rxs_status_word_2_reg_n_0_[20]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(21),
      Q => \rxs_status_word_2_reg_n_0_[21]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(22),
      Q => \rxs_status_word_2_reg_n_0_[22]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(23),
      Q => \rxs_status_word_2_reg_n_0_[23]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(24),
      Q => \rxs_status_word_2_reg_n_0_[24]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(25),
      Q => \rxs_status_word_2_reg_n_0_[25]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(26),
      Q => \rxs_status_word_2_reg_n_0_[26]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(27),
      Q => \rxs_status_word_2_reg_n_0_[27]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(28),
      Q => \rxs_status_word_2_reg_n_0_[28]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(29),
      Q => \rxs_status_word_2_reg_n_0_[29]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(2),
      Q => \rxs_status_word_2_reg_n_0_[2]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(30),
      Q => \rxs_status_word_2_reg_n_0_[30]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(31),
      Q => \rxs_status_word_2_reg_n_0_[31]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(3),
      Q => \rxs_status_word_2_reg_n_0_[3]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(4),
      Q => \rxs_status_word_2_reg_n_0_[4]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(5),
      Q => \rxs_status_word_2_reg_n_0_[5]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(6),
      Q => \rxs_status_word_2_reg_n_0_[6]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(7),
      Q => \rxs_status_word_2_reg_n_0_[7]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(8),
      Q => \rxs_status_word_2_reg_n_0_[8]\,
      R => SR(0)
    );
\rxs_status_word_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_2,
      D => D(9),
      Q => \rxs_status_word_2_reg_n_0_[9]\,
      R => SR(0)
    );
\rxs_status_word_3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => rxs_axistream_current_state(4),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(2),
      I3 => rxs_axistream_current_state(0),
      I4 => rxs_axistream_current_state(1),
      O => rxs_status_word_3
    );
\rxs_status_word_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(0),
      Q => \rxs_status_word_3_reg_n_0_[0]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(10),
      Q => \rxs_status_word_3_reg_n_0_[10]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(11),
      Q => \rxs_status_word_3_reg_n_0_[11]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(12),
      Q => \rxs_status_word_3_reg_n_0_[12]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(13),
      Q => \rxs_status_word_3_reg_n_0_[13]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(14),
      Q => \rxs_status_word_3_reg_n_0_[14]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(15),
      Q => \rxs_status_word_3_reg_n_0_[15]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(16),
      Q => \rxs_status_word_3_reg_n_0_[16]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(17),
      Q => \rxs_status_word_3_reg_n_0_[17]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(18),
      Q => \rxs_status_word_3_reg_n_0_[18]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(19),
      Q => \rxs_status_word_3_reg_n_0_[19]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(1),
      Q => \rxs_status_word_3_reg_n_0_[1]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(20),
      Q => \rxs_status_word_3_reg_n_0_[20]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(21),
      Q => \rxs_status_word_3_reg_n_0_[21]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(22),
      Q => \rxs_status_word_3_reg_n_0_[22]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(23),
      Q => \rxs_status_word_3_reg_n_0_[23]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(24),
      Q => \rxs_status_word_3_reg_n_0_[24]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(25),
      Q => \rxs_status_word_3_reg_n_0_[25]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(26),
      Q => \rxs_status_word_3_reg_n_0_[26]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(27),
      Q => \rxs_status_word_3_reg_n_0_[27]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(28),
      Q => \rxs_status_word_3_reg_n_0_[28]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(29),
      Q => \rxs_status_word_3_reg_n_0_[29]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(2),
      Q => \rxs_status_word_3_reg_n_0_[2]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(30),
      Q => \rxs_status_word_3_reg_n_0_[30]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(31),
      Q => \rxs_status_word_3_reg_n_0_[31]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(3),
      Q => \rxs_status_word_3_reg_n_0_[3]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(4),
      Q => \rxs_status_word_3_reg_n_0_[4]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(5),
      Q => \rxs_status_word_3_reg_n_0_[5]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(6),
      Q => \rxs_status_word_3_reg_n_0_[6]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(7),
      Q => \rxs_status_word_3_reg_n_0_[7]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(8),
      Q => \rxs_status_word_3_reg_n_0_[8]\,
      R => SR(0)
    );
\rxs_status_word_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_3,
      D => D(9),
      Q => \rxs_status_word_3_reg_n_0_[9]\,
      R => SR(0)
    );
\rxs_status_word_4[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => rxs_axistream_current_state(4),
      I1 => rxs_axistream_current_state(3),
      I2 => rxs_axistream_current_state(2),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      O => rxs_status_word_4
    );
\rxs_status_word_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(0),
      Q => \rxs_status_word_4_reg_n_0_[0]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(10),
      Q => \rxs_status_word_4_reg_n_0_[10]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(11),
      Q => \rxs_status_word_4_reg_n_0_[11]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(12),
      Q => \rxs_status_word_4_reg_n_0_[12]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(13),
      Q => \rxs_status_word_4_reg_n_0_[13]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(14),
      Q => \rxs_status_word_4_reg_n_0_[14]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(15),
      Q => \rxs_status_word_4_reg_n_0_[15]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(16),
      Q => \rxs_status_word_4_reg_n_0_[16]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(17),
      Q => \rxs_status_word_4_reg_n_0_[17]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(18),
      Q => \rxs_status_word_4_reg_n_0_[18]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(19),
      Q => \rxs_status_word_4_reg_n_0_[19]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(1),
      Q => \rxs_status_word_4_reg_n_0_[1]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(20),
      Q => \rxs_status_word_4_reg_n_0_[20]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(21),
      Q => \rxs_status_word_4_reg_n_0_[21]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(22),
      Q => \rxs_status_word_4_reg_n_0_[22]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(23),
      Q => \rxs_status_word_4_reg_n_0_[23]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(24),
      Q => \rxs_status_word_4_reg_n_0_[24]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(25),
      Q => \rxs_status_word_4_reg_n_0_[25]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(26),
      Q => \rxs_status_word_4_reg_n_0_[26]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(27),
      Q => \rxs_status_word_4_reg_n_0_[27]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(28),
      Q => \rxs_status_word_4_reg_n_0_[28]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(29),
      Q => \rxs_status_word_4_reg_n_0_[29]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(2),
      Q => \rxs_status_word_4_reg_n_0_[2]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(30),
      Q => \rxs_status_word_4_reg_n_0_[30]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(31),
      Q => \rxs_status_word_4_reg_n_0_[31]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(3),
      Q => \rxs_status_word_4_reg_n_0_[3]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(4),
      Q => \rxs_status_word_4_reg_n_0_[4]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(5),
      Q => \rxs_status_word_4_reg_n_0_[5]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(6),
      Q => \rxs_status_word_4_reg_n_0_[6]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(7),
      Q => \rxs_status_word_4_reg_n_0_[7]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(8),
      Q => \rxs_status_word_4_reg_n_0_[8]\,
      R => SR(0)
    );
\rxs_status_word_4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_4,
      D => D(9),
      Q => \rxs_status_word_4_reg_n_0_[9]\,
      R => SR(0)
    );
\rxs_status_word_5[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(4),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      O => rxs_status_word_5
    );
\rxs_status_word_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(0),
      Q => \rxs_status_word_5_reg_n_0_[0]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(10),
      Q => \rxs_status_word_5_reg_n_0_[10]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(11),
      Q => \rxs_status_word_5_reg_n_0_[11]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(12),
      Q => \rxs_status_word_5_reg_n_0_[12]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(13),
      Q => \rxs_status_word_5_reg_n_0_[13]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(14),
      Q => \rxs_status_word_5_reg_n_0_[14]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(15),
      Q => \rxs_status_word_5_reg_n_0_[15]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(16),
      Q => \rxs_status_word_5_reg_n_0_[16]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(17),
      Q => \rxs_status_word_5_reg_n_0_[17]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(18),
      Q => \rxs_status_word_5_reg_n_0_[18]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(19),
      Q => \rxs_status_word_5_reg_n_0_[19]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(1),
      Q => \rxs_status_word_5_reg_n_0_[1]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(20),
      Q => \rxs_status_word_5_reg_n_0_[20]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(21),
      Q => \rxs_status_word_5_reg_n_0_[21]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(22),
      Q => \rxs_status_word_5_reg_n_0_[22]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(23),
      Q => \rxs_status_word_5_reg_n_0_[23]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(24),
      Q => \rxs_status_word_5_reg_n_0_[24]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(25),
      Q => \rxs_status_word_5_reg_n_0_[25]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(26),
      Q => \rxs_status_word_5_reg_n_0_[26]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(27),
      Q => \rxs_status_word_5_reg_n_0_[27]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(28),
      Q => \rxs_status_word_5_reg_n_0_[28]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(29),
      Q => \rxs_status_word_5_reg_n_0_[29]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(2),
      Q => \rxs_status_word_5_reg_n_0_[2]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(30),
      Q => \rxs_status_word_5_reg_n_0_[30]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(31),
      Q => \rxs_status_word_5_reg_n_0_[31]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(3),
      Q => \rxs_status_word_5_reg_n_0_[3]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(4),
      Q => \rxs_status_word_5_reg_n_0_[4]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(5),
      Q => \rxs_status_word_5_reg_n_0_[5]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(6),
      Q => \rxs_status_word_5_reg_n_0_[6]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(7),
      Q => \rxs_status_word_5_reg_n_0_[7]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(8),
      Q => \rxs_status_word_5_reg_n_0_[8]\,
      R => SR(0)
    );
\rxs_status_word_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_5,
      D => D(9),
      Q => \rxs_status_word_5_reg_n_0_[9]\,
      R => SR(0)
    );
\rxs_status_word_6[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => rxs_axistream_current_state(2),
      I1 => rxs_axistream_current_state(4),
      I2 => rxs_axistream_current_state(3),
      I3 => rxs_axistream_current_state(1),
      I4 => rxs_axistream_current_state(0),
      O => rxs_status_word_6
    );
\rxs_status_word_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(0),
      Q => \rxs_status_word_6_reg_n_0_[0]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(10),
      Q => \rxs_status_word_6_reg_n_0_[10]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(11),
      Q => \rxs_status_word_6_reg_n_0_[11]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(12),
      Q => \rxs_status_word_6_reg_n_0_[12]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(13),
      Q => \rxs_status_word_6_reg_n_0_[13]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(14),
      Q => \rxs_status_word_6_reg_n_0_[14]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(15),
      Q => \rxs_status_word_6_reg_n_0_[15]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(16),
      Q => \rxs_status_word_6_reg_n_0_[16]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(17),
      Q => \rxs_status_word_6_reg_n_0_[17]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(18),
      Q => \rxs_status_word_6_reg_n_0_[18]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(19),
      Q => \rxs_status_word_6_reg_n_0_[19]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(1),
      Q => \rxs_status_word_6_reg_n_0_[1]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(20),
      Q => \rxs_status_word_6_reg_n_0_[20]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(21),
      Q => \rxs_status_word_6_reg_n_0_[21]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(22),
      Q => \rxs_status_word_6_reg_n_0_[22]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(23),
      Q => \rxs_status_word_6_reg_n_0_[23]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(24),
      Q => \rxs_status_word_6_reg_n_0_[24]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(25),
      Q => \rxs_status_word_6_reg_n_0_[25]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(26),
      Q => \rxs_status_word_6_reg_n_0_[26]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(27),
      Q => \rxs_status_word_6_reg_n_0_[27]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(28),
      Q => \rxs_status_word_6_reg_n_0_[28]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(29),
      Q => \rxs_status_word_6_reg_n_0_[29]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(2),
      Q => \rxs_status_word_6_reg_n_0_[2]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(30),
      Q => \rxs_status_word_6_reg_n_0_[30]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(31),
      Q => \rxs_status_word_6_reg_n_0_[31]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(3),
      Q => \rxs_status_word_6_reg_n_0_[3]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(4),
      Q => \rxs_status_word_6_reg_n_0_[4]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(5),
      Q => \rxs_status_word_6_reg_n_0_[5]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(6),
      Q => \rxs_status_word_6_reg_n_0_[6]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(7),
      Q => \rxs_status_word_6_reg_n_0_[7]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(8),
      Q => \rxs_status_word_6_reg_n_0_[8]\,
      R => SR(0)
    );
\rxs_status_word_6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_STR_RXS_ACLK,
      CE => rxs_status_word_6,
      D => D(9),
      Q => \rxs_status_word_6_reg_n_0_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_tx_if is
  port (
    ClkARst : out STD_LOGIC;
    AXI_STR_TXD_TREADY : out STD_LOGIC;
    AXI_STR_TXC_TREADY : out STD_LOGIC;
    tx_axis_mac_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_axis_mac_tvalid : out STD_LOGIC;
    tx_axis_mac_tlast : out STD_LOGIC;
    tx_cmplt : out STD_LOGIC;
    tx_reset : in STD_LOGIC;
    tx_axis_mac_tready : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC;
    reset2axi_str_txd : in STD_LOGIC;
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    tx_mac_aclk : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    AXI_STR_TXD_TVALID : in STD_LOGIC;
    AXI_STR_TXD_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_STR_TXD_TLAST : in STD_LOGIC;
    AXI_STR_TXC_TVALID : in STD_LOGIC;
    AXI_STR_TXC_TLAST : in STD_LOGIC;
    AXI_STR_TXD_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_init_in_prog_cross : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_tx_if : entity is "tx_if";
end bd_929b_eth_buf_0_tx_if;

architecture STRUCTURE of bd_929b_eth_buf_0_tx_if is
  signal Axi_Str_TxC_2_Mem_Addr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Axi_Str_TxC_2_Mem_Din : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Axi_Str_TxC_2_Mem_Dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Axi_Str_TxC_2_Mem_En : STD_LOGIC;
  signal Axi_Str_TxC_2_Mem_We : STD_LOGIC;
  signal Axi_Str_TxD_2_Mem_Addr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Axi_Str_TxD_2_Mem_Din : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal Axi_Str_TxD_2_Mem_En : STD_LOGIC;
  signal Axi_Str_TxD_2_Mem_We : STD_LOGIC_VECTOR ( 3 to 3 );
  signal TX_MEM_INTERFACE_n_0 : STD_LOGIC;
  signal TX_MEM_INTERFACE_n_1 : STD_LOGIC;
  signal TX_MEM_INTERFACE_n_13 : STD_LOGIC;
  signal TX_MEM_INTERFACE_n_14 : STD_LOGIC;
  signal TX_MEM_INTERFACE_n_15 : STD_LOGIC;
  signal TX_MEM_INTERFACE_n_2 : STD_LOGIC;
  signal Tx_Client_TxC_2_Mem_Addr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Tx_Client_TxC_2_Mem_Din : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Tx_Client_TxC_2_Mem_Dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Tx_Client_TxC_2_Mem_En : STD_LOGIC;
  signal Tx_Client_TxC_2_Mem_We : STD_LOGIC;
  signal Tx_Client_TxD_2_Mem_Addr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Tx_Client_TxD_2_Mem_Dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_Client_TxD_2_Mem_En : STD_LOGIC;
  signal txc_rd_addr2_pntr_1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal txd_rd_pntr_1 : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
TX_AXISTREAM_INTERFACE: entity work.bd_929b_eth_buf_0_tx_axistream_if
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      AXI_STR_TXC_TLAST => AXI_STR_TXC_TLAST,
      AXI_STR_TXC_TREADY => AXI_STR_TXC_TREADY,
      AXI_STR_TXC_TVALID => AXI_STR_TXC_TVALID,
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      AXI_STR_TXD_TDATA(31 downto 0) => AXI_STR_TXD_TDATA(31 downto 0),
      AXI_STR_TXD_TKEEP(3 downto 0) => AXI_STR_TXD_TKEEP(3 downto 0),
      AXI_STR_TXD_TLAST => AXI_STR_TXD_TLAST,
      AXI_STR_TXD_TREADY => AXI_STR_TXD_TREADY,
      AXI_STR_TXD_TVALID => AXI_STR_TXD_TVALID,
      Axi_Str_TxC_2_Mem_Addr(9 downto 0) => Axi_Str_TxC_2_Mem_Addr(9 downto 0),
      Axi_Str_TxC_2_Mem_Din(11 downto 0) => Axi_Str_TxC_2_Mem_Din(11 downto 0),
      Axi_Str_TxC_2_Mem_Dout(9 downto 0) => Axi_Str_TxC_2_Mem_Dout(9 downto 0),
      Axi_Str_TxC_2_Mem_En => Axi_Str_TxC_2_Mem_En,
      Axi_Str_TxC_2_Mem_We => Axi_Str_TxC_2_Mem_We,
      Axi_Str_TxD_2_Mem_Din(35 downto 0) => Axi_Str_TxD_2_Mem_Din(35 downto 0),
      Axi_Str_TxD_2_Mem_En => Axi_Str_TxD_2_Mem_En,
      Axi_Str_TxD_2_Mem_We(0) => Axi_Str_TxD_2_Mem_We(3),
      ClkARst => ClkARst,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => TX_MEM_INTERFACE_n_13,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => TX_MEM_INTERFACE_n_14,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => TX_MEM_INTERFACE_n_15,
      Q(9 downto 0) => Axi_Str_TxD_2_Mem_Addr(9 downto 0),
      S(2) => TX_MEM_INTERFACE_n_0,
      S(1) => TX_MEM_INTERFACE_n_1,
      S(0) => TX_MEM_INTERFACE_n_2,
      reset2axi_str_txd => reset2axi_str_txd,
      sync_rst1_reg => sync_rst1_reg,
      \txc_rd_addr2_pntr_reg[8]\(8 downto 0) => txc_rd_addr2_pntr_1(8 downto 0),
      \txd_rd_pntr_reg[8]\(8 downto 0) => txd_rd_pntr_1(8 downto 0)
    );
TX_EMAC_INTERFACE: entity work.bd_929b_eth_buf_0_tx_emac_if
     port map (
      Q(9 downto 0) => Tx_Client_TxC_2_Mem_Din(9 downto 0),
      Tx_Client_TxC_2_Mem_Addr(9 downto 0) => Tx_Client_TxC_2_Mem_Addr(9 downto 0),
      Tx_Client_TxC_2_Mem_Dout(11 downto 0) => Tx_Client_TxC_2_Mem_Dout(11 downto 0),
      Tx_Client_TxC_2_Mem_En => Tx_Client_TxC_2_Mem_En,
      Tx_Client_TxD_2_Mem_Dout(7 downto 0) => Tx_Client_TxD_2_Mem_Dout(7 downto 0),
      Tx_Client_TxD_2_Mem_En => Tx_Client_TxD_2_Mem_En,
      WEA(0) => Tx_Client_TxC_2_Mem_We,
      \out\(11 downto 0) => Tx_Client_TxD_2_Mem_Addr(11 downto 0),
      speed_is_10_100 => speed_is_10_100,
      tx_axis_mac_tdata(7 downto 0) => tx_axis_mac_tdata(7 downto 0),
      tx_axis_mac_tlast => tx_axis_mac_tlast,
      tx_axis_mac_tready => tx_axis_mac_tready,
      tx_axis_mac_tvalid => tx_axis_mac_tvalid,
      tx_cmplt => tx_cmplt,
      tx_init_in_prog_cross => tx_init_in_prog_cross,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset
    );
TX_MEM_INTERFACE: entity work.bd_929b_eth_buf_0_tx_mem_if
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      Axi_Str_TxC_2_Mem_Addr(9 downto 0) => Axi_Str_TxC_2_Mem_Addr(9 downto 0),
      Axi_Str_TxC_2_Mem_Din(11 downto 0) => Axi_Str_TxC_2_Mem_Din(11 downto 0),
      Axi_Str_TxC_2_Mem_En => Axi_Str_TxC_2_Mem_En,
      Axi_Str_TxC_2_Mem_We => Axi_Str_TxC_2_Mem_We,
      Axi_Str_TxD_2_Mem_Addr(9 downto 0) => Axi_Str_TxD_2_Mem_Addr(9 downto 0),
      Axi_Str_TxD_2_Mem_Din(35 downto 0) => Axi_Str_TxD_2_Mem_Din(35 downto 0),
      Axi_Str_TxD_2_Mem_En => Axi_Str_TxD_2_Mem_En,
      Axi_Str_TxD_2_Mem_We(0) => Axi_Str_TxD_2_Mem_We(3),
      S(2) => TX_MEM_INTERFACE_n_0,
      S(1) => TX_MEM_INTERFACE_n_1,
      S(0) => TX_MEM_INTERFACE_n_2,
      Tx_Client_TxC_2_Mem_Addr(9 downto 0) => Tx_Client_TxC_2_Mem_Addr(9 downto 0),
      Tx_Client_TxC_2_Mem_Din(9 downto 0) => Tx_Client_TxC_2_Mem_Din(9 downto 0),
      Tx_Client_TxC_2_Mem_En => Tx_Client_TxC_2_Mem_En,
      Tx_Client_TxD_2_Mem_Addr(11 downto 0) => Tx_Client_TxD_2_Mem_Addr(11 downto 0),
      Tx_Client_TxD_2_Mem_En => Tx_Client_TxD_2_Mem_En,
      WEA(0) => Tx_Client_TxC_2_Mem_We,
      \end_addr_reg[11]\(11 downto 0) => Tx_Client_TxC_2_Mem_Dout(11 downto 0),
      reset2axi_str_txd => reset2axi_str_txd,
      sync_rst1_reg => sync_rst1_reg,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      \txc_rd_addr2_pntr_1_reg[8]\(8 downto 0) => txc_rd_addr2_pntr_1(8 downto 0),
      \txc_rd_addr2_pntr_1_reg[9]\(9 downto 0) => Axi_Str_TxC_2_Mem_Dout(9 downto 0),
      \txc_rd_addr2_pntr_reg[0]\(2) => TX_MEM_INTERFACE_n_13,
      \txc_rd_addr2_pntr_reg[0]\(1) => TX_MEM_INTERFACE_n_14,
      \txc_rd_addr2_pntr_reg[0]\(0) => TX_MEM_INTERFACE_n_15,
      \txd_1_reg[7]\(7 downto 0) => Tx_Client_TxD_2_Mem_Dout(7 downto 0),
      \txd_rd_pntr_1_reg[8]\(8 downto 0) => txd_rd_pntr_1(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_rx_if is
  port (
    \out\ : out STD_LOGIC;
    ClkASignalInReg_reg : out STD_LOGIC;
    frame_is_multicast_d10_reg : out STD_LOGIC;
    frame_is_broadcast_d10_reg : out STD_LOGIC;
    AXI_STR_RXD_LAST : out STD_LOGIC;
    AXI_STR_RXD_VALID : out STD_LOGIC;
    rxclclk_frame_received_intrpt : out STD_LOGIC;
    rxclclk_frame_rejected_intrpt : out STD_LOGIC;
    rxclclk_buffer_mem_overflow_intrpt : out STD_LOGIC;
    ClkASignalToggle_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 35 downto 0 );
    AXI_STR_RXS_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_STR_RXS_LAST : out STD_LOGIC;
    AXI_STR_RXS_VALID : out STD_LOGIC;
    rx_mac_aclk : in STD_LOGIC;
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    reset2axi_str_rxd : in STD_LOGIC;
    rx_axis_mac_tlast : in STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    \ram_rd_en_temp__0\ : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    rx_axis_mac_tuser : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    RX_CLK_ENABLE_IN : in STD_LOGIC;
    \ClkBAxiEthBClkCrsBusOut_reg[14]\ : in STD_LOGIC;
    \ClkBAxiEthBClkCrsBusOut_reg[14]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_axis_mac_tvalid : in STD_LOGIC;
    ClkASignalInReg : in STD_LOGIC;
    data_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_statistics_valid : in STD_LOGIC;
    rx_statistics_vector : in STD_LOGIC_VECTOR ( 25 downto 0 );
    rx_axis_mac_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_STR_RXS_READY : in STD_LOGIC;
    sync_rst1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_rx_if : entity is "rx_if";
end bd_929b_eth_buf_0_rx_if;

architecture STRUCTURE of bd_929b_eth_buf_0_rx_if is
  signal RX_CLIENT_CLK_ENBL : STD_LOGIC;
  signal axi_str_rxd_dpmem_addr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_str_rxd_dpmem_rd_data : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal axi_str_rxd_mem_last_read_out_ptr_gray : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal axi_str_rxs_dpmem_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal axi_str_rxs_dpmem_rd_data : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal axi_str_rxs_dpmem_wr_data : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal axi_str_rxs_dpmem_wr_en : STD_LOGIC;
  signal axi_str_rxs_mem_last_read_out_ptr_gray : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal derived_rx_bad_frame_d1 : STD_LOGIC;
  signal derived_rx_bad_frame_i : STD_LOGIC;
  signal derived_rx_good_frame_d1 : STD_LOGIC;
  signal derived_rx_good_frame_i : STD_LOGIC;
  signal derived_rxd_vld : STD_LOGIC;
  signal derived_rxd_vld_i_1_n_0 : STD_LOGIC;
  signal derived_rxd_vld_i_2_n_0 : STD_LOGIC;
  signal end_of_frame_pulse : STD_LOGIC;
  signal end_of_frame_pulse0 : STD_LOGIC;
  signal \end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_36_n_0\ : STD_LOGIC;
  signal \end_of_frame_reset_array_reg[11]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_37_n_0\ : STD_LOGIC;
  signal end_of_frame_reset_array_reg_gate_n_0 : STD_LOGIC;
  signal end_of_frame_reset_array_reg_r_28_n_0 : STD_LOGIC;
  signal end_of_frame_reset_array_reg_r_29_n_0 : STD_LOGIC;
  signal end_of_frame_reset_array_reg_r_30_n_0 : STD_LOGIC;
  signal end_of_frame_reset_array_reg_r_31_n_0 : STD_LOGIC;
  signal end_of_frame_reset_array_reg_r_32_n_0 : STD_LOGIC;
  signal end_of_frame_reset_array_reg_r_33_n_0 : STD_LOGIC;
  signal end_of_frame_reset_array_reg_r_34_n_0 : STD_LOGIC;
  signal end_of_frame_reset_array_reg_r_35_n_0 : STD_LOGIC;
  signal end_of_frame_reset_array_reg_r_36_n_0 : STD_LOGIC;
  signal end_of_frame_reset_array_reg_r_37_n_0 : STD_LOGIC;
  signal end_of_frame_reset_array_reg_r_n_0 : STD_LOGIC;
  signal end_of_frame_reset_in : STD_LOGIC;
  signal no_stripping : STD_LOGIC;
  signal no_stripping_d1 : STD_LOGIC;
  signal no_stripping_d2 : STD_LOGIC;
  signal no_stripping_d3 : STD_LOGIC;
  signal no_stripping_i_1_n_0 : STD_LOGIC;
  signal rx_axis_mac_tdata_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rx_axis_mac_tdata_d1[7]_i_1_n_0\ : STD_LOGIC;
  signal rx_axis_mac_tlast_d1_reg_r_n_0 : STD_LOGIC;
  signal rx_axis_mac_tlast_d2_reg_r_n_0 : STD_LOGIC;
  signal \rx_axis_mac_tlast_d2_reg_srl2___RCV_INTFCE_I_rx_axis_mac_tlast_d2_reg_r_n_0\ : STD_LOGIC;
  signal rx_axis_mac_tlast_d3_reg_RCV_INTFCE_I_rx_axis_mac_tlast_d3_reg_r_n_0 : STD_LOGIC;
  signal rx_axis_mac_tlast_d3_reg_gate_n_0 : STD_LOGIC;
  signal rx_axis_mac_tlast_d3_reg_r_n_0 : STD_LOGIC;
  signal rx_axis_mac_tlast_d4 : STD_LOGIC;
  signal rx_axis_mac_tvalid_d1 : STD_LOGIC;
  signal rx_axis_mac_tvalid_d1_i_1_n_0 : STD_LOGIC;
  signal rx_axis_mac_tvalid_d2 : STD_LOGIC;
  signal rx_axis_mac_tvalid_d3 : STD_LOGIC;
  signal rx_client_rxd_dpmem_addr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rx_client_rxd_dpmem_wr_data : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal rx_client_rxd_dpmem_wr_en : STD_LOGIC;
  signal rx_client_rxs_dpmem_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rx_client_rxs_dpmem_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_client_rxs_dpmem_wr_en : STD_LOGIC;
  signal rx_statistics_valid_i_i_1_n_0 : STD_LOGIC;
  signal rx_statistics_valid_i_reg_n_0 : STD_LOGIC;
  signal \rx_statistics_vector_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \rx_statistics_vector_i_reg_n_0_[9]\ : STD_LOGIC;
  signal rx_tvalid_d1 : STD_LOGIC;
  signal rx_tvalid_d2 : STD_LOGIC;
  signal rx_tvalid_d3 : STD_LOGIC;
  signal rx_tvalid_d4 : STD_LOGIC;
  signal rx_tvalid_end : STD_LOGIC;
  signal rx_tvalid_end0 : STD_LOGIC;
  signal rx_tvalid_i_1_n_0 : STD_LOGIC;
  signal rx_tvalid_i_2_n_0 : STD_LOGIC;
  signal rx_tvalid_i_3_n_0 : STD_LOGIC;
  signal rx_tvalid_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of derived_rx_bad_frame_d1_i_1 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of end_of_frame_pulse_i_1 : label is "soft_lutpair79";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_36\ : label is "U0/\RCV_INTFCE_I/end_of_frame_reset_array_reg ";
  attribute srl_name : string;
  attribute srl_name of \end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_36\ : label is "U0/\RCV_INTFCE_I/end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_36 ";
  attribute srl_name of \rx_axis_mac_tlast_d2_reg_srl2___RCV_INTFCE_I_rx_axis_mac_tlast_d2_reg_r\ : label is "U0/\RCV_INTFCE_I/rx_axis_mac_tlast_d2_reg_srl2___RCV_INTFCE_I_rx_axis_mac_tlast_d2_reg_r ";
  attribute SOFT_HLUTNM of rx_axis_mac_tvalid_d1_i_1 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of rx_tvalid_end_i_1 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of rx_tvalid_i_2 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of rx_tvalid_i_3 : label is "soft_lutpair81";
begin
\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I\: entity work.bd_929b_eth_buf_0_rx_emac_if
     port map (
      ClkASignalInReg => ClkASignalInReg,
      ClkASignalInReg_reg => ClkASignalInReg_reg,
      ClkASignalInReg_reg_0 => rxclclk_frame_received_intrpt,
      ClkASignalToggle_reg => ClkASignalToggle_reg,
      \ClkBAxiEthBClkCrsBusOut_reg[14]\ => \ClkBAxiEthBClkCrsBusOut_reg[14]\,
      \ClkBAxiEthBClkCrsBusOut_reg[14]_0\(2 downto 0) => \ClkBAxiEthBClkCrsBusOut_reg[14]_0\(2 downto 0),
      D(35 downto 0) => rx_client_rxd_dpmem_wr_data(35 downto 0),
      Q(9 downto 0) => rx_client_rxd_dpmem_addr(9 downto 0),
      RX_CLIENT_CLK_ENBL => RX_CLIENT_CLK_ENBL,
      RX_CLK_ENABLE_IN => RX_CLK_ENABLE_IN,
      data_in => data_in,
      derived_rx_bad_frame_d1 => derived_rx_bad_frame_d1,
      derived_rx_good_frame_d1 => derived_rx_good_frame_d1,
      derived_rxd_vld => derived_rxd_vld,
      end_of_frame_reset_array_reg_r_31 => end_of_frame_reset_array_reg_r_31_n_0,
      end_of_frame_reset_array_reg_r_34 => end_of_frame_reset_array_reg_r_34_n_0,
      end_of_frame_reset_in => end_of_frame_reset_in,
      frame_is_broadcast_d10_reg_0 => frame_is_broadcast_d10_reg,
      frame_is_multicast_d10_reg_0 => frame_is_multicast_d10_reg,
      \rx_axis_mac_tdata_d1_reg[7]\(7 downto 0) => rx_axis_mac_tdata_d1(7 downto 0),
      rx_axis_mac_tlast => rx_axis_mac_tlast,
      rx_axis_mac_tuser => rx_axis_mac_tuser,
      rx_client_rxd_dpmem_wr_en => rx_client_rxd_dpmem_wr_en,
      \rx_client_rxs_dpmem_addr_d1_reg[8]\(8 downto 0) => rx_client_rxs_dpmem_addr(8 downto 0),
      \rx_client_rxs_dpmem_wr_data_d1_reg[31]\(31 downto 0) => rx_client_rxs_dpmem_wr_data(31 downto 0),
      rx_client_rxs_dpmem_wr_en => rx_client_rxs_dpmem_wr_en,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      rx_statistics_valid_i_reg => rx_statistics_valid_i_reg_n_0,
      \rx_statistics_vector_i_reg[26]\(25) => \rx_statistics_vector_i_reg_n_0_[26]\,
      \rx_statistics_vector_i_reg[26]\(24) => \rx_statistics_vector_i_reg_n_0_[25]\,
      \rx_statistics_vector_i_reg[26]\(23) => \rx_statistics_vector_i_reg_n_0_[24]\,
      \rx_statistics_vector_i_reg[26]\(22) => \rx_statistics_vector_i_reg_n_0_[23]\,
      \rx_statistics_vector_i_reg[26]\(21) => \rx_statistics_vector_i_reg_n_0_[21]\,
      \rx_statistics_vector_i_reg[26]\(20) => \rx_statistics_vector_i_reg_n_0_[20]\,
      \rx_statistics_vector_i_reg[26]\(19) => \rx_statistics_vector_i_reg_n_0_[19]\,
      \rx_statistics_vector_i_reg[26]\(18) => \rx_statistics_vector_i_reg_n_0_[18]\,
      \rx_statistics_vector_i_reg[26]\(17) => \rx_statistics_vector_i_reg_n_0_[17]\,
      \rx_statistics_vector_i_reg[26]\(16) => \rx_statistics_vector_i_reg_n_0_[16]\,
      \rx_statistics_vector_i_reg[26]\(15) => \rx_statistics_vector_i_reg_n_0_[15]\,
      \rx_statistics_vector_i_reg[26]\(14) => \rx_statistics_vector_i_reg_n_0_[14]\,
      \rx_statistics_vector_i_reg[26]\(13) => \rx_statistics_vector_i_reg_n_0_[13]\,
      \rx_statistics_vector_i_reg[26]\(12) => \rx_statistics_vector_i_reg_n_0_[12]\,
      \rx_statistics_vector_i_reg[26]\(11) => \rx_statistics_vector_i_reg_n_0_[11]\,
      \rx_statistics_vector_i_reg[26]\(10) => \rx_statistics_vector_i_reg_n_0_[10]\,
      \rx_statistics_vector_i_reg[26]\(9) => \rx_statistics_vector_i_reg_n_0_[9]\,
      \rx_statistics_vector_i_reg[26]\(8) => \rx_statistics_vector_i_reg_n_0_[8]\,
      \rx_statistics_vector_i_reg[26]\(7) => \rx_statistics_vector_i_reg_n_0_[7]\,
      \rx_statistics_vector_i_reg[26]\(6) => \rx_statistics_vector_i_reg_n_0_[6]\,
      \rx_statistics_vector_i_reg[26]\(5) => \rx_statistics_vector_i_reg_n_0_[5]\,
      \rx_statistics_vector_i_reg[26]\(4) => \rx_statistics_vector_i_reg_n_0_[4]\,
      \rx_statistics_vector_i_reg[26]\(3) => \rx_statistics_vector_i_reg_n_0_[3]\,
      \rx_statistics_vector_i_reg[26]\(2) => \rx_statistics_vector_i_reg_n_0_[2]\,
      \rx_statistics_vector_i_reg[26]\(1) => \rx_statistics_vector_i_reg_n_0_[1]\,
      \rx_statistics_vector_i_reg[26]\(0) => \rx_statistics_vector_i_reg_n_0_[0]\,
      rxclclk_buffer_mem_overflow_intrpt => rxclclk_buffer_mem_overflow_intrpt,
      rxclclk_frame_rejected_intrpt => rxclclk_frame_rejected_intrpt,
      \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\(10) => axi_str_rxd_mem_last_read_out_ptr_gray(35),
      \rxd_mem_last_read_out_ptr_gray_d1_reg[35]\(9 downto 0) => axi_str_rxd_mem_last_read_out_ptr_gray(9 downto 0),
      \rxs_mem_last_read_out_ptr_gray_d1_reg[35]\(9) => axi_str_rxs_mem_last_read_out_ptr_gray(35),
      \rxs_mem_last_read_out_ptr_gray_d1_reg[35]\(8 downto 0) => axi_str_rxs_mem_last_read_out_ptr_gray(8 downto 0),
      speed_is_10_100 => speed_is_10_100
    );
RX_AXISTREAM_IF_I: entity work.bd_929b_eth_buf_0_rx_axistream_if
     port map (
      ADDRBWRADDR(8 downto 0) => axi_str_rxs_dpmem_addr(8 downto 0),
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      \AXI_STR_RXD_KEEP[3]\(35 downto 0) => Q(35 downto 0),
      AXI_STR_RXD_LAST => AXI_STR_RXD_LAST,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      AXI_STR_RXD_VALID => AXI_STR_RXD_VALID,
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      AXI_STR_RXS_DATA(31 downto 0) => AXI_STR_RXS_DATA(31 downto 0),
      AXI_STR_RXS_LAST => AXI_STR_RXS_LAST,
      AXI_STR_RXS_READY => AXI_STR_RXS_READY,
      AXI_STR_RXS_VALID => AXI_STR_RXS_VALID,
      D(35 downto 0) => axi_str_rxs_dpmem_rd_data(35 downto 0),
      DI(35 downto 0) => axi_str_rxd_dpmem_rd_data(35 downto 0),
      Q(9 downto 0) => axi_str_rxd_dpmem_addr(9 downto 0),
      RD_EN => RD_EN,
      SR(0) => SR(0),
      WEBWE(0) => axi_str_rxs_dpmem_wr_en,
      axi_str_rxs_dpmem_wr_data(8 downto 0) => axi_str_rxs_dpmem_wr_data(8 downto 0),
      data_sync0_i(9) => axi_str_rxs_mem_last_read_out_ptr_gray(35),
      data_sync0_i(8 downto 0) => axi_str_rxs_mem_last_read_out_ptr_gray(8 downto 0),
      data_sync0_i_0(10) => axi_str_rxd_mem_last_read_out_ptr_gray(35),
      data_sync0_i_0(9 downto 0) => axi_str_rxd_mem_last_read_out_ptr_gray(9 downto 0),
      \out\ => \out\,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      reset2axi_str_rxd => reset2axi_str_rxd,
      sync_rst1_reg(0) => sync_rst1_reg(0)
    );
RX_DP_MEM_IF_I: entity work.bd_929b_eth_buf_0_rx_mem_if
     port map (
      ADDRBWRADDR(8 downto 0) => axi_str_rxs_dpmem_addr(8 downto 0),
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      D(35 downto 0) => axi_str_rxs_dpmem_rd_data(35 downto 0),
      DI(35 downto 0) => axi_str_rxd_dpmem_rd_data(35 downto 0),
      Q(9 downto 0) => axi_str_rxd_dpmem_addr(9 downto 0),
      RX_CLIENT_CLK_ENBL => RX_CLIENT_CLK_ENBL,
      WEBWE(0) => axi_str_rxs_dpmem_wr_en,
      axi_str_rxs_dpmem_wr_data(8 downto 0) => axi_str_rxs_dpmem_wr_data(8 downto 0),
      \multicast_addr_lower_d10_reg[31]\(31 downto 0) => rx_client_rxs_dpmem_wr_data(31 downto 0),
      rx_client_rxd_dpmem_wr_en => rx_client_rxd_dpmem_wr_en,
      rx_client_rxs_dpmem_wr_en => rx_client_rxs_dpmem_wr_en,
      \rx_data_vld_packed_word_reg[3]\(35 downto 0) => rx_client_rxd_dpmem_wr_data(35 downto 0),
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      \rxd_mem_addr_cntr_reg[9]\(9 downto 0) => rx_client_rxd_dpmem_addr(9 downto 0),
      \rxs_mem_addr_cntr_reg[8]\(8 downto 0) => rx_client_rxs_dpmem_addr(8 downto 0)
    );
derived_rx_bad_frame_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_axis_mac_tuser,
      I1 => rx_axis_mac_tlast,
      O => derived_rx_bad_frame_i
    );
derived_rx_bad_frame_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => derived_rx_bad_frame_i,
      Q => derived_rx_bad_frame_d1,
      R => rx_reset
    );
derived_rx_good_frame_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_axis_mac_tlast,
      I1 => rx_axis_mac_tuser,
      O => derived_rx_good_frame_i
    );
derived_rx_good_frame_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => derived_rx_good_frame_i,
      Q => derived_rx_good_frame_d1,
      R => rx_reset
    );
derived_rxd_vld_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE0E"
    )
        port map (
      I0 => rx_axis_mac_tvalid_d1,
      I1 => rx_axis_mac_tvalid,
      I2 => speed_is_10_100,
      I3 => rx_tvalid_reg_n_0,
      I4 => derived_rxd_vld_i_2_n_0,
      O => derived_rxd_vld_i_1_n_0
    );
derived_rxd_vld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FF44FF44"
    )
        port map (
      I0 => rx_axis_mac_tvalid_d1,
      I1 => rx_axis_mac_tlast,
      I2 => no_stripping_d2,
      I3 => rx_reset,
      I4 => no_stripping_d3,
      I5 => speed_is_10_100,
      O => derived_rxd_vld_i_2_n_0
    );
derived_rxd_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => derived_rxd_vld_i_1_n_0,
      Q => derived_rxd_vld,
      R => '0'
    );
end_of_frame_pulse_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => RX_CLK_ENABLE_IN,
      I1 => speed_is_10_100,
      I2 => end_of_frame_pulse,
      I3 => rx_axis_mac_tlast,
      O => end_of_frame_pulse0
    );
end_of_frame_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => end_of_frame_pulse0,
      Q => end_of_frame_pulse,
      R => rx_reset
    );
\end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_36\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => RX_CLIENT_CLK_ENBL,
      CLK => rx_mac_aclk,
      D => end_of_frame_pulse,
      Q => \end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_36_n_0\
    );
\end_of_frame_reset_array_reg[11]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_37\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => RX_CLIENT_CLK_ENBL,
      D => \end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_36_n_0\,
      Q => \end_of_frame_reset_array_reg[11]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_37_n_0\,
      R => '0'
    );
\end_of_frame_reset_array_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => RX_CLIENT_CLK_ENBL,
      D => end_of_frame_reset_array_reg_gate_n_0,
      Q => end_of_frame_reset_in,
      R => rx_reset
    );
end_of_frame_reset_array_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \end_of_frame_reset_array_reg[11]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_37_n_0\,
      I1 => end_of_frame_reset_array_reg_r_37_n_0,
      O => end_of_frame_reset_array_reg_gate_n_0
    );
end_of_frame_reset_array_reg_r: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => RX_CLIENT_CLK_ENBL,
      D => '1',
      Q => end_of_frame_reset_array_reg_r_n_0,
      R => rx_reset
    );
end_of_frame_reset_array_reg_r_28: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => RX_CLIENT_CLK_ENBL,
      D => end_of_frame_reset_array_reg_r_n_0,
      Q => end_of_frame_reset_array_reg_r_28_n_0,
      R => rx_reset
    );
end_of_frame_reset_array_reg_r_29: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => RX_CLIENT_CLK_ENBL,
      D => end_of_frame_reset_array_reg_r_28_n_0,
      Q => end_of_frame_reset_array_reg_r_29_n_0,
      R => rx_reset
    );
end_of_frame_reset_array_reg_r_30: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => RX_CLIENT_CLK_ENBL,
      D => end_of_frame_reset_array_reg_r_29_n_0,
      Q => end_of_frame_reset_array_reg_r_30_n_0,
      R => rx_reset
    );
end_of_frame_reset_array_reg_r_31: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => RX_CLIENT_CLK_ENBL,
      D => end_of_frame_reset_array_reg_r_30_n_0,
      Q => end_of_frame_reset_array_reg_r_31_n_0,
      R => rx_reset
    );
end_of_frame_reset_array_reg_r_32: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => RX_CLIENT_CLK_ENBL,
      D => end_of_frame_reset_array_reg_r_31_n_0,
      Q => end_of_frame_reset_array_reg_r_32_n_0,
      R => rx_reset
    );
end_of_frame_reset_array_reg_r_33: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => RX_CLIENT_CLK_ENBL,
      D => end_of_frame_reset_array_reg_r_32_n_0,
      Q => end_of_frame_reset_array_reg_r_33_n_0,
      R => rx_reset
    );
end_of_frame_reset_array_reg_r_34: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => RX_CLIENT_CLK_ENBL,
      D => end_of_frame_reset_array_reg_r_33_n_0,
      Q => end_of_frame_reset_array_reg_r_34_n_0,
      R => rx_reset
    );
end_of_frame_reset_array_reg_r_35: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => RX_CLIENT_CLK_ENBL,
      D => end_of_frame_reset_array_reg_r_34_n_0,
      Q => end_of_frame_reset_array_reg_r_35_n_0,
      R => rx_reset
    );
end_of_frame_reset_array_reg_r_36: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => RX_CLIENT_CLK_ENBL,
      D => end_of_frame_reset_array_reg_r_35_n_0,
      Q => end_of_frame_reset_array_reg_r_36_n_0,
      R => rx_reset
    );
end_of_frame_reset_array_reg_r_37: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => RX_CLIENT_CLK_ENBL,
      D => end_of_frame_reset_array_reg_r_36_n_0,
      Q => end_of_frame_reset_array_reg_r_37_n_0,
      R => rx_reset
    );
no_stripping_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => no_stripping,
      Q => no_stripping_d1,
      R => rx_reset
    );
no_stripping_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => no_stripping_d1,
      Q => no_stripping_d2,
      R => rx_reset
    );
no_stripping_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => no_stripping_d2,
      Q => no_stripping_d3,
      R => rx_reset
    );
no_stripping_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F111F000"
    )
        port map (
      I0 => rx_tvalid_end,
      I1 => rx_tvalid_d4,
      I2 => rx_axis_mac_tlast,
      I3 => rx_tvalid_d1,
      I4 => no_stripping,
      O => no_stripping_i_1_n_0
    );
no_stripping_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => no_stripping_i_1_n_0,
      Q => no_stripping,
      R => rx_reset
    );
\rx_axis_mac_tdata_d1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => rx_axis_mac_tvalid_d3,
      I1 => rx_axis_mac_tvalid_d1,
      I2 => speed_is_10_100,
      O => \rx_axis_mac_tdata_d1[7]_i_1_n_0\
    );
\rx_axis_mac_tdata_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_axis_mac_tdata_d1[7]_i_1_n_0\,
      D => rx_axis_mac_tdata(0),
      Q => rx_axis_mac_tdata_d1(0),
      R => rx_reset
    );
\rx_axis_mac_tdata_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_axis_mac_tdata_d1[7]_i_1_n_0\,
      D => rx_axis_mac_tdata(1),
      Q => rx_axis_mac_tdata_d1(1),
      R => rx_reset
    );
\rx_axis_mac_tdata_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_axis_mac_tdata_d1[7]_i_1_n_0\,
      D => rx_axis_mac_tdata(2),
      Q => rx_axis_mac_tdata_d1(2),
      R => rx_reset
    );
\rx_axis_mac_tdata_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_axis_mac_tdata_d1[7]_i_1_n_0\,
      D => rx_axis_mac_tdata(3),
      Q => rx_axis_mac_tdata_d1(3),
      R => rx_reset
    );
\rx_axis_mac_tdata_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_axis_mac_tdata_d1[7]_i_1_n_0\,
      D => rx_axis_mac_tdata(4),
      Q => rx_axis_mac_tdata_d1(4),
      R => rx_reset
    );
\rx_axis_mac_tdata_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_axis_mac_tdata_d1[7]_i_1_n_0\,
      D => rx_axis_mac_tdata(5),
      Q => rx_axis_mac_tdata_d1(5),
      R => rx_reset
    );
\rx_axis_mac_tdata_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_axis_mac_tdata_d1[7]_i_1_n_0\,
      D => rx_axis_mac_tdata(6),
      Q => rx_axis_mac_tdata_d1(6),
      R => rx_reset
    );
\rx_axis_mac_tdata_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => \rx_axis_mac_tdata_d1[7]_i_1_n_0\,
      D => rx_axis_mac_tdata(7),
      Q => rx_axis_mac_tdata_d1(7),
      R => rx_reset
    );
rx_axis_mac_tlast_d1_reg_r: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => '1',
      Q => rx_axis_mac_tlast_d1_reg_r_n_0,
      R => rx_reset
    );
rx_axis_mac_tlast_d2_reg_r: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rx_axis_mac_tlast_d1_reg_r_n_0,
      Q => rx_axis_mac_tlast_d2_reg_r_n_0,
      R => rx_reset
    );
\rx_axis_mac_tlast_d2_reg_srl2___RCV_INTFCE_I_rx_axis_mac_tlast_d2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rx_mac_aclk,
      D => rx_axis_mac_tlast,
      Q => \rx_axis_mac_tlast_d2_reg_srl2___RCV_INTFCE_I_rx_axis_mac_tlast_d2_reg_r_n_0\
    );
rx_axis_mac_tlast_d3_reg_RCV_INTFCE_I_rx_axis_mac_tlast_d3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => \rx_axis_mac_tlast_d2_reg_srl2___RCV_INTFCE_I_rx_axis_mac_tlast_d2_reg_r_n_0\,
      Q => rx_axis_mac_tlast_d3_reg_RCV_INTFCE_I_rx_axis_mac_tlast_d3_reg_r_n_0,
      R => '0'
    );
rx_axis_mac_tlast_d3_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_axis_mac_tlast_d3_reg_RCV_INTFCE_I_rx_axis_mac_tlast_d3_reg_r_n_0,
      I1 => rx_axis_mac_tlast_d3_reg_r_n_0,
      O => rx_axis_mac_tlast_d3_reg_gate_n_0
    );
rx_axis_mac_tlast_d3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rx_axis_mac_tlast_d2_reg_r_n_0,
      Q => rx_axis_mac_tlast_d3_reg_r_n_0,
      R => rx_reset
    );
rx_axis_mac_tlast_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rx_axis_mac_tlast_d3_reg_gate_n_0,
      Q => rx_axis_mac_tlast_d4,
      R => rx_reset
    );
rx_axis_mac_tvalid_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rx_axis_mac_tvalid,
      I1 => rx_reset,
      I2 => rx_axis_mac_tlast,
      O => rx_axis_mac_tvalid_d1_i_1_n_0
    );
rx_axis_mac_tvalid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rx_axis_mac_tvalid_d1_i_1_n_0,
      Q => rx_axis_mac_tvalid_d1,
      R => '0'
    );
rx_axis_mac_tvalid_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rx_axis_mac_tvalid_d1,
      Q => rx_axis_mac_tvalid_d2,
      R => rx_reset
    );
rx_axis_mac_tvalid_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rx_axis_mac_tvalid_d2,
      Q => rx_axis_mac_tvalid_d3,
      R => rx_reset
    );
rx_statistics_valid_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => rx_statistics_valid_i_reg_n_0,
      I1 => rx_statistics_valid,
      I2 => rx_reset,
      I3 => rx_axis_mac_tlast_d4,
      O => rx_statistics_valid_i_i_1_n_0
    );
rx_statistics_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rx_statistics_valid_i_i_1_n_0,
      Q => rx_statistics_valid_i_reg_n_0,
      R => '0'
    );
\rx_statistics_vector_i[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_axis_mac_tlast_d4,
      I1 => rx_reset,
      O => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(0),
      Q => \rx_statistics_vector_i_reg_n_0_[0]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(10),
      Q => \rx_statistics_vector_i_reg_n_0_[10]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(11),
      Q => \rx_statistics_vector_i_reg_n_0_[11]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(12),
      Q => \rx_statistics_vector_i_reg_n_0_[12]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(13),
      Q => \rx_statistics_vector_i_reg_n_0_[13]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(14),
      Q => \rx_statistics_vector_i_reg_n_0_[14]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(15),
      Q => \rx_statistics_vector_i_reg_n_0_[15]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(16),
      Q => \rx_statistics_vector_i_reg_n_0_[16]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(17),
      Q => \rx_statistics_vector_i_reg_n_0_[17]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(18),
      Q => \rx_statistics_vector_i_reg_n_0_[18]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(19),
      Q => \rx_statistics_vector_i_reg_n_0_[19]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(1),
      Q => \rx_statistics_vector_i_reg_n_0_[1]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(20),
      Q => \rx_statistics_vector_i_reg_n_0_[20]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(21),
      Q => \rx_statistics_vector_i_reg_n_0_[21]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(22),
      Q => \rx_statistics_vector_i_reg_n_0_[23]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(23),
      Q => \rx_statistics_vector_i_reg_n_0_[24]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(24),
      Q => \rx_statistics_vector_i_reg_n_0_[25]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(25),
      Q => \rx_statistics_vector_i_reg_n_0_[26]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(2),
      Q => \rx_statistics_vector_i_reg_n_0_[2]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(3),
      Q => \rx_statistics_vector_i_reg_n_0_[3]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(4),
      Q => \rx_statistics_vector_i_reg_n_0_[4]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(5),
      Q => \rx_statistics_vector_i_reg_n_0_[5]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(6),
      Q => \rx_statistics_vector_i_reg_n_0_[6]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(7),
      Q => \rx_statistics_vector_i_reg_n_0_[7]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(8),
      Q => \rx_statistics_vector_i_reg_n_0_[8]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
\rx_statistics_vector_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => rx_statistics_valid,
      D => rx_statistics_vector(9),
      Q => \rx_statistics_vector_i_reg_n_0_[9]\,
      R => \rx_statistics_vector_i[26]_i_1_n_0\
    );
rx_tvalid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rx_tvalid_reg_n_0,
      Q => rx_tvalid_d1,
      R => rx_reset
    );
rx_tvalid_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rx_tvalid_d1,
      Q => rx_tvalid_d2,
      R => rx_reset
    );
rx_tvalid_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rx_tvalid_d2,
      Q => rx_tvalid_d3,
      R => rx_reset
    );
rx_tvalid_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rx_tvalid_d3,
      Q => rx_tvalid_d4,
      R => rx_reset
    );
rx_tvalid_end_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rx_axis_mac_tvalid_d3,
      I1 => rx_axis_mac_tvalid_d1,
      I2 => rx_axis_mac_tvalid,
      O => rx_tvalid_end0
    );
rx_tvalid_end_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rx_tvalid_end0,
      Q => rx_tvalid_end,
      R => rx_reset
    );
rx_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FF55FF03000000"
    )
        port map (
      I0 => rx_tvalid_end,
      I1 => rx_tvalid_i_2_n_0,
      I2 => rx_axis_mac_tvalid_d2,
      I3 => speed_is_10_100,
      I4 => rx_tvalid_i_3_n_0,
      I5 => rx_tvalid_reg_n_0,
      O => rx_tvalid_i_1_n_0
    );
rx_tvalid_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_axis_mac_tvalid_d1,
      I1 => rx_axis_mac_tvalid_d3,
      O => rx_tvalid_i_2_n_0
    );
rx_tvalid_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_axis_mac_tvalid,
      I1 => rx_axis_mac_tlast,
      O => rx_tvalid_i_3_n_0
    );
rx_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_mac_aclk,
      CE => '1',
      D => rx_tvalid_i_1_n_0,
      Q => rx_tvalid_reg_n_0,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 is
  port (
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    INTERRUPT : out STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 17 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 17 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    EMAC_CLIENT_AUTONEG_INT : in STD_LOGIC;
    EMAC_RESET_DONE_INT : in STD_LOGIC;
    EMAC_RX_DCM_LOCKED_INT : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    AXI_STR_TXD_ARESETN : in STD_LOGIC;
    AXI_STR_TXD_TVALID : in STD_LOGIC;
    AXI_STR_TXD_TREADY : out STD_LOGIC;
    AXI_STR_TXD_TLAST : in STD_LOGIC;
    AXI_STR_TXD_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_STR_TXD_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    AXI_STR_TXC_ARESETN : in STD_LOGIC;
    AXI_STR_TXC_TVALID : in STD_LOGIC;
    AXI_STR_TXC_TREADY : out STD_LOGIC;
    AXI_STR_TXC_TLAST : in STD_LOGIC;
    AXI_STR_TXC_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_STR_TXC_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    AXI_STR_RXD_ARESETN : in STD_LOGIC;
    AXI_STR_RXD_VALID : out STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    AXI_STR_RXD_LAST : out STD_LOGIC;
    AXI_STR_RXD_KEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_STR_RXD_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    AXI_STR_RXS_ARESETN : in STD_LOGIC;
    AXI_STR_RXS_VALID : out STD_LOGIC;
    AXI_STR_RXS_READY : in STD_LOGIC;
    AXI_STR_RXS_LAST : out STD_LOGIC;
    AXI_STR_RXS_KEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_STR_RXS_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pause_req : out STD_LOGIC;
    pause_val : out STD_LOGIC_VECTOR ( 16 to 31 );
    S_AXI_2TEMAC_AWADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_2TEMAC_AWVALID : out STD_LOGIC;
    S_AXI_2TEMAC_AWREADY : in STD_LOGIC;
    S_AXI_2TEMAC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2TEMAC_WVALID : out STD_LOGIC;
    S_AXI_2TEMAC_WREADY : in STD_LOGIC;
    S_AXI_2TEMAC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_2TEMAC_BVALID : in STD_LOGIC;
    S_AXI_2TEMAC_BREADY : out STD_LOGIC;
    S_AXI_2TEMAC_ARADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_2TEMAC_ARVALID : out STD_LOGIC;
    S_AXI_2TEMAC_ARREADY : in STD_LOGIC;
    S_AXI_2TEMAC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2TEMAC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_2TEMAC_RVALID : in STD_LOGIC;
    S_AXI_2TEMAC_RREADY : out STD_LOGIC;
    RX_CLK_ENABLE_IN : in STD_LOGIC;
    rx_statistics_vector : in STD_LOGIC_VECTOR ( 27 downto 0 );
    rx_statistics_valid : in STD_LOGIC;
    rx_mac_aclk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    rx_axis_mac_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_axis_mac_tvalid : in STD_LOGIC;
    rx_axis_mac_tlast : in STD_LOGIC;
    rx_axis_mac_tuser : in STD_LOGIC;
    tx_ifg_delay : out STD_LOGIC_VECTOR ( 24 to 31 );
    tx_mac_aclk : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    tx_axis_mac_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_axis_mac_tvalid : out STD_LOGIC;
    tx_axis_mac_tlast : out STD_LOGIC;
    tx_axis_mac_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_axis_mac_tready : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    RESET2PCSPMA : out STD_LOGIC;
    RESET2TEMACn : out STD_LOGIC;
    PHY_RST_N : out STD_LOGIC;
    mdio_i_top : in STD_LOGIC;
    mdio_o_top : out STD_LOGIC;
    mdio_t_top : out STD_LOGIC;
    mdc_top : out STD_LOGIC;
    mdio_t_pcspma : in STD_LOGIC;
    mdio_o_pcspma : in STD_LOGIC;
    mdio_i_temac : out STD_LOGIC;
    mdio_o_temac : in STD_LOGIC;
    mdio_t_temac : in STD_LOGIC;
    mdc_temac : in STD_LOGIC;
    GTX_CLK : in STD_LOGIC
  );
  attribute C_AVB : integer;
  attribute C_AVB of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 0;
  attribute C_ENABLE_1588 : integer;
  attribute C_ENABLE_1588 of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 0;
  attribute C_ENABLE_LVDS : integer;
  attribute C_ENABLE_LVDS of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is "artix7";
  attribute C_HALFDUP : integer;
  attribute C_HALFDUP of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 0;
  attribute C_MCAST_EXTEND : integer;
  attribute C_MCAST_EXTEND of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 0;
  attribute C_PHYADDR : integer;
  attribute C_PHYADDR of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 1;
  attribute C_PHY_RST_COUNT : integer;
  attribute C_PHY_RST_COUNT of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 500;
  attribute C_PHY_TYPE : integer;
  attribute C_PHY_TYPE of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 3;
  attribute C_RXCSUM : integer;
  attribute C_RXCSUM of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 0;
  attribute C_RXMEM : integer;
  attribute C_RXMEM of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 4096;
  attribute C_RXVLAN_STRP : integer;
  attribute C_RXVLAN_STRP of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 0;
  attribute C_RXVLAN_TAG : integer;
  attribute C_RXVLAN_TAG of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 0;
  attribute C_RXVLAN_TRAN : integer;
  attribute C_RXVLAN_TRAN of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 0;
  attribute C_SIMULATION : integer;
  attribute C_SIMULATION of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 0;
  attribute C_STATS : integer;
  attribute C_STATS of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 32;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 32;
  attribute C_TEMAC_ADDR_WIDTH : integer;
  attribute C_TEMAC_ADDR_WIDTH of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 12;
  attribute C_TXCSUM : integer;
  attribute C_TXCSUM of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 0;
  attribute C_TXMEM : integer;
  attribute C_TXMEM of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 4096;
  attribute C_TXVLAN_STRP : integer;
  attribute C_TXVLAN_STRP of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 0;
  attribute C_TXVLAN_TAG : integer;
  attribute C_TXVLAN_TAG of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 0;
  attribute C_TXVLAN_TRAN : integer;
  attribute C_TXVLAN_TRAN of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 0;
  attribute C_TYPE : integer;
  attribute C_TYPE of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is "axi_ethernet_buffer_v2_0_15";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 : entity is "yes";
end bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15;

architecture STRUCTURE of bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal BUS2IP_RdCE_reg : STD_LOGIC;
  signal BUS2IP_WrCE_reg : STD_LOGIC;
  signal COMBINE_RESETS_n_5 : STD_LOGIC;
  signal COMBINE_RESETS_n_8 : STD_LOGIC;
  signal COMBINE_RESETS_n_9 : STD_LOGIC;
  signal ClkARst : STD_LOGIC;
  signal ClkASignalIn : STD_LOGIC;
  signal ClkASignalInReg : STD_LOGIC;
  signal ClkASignalInReg_0 : STD_LOGIC;
  signal ClkASignalToggle : STD_LOGIC;
  signal ClkASignalToggle_1 : STD_LOGIC;
  signal ClkBSignalOut : STD_LOGIC;
  signal EMAC_CLIENT_AUTONEG_INT_CROSS : STD_LOGIC;
  signal EMAC_RESET_DONE_CROSS : STD_LOGIC;
  signal \IS_I/reg_data1_out\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal I_ADDR_SHIM_n_10 : STD_LOGIC;
  signal I_ADDR_SHIM_n_11 : STD_LOGIC;
  signal I_ADDR_SHIM_n_12 : STD_LOGIC;
  signal I_ADDR_SHIM_n_42 : STD_LOGIC;
  signal I_ADDR_SHIM_n_43 : STD_LOGIC;
  signal I_ADDR_SHIM_n_44 : STD_LOGIC;
  signal I_ADDR_SHIM_n_45 : STD_LOGIC;
  signal I_ADDR_SHIM_n_46 : STD_LOGIC;
  signal I_ADDR_SHIM_n_47 : STD_LOGIC;
  signal I_ADDR_SHIM_n_48 : STD_LOGIC;
  signal I_ADDR_SHIM_n_49 : STD_LOGIC;
  signal I_ADDR_SHIM_n_5 : STD_LOGIC;
  signal I_ADDR_SHIM_n_50 : STD_LOGIC;
  signal I_ADDR_SHIM_n_6 : STD_LOGIC;
  signal I_ADDR_SHIM_n_7 : STD_LOGIC;
  signal I_ADDR_SHIM_n_8 : STD_LOGIC;
  signal I_ADDR_SHIM_n_9 : STD_LOGIC;
  signal I_AXI_LITE_IPIF_n_0 : STD_LOGIC;
  signal I_AXI_LITE_IPIF_n_2 : STD_LOGIC;
  signal I_AXI_LITE_IPIF_n_3 : STD_LOGIC;
  signal I_AXI_LITE_IPIF_n_5 : STD_LOGIC;
  signal I_REGISTERS_n_10 : STD_LOGIC;
  signal I_REGISTERS_n_11 : STD_LOGIC;
  signal I_REGISTERS_n_12 : STD_LOGIC;
  signal I_REGISTERS_n_173 : STD_LOGIC;
  signal I_REGISTERS_n_174 : STD_LOGIC;
  signal I_REGISTERS_n_175 : STD_LOGIC;
  signal I_REGISTERS_n_176 : STD_LOGIC;
  signal I_REGISTERS_n_177 : STD_LOGIC;
  signal I_REGISTERS_n_178 : STD_LOGIC;
  signal I_REGISTERS_n_187 : STD_LOGIC;
  signal I_REGISTERS_n_188 : STD_LOGIC;
  signal I_REGISTERS_n_189 : STD_LOGIC;
  signal I_REGISTERS_n_190 : STD_LOGIC;
  signal I_REGISTERS_n_191 : STD_LOGIC;
  signal I_REGISTERS_n_192 : STD_LOGIC;
  signal I_REGISTERS_n_193 : STD_LOGIC;
  signal I_REGISTERS_n_194 : STD_LOGIC;
  signal I_REGISTERS_n_196 : STD_LOGIC;
  signal I_REGISTERS_n_210 : STD_LOGIC;
  signal I_REGISTERS_n_211 : STD_LOGIC;
  signal I_REGISTERS_n_212 : STD_LOGIC;
  signal I_REGISTERS_n_213 : STD_LOGIC;
  signal I_REGISTERS_n_214 : STD_LOGIC;
  signal I_REGISTERS_n_215 : STD_LOGIC;
  signal I_REGISTERS_n_4 : STD_LOGIC;
  signal I_REGISTERS_n_5 : STD_LOGIC;
  signal I_REGISTERS_n_6 : STD_LOGIC;
  signal I_REGISTERS_n_7 : STD_LOGIC;
  signal I_REGISTERS_n_8 : STD_LOGIC;
  signal I_REGISTERS_n_9 : STD_LOGIC;
  signal RAF_REG_CROSS_I_n_3 : STD_LOGIC;
  signal RCV_INTFCE_I_n_1 : STD_LOGIC;
  signal RCV_INTFCE_I_n_2 : STD_LOGIC;
  signal RCV_INTFCE_I_n_3 : STD_LOGIC;
  signal RCV_INTFCE_I_n_9 : STD_LOGIC;
  signal \^reset2pcspma\ : STD_LOGIC;
  signal \RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/ram_rd_en_temp__0\ : STD_LOGIC;
  signal \RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/p_3_out\ : STD_LOGIC;
  signal \RX_AXISTREAM_IF_I/RD_EN\ : STD_LOGIC;
  signal \RX_AXISTREAM_IF_I/rxd_axistream_current_state0\ : STD_LOGIC;
  signal RX_CL_CLK_BAD_FRAME_ENBL : STD_LOGIC;
  signal RX_CL_CLK_BRDCAST_REJ : STD_LOGIC;
  signal RX_CL_CLK_MULCAST_REJ : STD_LOGIC;
  signal \^s_axi_araddr\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^s_axi_awaddr\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^s_axi_bready\ : STD_LOGIC;
  signal \^s_axi_rready\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Shim2IP_CS1 : STD_LOGIC;
  signal axiclk_buffer_mem_overflow_intrpt : STD_LOGIC;
  signal axiclk_frame_rejected_intrpt : STD_LOGIC;
  signal bus2ip_reset_reg : STD_LOGIC;
  signal bus2shim_addr : STD_LOGIC_VECTOR ( 14 to 29 );
  signal bus2shim_cs : STD_LOGIC;
  signal cr_reg_data : STD_LOGIC_VECTOR ( 17 to 30 );
  signal data_out : STD_LOGIC;
  signal embedded_araddr_reg : STD_LOGIC;
  signal embedded_araddr_reg_i_1_n_0 : STD_LOGIC;
  signal embedded_awaddr_reg : STD_LOGIC;
  signal embedded_awaddr_reg_i_1_n_0 : STD_LOGIC;
  signal gen_sample_rx_mac_config_n_1 : STD_LOGIC;
  signal invalidRdReq : STD_LOGIC;
  signal invalidWrReq : STD_LOGIC;
  signal ip2shim_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ip2shim_rd_ack : STD_LOGIC;
  signal ip2shim_wr_ack : STD_LOGIC;
  signal \^mdc_temac\ : STD_LOGIC;
  signal \^mdio_o_temac\ : STD_LOGIC;
  signal \^mdio_t_temac\ : STD_LOGIC;
  signal pcspma_status_cross : STD_LOGIC_VECTOR ( 16 to 31 );
  signal phy_reset_cmplte_intr : STD_LOGIC;
  signal phy_reset_cmplte_intr_cross : STD_LOGIC;
  signal rdData : STD_LOGIC_VECTOR ( 17 to 22 );
  signal reg_ip2bus_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal reg_ip2bus_rd_ack : STD_LOGIC;
  signal reg_ip2bus_wr_ack : STD_LOGIC;
  signal reset2axi_str_rxd : STD_LOGIC;
  signal reset2axi_str_rxs : STD_LOGIC;
  signal reset2axi_str_txd : STD_LOGIC;
  signal reset2rx_client : STD_LOGIC;
  signal reset2tx_client : STD_LOGIC;
  signal rtag_reg_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal rxclclk_buffer_mem_overflow_intrpt : STD_LOGIC;
  signal rxclclk_frame_received_intrpt : STD_LOGIC;
  signal rxclclk_frame_rejected_intrpt : STD_LOGIC;
  signal sample_config : STD_LOGIC;
  signal sample_config0 : STD_LOGIC;
  signal sample_rx_mac_config : STD_LOGIC;
  signal sample_tx_mac_config : STD_LOGIC;
  signal shim2ip_rd_ce : STD_LOGIC_VECTOR ( 1 to 12 );
  signal shim2ip_wr_ce : STD_LOGIC_VECTOR ( 0 to 11 );
  signal softRead : STD_LOGIC;
  signal softWrite : STD_LOGIC;
  signal tpid0_reg_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal tpid1_reg_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal tx_cmplt_cross : STD_LOGIC;
  signal tx_ifg_delay_i : STD_LOGIC_VECTOR ( 24 to 31 );
  signal tx_init_in_prog_cross : STD_LOGIC;
  signal tx_pause_reg_data_i : STD_LOGIC_VECTOR ( 16 to 31 );
  signal tx_pause_request : STD_LOGIC;
  signal uawl_reg_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal uawu_reg_data : STD_LOGIC_VECTOR ( 16 to 31 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of S_AXI_2TEMAC_ARVALID_INST_0 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of S_AXI_2TEMAC_WVALID_INST_0 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \S_AXI_BRESP[0]_INST_0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \S_AXI_BRESP[1]_INST_0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \S_AXI_RRESP[0]_INST_0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \S_AXI_RRESP[1]_INST_0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of embedded_araddr_reg_i_1 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of embedded_awaddr_reg_i_1 : label is "soft_lutpair123";
begin
  AXI_STR_RXS_KEEP(3) <= \<const1>\;
  AXI_STR_RXS_KEEP(2) <= \<const1>\;
  AXI_STR_RXS_KEEP(1) <= \<const1>\;
  AXI_STR_RXS_KEEP(0) <= \<const1>\;
  RESET2PCSPMA <= \^reset2pcspma\;
  S_AXI_2TEMAC_ARADDR(11 downto 0) <= \^s_axi_araddr\(11 downto 0);
  S_AXI_2TEMAC_AWADDR(11 downto 0) <= \^s_axi_awaddr\(11 downto 0);
  S_AXI_2TEMAC_BREADY <= \^s_axi_bready\;
  S_AXI_2TEMAC_RREADY <= \^s_axi_rready\;
  S_AXI_2TEMAC_WDATA(31 downto 0) <= \^s_axi_wdata\(31 downto 0);
  \^mdc_temac\ <= mdc_temac;
  \^mdio_o_temac\ <= mdio_o_temac;
  \^mdio_t_temac\ <= mdio_t_temac;
  \^s_axi_araddr\(17 downto 0) <= S_AXI_ARADDR(17 downto 0);
  \^s_axi_awaddr\(17 downto 0) <= S_AXI_AWADDR(17 downto 0);
  \^s_axi_bready\ <= S_AXI_BREADY;
  \^s_axi_rready\ <= S_AXI_RREADY;
  \^s_axi_wdata\(31 downto 0) <= S_AXI_WDATA(31 downto 0);
  mdc_top <= \^mdc_temac\;
  mdio_o_top <= \^mdio_o_temac\;
  mdio_t_top <= \^mdio_t_temac\;
  tx_axis_mac_tuser(0) <= \<const0>\;
AXITX_2_TXCLIENT_FSM_GO: entity work.bd_929b_eth_buf_0_actv_hi_reset_clk_cross
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      ClkARst => ClkARst,
      RESET2TX_CLIENT => reset2tx_client,
      tx_init_in_prog_cross => tx_init_in_prog_cross,
      tx_mac_aclk => tx_mac_aclk
    );
CLK2AXICLK_ISR_7: entity work.bd_929b_eth_buf_0_sync_block
     port map (
      EMAC_RESET_DONE_INT => EMAC_RESET_DONE_INT,
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => EMAC_RESET_DONE_CROSS,
      sync_rst1_reg => \^reset2pcspma\
    );
COMBINE_RESETS: entity work.bd_929b_eth_buf_0_reset_combiner
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      AXI_STR_RXD_ARESETN => AXI_STR_RXD_ARESETN,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      AXI_STR_RXS_ARESETN => AXI_STR_RXS_ARESETN,
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      AXI_STR_TXC_ARESETN => AXI_STR_TXC_ARESETN,
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      AXI_STR_TXD_ARESETN => AXI_STR_TXD_ARESETN,
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(0) => COMBINE_RESETS_n_9,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => COMBINE_RESETS_n_8,
      E(0) => COMBINE_RESETS_n_5,
      GTX_CLK => GTX_CLK,
      PHY_RST_N => PHY_RST_N,
      RD_EN => \RX_AXISTREAM_IF_I/RD_EN\,
      RESET2PCSPMA => \^reset2pcspma\,
      RESET2RX_CLIENT => reset2rx_client,
      RESET2TEMACn => RESET2TEMACn,
      RESET2TX_CLIENT => reset2tx_client,
      SR(0) => \RX_AXISTREAM_IF_I/rxd_axistream_current_state0\,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      data_in => phy_reset_cmplte_intr,
      \out\ => \RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/p_3_out\,
      \ram_rd_en_temp__0\ => \RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/ram_rd_en_temp__0\,
      reset2axi_str_rxd => reset2axi_str_rxd,
      reset2axi_str_txd => reset2axi_str_txd,
      rx_mac_aclk => rx_mac_aclk,
      \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]\(0) => reset2axi_str_rxs,
      sample_rx_mac_config => sample_rx_mac_config,
      sample_tx_mac_config => sample_tx_mac_config,
      tx_mac_aclk => tx_mac_aclk
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
I_ADDR_SHIM: entity work.bd_929b_eth_buf_0_addr_response_shim
     port map (
      BUS2IP_RdCE_reg => BUS2IP_RdCE_reg,
      BUS2IP_RdCE_reg_reg_0 => I_AXI_LITE_IPIF_n_2,
      BUS2IP_WrCE_reg => BUS2IP_WrCE_reg,
      BUS2IP_WrCE_reg_reg_0 => I_AXI_LITE_IPIF_n_0,
      Bus2IP_Addr(15) => bus2shim_addr(14),
      Bus2IP_Addr(14) => bus2shim_addr(15),
      Bus2IP_Addr(13) => bus2shim_addr(16),
      Bus2IP_Addr(12) => bus2shim_addr(17),
      Bus2IP_Addr(11) => bus2shim_addr(18),
      Bus2IP_Addr(10) => bus2shim_addr(19),
      Bus2IP_Addr(9) => bus2shim_addr(20),
      Bus2IP_Addr(8) => bus2shim_addr(21),
      Bus2IP_Addr(7) => bus2shim_addr(22),
      Bus2IP_Addr(6) => bus2shim_addr(23),
      Bus2IP_Addr(5) => bus2shim_addr(24),
      Bus2IP_Addr(4) => bus2shim_addr(25),
      Bus2IP_Addr(3) => bus2shim_addr(26),
      Bus2IP_Addr(2) => bus2shim_addr(27),
      Bus2IP_Addr(1) => bus2shim_addr(28),
      Bus2IP_Addr(0) => bus2shim_addr(29),
      ClkBSignalOut => ClkBSignalOut,
      D(8) => I_ADDR_SHIM_n_5,
      D(7) => I_ADDR_SHIM_n_6,
      D(6) => I_ADDR_SHIM_n_7,
      D(5) => I_ADDR_SHIM_n_8,
      D(4) => I_ADDR_SHIM_n_9,
      D(3) => I_ADDR_SHIM_n_10,
      D(2) => I_ADDR_SHIM_n_11,
      D(1) => I_ADDR_SHIM_n_12,
      D(0) => \IS_I/reg_data1_out\(31),
      EMAC_CLIENT_AUTONEG_INT_CROSS => EMAC_CLIENT_AUTONEG_INT_CROSS,
      \IP2Bus_Data_reg[17]\(5) => rdData(17),
      \IP2Bus_Data_reg[17]\(4) => rdData(18),
      \IP2Bus_Data_reg[17]\(3) => rdData(19),
      \IP2Bus_Data_reg[17]\(2) => rdData(20),
      \IP2Bus_Data_reg[17]\(1) => rdData(21),
      \IP2Bus_Data_reg[17]\(0) => rdData(22),
      \IP2Bus_Data_reg[18]\(11) => shim2ip_rd_ce(1),
      \IP2Bus_Data_reg[18]\(10) => shim2ip_rd_ce(2),
      \IP2Bus_Data_reg[18]\(9) => shim2ip_rd_ce(3),
      \IP2Bus_Data_reg[18]\(8) => shim2ip_rd_ce(4),
      \IP2Bus_Data_reg[18]\(7) => shim2ip_rd_ce(5),
      \IP2Bus_Data_reg[18]\(6) => shim2ip_rd_ce(6),
      \IP2Bus_Data_reg[18]\(5) => shim2ip_rd_ce(7),
      \IP2Bus_Data_reg[18]\(4) => shim2ip_rd_ce(8),
      \IP2Bus_Data_reg[18]\(3) => shim2ip_rd_ce(9),
      \IP2Bus_Data_reg[18]\(2) => shim2ip_rd_ce(10),
      \IP2Bus_Data_reg[18]\(1) => shim2ip_rd_ce(11),
      \IP2Bus_Data_reg[18]\(0) => shim2ip_rd_ce(12),
      \IP2Bus_Data_reg[23]\ => I_ADDR_SHIM_n_42,
      \IP2Bus_Data_reg[23]_0\ => I_ADDR_SHIM_n_43,
      \IP2Bus_Data_reg[24]\ => I_ADDR_SHIM_n_44,
      \IP2Bus_Data_reg[25]\ => I_ADDR_SHIM_n_45,
      \IP2Bus_Data_reg[26]\ => I_ADDR_SHIM_n_46,
      \IP2Bus_Data_reg[27]\ => I_ADDR_SHIM_n_47,
      \IP2Bus_Data_reg[28]\ => I_ADDR_SHIM_n_48,
      \IP2Bus_Data_reg[29]\ => I_ADDR_SHIM_n_49,
      \IP2Bus_Data_reg[30]\ => I_ADDR_SHIM_n_50,
      Q(8) => I_REGISTERS_n_4,
      Q(7) => I_REGISTERS_n_5,
      Q(6) => I_REGISTERS_n_6,
      Q(5) => I_REGISTERS_n_7,
      Q(4) => I_REGISTERS_n_8,
      Q(3) => I_REGISTERS_n_9,
      Q(2) => I_REGISTERS_n_10,
      Q(1) => I_REGISTERS_n_11,
      Q(0) => I_REGISTERS_n_12,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_WDATA(8 downto 0) => \^s_axi_wdata\(8 downto 0),
      Shim2IP_CS1 => Shim2IP_CS1,
      axiclk_buffer_mem_overflow_intrpt => axiclk_buffer_mem_overflow_intrpt,
      axiclk_frame_rejected_intrpt => axiclk_frame_rejected_intrpt,
      bus2shim_cs => bus2shim_cs,
      data_out => data_out,
      data_sync7_i => EMAC_RESET_DONE_CROSS,
      data_sync7_i_0 => phy_reset_cmplte_intr_cross,
      invalidRdReq => invalidRdReq,
      invalidWrReq => invalidWrReq,
      ip2shim_rd_ack => ip2shim_rd_ack,
      ip2shim_wr_ack => ip2shim_wr_ack,
      pcspma_status_cross(6) => pcspma_status_cross(17),
      pcspma_status_cross(5) => pcspma_status_cross(18),
      pcspma_status_cross(4) => pcspma_status_cross(19),
      pcspma_status_cross(3) => pcspma_status_cross(20),
      pcspma_status_cross(2) => pcspma_status_cross(21),
      pcspma_status_cross(1) => pcspma_status_cross(22),
      pcspma_status_cross(0) => pcspma_status_cross(23),
      \reg_data_reg[17]\ => I_REGISTERS_n_173,
      \reg_data_reg[17]_0\(6) => tpid0_reg_data(17),
      \reg_data_reg[17]_0\(5) => tpid0_reg_data(18),
      \reg_data_reg[17]_0\(4) => tpid0_reg_data(19),
      \reg_data_reg[17]_0\(3) => tpid0_reg_data(20),
      \reg_data_reg[17]_0\(2) => tpid0_reg_data(21),
      \reg_data_reg[17]_0\(1) => tpid0_reg_data(22),
      \reg_data_reg[17]_0\(0) => tpid0_reg_data(23),
      \reg_data_reg[17]_1\(6) => tpid1_reg_data(17),
      \reg_data_reg[17]_1\(5) => tpid1_reg_data(18),
      \reg_data_reg[17]_1\(4) => tpid1_reg_data(19),
      \reg_data_reg[17]_1\(3) => tpid1_reg_data(20),
      \reg_data_reg[17]_1\(2) => tpid1_reg_data(21),
      \reg_data_reg[17]_1\(1) => tpid1_reg_data(22),
      \reg_data_reg[17]_1\(0) => tpid1_reg_data(23),
      \reg_data_reg[17]_2\(12) => cr_reg_data(17),
      \reg_data_reg[17]_2\(11) => cr_reg_data(19),
      \reg_data_reg[17]_2\(10) => cr_reg_data(20),
      \reg_data_reg[17]_2\(9) => cr_reg_data(21),
      \reg_data_reg[17]_2\(8) => cr_reg_data(22),
      \reg_data_reg[17]_2\(7) => cr_reg_data(23),
      \reg_data_reg[17]_2\(6) => cr_reg_data(24),
      \reg_data_reg[17]_2\(5) => cr_reg_data(25),
      \reg_data_reg[17]_2\(4) => cr_reg_data(26),
      \reg_data_reg[17]_2\(3) => cr_reg_data(27),
      \reg_data_reg[17]_2\(2) => cr_reg_data(28),
      \reg_data_reg[17]_2\(1) => cr_reg_data(29),
      \reg_data_reg[17]_2\(0) => cr_reg_data(30),
      \reg_data_reg[17]_3\(5) => tx_pause_reg_data_i(17),
      \reg_data_reg[17]_3\(4) => tx_pause_reg_data_i(18),
      \reg_data_reg[17]_3\(3) => tx_pause_reg_data_i(19),
      \reg_data_reg[17]_3\(2) => tx_pause_reg_data_i(20),
      \reg_data_reg[17]_3\(1) => tx_pause_reg_data_i(21),
      \reg_data_reg[17]_3\(0) => tx_pause_reg_data_i(22),
      \reg_data_reg[17]_4\(5) => I_REGISTERS_n_210,
      \reg_data_reg[17]_4\(4) => I_REGISTERS_n_211,
      \reg_data_reg[17]_4\(3) => I_REGISTERS_n_212,
      \reg_data_reg[17]_4\(2) => I_REGISTERS_n_213,
      \reg_data_reg[17]_4\(1) => I_REGISTERS_n_214,
      \reg_data_reg[17]_4\(0) => I_REGISTERS_n_215,
      \reg_data_reg[18]\ => I_REGISTERS_n_174,
      \reg_data_reg[19]\ => I_REGISTERS_n_175,
      \reg_data_reg[20]\ => I_REGISTERS_n_176,
      \reg_data_reg[21]\ => I_REGISTERS_n_177,
      \reg_data_reg[22]\ => I_REGISTERS_n_178,
      \reg_data_reg[23]\(7) => I_REGISTERS_n_187,
      \reg_data_reg[23]\(6) => I_REGISTERS_n_188,
      \reg_data_reg[23]\(5) => I_REGISTERS_n_189,
      \reg_data_reg[23]\(4) => I_REGISTERS_n_190,
      \reg_data_reg[23]\(3) => I_REGISTERS_n_191,
      \reg_data_reg[23]\(2) => I_REGISTERS_n_192,
      \reg_data_reg[23]\(1) => I_REGISTERS_n_193,
      \reg_data_reg[23]\(0) => I_REGISTERS_n_194,
      \reg_data_reg[30]\(9) => shim2ip_wr_ce(0),
      \reg_data_reg[30]\(8) => shim2ip_wr_ce(1),
      \reg_data_reg[30]\(7) => shim2ip_wr_ce(2),
      \reg_data_reg[30]\(6) => shim2ip_wr_ce(5),
      \reg_data_reg[30]\(5) => shim2ip_wr_ce(6),
      \reg_data_reg[30]\(4) => shim2ip_wr_ce(7),
      \reg_data_reg[30]\(3) => shim2ip_wr_ce(8),
      \reg_data_reg[30]\(2) => shim2ip_wr_ce(9),
      \reg_data_reg[30]\(1) => shim2ip_wr_ce(10),
      \reg_data_reg[30]\(0) => shim2ip_wr_ce(11),
      softRead => softRead,
      softWrite => softWrite,
      sync_rst1_reg => \^reset2pcspma\,
      tx_cmplt_cross => tx_cmplt_cross
    );
I_AXI_LITE_IPIF: entity work.bd_929b_eth_buf_0_axi_lite_ipif
     port map (
      \BUS2IP_Addr_reg_reg[14]\(15) => bus2shim_addr(14),
      \BUS2IP_Addr_reg_reg[14]\(14) => bus2shim_addr(15),
      \BUS2IP_Addr_reg_reg[14]\(13) => bus2shim_addr(16),
      \BUS2IP_Addr_reg_reg[14]\(12) => bus2shim_addr(17),
      \BUS2IP_Addr_reg_reg[14]\(11) => bus2shim_addr(18),
      \BUS2IP_Addr_reg_reg[14]\(10) => bus2shim_addr(19),
      \BUS2IP_Addr_reg_reg[14]\(9) => bus2shim_addr(20),
      \BUS2IP_Addr_reg_reg[14]\(8) => bus2shim_addr(21),
      \BUS2IP_Addr_reg_reg[14]\(7) => bus2shim_addr(22),
      \BUS2IP_Addr_reg_reg[14]\(6) => bus2shim_addr(23),
      \BUS2IP_Addr_reg_reg[14]\(5) => bus2shim_addr(24),
      \BUS2IP_Addr_reg_reg[14]\(4) => bus2shim_addr(25),
      \BUS2IP_Addr_reg_reg[14]\(3) => bus2shim_addr(26),
      \BUS2IP_Addr_reg_reg[14]\(2) => bus2shim_addr(27),
      \BUS2IP_Addr_reg_reg[14]\(1) => bus2shim_addr(28),
      \BUS2IP_Addr_reg_reg[14]\(0) => bus2shim_addr(29),
      BUS2IP_RdCE_reg => BUS2IP_RdCE_reg,
      BUS2IP_RdCE_reg_reg => I_AXI_LITE_IPIF_n_2,
      BUS2IP_WrCE_reg => BUS2IP_WrCE_reg,
      BUS2IP_WrCE_reg_reg => I_AXI_LITE_IPIF_n_0,
      Q(31) => ip2shim_data(0),
      Q(30) => ip2shim_data(1),
      Q(29) => ip2shim_data(2),
      Q(28) => ip2shim_data(3),
      Q(27) => ip2shim_data(4),
      Q(26) => ip2shim_data(5),
      Q(25) => ip2shim_data(6),
      Q(24) => ip2shim_data(7),
      Q(23) => ip2shim_data(8),
      Q(22) => ip2shim_data(9),
      Q(21) => ip2shim_data(10),
      Q(20) => ip2shim_data(11),
      Q(19) => ip2shim_data(12),
      Q(18) => ip2shim_data(13),
      Q(17) => ip2shim_data(14),
      Q(16) => ip2shim_data(15),
      Q(15) => ip2shim_data(16),
      Q(14) => ip2shim_data(17),
      Q(13) => ip2shim_data(18),
      Q(12) => ip2shim_data(19),
      Q(11) => ip2shim_data(20),
      Q(10) => ip2shim_data(21),
      Q(9) => ip2shim_data(22),
      Q(8) => ip2shim_data(23),
      Q(7) => ip2shim_data(24),
      Q(6) => ip2shim_data(25),
      Q(5) => ip2shim_data(26),
      Q(4) => ip2shim_data(27),
      Q(3) => ip2shim_data(28),
      Q(2) => ip2shim_data(29),
      Q(1) => ip2shim_data(30),
      Q(0) => ip2shim_data(31),
      S_AXI_2TEMAC_ARREADY => S_AXI_2TEMAC_ARREADY,
      S_AXI_2TEMAC_AWREADY => S_AXI_2TEMAC_AWREADY,
      S_AXI_2TEMAC_BVALID => S_AXI_2TEMAC_BVALID,
      S_AXI_2TEMAC_RDATA(31 downto 0) => S_AXI_2TEMAC_RDATA(31 downto 0),
      S_AXI_2TEMAC_RVALID => S_AXI_2TEMAC_RVALID,
      S_AXI_2TEMAC_WREADY => S_AXI_2TEMAC_WREADY,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARADDR(17 downto 0) => \^s_axi_araddr\(17 downto 0),
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_ARVALID => S_AXI_ARVALID,
      S_AXI_AWADDR(17 downto 0) => \^s_axi_awaddr\(17 downto 0),
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_AWVALID => S_AXI_AWVALID,
      S_AXI_BREADY => \^s_axi_bready\,
      S_AXI_BVALID => S_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => S_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => \^s_axi_rready\,
      S_AXI_RVALID => S_AXI_RVALID,
      S_AXI_WREADY => S_AXI_WREADY,
      S_AXI_WVALID => S_AXI_WVALID,
      Shim2IP_CS1 => Shim2IP_CS1,
      bus2shim_cs => bus2shim_cs,
      embedded_araddr_reg => embedded_araddr_reg,
      embedded_awaddr_reg => embedded_awaddr_reg,
      embedded_awaddr_reg_reg => I_AXI_LITE_IPIF_n_5,
      invalidRdReq => invalidRdReq,
      invalidWrReq => invalidWrReq,
      ip2shim_rd_ack => ip2shim_rd_ack,
      ip2shim_wr_ack => ip2shim_wr_ack,
      start2_reg => I_AXI_LITE_IPIF_n_3,
      sync_rst1_reg => \^reset2pcspma\
    );
I_REGISTERS: entity work.bd_929b_eth_buf_0_registers
     port map (
      ClkASignalInReg => ClkASignalInReg_0,
      \ClkBAxiEthBClkCrsBusOut_reg[14]\(12) => cr_reg_data(17),
      \ClkBAxiEthBClkCrsBusOut_reg[14]\(11) => cr_reg_data(19),
      \ClkBAxiEthBClkCrsBusOut_reg[14]\(10) => cr_reg_data(20),
      \ClkBAxiEthBClkCrsBusOut_reg[14]\(9) => cr_reg_data(21),
      \ClkBAxiEthBClkCrsBusOut_reg[14]\(8) => cr_reg_data(22),
      \ClkBAxiEthBClkCrsBusOut_reg[14]\(7) => cr_reg_data(23),
      \ClkBAxiEthBClkCrsBusOut_reg[14]\(6) => cr_reg_data(24),
      \ClkBAxiEthBClkCrsBusOut_reg[14]\(5) => cr_reg_data(25),
      \ClkBAxiEthBClkCrsBusOut_reg[14]\(4) => cr_reg_data(26),
      \ClkBAxiEthBClkCrsBusOut_reg[14]\(3) => cr_reg_data(27),
      \ClkBAxiEthBClkCrsBusOut_reg[14]\(2) => cr_reg_data(28),
      \ClkBAxiEthBClkCrsBusOut_reg[14]\(1) => cr_reg_data(29),
      \ClkBAxiEthBClkCrsBusOut_reg[14]\(0) => cr_reg_data(30),
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(15) => uawu_reg_data(16),
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(14) => uawu_reg_data(17),
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(13) => uawu_reg_data(18),
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(12) => uawu_reg_data(19),
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(11) => uawu_reg_data(20),
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(10) => uawu_reg_data(21),
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(9) => uawu_reg_data(22),
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(8) => uawu_reg_data(23),
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(7) => uawu_reg_data(24),
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(6) => uawu_reg_data(25),
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(5) => uawu_reg_data(26),
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(4) => uawu_reg_data(27),
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(3) => uawu_reg_data(28),
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(2) => uawu_reg_data(29),
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(1) => uawu_reg_data(30),
      \ClkBAxiEthBClkCrsBusOut_reg[15]\(0) => uawu_reg_data(31),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(31) => tpid0_reg_data(0),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(30) => tpid0_reg_data(1),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(29) => tpid0_reg_data(2),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(28) => tpid0_reg_data(3),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(27) => tpid0_reg_data(4),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(26) => tpid0_reg_data(5),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(25) => tpid0_reg_data(6),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(24) => tpid0_reg_data(7),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(23) => tpid0_reg_data(8),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(22) => tpid0_reg_data(9),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(21) => tpid0_reg_data(10),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(20) => tpid0_reg_data(11),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(19) => tpid0_reg_data(12),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(18) => tpid0_reg_data(13),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(17) => tpid0_reg_data(14),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(16) => tpid0_reg_data(15),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(15) => tpid0_reg_data(16),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(14) => tpid0_reg_data(17),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(13) => tpid0_reg_data(18),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(12) => tpid0_reg_data(19),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(11) => tpid0_reg_data(20),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(10) => tpid0_reg_data(21),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(9) => tpid0_reg_data(22),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(8) => tpid0_reg_data(23),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(7) => tpid0_reg_data(24),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(6) => tpid0_reg_data(25),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(5) => tpid0_reg_data(26),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(4) => tpid0_reg_data(27),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(3) => tpid0_reg_data(28),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(2) => tpid0_reg_data(29),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(1) => tpid0_reg_data(30),
      \ClkBAxiEthBClkCrsBusOut_reg[31]\(0) => tpid0_reg_data(31),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(31) => tpid1_reg_data(0),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(30) => tpid1_reg_data(1),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(29) => tpid1_reg_data(2),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(28) => tpid1_reg_data(3),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(27) => tpid1_reg_data(4),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(26) => tpid1_reg_data(5),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(25) => tpid1_reg_data(6),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(24) => tpid1_reg_data(7),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(23) => tpid1_reg_data(8),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(22) => tpid1_reg_data(9),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(21) => tpid1_reg_data(10),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(20) => tpid1_reg_data(11),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(19) => tpid1_reg_data(12),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(18) => tpid1_reg_data(13),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(17) => tpid1_reg_data(14),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(16) => tpid1_reg_data(15),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(15) => tpid1_reg_data(16),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(14) => tpid1_reg_data(17),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(13) => tpid1_reg_data(18),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(12) => tpid1_reg_data(19),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(11) => tpid1_reg_data(20),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(10) => tpid1_reg_data(21),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(9) => tpid1_reg_data(22),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(8) => tpid1_reg_data(23),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(7) => tpid1_reg_data(24),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(6) => tpid1_reg_data(25),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(5) => tpid1_reg_data(26),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(4) => tpid1_reg_data(27),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(3) => tpid1_reg_data(28),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(2) => tpid1_reg_data(29),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(1) => tpid1_reg_data(30),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_0\(0) => tpid1_reg_data(31),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(31) => rtag_reg_data(0),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(30) => rtag_reg_data(1),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(29) => rtag_reg_data(2),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(28) => rtag_reg_data(3),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(27) => rtag_reg_data(4),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(26) => rtag_reg_data(5),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(25) => rtag_reg_data(6),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(24) => rtag_reg_data(7),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(23) => rtag_reg_data(8),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(22) => rtag_reg_data(9),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(21) => rtag_reg_data(10),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(20) => rtag_reg_data(11),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(19) => rtag_reg_data(12),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(18) => rtag_reg_data(13),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(17) => rtag_reg_data(14),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(16) => rtag_reg_data(15),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(15) => rtag_reg_data(16),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(14) => rtag_reg_data(17),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(13) => rtag_reg_data(18),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(12) => rtag_reg_data(19),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(11) => rtag_reg_data(20),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(10) => rtag_reg_data(21),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(9) => rtag_reg_data(22),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(8) => rtag_reg_data(23),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(7) => rtag_reg_data(24),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(6) => rtag_reg_data(25),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(5) => rtag_reg_data(26),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(4) => rtag_reg_data(27),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(3) => rtag_reg_data(28),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(2) => rtag_reg_data(29),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(1) => rtag_reg_data(30),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_1\(0) => rtag_reg_data(31),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(31) => uawl_reg_data(0),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(30) => uawl_reg_data(1),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(29) => uawl_reg_data(2),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(28) => uawl_reg_data(3),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(27) => uawl_reg_data(4),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(26) => uawl_reg_data(5),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(25) => uawl_reg_data(6),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(24) => uawl_reg_data(7),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(23) => uawl_reg_data(8),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(22) => uawl_reg_data(9),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(21) => uawl_reg_data(10),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(20) => uawl_reg_data(11),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(19) => uawl_reg_data(12),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(18) => uawl_reg_data(13),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(17) => uawl_reg_data(14),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(16) => uawl_reg_data(15),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(15) => uawl_reg_data(16),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(14) => uawl_reg_data(17),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(13) => uawl_reg_data(18),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(12) => uawl_reg_data(19),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(11) => uawl_reg_data(20),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(10) => uawl_reg_data(21),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(9) => uawl_reg_data(22),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(8) => uawl_reg_data(23),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(7) => uawl_reg_data(24),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(6) => uawl_reg_data(25),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(5) => uawl_reg_data(26),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(4) => uawl_reg_data(27),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(3) => uawl_reg_data(28),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(2) => uawl_reg_data(29),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(1) => uawl_reg_data(30),
      \ClkBAxiEthBClkCrsBusOut_reg[31]_2\(0) => uawl_reg_data(31),
      \ClkBAxiEthBClkCrsBusOut_reg[7]\(7) => tx_ifg_delay_i(24),
      \ClkBAxiEthBClkCrsBusOut_reg[7]\(6) => tx_ifg_delay_i(25),
      \ClkBAxiEthBClkCrsBusOut_reg[7]\(5) => tx_ifg_delay_i(26),
      \ClkBAxiEthBClkCrsBusOut_reg[7]\(4) => tx_ifg_delay_i(27),
      \ClkBAxiEthBClkCrsBusOut_reg[7]\(3) => tx_ifg_delay_i(28),
      \ClkBAxiEthBClkCrsBusOut_reg[7]\(2) => tx_ifg_delay_i(29),
      \ClkBAxiEthBClkCrsBusOut_reg[7]\(1) => tx_ifg_delay_i(30),
      \ClkBAxiEthBClkCrsBusOut_reg[7]\(0) => tx_ifg_delay_i(31),
      D(5) => rdData(17),
      D(4) => rdData(18),
      D(3) => rdData(19),
      D(2) => rdData(20),
      D(1) => rdData(21),
      D(0) => rdData(22),
      E(0) => I_REGISTERS_n_196,
      INTERRUPT => INTERRUPT,
      \IP2Bus_Data_reg[17]_0\ => I_REGISTERS_n_173,
      \IP2Bus_Data_reg[17]_1\(5) => I_REGISTERS_n_210,
      \IP2Bus_Data_reg[17]_1\(4) => I_REGISTERS_n_211,
      \IP2Bus_Data_reg[17]_1\(3) => I_REGISTERS_n_212,
      \IP2Bus_Data_reg[17]_1\(2) => I_REGISTERS_n_213,
      \IP2Bus_Data_reg[17]_1\(1) => I_REGISTERS_n_214,
      \IP2Bus_Data_reg[17]_1\(0) => I_REGISTERS_n_215,
      \IP2Bus_Data_reg[18]_0\ => I_REGISTERS_n_174,
      \IP2Bus_Data_reg[19]_0\ => I_REGISTERS_n_175,
      \IP2Bus_Data_reg[20]_0\ => I_REGISTERS_n_176,
      \IP2Bus_Data_reg[21]_0\ => I_REGISTERS_n_177,
      \IP2Bus_Data_reg[22]_0\ => I_REGISTERS_n_178,
      Intrpt_reg(7) => I_REGISTERS_n_187,
      Intrpt_reg(6) => I_REGISTERS_n_188,
      Intrpt_reg(5) => I_REGISTERS_n_189,
      Intrpt_reg(4) => I_REGISTERS_n_190,
      Intrpt_reg(3) => I_REGISTERS_n_191,
      Intrpt_reg(2) => I_REGISTERS_n_192,
      Intrpt_reg(1) => I_REGISTERS_n_193,
      Intrpt_reg(0) => I_REGISTERS_n_194,
      Q(8) => I_REGISTERS_n_4,
      Q(7) => I_REGISTERS_n_5,
      Q(6) => I_REGISTERS_n_6,
      Q(5) => I_REGISTERS_n_7,
      Q(4) => I_REGISTERS_n_8,
      Q(3) => I_REGISTERS_n_9,
      Q(2) => I_REGISTERS_n_10,
      Q(1) => I_REGISTERS_n_11,
      Q(0) => I_REGISTERS_n_12,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_WDATA(31 downto 0) => \^s_axi_wdata\(31 downto 0),
      \Shim2IP_RdCE_reg[1]\(11) => shim2ip_rd_ce(1),
      \Shim2IP_RdCE_reg[1]\(10) => shim2ip_rd_ce(2),
      \Shim2IP_RdCE_reg[1]\(9) => shim2ip_rd_ce(3),
      \Shim2IP_RdCE_reg[1]\(8) => shim2ip_rd_ce(4),
      \Shim2IP_RdCE_reg[1]\(7) => shim2ip_rd_ce(5),
      \Shim2IP_RdCE_reg[1]\(6) => shim2ip_rd_ce(6),
      \Shim2IP_RdCE_reg[1]\(5) => shim2ip_rd_ce(7),
      \Shim2IP_RdCE_reg[1]\(4) => shim2ip_rd_ce(8),
      \Shim2IP_RdCE_reg[1]\(3) => shim2ip_rd_ce(9),
      \Shim2IP_RdCE_reg[1]\(2) => shim2ip_rd_ce(10),
      \Shim2IP_RdCE_reg[1]\(1) => shim2ip_rd_ce(11),
      \Shim2IP_RdCE_reg[1]\(0) => shim2ip_rd_ce(12),
      \Shim2IP_RdCE_reg[3]\ => I_ADDR_SHIM_n_42,
      \Shim2IP_RdCE_reg[3]_0\ => I_ADDR_SHIM_n_44,
      \Shim2IP_RdCE_reg[3]_1\ => I_ADDR_SHIM_n_45,
      \Shim2IP_RdCE_reg[3]_2\ => I_ADDR_SHIM_n_46,
      \Shim2IP_RdCE_reg[3]_3\ => I_ADDR_SHIM_n_47,
      \Shim2IP_RdCE_reg[3]_4\ => I_ADDR_SHIM_n_48,
      \Shim2IP_RdCE_reg[3]_5\ => I_ADDR_SHIM_n_49,
      \Shim2IP_RdCE_reg[3]_6\ => I_ADDR_SHIM_n_50,
      \Shim2IP_WrCE_reg[0]\(9) => shim2ip_wr_ce(0),
      \Shim2IP_WrCE_reg[0]\(8) => shim2ip_wr_ce(1),
      \Shim2IP_WrCE_reg[0]\(7) => shim2ip_wr_ce(2),
      \Shim2IP_WrCE_reg[0]\(6) => shim2ip_wr_ce(5),
      \Shim2IP_WrCE_reg[0]\(5) => shim2ip_wr_ce(6),
      \Shim2IP_WrCE_reg[0]\(4) => shim2ip_wr_ce(7),
      \Shim2IP_WrCE_reg[0]\(3) => shim2ip_wr_ce(8),
      \Shim2IP_WrCE_reg[0]\(2) => shim2ip_wr_ce(9),
      \Shim2IP_WrCE_reg[0]\(1) => shim2ip_wr_ce(10),
      \Shim2IP_WrCE_reg[0]\(0) => shim2ip_wr_ce(11),
      \Shim2IP_WrCE_reg[3]\(8) => I_ADDR_SHIM_n_5,
      \Shim2IP_WrCE_reg[3]\(7) => I_ADDR_SHIM_n_6,
      \Shim2IP_WrCE_reg[3]\(6) => I_ADDR_SHIM_n_7,
      \Shim2IP_WrCE_reg[3]\(5) => I_ADDR_SHIM_n_8,
      \Shim2IP_WrCE_reg[3]\(4) => I_ADDR_SHIM_n_9,
      \Shim2IP_WrCE_reg[3]\(3) => I_ADDR_SHIM_n_10,
      \Shim2IP_WrCE_reg[3]\(2) => I_ADDR_SHIM_n_11,
      \Shim2IP_WrCE_reg[3]\(1) => I_ADDR_SHIM_n_12,
      \Shim2IP_WrCE_reg[3]\(0) => \IS_I/reg_data1_out\(31),
      bus2ip_reset_reg => bus2ip_reset_reg,
      \clk_a2b_bus_reg[15]\(15) => tx_pause_reg_data_i(16),
      \clk_a2b_bus_reg[15]\(14) => tx_pause_reg_data_i(17),
      \clk_a2b_bus_reg[15]\(13) => tx_pause_reg_data_i(18),
      \clk_a2b_bus_reg[15]\(12) => tx_pause_reg_data_i(19),
      \clk_a2b_bus_reg[15]\(11) => tx_pause_reg_data_i(20),
      \clk_a2b_bus_reg[15]\(10) => tx_pause_reg_data_i(21),
      \clk_a2b_bus_reg[15]\(9) => tx_pause_reg_data_i(22),
      \clk_a2b_bus_reg[15]\(8) => tx_pause_reg_data_i(23),
      \clk_a2b_bus_reg[15]\(7) => tx_pause_reg_data_i(24),
      \clk_a2b_bus_reg[15]\(6) => tx_pause_reg_data_i(25),
      \clk_a2b_bus_reg[15]\(5) => tx_pause_reg_data_i(26),
      \clk_a2b_bus_reg[15]\(4) => tx_pause_reg_data_i(27),
      \clk_a2b_bus_reg[15]\(3) => tx_pause_reg_data_i(28),
      \clk_a2b_bus_reg[15]\(2) => tx_pause_reg_data_i(29),
      \clk_a2b_bus_reg[15]\(1) => tx_pause_reg_data_i(30),
      \clk_a2b_bus_reg[15]\(0) => tx_pause_reg_data_i(31),
      \ip2shim_data_reg[0]\(31) => reg_ip2bus_data(0),
      \ip2shim_data_reg[0]\(30) => reg_ip2bus_data(1),
      \ip2shim_data_reg[0]\(29) => reg_ip2bus_data(2),
      \ip2shim_data_reg[0]\(28) => reg_ip2bus_data(3),
      \ip2shim_data_reg[0]\(27) => reg_ip2bus_data(4),
      \ip2shim_data_reg[0]\(26) => reg_ip2bus_data(5),
      \ip2shim_data_reg[0]\(25) => reg_ip2bus_data(6),
      \ip2shim_data_reg[0]\(24) => reg_ip2bus_data(7),
      \ip2shim_data_reg[0]\(23) => reg_ip2bus_data(8),
      \ip2shim_data_reg[0]\(22) => reg_ip2bus_data(9),
      \ip2shim_data_reg[0]\(21) => reg_ip2bus_data(10),
      \ip2shim_data_reg[0]\(20) => reg_ip2bus_data(11),
      \ip2shim_data_reg[0]\(19) => reg_ip2bus_data(12),
      \ip2shim_data_reg[0]\(18) => reg_ip2bus_data(13),
      \ip2shim_data_reg[0]\(17) => reg_ip2bus_data(14),
      \ip2shim_data_reg[0]\(16) => reg_ip2bus_data(15),
      \ip2shim_data_reg[0]\(15) => reg_ip2bus_data(16),
      \ip2shim_data_reg[0]\(14) => reg_ip2bus_data(17),
      \ip2shim_data_reg[0]\(13) => reg_ip2bus_data(18),
      \ip2shim_data_reg[0]\(12) => reg_ip2bus_data(19),
      \ip2shim_data_reg[0]\(11) => reg_ip2bus_data(20),
      \ip2shim_data_reg[0]\(10) => reg_ip2bus_data(21),
      \ip2shim_data_reg[0]\(9) => reg_ip2bus_data(22),
      \ip2shim_data_reg[0]\(8) => reg_ip2bus_data(23),
      \ip2shim_data_reg[0]\(7) => reg_ip2bus_data(24),
      \ip2shim_data_reg[0]\(6) => reg_ip2bus_data(25),
      \ip2shim_data_reg[0]\(5) => reg_ip2bus_data(26),
      \ip2shim_data_reg[0]\(4) => reg_ip2bus_data(27),
      \ip2shim_data_reg[0]\(3) => reg_ip2bus_data(28),
      \ip2shim_data_reg[0]\(2) => reg_ip2bus_data(29),
      \ip2shim_data_reg[0]\(1) => reg_ip2bus_data(30),
      \ip2shim_data_reg[0]\(0) => reg_ip2bus_data(31),
      pcspma_status_cross(8) => pcspma_status_cross(16),
      pcspma_status_cross(7) => pcspma_status_cross(24),
      pcspma_status_cross(6) => pcspma_status_cross(25),
      pcspma_status_cross(5) => pcspma_status_cross(26),
      pcspma_status_cross(4) => pcspma_status_cross(27),
      pcspma_status_cross(3) => pcspma_status_cross(28),
      pcspma_status_cross(2) => pcspma_status_cross(29),
      pcspma_status_cross(1) => pcspma_status_cross(30),
      pcspma_status_cross(0) => pcspma_status_cross(31),
      \reg_data_reg[23]\ => I_ADDR_SHIM_n_43,
      reg_ip2bus_rd_ack => reg_ip2bus_rd_ack,
      reg_ip2bus_wr_ack => reg_ip2bus_wr_ack,
      sample_config0 => sample_config0,
      softRead => softRead,
      softWrite => softWrite,
      sync_rst1_reg => \^reset2pcspma\,
      tx_pause_request => tx_pause_request
    );
\PCSPMA_STATUS_CROSS_I[0].sync_pcspma_status\: entity work.bd_929b_eth_buf_0_sync_block_0
     port map (
      PCSPMA_STATUS_VECTOR(0) => PCSPMA_STATUS_VECTOR(0),
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => pcspma_status_cross(31),
      sync_rst1_reg => \^reset2pcspma\
    );
\PCSPMA_STATUS_CROSS_I[10].sync_pcspma_status\: entity work.bd_929b_eth_buf_0_sync_block_1
     port map (
      PCSPMA_STATUS_VECTOR(0) => PCSPMA_STATUS_VECTOR(10),
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => pcspma_status_cross(21),
      sync_rst1_reg => \^reset2pcspma\
    );
\PCSPMA_STATUS_CROSS_I[11].sync_pcspma_status\: entity work.bd_929b_eth_buf_0_sync_block_2
     port map (
      PCSPMA_STATUS_VECTOR(0) => PCSPMA_STATUS_VECTOR(11),
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => pcspma_status_cross(20),
      sync_rst1_reg => \^reset2pcspma\
    );
\PCSPMA_STATUS_CROSS_I[12].sync_pcspma_status\: entity work.bd_929b_eth_buf_0_sync_block_3
     port map (
      PCSPMA_STATUS_VECTOR(0) => PCSPMA_STATUS_VECTOR(12),
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => pcspma_status_cross(19),
      sync_rst1_reg => \^reset2pcspma\
    );
\PCSPMA_STATUS_CROSS_I[13].sync_pcspma_status\: entity work.bd_929b_eth_buf_0_sync_block_4
     port map (
      PCSPMA_STATUS_VECTOR(0) => PCSPMA_STATUS_VECTOR(13),
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => pcspma_status_cross(18),
      sync_rst1_reg => \^reset2pcspma\
    );
\PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status\: entity work.bd_929b_eth_buf_0_sync_block_5
     port map (
      PCSPMA_STATUS_VECTOR(0) => PCSPMA_STATUS_VECTOR(14),
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => pcspma_status_cross(17),
      sync_rst1_reg => \^reset2pcspma\
    );
\PCSPMA_STATUS_CROSS_I[15].sync_pcspma_status\: entity work.bd_929b_eth_buf_0_sync_block_6
     port map (
      PCSPMA_STATUS_VECTOR(0) => PCSPMA_STATUS_VECTOR(15),
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => pcspma_status_cross(16),
      sync_rst1_reg => \^reset2pcspma\
    );
\PCSPMA_STATUS_CROSS_I[1].sync_pcspma_status\: entity work.bd_929b_eth_buf_0_sync_block_7
     port map (
      PCSPMA_STATUS_VECTOR(0) => PCSPMA_STATUS_VECTOR(1),
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => pcspma_status_cross(30),
      sync_rst1_reg => \^reset2pcspma\
    );
\PCSPMA_STATUS_CROSS_I[2].sync_pcspma_status\: entity work.bd_929b_eth_buf_0_sync_block_8
     port map (
      PCSPMA_STATUS_VECTOR(0) => PCSPMA_STATUS_VECTOR(2),
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => pcspma_status_cross(29),
      sync_rst1_reg => \^reset2pcspma\
    );
\PCSPMA_STATUS_CROSS_I[3].sync_pcspma_status\: entity work.bd_929b_eth_buf_0_sync_block_9
     port map (
      PCSPMA_STATUS_VECTOR(0) => PCSPMA_STATUS_VECTOR(3),
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => pcspma_status_cross(28),
      sync_rst1_reg => \^reset2pcspma\
    );
\PCSPMA_STATUS_CROSS_I[4].sync_pcspma_status\: entity work.bd_929b_eth_buf_0_sync_block_10
     port map (
      PCSPMA_STATUS_VECTOR(0) => PCSPMA_STATUS_VECTOR(4),
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => pcspma_status_cross(27),
      sync_rst1_reg => \^reset2pcspma\
    );
\PCSPMA_STATUS_CROSS_I[5].sync_pcspma_status\: entity work.bd_929b_eth_buf_0_sync_block_11
     port map (
      PCSPMA_STATUS_VECTOR(0) => PCSPMA_STATUS_VECTOR(5),
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => pcspma_status_cross(26),
      sync_rst1_reg => \^reset2pcspma\
    );
\PCSPMA_STATUS_CROSS_I[6].sync_pcspma_status\: entity work.bd_929b_eth_buf_0_sync_block_12
     port map (
      PCSPMA_STATUS_VECTOR(0) => PCSPMA_STATUS_VECTOR(6),
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => pcspma_status_cross(25),
      sync_rst1_reg => \^reset2pcspma\
    );
\PCSPMA_STATUS_CROSS_I[7].sync_pcspma_status\: entity work.bd_929b_eth_buf_0_sync_block_13
     port map (
      PCSPMA_STATUS_VECTOR(0) => PCSPMA_STATUS_VECTOR(7),
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => pcspma_status_cross(24),
      sync_rst1_reg => \^reset2pcspma\
    );
\PCSPMA_STATUS_CROSS_I[8].sync_pcspma_status\: entity work.bd_929b_eth_buf_0_sync_block_14
     port map (
      PCSPMA_STATUS_VECTOR(0) => PCSPMA_STATUS_VECTOR(8),
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => pcspma_status_cross(23),
      sync_rst1_reg => \^reset2pcspma\
    );
\PCSPMA_STATUS_CROSS_I[9].sync_pcspma_status\: entity work.bd_929b_eth_buf_0_sync_block_15
     port map (
      PCSPMA_STATUS_VECTOR(0) => PCSPMA_STATUS_VECTOR(9),
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => pcspma_status_cross(22),
      sync_rst1_reg => \^reset2pcspma\
    );
RAF_REG_CROSS_I: entity work.\bd_929b_eth_buf_0_bus_clk_cross__parameterized4\
     port map (
      D(12) => cr_reg_data(17),
      D(11) => cr_reg_data(19),
      D(10) => cr_reg_data(20),
      D(9) => cr_reg_data(21),
      D(8) => cr_reg_data(22),
      D(7) => cr_reg_data(23),
      D(6) => cr_reg_data(24),
      D(5) => cr_reg_data(25),
      D(4) => cr_reg_data(26),
      D(3) => cr_reg_data(27),
      D(2) => cr_reg_data(28),
      D(1) => cr_reg_data(29),
      D(0) => cr_reg_data(30),
      E(0) => COMBINE_RESETS_n_9,
      frame_is_broadcast_d10_reg => RCV_INTFCE_I_n_3,
      frame_is_multicast_d10_reg => RCV_INTFCE_I_n_2,
      \out\(2) => RX_CL_CLK_BAD_FRAME_ENBL,
      \out\(1) => RX_CL_CLK_BRDCAST_REJ,
      \out\(0) => RX_CL_CLK_MULCAST_REJ,
      rx_mac_aclk => rx_mac_aclk,
      \rxd_mem_next_available4write_ptr_reg_reg[9]\ => RAF_REG_CROSS_I_n_3,
      save_rx_goodframe_reg => RCV_INTFCE_I_n_1
    );
RCV_INTFCE_I: entity work.bd_929b_eth_buf_0_rx_if
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      AXI_STR_RXD_LAST => AXI_STR_RXD_LAST,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      AXI_STR_RXD_VALID => AXI_STR_RXD_VALID,
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      AXI_STR_RXS_DATA(31 downto 0) => AXI_STR_RXS_DATA(31 downto 0),
      AXI_STR_RXS_LAST => AXI_STR_RXS_LAST,
      AXI_STR_RXS_READY => AXI_STR_RXS_READY,
      AXI_STR_RXS_VALID => AXI_STR_RXS_VALID,
      ClkASignalInReg => ClkASignalInReg,
      ClkASignalInReg_reg => RCV_INTFCE_I_n_1,
      ClkASignalToggle_reg => RCV_INTFCE_I_n_9,
      \ClkBAxiEthBClkCrsBusOut_reg[14]\ => RAF_REG_CROSS_I_n_3,
      \ClkBAxiEthBClkCrsBusOut_reg[14]_0\(2) => RX_CL_CLK_BAD_FRAME_ENBL,
      \ClkBAxiEthBClkCrsBusOut_reg[14]_0\(1) => RX_CL_CLK_BRDCAST_REJ,
      \ClkBAxiEthBClkCrsBusOut_reg[14]_0\(0) => RX_CL_CLK_MULCAST_REJ,
      Q(35 downto 32) => AXI_STR_RXD_KEEP(3 downto 0),
      Q(31 downto 0) => AXI_STR_RXD_DATA(31 downto 0),
      RD_EN => \RX_AXISTREAM_IF_I/RD_EN\,
      RX_CLK_ENABLE_IN => RX_CLK_ENABLE_IN,
      SR(0) => reset2axi_str_rxs,
      data_in => ClkASignalToggle,
      frame_is_broadcast_d10_reg => RCV_INTFCE_I_n_3,
      frame_is_multicast_d10_reg => RCV_INTFCE_I_n_2,
      \out\ => \RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/p_3_out\,
      \ram_rd_en_temp__0\ => \RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/ram_rd_en_temp__0\,
      reset2axi_str_rxd => reset2axi_str_rxd,
      rx_axis_mac_tdata(7 downto 0) => rx_axis_mac_tdata(7 downto 0),
      rx_axis_mac_tlast => rx_axis_mac_tlast,
      rx_axis_mac_tuser => rx_axis_mac_tuser,
      rx_axis_mac_tvalid => rx_axis_mac_tvalid,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      rx_statistics_valid => rx_statistics_valid,
      rx_statistics_vector(25 downto 22) => rx_statistics_vector(26 downto 23),
      rx_statistics_vector(21 downto 0) => rx_statistics_vector(21 downto 0),
      rxclclk_buffer_mem_overflow_intrpt => rxclclk_buffer_mem_overflow_intrpt,
      rxclclk_frame_received_intrpt => rxclclk_frame_received_intrpt,
      rxclclk_frame_rejected_intrpt => rxclclk_frame_rejected_intrpt,
      speed_is_10_100 => speed_is_10_100,
      sync_rst1_reg(0) => \RX_AXISTREAM_IF_I/rxd_axistream_current_state0\
    );
RXCLCLK2AXICLK_INTRPT0: entity work.bd_929b_eth_buf_0_actv_hi_pulse_clk_cross
     port map (
      ClkBSignalOut => ClkBSignalOut,
      RESET2RX_CLIENT => reset2rx_client,
      S_AXI_ACLK => S_AXI_ACLK,
      rx_mac_aclk => rx_mac_aclk,
      rxclclk_frame_received_intrpt => rxclclk_frame_received_intrpt,
      sync_rst1_reg => \^reset2pcspma\
    );
RXCLCLK2AXICLK_INTRPT1: entity work.bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_16
     port map (
      RESET2RX_CLIENT => reset2rx_client,
      S_AXI_ACLK => S_AXI_ACLK,
      axiclk_frame_rejected_intrpt => axiclk_frame_rejected_intrpt,
      rx_mac_aclk => rx_mac_aclk,
      rxclclk_frame_rejected_intrpt => rxclclk_frame_rejected_intrpt,
      sync_rst1_reg => \^reset2pcspma\
    );
RXCLCLK2AXICLK_INTRPT2: entity work.bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_17
     port map (
      ClkASignalInReg => ClkASignalInReg,
      ClkASignalInReg_reg_0 => RCV_INTFCE_I_n_9,
      RESET2RX_CLIENT => reset2rx_client,
      S_AXI_ACLK => S_AXI_ACLK,
      axiclk_buffer_mem_overflow_intrpt => axiclk_buffer_mem_overflow_intrpt,
      data_in => ClkASignalToggle,
      rx_mac_aclk => rx_mac_aclk,
      rxclclk_buffer_mem_overflow_intrpt => rxclclk_buffer_mem_overflow_intrpt,
      sync_rst1_reg => \^reset2pcspma\
    );
RXCLCLK2AXICLK_ISR_6: entity work.bd_929b_eth_buf_0_sync_block_18
     port map (
      EMAC_RX_DCM_LOCKED_INT => EMAC_RX_DCM_LOCKED_INT,
      S_AXI_ACLK => S_AXI_ACLK,
      data_out => data_out,
      sync_rst1_reg => \^reset2pcspma\
    );
S_AXI_2TEMAC_ARVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => I_AXI_LITE_IPIF_n_3,
      I1 => S_AXI_ARVALID,
      O => S_AXI_2TEMAC_ARVALID
    );
S_AXI_2TEMAC_AWVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S_AXI_AWVALID,
      I1 => I_AXI_LITE_IPIF_n_5,
      O => S_AXI_2TEMAC_AWVALID
    );
S_AXI_2TEMAC_WVALID_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B00"
    )
        port map (
      I0 => I_AXI_LITE_IPIF_n_5,
      I1 => S_AXI_AWVALID,
      I2 => embedded_awaddr_reg,
      I3 => S_AXI_WVALID,
      O => S_AXI_2TEMAC_WVALID
    );
\S_AXI_BRESP[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B00"
    )
        port map (
      I0 => I_AXI_LITE_IPIF_n_5,
      I1 => S_AXI_AWVALID,
      I2 => embedded_awaddr_reg,
      I3 => S_AXI_2TEMAC_BRESP(0),
      O => S_AXI_BRESP(0)
    );
\S_AXI_BRESP[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B00"
    )
        port map (
      I0 => I_AXI_LITE_IPIF_n_5,
      I1 => S_AXI_AWVALID,
      I2 => embedded_awaddr_reg,
      I3 => S_AXI_2TEMAC_BRESP(1),
      O => S_AXI_BRESP(1)
    );
\S_AXI_RRESP[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B00"
    )
        port map (
      I0 => I_AXI_LITE_IPIF_n_3,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RRESP(0),
      O => S_AXI_RRESP(0)
    );
\S_AXI_RRESP[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B00"
    )
        port map (
      I0 => I_AXI_LITE_IPIF_n_3,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_2TEMAC_RRESP(1),
      O => S_AXI_RRESP(1)
    );
TAG_REG_CROSS_I: entity work.bd_929b_eth_buf_0_bus_clk_cross
     port map (
      D(31) => rtag_reg_data(0),
      D(30) => rtag_reg_data(1),
      D(29) => rtag_reg_data(2),
      D(28) => rtag_reg_data(3),
      D(27) => rtag_reg_data(4),
      D(26) => rtag_reg_data(5),
      D(25) => rtag_reg_data(6),
      D(24) => rtag_reg_data(7),
      D(23) => rtag_reg_data(8),
      D(22) => rtag_reg_data(9),
      D(21) => rtag_reg_data(10),
      D(20) => rtag_reg_data(11),
      D(19) => rtag_reg_data(12),
      D(18) => rtag_reg_data(13),
      D(17) => rtag_reg_data(14),
      D(16) => rtag_reg_data(15),
      D(15) => rtag_reg_data(16),
      D(14) => rtag_reg_data(17),
      D(13) => rtag_reg_data(18),
      D(12) => rtag_reg_data(19),
      D(11) => rtag_reg_data(20),
      D(10) => rtag_reg_data(21),
      D(9) => rtag_reg_data(22),
      D(8) => rtag_reg_data(23),
      D(7) => rtag_reg_data(24),
      D(6) => rtag_reg_data(25),
      D(5) => rtag_reg_data(26),
      D(4) => rtag_reg_data(27),
      D(3) => rtag_reg_data(28),
      D(2) => rtag_reg_data(29),
      D(1) => rtag_reg_data(30),
      D(0) => rtag_reg_data(31),
      E(0) => COMBINE_RESETS_n_9,
      rx_mac_aclk => rx_mac_aclk
    );
TPID0_REG_CROSS_I: entity work.bd_929b_eth_buf_0_bus_clk_cross_19
     port map (
      D(31) => tpid0_reg_data(0),
      D(30) => tpid0_reg_data(1),
      D(29) => tpid0_reg_data(2),
      D(28) => tpid0_reg_data(3),
      D(27) => tpid0_reg_data(4),
      D(26) => tpid0_reg_data(5),
      D(25) => tpid0_reg_data(6),
      D(24) => tpid0_reg_data(7),
      D(23) => tpid0_reg_data(8),
      D(22) => tpid0_reg_data(9),
      D(21) => tpid0_reg_data(10),
      D(20) => tpid0_reg_data(11),
      D(19) => tpid0_reg_data(12),
      D(18) => tpid0_reg_data(13),
      D(17) => tpid0_reg_data(14),
      D(16) => tpid0_reg_data(15),
      D(15) => tpid0_reg_data(16),
      D(14) => tpid0_reg_data(17),
      D(13) => tpid0_reg_data(18),
      D(12) => tpid0_reg_data(19),
      D(11) => tpid0_reg_data(20),
      D(10) => tpid0_reg_data(21),
      D(9) => tpid0_reg_data(22),
      D(8) => tpid0_reg_data(23),
      D(7) => tpid0_reg_data(24),
      D(6) => tpid0_reg_data(25),
      D(5) => tpid0_reg_data(26),
      D(4) => tpid0_reg_data(27),
      D(3) => tpid0_reg_data(28),
      D(2) => tpid0_reg_data(29),
      D(1) => tpid0_reg_data(30),
      D(0) => tpid0_reg_data(31),
      E(0) => COMBINE_RESETS_n_9,
      rx_mac_aclk => rx_mac_aclk
    );
TPID1_REG_CROSS_I: entity work.bd_929b_eth_buf_0_bus_clk_cross_20
     port map (
      D(31) => tpid1_reg_data(0),
      D(30) => tpid1_reg_data(1),
      D(29) => tpid1_reg_data(2),
      D(28) => tpid1_reg_data(3),
      D(27) => tpid1_reg_data(4),
      D(26) => tpid1_reg_data(5),
      D(25) => tpid1_reg_data(6),
      D(24) => tpid1_reg_data(7),
      D(23) => tpid1_reg_data(8),
      D(22) => tpid1_reg_data(9),
      D(21) => tpid1_reg_data(10),
      D(20) => tpid1_reg_data(11),
      D(19) => tpid1_reg_data(12),
      D(18) => tpid1_reg_data(13),
      D(17) => tpid1_reg_data(14),
      D(16) => tpid1_reg_data(15),
      D(15) => tpid1_reg_data(16),
      D(14) => tpid1_reg_data(17),
      D(13) => tpid1_reg_data(18),
      D(12) => tpid1_reg_data(19),
      D(11) => tpid1_reg_data(20),
      D(10) => tpid1_reg_data(21),
      D(9) => tpid1_reg_data(22),
      D(8) => tpid1_reg_data(23),
      D(7) => tpid1_reg_data(24),
      D(6) => tpid1_reg_data(25),
      D(5) => tpid1_reg_data(26),
      D(4) => tpid1_reg_data(27),
      D(3) => tpid1_reg_data(28),
      D(2) => tpid1_reg_data(29),
      D(1) => tpid1_reg_data(30),
      D(0) => tpid1_reg_data(31),
      rx_mac_aclk => rx_mac_aclk,
      sync_rst1_reg(0) => COMBINE_RESETS_n_9
    );
TXCLCLK2AXICLK_ISR_1: entity work.bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_21
     port map (
      EMAC_CLIENT_AUTONEG_INT => EMAC_CLIENT_AUTONEG_INT,
      EMAC_CLIENT_AUTONEG_INT_CROSS => EMAC_CLIENT_AUTONEG_INT_CROSS,
      RESET2TX_CLIENT => reset2tx_client,
      S_AXI_ACLK => S_AXI_ACLK,
      sync_rst1_reg => \^reset2pcspma\,
      tx_mac_aclk => tx_mac_aclk
    );
TXCLCLK2AXICLK_ISR_5: entity work.bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_22
     port map (
      RESET2TX_CLIENT => reset2tx_client,
      S_AXI_ACLK => S_AXI_ACLK,
      sync_rst1_reg => \^reset2pcspma\,
      tx_cmplt => ClkASignalIn,
      tx_cmplt_cross => tx_cmplt_cross,
      tx_mac_aclk => tx_mac_aclk
    );
TXCLCLK2AXICLK_ISR_8: entity work.bd_929b_eth_buf_0_sync_block_23
     port map (
      S_AXI_ACLK => S_AXI_ACLK,
      data_in => phy_reset_cmplte_intr,
      data_out => phy_reset_cmplte_intr_cross,
      sync_rst1_reg => \^reset2pcspma\
    );
TX_IFGP_CROSS_I: entity work.\bd_929b_eth_buf_0_bus_clk_cross__parameterized6\
     port map (
      D(7) => tx_ifg_delay_i(24),
      D(6) => tx_ifg_delay_i(25),
      D(5) => tx_ifg_delay_i(26),
      D(4) => tx_ifg_delay_i(27),
      D(3) => tx_ifg_delay_i(28),
      D(2) => tx_ifg_delay_i(29),
      D(1) => tx_ifg_delay_i(30),
      D(0) => tx_ifg_delay_i(31),
      E(0) => COMBINE_RESETS_n_5,
      tx_ifg_delay(24 to 31) => tx_ifg_delay(24 to 31),
      tx_mac_aclk => tx_mac_aclk
    );
TX_INTFCE_I: entity work.bd_929b_eth_buf_0_tx_if
     port map (
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      AXI_STR_TXC_TLAST => AXI_STR_TXC_TLAST,
      AXI_STR_TXC_TREADY => AXI_STR_TXC_TREADY,
      AXI_STR_TXC_TVALID => AXI_STR_TXC_TVALID,
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      AXI_STR_TXD_TDATA(31 downto 0) => AXI_STR_TXD_TDATA(31 downto 0),
      AXI_STR_TXD_TKEEP(3 downto 0) => AXI_STR_TXD_TKEEP(3 downto 0),
      AXI_STR_TXD_TLAST => AXI_STR_TXD_TLAST,
      AXI_STR_TXD_TREADY => AXI_STR_TXD_TREADY,
      AXI_STR_TXD_TVALID => AXI_STR_TXD_TVALID,
      ClkARst => ClkARst,
      reset2axi_str_txd => reset2axi_str_txd,
      speed_is_10_100 => speed_is_10_100,
      sync_rst1_reg => COMBINE_RESETS_n_8,
      tx_axis_mac_tdata(7 downto 0) => tx_axis_mac_tdata(7 downto 0),
      tx_axis_mac_tlast => tx_axis_mac_tlast,
      tx_axis_mac_tready => tx_axis_mac_tready,
      tx_axis_mac_tvalid => tx_axis_mac_tvalid,
      tx_cmplt => ClkASignalIn,
      tx_init_in_prog_cross => tx_init_in_prog_cross,
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset
    );
TX_PAUSE_FRAME_CROSS_I: entity work.bd_929b_eth_buf_0_bus_and_enable_clk_cross
     port map (
      ClkASignalInReg => ClkASignalInReg_0,
      D(15) => tx_pause_reg_data_i(16),
      D(14) => tx_pause_reg_data_i(17),
      D(13) => tx_pause_reg_data_i(18),
      D(12) => tx_pause_reg_data_i(19),
      D(11) => tx_pause_reg_data_i(20),
      D(10) => tx_pause_reg_data_i(21),
      D(9) => tx_pause_reg_data_i(22),
      D(8) => tx_pause_reg_data_i(23),
      D(7) => tx_pause_reg_data_i(24),
      D(6) => tx_pause_reg_data_i(25),
      D(5) => tx_pause_reg_data_i(26),
      D(4) => tx_pause_reg_data_i(27),
      D(3) => tx_pause_reg_data_i(28),
      D(2) => tx_pause_reg_data_i(29),
      D(1) => tx_pause_reg_data_i(30),
      D(0) => tx_pause_reg_data_i(31),
      E(0) => I_REGISTERS_n_196,
      RESET2TX_CLIENT => reset2tx_client,
      S_AXI_ACLK => S_AXI_ACLK,
      pause_req => pause_req,
      pause_val(16 to 31) => pause_val(16 to 31),
      sync_rst1_reg => \^reset2pcspma\,
      tx_mac_aclk => tx_mac_aclk,
      tx_pause_request => tx_pause_request
    );
UAWL_REG_CROSS_I: entity work.bd_929b_eth_buf_0_bus_clk_cross_24
     port map (
      D(31) => uawl_reg_data(0),
      D(30) => uawl_reg_data(1),
      D(29) => uawl_reg_data(2),
      D(28) => uawl_reg_data(3),
      D(27) => uawl_reg_data(4),
      D(26) => uawl_reg_data(5),
      D(25) => uawl_reg_data(6),
      D(24) => uawl_reg_data(7),
      D(23) => uawl_reg_data(8),
      D(22) => uawl_reg_data(9),
      D(21) => uawl_reg_data(10),
      D(20) => uawl_reg_data(11),
      D(19) => uawl_reg_data(12),
      D(18) => uawl_reg_data(13),
      D(17) => uawl_reg_data(14),
      D(16) => uawl_reg_data(15),
      D(15) => uawl_reg_data(16),
      D(14) => uawl_reg_data(17),
      D(13) => uawl_reg_data(18),
      D(12) => uawl_reg_data(19),
      D(11) => uawl_reg_data(20),
      D(10) => uawl_reg_data(21),
      D(9) => uawl_reg_data(22),
      D(8) => uawl_reg_data(23),
      D(7) => uawl_reg_data(24),
      D(6) => uawl_reg_data(25),
      D(5) => uawl_reg_data(26),
      D(4) => uawl_reg_data(27),
      D(3) => uawl_reg_data(28),
      D(2) => uawl_reg_data(29),
      D(1) => uawl_reg_data(30),
      D(0) => uawl_reg_data(31),
      rx_mac_aclk => rx_mac_aclk,
      sync_rst1_reg(0) => COMBINE_RESETS_n_9
    );
UAWU_REG_CROSS_I: entity work.\bd_929b_eth_buf_0_bus_clk_cross__parameterized2\
     port map (
      D(15) => uawu_reg_data(16),
      D(14) => uawu_reg_data(17),
      D(13) => uawu_reg_data(18),
      D(12) => uawu_reg_data(19),
      D(11) => uawu_reg_data(20),
      D(10) => uawu_reg_data(21),
      D(9) => uawu_reg_data(22),
      D(8) => uawu_reg_data(23),
      D(7) => uawu_reg_data(24),
      D(6) => uawu_reg_data(25),
      D(5) => uawu_reg_data(26),
      D(4) => uawu_reg_data(27),
      D(3) => uawu_reg_data(28),
      D(2) => uawu_reg_data(29),
      D(1) => uawu_reg_data(30),
      D(0) => uawu_reg_data(31),
      rx_mac_aclk => rx_mac_aclk,
      sync_rst1_reg(0) => COMBINE_RESETS_n_9
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
bus2ip_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \^reset2pcspma\,
      Q => bus2ip_reset_reg,
      R => '0'
    );
embedded_araddr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7400"
    )
        port map (
      I0 => I_AXI_LITE_IPIF_n_3,
      I1 => S_AXI_ARVALID,
      I2 => embedded_araddr_reg,
      I3 => S_AXI_ARESETN,
      O => embedded_araddr_reg_i_1_n_0
    );
embedded_araddr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => embedded_araddr_reg_i_1_n_0,
      Q => embedded_araddr_reg,
      R => '0'
    );
embedded_awaddr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7400"
    )
        port map (
      I0 => I_AXI_LITE_IPIF_n_5,
      I1 => S_AXI_AWVALID,
      I2 => embedded_awaddr_reg,
      I3 => S_AXI_ARESETN,
      O => embedded_awaddr_reg_i_1_n_0
    );
embedded_awaddr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => embedded_awaddr_reg_i_1_n_0,
      Q => embedded_awaddr_reg,
      R => '0'
    );
gen_sample_rx_mac_config: entity work.bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_25
     port map (
      ClkASignalToggle_reg_0 => gen_sample_rx_mac_config_n_1,
      S_AXI_ACLK => S_AXI_ACLK,
      data_in => ClkASignalToggle_1,
      rx_mac_aclk => rx_mac_aclk,
      sample_config => sample_config,
      sample_rx_mac_config => sample_rx_mac_config
    );
gen_sample_tx_mac_config: entity work.bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_26
     port map (
      ClkASignalInReg_reg => gen_sample_rx_mac_config_n_1,
      S_AXI_ACLK => S_AXI_ACLK,
      data_in => ClkASignalToggle_1,
      sample_tx_mac_config => sample_tx_mac_config,
      tx_mac_aclk => tx_mac_aclk
    );
\ip2shim_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(0),
      Q => ip2shim_data(0),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(10),
      Q => ip2shim_data(10),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(11),
      Q => ip2shim_data(11),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(12),
      Q => ip2shim_data(12),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(13),
      Q => ip2shim_data(13),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(14),
      Q => ip2shim_data(14),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(15),
      Q => ip2shim_data(15),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(16),
      Q => ip2shim_data(16),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(17),
      Q => ip2shim_data(17),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(18),
      Q => ip2shim_data(18),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(19),
      Q => ip2shim_data(19),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(1),
      Q => ip2shim_data(1),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(20),
      Q => ip2shim_data(20),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(21),
      Q => ip2shim_data(21),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(22),
      Q => ip2shim_data(22),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(23),
      Q => ip2shim_data(23),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(24),
      Q => ip2shim_data(24),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(25),
      Q => ip2shim_data(25),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(26),
      Q => ip2shim_data(26),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(27),
      Q => ip2shim_data(27),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(28),
      Q => ip2shim_data(28),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(29),
      Q => ip2shim_data(29),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(2),
      Q => ip2shim_data(2),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(30),
      Q => ip2shim_data(30),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(31),
      Q => ip2shim_data(31),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(3),
      Q => ip2shim_data(3),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(4),
      Q => ip2shim_data(4),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(5),
      Q => ip2shim_data(5),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(6),
      Q => ip2shim_data(6),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(7),
      Q => ip2shim_data(7),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(8),
      Q => ip2shim_data(8),
      R => \^reset2pcspma\
    );
\ip2shim_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_data(9),
      Q => ip2shim_data(9),
      R => \^reset2pcspma\
    );
ip2shim_rd_ack_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_rd_ack,
      Q => ip2shim_rd_ack,
      R => \^reset2pcspma\
    );
ip2shim_wr_ack_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => reg_ip2bus_wr_ack,
      Q => ip2shim_wr_ack,
      R => \^reset2pcspma\
    );
mdio_i_temac_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mdio_i_top,
      I1 => mdio_t_pcspma,
      I2 => mdio_o_pcspma,
      O => mdio_i_temac
    );
sample_config_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sample_config0,
      Q => sample_config,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_929b_eth_buf_0 is
  port (
    INTERRUPT : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 17 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 17 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    EMAC_CLIENT_AUTONEG_INT : in STD_LOGIC;
    EMAC_RESET_DONE_INT : in STD_LOGIC;
    EMAC_RX_DCM_LOCKED_INT : in STD_LOGIC;
    PCSPMA_STATUS_VECTOR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AXI_STR_TXD_ACLK : in STD_LOGIC;
    AXI_STR_TXD_ARESETN : in STD_LOGIC;
    AXI_STR_TXD_TVALID : in STD_LOGIC;
    AXI_STR_TXD_TREADY : out STD_LOGIC;
    AXI_STR_TXD_TLAST : in STD_LOGIC;
    AXI_STR_TXD_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_STR_TXD_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_STR_TXC_ACLK : in STD_LOGIC;
    AXI_STR_TXC_ARESETN : in STD_LOGIC;
    AXI_STR_TXC_TVALID : in STD_LOGIC;
    AXI_STR_TXC_TREADY : out STD_LOGIC;
    AXI_STR_TXC_TLAST : in STD_LOGIC;
    AXI_STR_TXC_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_STR_TXC_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_STR_RXD_ACLK : in STD_LOGIC;
    AXI_STR_RXD_ARESETN : in STD_LOGIC;
    AXI_STR_RXD_VALID : out STD_LOGIC;
    AXI_STR_RXD_READY : in STD_LOGIC;
    AXI_STR_RXD_LAST : out STD_LOGIC;
    AXI_STR_RXD_KEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_STR_RXD_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_STR_RXS_ACLK : in STD_LOGIC;
    AXI_STR_RXS_ARESETN : in STD_LOGIC;
    AXI_STR_RXS_VALID : out STD_LOGIC;
    AXI_STR_RXS_READY : in STD_LOGIC;
    AXI_STR_RXS_LAST : out STD_LOGIC;
    AXI_STR_RXS_KEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_STR_RXS_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pause_req : out STD_LOGIC;
    pause_val : out STD_LOGIC_VECTOR ( 16 to 31 );
    S_AXI_2TEMAC_AWADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_2TEMAC_AWVALID : out STD_LOGIC;
    S_AXI_2TEMAC_AWREADY : in STD_LOGIC;
    S_AXI_2TEMAC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2TEMAC_WVALID : out STD_LOGIC;
    S_AXI_2TEMAC_WREADY : in STD_LOGIC;
    S_AXI_2TEMAC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_2TEMAC_BVALID : in STD_LOGIC;
    S_AXI_2TEMAC_BREADY : out STD_LOGIC;
    S_AXI_2TEMAC_ARADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_2TEMAC_ARVALID : out STD_LOGIC;
    S_AXI_2TEMAC_ARREADY : in STD_LOGIC;
    S_AXI_2TEMAC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2TEMAC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_2TEMAC_RVALID : in STD_LOGIC;
    S_AXI_2TEMAC_RREADY : out STD_LOGIC;
    RX_CLK_ENABLE_IN : in STD_LOGIC;
    rx_statistics_vector : in STD_LOGIC_VECTOR ( 27 downto 0 );
    rx_statistics_valid : in STD_LOGIC;
    rx_mac_aclk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    rx_axis_mac_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_axis_mac_tvalid : in STD_LOGIC;
    rx_axis_mac_tlast : in STD_LOGIC;
    rx_axis_mac_tuser : in STD_LOGIC;
    tx_ifg_delay : out STD_LOGIC_VECTOR ( 24 to 31 );
    tx_mac_aclk : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    tx_axis_mac_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_axis_mac_tvalid : out STD_LOGIC;
    tx_axis_mac_tlast : out STD_LOGIC;
    tx_axis_mac_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_axis_mac_tready : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    RESET2PCSPMA : out STD_LOGIC;
    RESET2TEMACn : out STD_LOGIC;
    PHY_RST_N : out STD_LOGIC;
    mdio_i_top : in STD_LOGIC;
    mdio_o_top : out STD_LOGIC;
    mdio_t_top : out STD_LOGIC;
    mdc_top : out STD_LOGIC;
    mdio_t_pcspma : in STD_LOGIC;
    mdio_o_pcspma : in STD_LOGIC;
    mdio_i_temac : out STD_LOGIC;
    mdio_o_temac : in STD_LOGIC;
    mdio_t_temac : in STD_LOGIC;
    mdc_temac : in STD_LOGIC;
    GTX_CLK : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_929b_eth_buf_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_929b_eth_buf_0 : entity is "bd_929b_eth_buf_0,axi_ethernet_buffer_v2_0_15,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bd_929b_eth_buf_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of bd_929b_eth_buf_0 : entity is "axi_ethernet_buffer_v2_0_15,Vivado 2017.2";
end bd_929b_eth_buf_0;

architecture STRUCTURE of bd_929b_eth_buf_0 is
  attribute C_AVB : integer;
  attribute C_AVB of U0 : label is 0;
  attribute C_ENABLE_1588 : integer;
  attribute C_ENABLE_1588 of U0 : label is 0;
  attribute C_ENABLE_LVDS : integer;
  attribute C_ENABLE_LVDS of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HALFDUP : integer;
  attribute C_HALFDUP of U0 : label is 0;
  attribute C_MCAST_EXTEND : integer;
  attribute C_MCAST_EXTEND of U0 : label is 0;
  attribute C_PHYADDR : integer;
  attribute C_PHYADDR of U0 : label is 1;
  attribute C_PHY_RST_COUNT : integer;
  attribute C_PHY_RST_COUNT of U0 : label is 500;
  attribute C_PHY_TYPE : integer;
  attribute C_PHY_TYPE of U0 : label is 3;
  attribute C_RXCSUM : integer;
  attribute C_RXCSUM of U0 : label is 0;
  attribute C_RXMEM : integer;
  attribute C_RXMEM of U0 : label is 4096;
  attribute C_RXVLAN_STRP : integer;
  attribute C_RXVLAN_STRP of U0 : label is 0;
  attribute C_RXVLAN_TAG : integer;
  attribute C_RXVLAN_TAG of U0 : label is 0;
  attribute C_RXVLAN_TRAN : integer;
  attribute C_RXVLAN_TRAN of U0 : label is 0;
  attribute C_SIMULATION : integer;
  attribute C_SIMULATION of U0 : label is 0;
  attribute C_STATS : integer;
  attribute C_STATS of U0 : label is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_TEMAC_ADDR_WIDTH : integer;
  attribute C_TEMAC_ADDR_WIDTH of U0 : label is 12;
  attribute C_TXCSUM : integer;
  attribute C_TXCSUM of U0 : label is 0;
  attribute C_TXMEM : integer;
  attribute C_TXMEM of U0 : label is 4096;
  attribute C_TXVLAN_STRP : integer;
  attribute C_TXVLAN_STRP of U0 : label is 0;
  attribute C_TXVLAN_TAG : integer;
  attribute C_TXVLAN_TAG of U0 : label is 0;
  attribute C_TXVLAN_TRAN : integer;
  attribute C_TXVLAN_TRAN of U0 : label is 0;
  attribute C_TYPE : integer;
  attribute C_TYPE of U0 : label is 1;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15
     port map (
      AXI_STR_RXD_ACLK => AXI_STR_RXD_ACLK,
      AXI_STR_RXD_ARESETN => AXI_STR_RXD_ARESETN,
      AXI_STR_RXD_DATA(31 downto 0) => AXI_STR_RXD_DATA(31 downto 0),
      AXI_STR_RXD_KEEP(3 downto 0) => AXI_STR_RXD_KEEP(3 downto 0),
      AXI_STR_RXD_LAST => AXI_STR_RXD_LAST,
      AXI_STR_RXD_READY => AXI_STR_RXD_READY,
      AXI_STR_RXD_VALID => AXI_STR_RXD_VALID,
      AXI_STR_RXS_ACLK => AXI_STR_RXS_ACLK,
      AXI_STR_RXS_ARESETN => AXI_STR_RXS_ARESETN,
      AXI_STR_RXS_DATA(31 downto 0) => AXI_STR_RXS_DATA(31 downto 0),
      AXI_STR_RXS_KEEP(3 downto 0) => AXI_STR_RXS_KEEP(3 downto 0),
      AXI_STR_RXS_LAST => AXI_STR_RXS_LAST,
      AXI_STR_RXS_READY => AXI_STR_RXS_READY,
      AXI_STR_RXS_VALID => AXI_STR_RXS_VALID,
      AXI_STR_TXC_ACLK => AXI_STR_TXC_ACLK,
      AXI_STR_TXC_ARESETN => AXI_STR_TXC_ARESETN,
      AXI_STR_TXC_TDATA(31 downto 0) => AXI_STR_TXC_TDATA(31 downto 0),
      AXI_STR_TXC_TKEEP(3 downto 0) => AXI_STR_TXC_TKEEP(3 downto 0),
      AXI_STR_TXC_TLAST => AXI_STR_TXC_TLAST,
      AXI_STR_TXC_TREADY => AXI_STR_TXC_TREADY,
      AXI_STR_TXC_TVALID => AXI_STR_TXC_TVALID,
      AXI_STR_TXD_ACLK => AXI_STR_TXD_ACLK,
      AXI_STR_TXD_ARESETN => AXI_STR_TXD_ARESETN,
      AXI_STR_TXD_TDATA(31 downto 0) => AXI_STR_TXD_TDATA(31 downto 0),
      AXI_STR_TXD_TKEEP(3 downto 0) => AXI_STR_TXD_TKEEP(3 downto 0),
      AXI_STR_TXD_TLAST => AXI_STR_TXD_TLAST,
      AXI_STR_TXD_TREADY => AXI_STR_TXD_TREADY,
      AXI_STR_TXD_TVALID => AXI_STR_TXD_TVALID,
      EMAC_CLIENT_AUTONEG_INT => EMAC_CLIENT_AUTONEG_INT,
      EMAC_RESET_DONE_INT => EMAC_RESET_DONE_INT,
      EMAC_RX_DCM_LOCKED_INT => EMAC_RX_DCM_LOCKED_INT,
      GTX_CLK => GTX_CLK,
      INTERRUPT => INTERRUPT,
      PCSPMA_STATUS_VECTOR(15 downto 0) => PCSPMA_STATUS_VECTOR(15 downto 0),
      PHY_RST_N => PHY_RST_N,
      RESET2PCSPMA => RESET2PCSPMA,
      RESET2TEMACn => RESET2TEMACn,
      RX_CLK_ENABLE_IN => RX_CLK_ENABLE_IN,
      S_AXI_2TEMAC_ARADDR(11 downto 0) => S_AXI_2TEMAC_ARADDR(11 downto 0),
      S_AXI_2TEMAC_ARREADY => S_AXI_2TEMAC_ARREADY,
      S_AXI_2TEMAC_ARVALID => S_AXI_2TEMAC_ARVALID,
      S_AXI_2TEMAC_AWADDR(11 downto 0) => S_AXI_2TEMAC_AWADDR(11 downto 0),
      S_AXI_2TEMAC_AWREADY => S_AXI_2TEMAC_AWREADY,
      S_AXI_2TEMAC_AWVALID => S_AXI_2TEMAC_AWVALID,
      S_AXI_2TEMAC_BREADY => S_AXI_2TEMAC_BREADY,
      S_AXI_2TEMAC_BRESP(1 downto 0) => S_AXI_2TEMAC_BRESP(1 downto 0),
      S_AXI_2TEMAC_BVALID => S_AXI_2TEMAC_BVALID,
      S_AXI_2TEMAC_RDATA(31 downto 0) => S_AXI_2TEMAC_RDATA(31 downto 0),
      S_AXI_2TEMAC_RREADY => S_AXI_2TEMAC_RREADY,
      S_AXI_2TEMAC_RRESP(1 downto 0) => S_AXI_2TEMAC_RRESP(1 downto 0),
      S_AXI_2TEMAC_RVALID => S_AXI_2TEMAC_RVALID,
      S_AXI_2TEMAC_WDATA(31 downto 0) => S_AXI_2TEMAC_WDATA(31 downto 0),
      S_AXI_2TEMAC_WREADY => S_AXI_2TEMAC_WREADY,
      S_AXI_2TEMAC_WVALID => S_AXI_2TEMAC_WVALID,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARADDR(17 downto 0) => S_AXI_ARADDR(17 downto 0),
      S_AXI_ARESETN => S_AXI_ARESETN,
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_ARVALID => S_AXI_ARVALID,
      S_AXI_AWADDR(17 downto 0) => S_AXI_AWADDR(17 downto 0),
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_AWVALID => S_AXI_AWVALID,
      S_AXI_BREADY => S_AXI_BREADY,
      S_AXI_BRESP(1 downto 0) => S_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => S_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => S_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => S_AXI_RREADY,
      S_AXI_RRESP(1 downto 0) => S_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => S_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => S_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => S_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => S_AXI_WVALID,
      mdc_temac => mdc_temac,
      mdc_top => mdc_top,
      mdio_i_temac => mdio_i_temac,
      mdio_i_top => mdio_i_top,
      mdio_o_pcspma => mdio_o_pcspma,
      mdio_o_temac => mdio_o_temac,
      mdio_o_top => mdio_o_top,
      mdio_t_pcspma => mdio_t_pcspma,
      mdio_t_temac => mdio_t_temac,
      mdio_t_top => mdio_t_top,
      pause_req => pause_req,
      pause_val(16 to 31) => pause_val(16 to 31),
      rx_axis_mac_tdata(7 downto 0) => rx_axis_mac_tdata(7 downto 0),
      rx_axis_mac_tlast => rx_axis_mac_tlast,
      rx_axis_mac_tuser => rx_axis_mac_tuser,
      rx_axis_mac_tvalid => rx_axis_mac_tvalid,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      rx_statistics_valid => rx_statistics_valid,
      rx_statistics_vector(27 downto 0) => rx_statistics_vector(27 downto 0),
      speed_is_10_100 => speed_is_10_100,
      tx_axis_mac_tdata(7 downto 0) => tx_axis_mac_tdata(7 downto 0),
      tx_axis_mac_tlast => tx_axis_mac_tlast,
      tx_axis_mac_tready => tx_axis_mac_tready,
      tx_axis_mac_tuser(0) => tx_axis_mac_tuser(0),
      tx_axis_mac_tvalid => tx_axis_mac_tvalid,
      tx_ifg_delay(24 to 31) => tx_ifg_delay(24 to 31),
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset
    );
end STRUCTURE;
