
STM32G031Y8Y6TR_temp_adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a28  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001fc  08005ae4  08005ae4  00006ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ce0  08005ce0  00007090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005ce0  08005ce0  00007090  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005ce0  08005ce0  00007090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ce0  08005ce0  00006ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005ce4  08005ce4  00006ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  08005ce8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007ec  20000090  08005d78  00007090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000087c  08005d78  0000787c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d24e  00000000  00000000  000070b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002663  00000000  00000000  00014306  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e10  00000000  00000000  00016970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000abd  00000000  00000000  00017780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000186f7  00000000  00000000  0001823d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011641  00000000  00000000  00030934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094557  00000000  00000000  00041f75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d64cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d48  00000000  00000000  000d6510  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000da258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000090 	.word	0x20000090
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005acc 	.word	0x08005acc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000094 	.word	0x20000094
 8000100:	08005acc 	.word	0x08005acc

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			@ (mov r8, r8)

08000230 <__aeabi_cfrcmple>:
 8000230:	4684      	mov	ip, r0
 8000232:	0008      	movs	r0, r1
 8000234:	4661      	mov	r1, ip
 8000236:	e7ff      	b.n	8000238 <__aeabi_cfcmpeq>

08000238 <__aeabi_cfcmpeq>:
 8000238:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800023a:	f000 fbf1 	bl	8000a20 <__lesf2>
 800023e:	2800      	cmp	r0, #0
 8000240:	d401      	bmi.n	8000246 <__aeabi_cfcmpeq+0xe>
 8000242:	2100      	movs	r1, #0
 8000244:	42c8      	cmn	r0, r1
 8000246:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000248 <__aeabi_fcmpeq>:
 8000248:	b510      	push	{r4, lr}
 800024a:	f000 fb79 	bl	8000940 <__eqsf2>
 800024e:	4240      	negs	r0, r0
 8000250:	3001      	adds	r0, #1
 8000252:	bd10      	pop	{r4, pc}

08000254 <__aeabi_fcmplt>:
 8000254:	b510      	push	{r4, lr}
 8000256:	f000 fbe3 	bl	8000a20 <__lesf2>
 800025a:	2800      	cmp	r0, #0
 800025c:	db01      	blt.n	8000262 <__aeabi_fcmplt+0xe>
 800025e:	2000      	movs	r0, #0
 8000260:	bd10      	pop	{r4, pc}
 8000262:	2001      	movs	r0, #1
 8000264:	bd10      	pop	{r4, pc}
 8000266:	46c0      	nop			@ (mov r8, r8)

08000268 <__aeabi_fcmple>:
 8000268:	b510      	push	{r4, lr}
 800026a:	f000 fbd9 	bl	8000a20 <__lesf2>
 800026e:	2800      	cmp	r0, #0
 8000270:	dd01      	ble.n	8000276 <__aeabi_fcmple+0xe>
 8000272:	2000      	movs	r0, #0
 8000274:	bd10      	pop	{r4, pc}
 8000276:	2001      	movs	r0, #1
 8000278:	bd10      	pop	{r4, pc}
 800027a:	46c0      	nop			@ (mov r8, r8)

0800027c <__aeabi_fcmpgt>:
 800027c:	b510      	push	{r4, lr}
 800027e:	f000 fb87 	bl	8000990 <__gesf2>
 8000282:	2800      	cmp	r0, #0
 8000284:	dc01      	bgt.n	800028a <__aeabi_fcmpgt+0xe>
 8000286:	2000      	movs	r0, #0
 8000288:	bd10      	pop	{r4, pc}
 800028a:	2001      	movs	r0, #1
 800028c:	bd10      	pop	{r4, pc}
 800028e:	46c0      	nop			@ (mov r8, r8)

08000290 <__aeabi_fcmpge>:
 8000290:	b510      	push	{r4, lr}
 8000292:	f000 fb7d 	bl	8000990 <__gesf2>
 8000296:	2800      	cmp	r0, #0
 8000298:	da01      	bge.n	800029e <__aeabi_fcmpge+0xe>
 800029a:	2000      	movs	r0, #0
 800029c:	bd10      	pop	{r4, pc}
 800029e:	2001      	movs	r0, #1
 80002a0:	bd10      	pop	{r4, pc}
 80002a2:	46c0      	nop			@ (mov r8, r8)

080002a4 <__aeabi_lmul>:
 80002a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002a6:	46ce      	mov	lr, r9
 80002a8:	4699      	mov	r9, r3
 80002aa:	0c03      	lsrs	r3, r0, #16
 80002ac:	469c      	mov	ip, r3
 80002ae:	0413      	lsls	r3, r2, #16
 80002b0:	4647      	mov	r7, r8
 80002b2:	0c1b      	lsrs	r3, r3, #16
 80002b4:	001d      	movs	r5, r3
 80002b6:	000e      	movs	r6, r1
 80002b8:	4661      	mov	r1, ip
 80002ba:	0404      	lsls	r4, r0, #16
 80002bc:	0c24      	lsrs	r4, r4, #16
 80002be:	b580      	push	{r7, lr}
 80002c0:	0007      	movs	r7, r0
 80002c2:	0c10      	lsrs	r0, r2, #16
 80002c4:	434b      	muls	r3, r1
 80002c6:	4365      	muls	r5, r4
 80002c8:	4341      	muls	r1, r0
 80002ca:	4360      	muls	r0, r4
 80002cc:	0c2c      	lsrs	r4, r5, #16
 80002ce:	18c0      	adds	r0, r0, r3
 80002d0:	1824      	adds	r4, r4, r0
 80002d2:	468c      	mov	ip, r1
 80002d4:	42a3      	cmp	r3, r4
 80002d6:	d903      	bls.n	80002e0 <__aeabi_lmul+0x3c>
 80002d8:	2380      	movs	r3, #128	@ 0x80
 80002da:	025b      	lsls	r3, r3, #9
 80002dc:	4698      	mov	r8, r3
 80002de:	44c4      	add	ip, r8
 80002e0:	4649      	mov	r1, r9
 80002e2:	4379      	muls	r1, r7
 80002e4:	4356      	muls	r6, r2
 80002e6:	0c23      	lsrs	r3, r4, #16
 80002e8:	042d      	lsls	r5, r5, #16
 80002ea:	0c2d      	lsrs	r5, r5, #16
 80002ec:	1989      	adds	r1, r1, r6
 80002ee:	4463      	add	r3, ip
 80002f0:	0424      	lsls	r4, r4, #16
 80002f2:	1960      	adds	r0, r4, r5
 80002f4:	18c9      	adds	r1, r1, r3
 80002f6:	bcc0      	pop	{r6, r7}
 80002f8:	46b9      	mov	r9, r7
 80002fa:	46b0      	mov	r8, r6
 80002fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fe:	46c0      	nop			@ (mov r8, r8)

08000300 <__aeabi_f2uiz>:
 8000300:	219e      	movs	r1, #158	@ 0x9e
 8000302:	b510      	push	{r4, lr}
 8000304:	05c9      	lsls	r1, r1, #23
 8000306:	1c04      	adds	r4, r0, #0
 8000308:	f7ff ffc2 	bl	8000290 <__aeabi_fcmpge>
 800030c:	2800      	cmp	r0, #0
 800030e:	d103      	bne.n	8000318 <__aeabi_f2uiz+0x18>
 8000310:	1c20      	adds	r0, r4, #0
 8000312:	f000 ff8b 	bl	800122c <__aeabi_f2iz>
 8000316:	bd10      	pop	{r4, pc}
 8000318:	219e      	movs	r1, #158	@ 0x9e
 800031a:	1c20      	adds	r0, r4, #0
 800031c:	05c9      	lsls	r1, r1, #23
 800031e:	f000 fd21 	bl	8000d64 <__aeabi_fsub>
 8000322:	f000 ff83 	bl	800122c <__aeabi_f2iz>
 8000326:	2380      	movs	r3, #128	@ 0x80
 8000328:	061b      	lsls	r3, r3, #24
 800032a:	469c      	mov	ip, r3
 800032c:	4460      	add	r0, ip
 800032e:	e7f2      	b.n	8000316 <__aeabi_f2uiz+0x16>

08000330 <__aeabi_fadd>:
 8000330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000332:	024b      	lsls	r3, r1, #9
 8000334:	0a5a      	lsrs	r2, r3, #9
 8000336:	4694      	mov	ip, r2
 8000338:	004a      	lsls	r2, r1, #1
 800033a:	0fc9      	lsrs	r1, r1, #31
 800033c:	46ce      	mov	lr, r9
 800033e:	4647      	mov	r7, r8
 8000340:	4689      	mov	r9, r1
 8000342:	0045      	lsls	r5, r0, #1
 8000344:	0246      	lsls	r6, r0, #9
 8000346:	0e2d      	lsrs	r5, r5, #24
 8000348:	0e12      	lsrs	r2, r2, #24
 800034a:	b580      	push	{r7, lr}
 800034c:	0999      	lsrs	r1, r3, #6
 800034e:	0a77      	lsrs	r7, r6, #9
 8000350:	0fc4      	lsrs	r4, r0, #31
 8000352:	09b6      	lsrs	r6, r6, #6
 8000354:	1aab      	subs	r3, r5, r2
 8000356:	454c      	cmp	r4, r9
 8000358:	d020      	beq.n	800039c <__aeabi_fadd+0x6c>
 800035a:	2b00      	cmp	r3, #0
 800035c:	dd0c      	ble.n	8000378 <__aeabi_fadd+0x48>
 800035e:	2a00      	cmp	r2, #0
 8000360:	d134      	bne.n	80003cc <__aeabi_fadd+0x9c>
 8000362:	2900      	cmp	r1, #0
 8000364:	d02a      	beq.n	80003bc <__aeabi_fadd+0x8c>
 8000366:	1e5a      	subs	r2, r3, #1
 8000368:	2b01      	cmp	r3, #1
 800036a:	d100      	bne.n	800036e <__aeabi_fadd+0x3e>
 800036c:	e08f      	b.n	800048e <__aeabi_fadd+0x15e>
 800036e:	2bff      	cmp	r3, #255	@ 0xff
 8000370:	d100      	bne.n	8000374 <__aeabi_fadd+0x44>
 8000372:	e0cd      	b.n	8000510 <__aeabi_fadd+0x1e0>
 8000374:	0013      	movs	r3, r2
 8000376:	e02f      	b.n	80003d8 <__aeabi_fadd+0xa8>
 8000378:	2b00      	cmp	r3, #0
 800037a:	d060      	beq.n	800043e <__aeabi_fadd+0x10e>
 800037c:	1b53      	subs	r3, r2, r5
 800037e:	2d00      	cmp	r5, #0
 8000380:	d000      	beq.n	8000384 <__aeabi_fadd+0x54>
 8000382:	e0ee      	b.n	8000562 <__aeabi_fadd+0x232>
 8000384:	2e00      	cmp	r6, #0
 8000386:	d100      	bne.n	800038a <__aeabi_fadd+0x5a>
 8000388:	e13e      	b.n	8000608 <__aeabi_fadd+0x2d8>
 800038a:	1e5c      	subs	r4, r3, #1
 800038c:	2b01      	cmp	r3, #1
 800038e:	d100      	bne.n	8000392 <__aeabi_fadd+0x62>
 8000390:	e16b      	b.n	800066a <__aeabi_fadd+0x33a>
 8000392:	2bff      	cmp	r3, #255	@ 0xff
 8000394:	d100      	bne.n	8000398 <__aeabi_fadd+0x68>
 8000396:	e0b9      	b.n	800050c <__aeabi_fadd+0x1dc>
 8000398:	0023      	movs	r3, r4
 800039a:	e0e7      	b.n	800056c <__aeabi_fadd+0x23c>
 800039c:	2b00      	cmp	r3, #0
 800039e:	dc00      	bgt.n	80003a2 <__aeabi_fadd+0x72>
 80003a0:	e0a4      	b.n	80004ec <__aeabi_fadd+0x1bc>
 80003a2:	2a00      	cmp	r2, #0
 80003a4:	d069      	beq.n	800047a <__aeabi_fadd+0x14a>
 80003a6:	2dff      	cmp	r5, #255	@ 0xff
 80003a8:	d100      	bne.n	80003ac <__aeabi_fadd+0x7c>
 80003aa:	e0b1      	b.n	8000510 <__aeabi_fadd+0x1e0>
 80003ac:	2280      	movs	r2, #128	@ 0x80
 80003ae:	04d2      	lsls	r2, r2, #19
 80003b0:	4311      	orrs	r1, r2
 80003b2:	2b1b      	cmp	r3, #27
 80003b4:	dc00      	bgt.n	80003b8 <__aeabi_fadd+0x88>
 80003b6:	e0e9      	b.n	800058c <__aeabi_fadd+0x25c>
 80003b8:	002b      	movs	r3, r5
 80003ba:	3605      	adds	r6, #5
 80003bc:	08f7      	lsrs	r7, r6, #3
 80003be:	2bff      	cmp	r3, #255	@ 0xff
 80003c0:	d100      	bne.n	80003c4 <__aeabi_fadd+0x94>
 80003c2:	e0a5      	b.n	8000510 <__aeabi_fadd+0x1e0>
 80003c4:	027a      	lsls	r2, r7, #9
 80003c6:	0a52      	lsrs	r2, r2, #9
 80003c8:	b2d8      	uxtb	r0, r3
 80003ca:	e030      	b.n	800042e <__aeabi_fadd+0xfe>
 80003cc:	2dff      	cmp	r5, #255	@ 0xff
 80003ce:	d100      	bne.n	80003d2 <__aeabi_fadd+0xa2>
 80003d0:	e09e      	b.n	8000510 <__aeabi_fadd+0x1e0>
 80003d2:	2280      	movs	r2, #128	@ 0x80
 80003d4:	04d2      	lsls	r2, r2, #19
 80003d6:	4311      	orrs	r1, r2
 80003d8:	2001      	movs	r0, #1
 80003da:	2b1b      	cmp	r3, #27
 80003dc:	dc08      	bgt.n	80003f0 <__aeabi_fadd+0xc0>
 80003de:	0008      	movs	r0, r1
 80003e0:	2220      	movs	r2, #32
 80003e2:	40d8      	lsrs	r0, r3
 80003e4:	1ad3      	subs	r3, r2, r3
 80003e6:	4099      	lsls	r1, r3
 80003e8:	000b      	movs	r3, r1
 80003ea:	1e5a      	subs	r2, r3, #1
 80003ec:	4193      	sbcs	r3, r2
 80003ee:	4318      	orrs	r0, r3
 80003f0:	1a36      	subs	r6, r6, r0
 80003f2:	0173      	lsls	r3, r6, #5
 80003f4:	d400      	bmi.n	80003f8 <__aeabi_fadd+0xc8>
 80003f6:	e071      	b.n	80004dc <__aeabi_fadd+0x1ac>
 80003f8:	01b6      	lsls	r6, r6, #6
 80003fa:	09b7      	lsrs	r7, r6, #6
 80003fc:	0038      	movs	r0, r7
 80003fe:	f000 ff85 	bl	800130c <__clzsi2>
 8000402:	003b      	movs	r3, r7
 8000404:	3805      	subs	r0, #5
 8000406:	4083      	lsls	r3, r0
 8000408:	4285      	cmp	r5, r0
 800040a:	dd4d      	ble.n	80004a8 <__aeabi_fadd+0x178>
 800040c:	4eb4      	ldr	r6, [pc, #720]	@ (80006e0 <__aeabi_fadd+0x3b0>)
 800040e:	1a2d      	subs	r5, r5, r0
 8000410:	401e      	ands	r6, r3
 8000412:	075a      	lsls	r2, r3, #29
 8000414:	d068      	beq.n	80004e8 <__aeabi_fadd+0x1b8>
 8000416:	220f      	movs	r2, #15
 8000418:	4013      	ands	r3, r2
 800041a:	2b04      	cmp	r3, #4
 800041c:	d064      	beq.n	80004e8 <__aeabi_fadd+0x1b8>
 800041e:	3604      	adds	r6, #4
 8000420:	0173      	lsls	r3, r6, #5
 8000422:	d561      	bpl.n	80004e8 <__aeabi_fadd+0x1b8>
 8000424:	1c68      	adds	r0, r5, #1
 8000426:	2dfe      	cmp	r5, #254	@ 0xfe
 8000428:	d154      	bne.n	80004d4 <__aeabi_fadd+0x1a4>
 800042a:	20ff      	movs	r0, #255	@ 0xff
 800042c:	2200      	movs	r2, #0
 800042e:	05c0      	lsls	r0, r0, #23
 8000430:	4310      	orrs	r0, r2
 8000432:	07e4      	lsls	r4, r4, #31
 8000434:	4320      	orrs	r0, r4
 8000436:	bcc0      	pop	{r6, r7}
 8000438:	46b9      	mov	r9, r7
 800043a:	46b0      	mov	r8, r6
 800043c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800043e:	22fe      	movs	r2, #254	@ 0xfe
 8000440:	4690      	mov	r8, r2
 8000442:	1c68      	adds	r0, r5, #1
 8000444:	0002      	movs	r2, r0
 8000446:	4640      	mov	r0, r8
 8000448:	4210      	tst	r0, r2
 800044a:	d16b      	bne.n	8000524 <__aeabi_fadd+0x1f4>
 800044c:	2d00      	cmp	r5, #0
 800044e:	d000      	beq.n	8000452 <__aeabi_fadd+0x122>
 8000450:	e0dd      	b.n	800060e <__aeabi_fadd+0x2de>
 8000452:	2e00      	cmp	r6, #0
 8000454:	d100      	bne.n	8000458 <__aeabi_fadd+0x128>
 8000456:	e102      	b.n	800065e <__aeabi_fadd+0x32e>
 8000458:	2900      	cmp	r1, #0
 800045a:	d0b3      	beq.n	80003c4 <__aeabi_fadd+0x94>
 800045c:	2280      	movs	r2, #128	@ 0x80
 800045e:	1a77      	subs	r7, r6, r1
 8000460:	04d2      	lsls	r2, r2, #19
 8000462:	4217      	tst	r7, r2
 8000464:	d100      	bne.n	8000468 <__aeabi_fadd+0x138>
 8000466:	e136      	b.n	80006d6 <__aeabi_fadd+0x3a6>
 8000468:	464c      	mov	r4, r9
 800046a:	1b8e      	subs	r6, r1, r6
 800046c:	d061      	beq.n	8000532 <__aeabi_fadd+0x202>
 800046e:	2001      	movs	r0, #1
 8000470:	4216      	tst	r6, r2
 8000472:	d130      	bne.n	80004d6 <__aeabi_fadd+0x1a6>
 8000474:	2300      	movs	r3, #0
 8000476:	08f7      	lsrs	r7, r6, #3
 8000478:	e7a4      	b.n	80003c4 <__aeabi_fadd+0x94>
 800047a:	2900      	cmp	r1, #0
 800047c:	d09e      	beq.n	80003bc <__aeabi_fadd+0x8c>
 800047e:	1e5a      	subs	r2, r3, #1
 8000480:	2b01      	cmp	r3, #1
 8000482:	d100      	bne.n	8000486 <__aeabi_fadd+0x156>
 8000484:	e0ca      	b.n	800061c <__aeabi_fadd+0x2ec>
 8000486:	2bff      	cmp	r3, #255	@ 0xff
 8000488:	d042      	beq.n	8000510 <__aeabi_fadd+0x1e0>
 800048a:	0013      	movs	r3, r2
 800048c:	e791      	b.n	80003b2 <__aeabi_fadd+0x82>
 800048e:	1a71      	subs	r1, r6, r1
 8000490:	014b      	lsls	r3, r1, #5
 8000492:	d400      	bmi.n	8000496 <__aeabi_fadd+0x166>
 8000494:	e0d1      	b.n	800063a <__aeabi_fadd+0x30a>
 8000496:	018f      	lsls	r7, r1, #6
 8000498:	09bf      	lsrs	r7, r7, #6
 800049a:	0038      	movs	r0, r7
 800049c:	f000 ff36 	bl	800130c <__clzsi2>
 80004a0:	003b      	movs	r3, r7
 80004a2:	3805      	subs	r0, #5
 80004a4:	4083      	lsls	r3, r0
 80004a6:	2501      	movs	r5, #1
 80004a8:	2220      	movs	r2, #32
 80004aa:	1b40      	subs	r0, r0, r5
 80004ac:	3001      	adds	r0, #1
 80004ae:	1a12      	subs	r2, r2, r0
 80004b0:	001e      	movs	r6, r3
 80004b2:	4093      	lsls	r3, r2
 80004b4:	40c6      	lsrs	r6, r0
 80004b6:	1e5a      	subs	r2, r3, #1
 80004b8:	4193      	sbcs	r3, r2
 80004ba:	431e      	orrs	r6, r3
 80004bc:	d039      	beq.n	8000532 <__aeabi_fadd+0x202>
 80004be:	0773      	lsls	r3, r6, #29
 80004c0:	d100      	bne.n	80004c4 <__aeabi_fadd+0x194>
 80004c2:	e11b      	b.n	80006fc <__aeabi_fadd+0x3cc>
 80004c4:	230f      	movs	r3, #15
 80004c6:	2500      	movs	r5, #0
 80004c8:	4033      	ands	r3, r6
 80004ca:	2b04      	cmp	r3, #4
 80004cc:	d1a7      	bne.n	800041e <__aeabi_fadd+0xee>
 80004ce:	2001      	movs	r0, #1
 80004d0:	0172      	lsls	r2, r6, #5
 80004d2:	d57c      	bpl.n	80005ce <__aeabi_fadd+0x29e>
 80004d4:	b2c0      	uxtb	r0, r0
 80004d6:	01b2      	lsls	r2, r6, #6
 80004d8:	0a52      	lsrs	r2, r2, #9
 80004da:	e7a8      	b.n	800042e <__aeabi_fadd+0xfe>
 80004dc:	0773      	lsls	r3, r6, #29
 80004de:	d003      	beq.n	80004e8 <__aeabi_fadd+0x1b8>
 80004e0:	230f      	movs	r3, #15
 80004e2:	4033      	ands	r3, r6
 80004e4:	2b04      	cmp	r3, #4
 80004e6:	d19a      	bne.n	800041e <__aeabi_fadd+0xee>
 80004e8:	002b      	movs	r3, r5
 80004ea:	e767      	b.n	80003bc <__aeabi_fadd+0x8c>
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d023      	beq.n	8000538 <__aeabi_fadd+0x208>
 80004f0:	1b53      	subs	r3, r2, r5
 80004f2:	2d00      	cmp	r5, #0
 80004f4:	d17b      	bne.n	80005ee <__aeabi_fadd+0x2be>
 80004f6:	2e00      	cmp	r6, #0
 80004f8:	d100      	bne.n	80004fc <__aeabi_fadd+0x1cc>
 80004fa:	e086      	b.n	800060a <__aeabi_fadd+0x2da>
 80004fc:	1e5d      	subs	r5, r3, #1
 80004fe:	2b01      	cmp	r3, #1
 8000500:	d100      	bne.n	8000504 <__aeabi_fadd+0x1d4>
 8000502:	e08b      	b.n	800061c <__aeabi_fadd+0x2ec>
 8000504:	2bff      	cmp	r3, #255	@ 0xff
 8000506:	d002      	beq.n	800050e <__aeabi_fadd+0x1de>
 8000508:	002b      	movs	r3, r5
 800050a:	e075      	b.n	80005f8 <__aeabi_fadd+0x2c8>
 800050c:	464c      	mov	r4, r9
 800050e:	4667      	mov	r7, ip
 8000510:	2f00      	cmp	r7, #0
 8000512:	d100      	bne.n	8000516 <__aeabi_fadd+0x1e6>
 8000514:	e789      	b.n	800042a <__aeabi_fadd+0xfa>
 8000516:	2280      	movs	r2, #128	@ 0x80
 8000518:	03d2      	lsls	r2, r2, #15
 800051a:	433a      	orrs	r2, r7
 800051c:	0252      	lsls	r2, r2, #9
 800051e:	20ff      	movs	r0, #255	@ 0xff
 8000520:	0a52      	lsrs	r2, r2, #9
 8000522:	e784      	b.n	800042e <__aeabi_fadd+0xfe>
 8000524:	1a77      	subs	r7, r6, r1
 8000526:	017b      	lsls	r3, r7, #5
 8000528:	d46b      	bmi.n	8000602 <__aeabi_fadd+0x2d2>
 800052a:	2f00      	cmp	r7, #0
 800052c:	d000      	beq.n	8000530 <__aeabi_fadd+0x200>
 800052e:	e765      	b.n	80003fc <__aeabi_fadd+0xcc>
 8000530:	2400      	movs	r4, #0
 8000532:	2000      	movs	r0, #0
 8000534:	2200      	movs	r2, #0
 8000536:	e77a      	b.n	800042e <__aeabi_fadd+0xfe>
 8000538:	22fe      	movs	r2, #254	@ 0xfe
 800053a:	1c6b      	adds	r3, r5, #1
 800053c:	421a      	tst	r2, r3
 800053e:	d149      	bne.n	80005d4 <__aeabi_fadd+0x2a4>
 8000540:	2d00      	cmp	r5, #0
 8000542:	d000      	beq.n	8000546 <__aeabi_fadd+0x216>
 8000544:	e09f      	b.n	8000686 <__aeabi_fadd+0x356>
 8000546:	2e00      	cmp	r6, #0
 8000548:	d100      	bne.n	800054c <__aeabi_fadd+0x21c>
 800054a:	e0ba      	b.n	80006c2 <__aeabi_fadd+0x392>
 800054c:	2900      	cmp	r1, #0
 800054e:	d100      	bne.n	8000552 <__aeabi_fadd+0x222>
 8000550:	e0cf      	b.n	80006f2 <__aeabi_fadd+0x3c2>
 8000552:	1872      	adds	r2, r6, r1
 8000554:	0153      	lsls	r3, r2, #5
 8000556:	d400      	bmi.n	800055a <__aeabi_fadd+0x22a>
 8000558:	e0cd      	b.n	80006f6 <__aeabi_fadd+0x3c6>
 800055a:	0192      	lsls	r2, r2, #6
 800055c:	2001      	movs	r0, #1
 800055e:	0a52      	lsrs	r2, r2, #9
 8000560:	e765      	b.n	800042e <__aeabi_fadd+0xfe>
 8000562:	2aff      	cmp	r2, #255	@ 0xff
 8000564:	d0d2      	beq.n	800050c <__aeabi_fadd+0x1dc>
 8000566:	2080      	movs	r0, #128	@ 0x80
 8000568:	04c0      	lsls	r0, r0, #19
 800056a:	4306      	orrs	r6, r0
 800056c:	2001      	movs	r0, #1
 800056e:	2b1b      	cmp	r3, #27
 8000570:	dc08      	bgt.n	8000584 <__aeabi_fadd+0x254>
 8000572:	0030      	movs	r0, r6
 8000574:	2420      	movs	r4, #32
 8000576:	40d8      	lsrs	r0, r3
 8000578:	1ae3      	subs	r3, r4, r3
 800057a:	409e      	lsls	r6, r3
 800057c:	0033      	movs	r3, r6
 800057e:	1e5c      	subs	r4, r3, #1
 8000580:	41a3      	sbcs	r3, r4
 8000582:	4318      	orrs	r0, r3
 8000584:	464c      	mov	r4, r9
 8000586:	0015      	movs	r5, r2
 8000588:	1a0e      	subs	r6, r1, r0
 800058a:	e732      	b.n	80003f2 <__aeabi_fadd+0xc2>
 800058c:	0008      	movs	r0, r1
 800058e:	2220      	movs	r2, #32
 8000590:	40d8      	lsrs	r0, r3
 8000592:	1ad3      	subs	r3, r2, r3
 8000594:	4099      	lsls	r1, r3
 8000596:	000b      	movs	r3, r1
 8000598:	1e5a      	subs	r2, r3, #1
 800059a:	4193      	sbcs	r3, r2
 800059c:	4303      	orrs	r3, r0
 800059e:	18f6      	adds	r6, r6, r3
 80005a0:	0173      	lsls	r3, r6, #5
 80005a2:	d59b      	bpl.n	80004dc <__aeabi_fadd+0x1ac>
 80005a4:	3501      	adds	r5, #1
 80005a6:	2dff      	cmp	r5, #255	@ 0xff
 80005a8:	d100      	bne.n	80005ac <__aeabi_fadd+0x27c>
 80005aa:	e73e      	b.n	800042a <__aeabi_fadd+0xfa>
 80005ac:	2301      	movs	r3, #1
 80005ae:	494d      	ldr	r1, [pc, #308]	@ (80006e4 <__aeabi_fadd+0x3b4>)
 80005b0:	0872      	lsrs	r2, r6, #1
 80005b2:	4033      	ands	r3, r6
 80005b4:	400a      	ands	r2, r1
 80005b6:	431a      	orrs	r2, r3
 80005b8:	0016      	movs	r6, r2
 80005ba:	0753      	lsls	r3, r2, #29
 80005bc:	d004      	beq.n	80005c8 <__aeabi_fadd+0x298>
 80005be:	230f      	movs	r3, #15
 80005c0:	4013      	ands	r3, r2
 80005c2:	2b04      	cmp	r3, #4
 80005c4:	d000      	beq.n	80005c8 <__aeabi_fadd+0x298>
 80005c6:	e72a      	b.n	800041e <__aeabi_fadd+0xee>
 80005c8:	0173      	lsls	r3, r6, #5
 80005ca:	d500      	bpl.n	80005ce <__aeabi_fadd+0x29e>
 80005cc:	e72a      	b.n	8000424 <__aeabi_fadd+0xf4>
 80005ce:	002b      	movs	r3, r5
 80005d0:	08f7      	lsrs	r7, r6, #3
 80005d2:	e6f7      	b.n	80003c4 <__aeabi_fadd+0x94>
 80005d4:	2bff      	cmp	r3, #255	@ 0xff
 80005d6:	d100      	bne.n	80005da <__aeabi_fadd+0x2aa>
 80005d8:	e727      	b.n	800042a <__aeabi_fadd+0xfa>
 80005da:	1871      	adds	r1, r6, r1
 80005dc:	0849      	lsrs	r1, r1, #1
 80005de:	074a      	lsls	r2, r1, #29
 80005e0:	d02f      	beq.n	8000642 <__aeabi_fadd+0x312>
 80005e2:	220f      	movs	r2, #15
 80005e4:	400a      	ands	r2, r1
 80005e6:	2a04      	cmp	r2, #4
 80005e8:	d02b      	beq.n	8000642 <__aeabi_fadd+0x312>
 80005ea:	1d0e      	adds	r6, r1, #4
 80005ec:	e6e6      	b.n	80003bc <__aeabi_fadd+0x8c>
 80005ee:	2aff      	cmp	r2, #255	@ 0xff
 80005f0:	d08d      	beq.n	800050e <__aeabi_fadd+0x1de>
 80005f2:	2080      	movs	r0, #128	@ 0x80
 80005f4:	04c0      	lsls	r0, r0, #19
 80005f6:	4306      	orrs	r6, r0
 80005f8:	2b1b      	cmp	r3, #27
 80005fa:	dd24      	ble.n	8000646 <__aeabi_fadd+0x316>
 80005fc:	0013      	movs	r3, r2
 80005fe:	1d4e      	adds	r6, r1, #5
 8000600:	e6dc      	b.n	80003bc <__aeabi_fadd+0x8c>
 8000602:	464c      	mov	r4, r9
 8000604:	1b8f      	subs	r7, r1, r6
 8000606:	e6f9      	b.n	80003fc <__aeabi_fadd+0xcc>
 8000608:	464c      	mov	r4, r9
 800060a:	000e      	movs	r6, r1
 800060c:	e6d6      	b.n	80003bc <__aeabi_fadd+0x8c>
 800060e:	2e00      	cmp	r6, #0
 8000610:	d149      	bne.n	80006a6 <__aeabi_fadd+0x376>
 8000612:	2900      	cmp	r1, #0
 8000614:	d068      	beq.n	80006e8 <__aeabi_fadd+0x3b8>
 8000616:	4667      	mov	r7, ip
 8000618:	464c      	mov	r4, r9
 800061a:	e77c      	b.n	8000516 <__aeabi_fadd+0x1e6>
 800061c:	1870      	adds	r0, r6, r1
 800061e:	0143      	lsls	r3, r0, #5
 8000620:	d574      	bpl.n	800070c <__aeabi_fadd+0x3dc>
 8000622:	4930      	ldr	r1, [pc, #192]	@ (80006e4 <__aeabi_fadd+0x3b4>)
 8000624:	0840      	lsrs	r0, r0, #1
 8000626:	4001      	ands	r1, r0
 8000628:	0743      	lsls	r3, r0, #29
 800062a:	d009      	beq.n	8000640 <__aeabi_fadd+0x310>
 800062c:	230f      	movs	r3, #15
 800062e:	4003      	ands	r3, r0
 8000630:	2b04      	cmp	r3, #4
 8000632:	d005      	beq.n	8000640 <__aeabi_fadd+0x310>
 8000634:	2302      	movs	r3, #2
 8000636:	1d0e      	adds	r6, r1, #4
 8000638:	e6c0      	b.n	80003bc <__aeabi_fadd+0x8c>
 800063a:	2301      	movs	r3, #1
 800063c:	08cf      	lsrs	r7, r1, #3
 800063e:	e6c1      	b.n	80003c4 <__aeabi_fadd+0x94>
 8000640:	2302      	movs	r3, #2
 8000642:	08cf      	lsrs	r7, r1, #3
 8000644:	e6be      	b.n	80003c4 <__aeabi_fadd+0x94>
 8000646:	2520      	movs	r5, #32
 8000648:	0030      	movs	r0, r6
 800064a:	40d8      	lsrs	r0, r3
 800064c:	1aeb      	subs	r3, r5, r3
 800064e:	409e      	lsls	r6, r3
 8000650:	0033      	movs	r3, r6
 8000652:	1e5d      	subs	r5, r3, #1
 8000654:	41ab      	sbcs	r3, r5
 8000656:	4303      	orrs	r3, r0
 8000658:	0015      	movs	r5, r2
 800065a:	185e      	adds	r6, r3, r1
 800065c:	e7a0      	b.n	80005a0 <__aeabi_fadd+0x270>
 800065e:	2900      	cmp	r1, #0
 8000660:	d100      	bne.n	8000664 <__aeabi_fadd+0x334>
 8000662:	e765      	b.n	8000530 <__aeabi_fadd+0x200>
 8000664:	464c      	mov	r4, r9
 8000666:	4667      	mov	r7, ip
 8000668:	e6ac      	b.n	80003c4 <__aeabi_fadd+0x94>
 800066a:	1b8f      	subs	r7, r1, r6
 800066c:	017b      	lsls	r3, r7, #5
 800066e:	d52e      	bpl.n	80006ce <__aeabi_fadd+0x39e>
 8000670:	01bf      	lsls	r7, r7, #6
 8000672:	09bf      	lsrs	r7, r7, #6
 8000674:	0038      	movs	r0, r7
 8000676:	f000 fe49 	bl	800130c <__clzsi2>
 800067a:	003b      	movs	r3, r7
 800067c:	3805      	subs	r0, #5
 800067e:	4083      	lsls	r3, r0
 8000680:	464c      	mov	r4, r9
 8000682:	3501      	adds	r5, #1
 8000684:	e710      	b.n	80004a8 <__aeabi_fadd+0x178>
 8000686:	2e00      	cmp	r6, #0
 8000688:	d100      	bne.n	800068c <__aeabi_fadd+0x35c>
 800068a:	e740      	b.n	800050e <__aeabi_fadd+0x1de>
 800068c:	2900      	cmp	r1, #0
 800068e:	d100      	bne.n	8000692 <__aeabi_fadd+0x362>
 8000690:	e741      	b.n	8000516 <__aeabi_fadd+0x1e6>
 8000692:	2380      	movs	r3, #128	@ 0x80
 8000694:	03db      	lsls	r3, r3, #15
 8000696:	429f      	cmp	r7, r3
 8000698:	d200      	bcs.n	800069c <__aeabi_fadd+0x36c>
 800069a:	e73c      	b.n	8000516 <__aeabi_fadd+0x1e6>
 800069c:	459c      	cmp	ip, r3
 800069e:	d300      	bcc.n	80006a2 <__aeabi_fadd+0x372>
 80006a0:	e739      	b.n	8000516 <__aeabi_fadd+0x1e6>
 80006a2:	4667      	mov	r7, ip
 80006a4:	e737      	b.n	8000516 <__aeabi_fadd+0x1e6>
 80006a6:	2900      	cmp	r1, #0
 80006a8:	d100      	bne.n	80006ac <__aeabi_fadd+0x37c>
 80006aa:	e734      	b.n	8000516 <__aeabi_fadd+0x1e6>
 80006ac:	2380      	movs	r3, #128	@ 0x80
 80006ae:	03db      	lsls	r3, r3, #15
 80006b0:	429f      	cmp	r7, r3
 80006b2:	d200      	bcs.n	80006b6 <__aeabi_fadd+0x386>
 80006b4:	e72f      	b.n	8000516 <__aeabi_fadd+0x1e6>
 80006b6:	459c      	cmp	ip, r3
 80006b8:	d300      	bcc.n	80006bc <__aeabi_fadd+0x38c>
 80006ba:	e72c      	b.n	8000516 <__aeabi_fadd+0x1e6>
 80006bc:	464c      	mov	r4, r9
 80006be:	4667      	mov	r7, ip
 80006c0:	e729      	b.n	8000516 <__aeabi_fadd+0x1e6>
 80006c2:	2900      	cmp	r1, #0
 80006c4:	d100      	bne.n	80006c8 <__aeabi_fadd+0x398>
 80006c6:	e734      	b.n	8000532 <__aeabi_fadd+0x202>
 80006c8:	2300      	movs	r3, #0
 80006ca:	08cf      	lsrs	r7, r1, #3
 80006cc:	e67a      	b.n	80003c4 <__aeabi_fadd+0x94>
 80006ce:	464c      	mov	r4, r9
 80006d0:	2301      	movs	r3, #1
 80006d2:	08ff      	lsrs	r7, r7, #3
 80006d4:	e676      	b.n	80003c4 <__aeabi_fadd+0x94>
 80006d6:	2f00      	cmp	r7, #0
 80006d8:	d100      	bne.n	80006dc <__aeabi_fadd+0x3ac>
 80006da:	e729      	b.n	8000530 <__aeabi_fadd+0x200>
 80006dc:	08ff      	lsrs	r7, r7, #3
 80006de:	e671      	b.n	80003c4 <__aeabi_fadd+0x94>
 80006e0:	fbffffff 	.word	0xfbffffff
 80006e4:	7dffffff 	.word	0x7dffffff
 80006e8:	2280      	movs	r2, #128	@ 0x80
 80006ea:	2400      	movs	r4, #0
 80006ec:	20ff      	movs	r0, #255	@ 0xff
 80006ee:	03d2      	lsls	r2, r2, #15
 80006f0:	e69d      	b.n	800042e <__aeabi_fadd+0xfe>
 80006f2:	2300      	movs	r3, #0
 80006f4:	e666      	b.n	80003c4 <__aeabi_fadd+0x94>
 80006f6:	2300      	movs	r3, #0
 80006f8:	08d7      	lsrs	r7, r2, #3
 80006fa:	e663      	b.n	80003c4 <__aeabi_fadd+0x94>
 80006fc:	2001      	movs	r0, #1
 80006fe:	0172      	lsls	r2, r6, #5
 8000700:	d500      	bpl.n	8000704 <__aeabi_fadd+0x3d4>
 8000702:	e6e7      	b.n	80004d4 <__aeabi_fadd+0x1a4>
 8000704:	0031      	movs	r1, r6
 8000706:	2300      	movs	r3, #0
 8000708:	08cf      	lsrs	r7, r1, #3
 800070a:	e65b      	b.n	80003c4 <__aeabi_fadd+0x94>
 800070c:	2301      	movs	r3, #1
 800070e:	08c7      	lsrs	r7, r0, #3
 8000710:	e658      	b.n	80003c4 <__aeabi_fadd+0x94>
 8000712:	46c0      	nop			@ (mov r8, r8)

08000714 <__aeabi_fdiv>:
 8000714:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000716:	4646      	mov	r6, r8
 8000718:	464f      	mov	r7, r9
 800071a:	46d6      	mov	lr, sl
 800071c:	0245      	lsls	r5, r0, #9
 800071e:	b5c0      	push	{r6, r7, lr}
 8000720:	0fc3      	lsrs	r3, r0, #31
 8000722:	0047      	lsls	r7, r0, #1
 8000724:	4698      	mov	r8, r3
 8000726:	1c0e      	adds	r6, r1, #0
 8000728:	0a6d      	lsrs	r5, r5, #9
 800072a:	0e3f      	lsrs	r7, r7, #24
 800072c:	d05b      	beq.n	80007e6 <__aeabi_fdiv+0xd2>
 800072e:	2fff      	cmp	r7, #255	@ 0xff
 8000730:	d021      	beq.n	8000776 <__aeabi_fdiv+0x62>
 8000732:	2380      	movs	r3, #128	@ 0x80
 8000734:	00ed      	lsls	r5, r5, #3
 8000736:	04db      	lsls	r3, r3, #19
 8000738:	431d      	orrs	r5, r3
 800073a:	2300      	movs	r3, #0
 800073c:	4699      	mov	r9, r3
 800073e:	469a      	mov	sl, r3
 8000740:	3f7f      	subs	r7, #127	@ 0x7f
 8000742:	0274      	lsls	r4, r6, #9
 8000744:	0073      	lsls	r3, r6, #1
 8000746:	0a64      	lsrs	r4, r4, #9
 8000748:	0e1b      	lsrs	r3, r3, #24
 800074a:	0ff6      	lsrs	r6, r6, #31
 800074c:	2b00      	cmp	r3, #0
 800074e:	d020      	beq.n	8000792 <__aeabi_fdiv+0x7e>
 8000750:	2bff      	cmp	r3, #255	@ 0xff
 8000752:	d043      	beq.n	80007dc <__aeabi_fdiv+0xc8>
 8000754:	2280      	movs	r2, #128	@ 0x80
 8000756:	2000      	movs	r0, #0
 8000758:	00e4      	lsls	r4, r4, #3
 800075a:	04d2      	lsls	r2, r2, #19
 800075c:	4314      	orrs	r4, r2
 800075e:	3b7f      	subs	r3, #127	@ 0x7f
 8000760:	4642      	mov	r2, r8
 8000762:	1aff      	subs	r7, r7, r3
 8000764:	464b      	mov	r3, r9
 8000766:	4072      	eors	r2, r6
 8000768:	2b0f      	cmp	r3, #15
 800076a:	d900      	bls.n	800076e <__aeabi_fdiv+0x5a>
 800076c:	e09d      	b.n	80008aa <__aeabi_fdiv+0x196>
 800076e:	4971      	ldr	r1, [pc, #452]	@ (8000934 <__aeabi_fdiv+0x220>)
 8000770:	009b      	lsls	r3, r3, #2
 8000772:	58cb      	ldr	r3, [r1, r3]
 8000774:	469f      	mov	pc, r3
 8000776:	2d00      	cmp	r5, #0
 8000778:	d15a      	bne.n	8000830 <__aeabi_fdiv+0x11c>
 800077a:	2308      	movs	r3, #8
 800077c:	4699      	mov	r9, r3
 800077e:	3b06      	subs	r3, #6
 8000780:	0274      	lsls	r4, r6, #9
 8000782:	469a      	mov	sl, r3
 8000784:	0073      	lsls	r3, r6, #1
 8000786:	27ff      	movs	r7, #255	@ 0xff
 8000788:	0a64      	lsrs	r4, r4, #9
 800078a:	0e1b      	lsrs	r3, r3, #24
 800078c:	0ff6      	lsrs	r6, r6, #31
 800078e:	2b00      	cmp	r3, #0
 8000790:	d1de      	bne.n	8000750 <__aeabi_fdiv+0x3c>
 8000792:	2c00      	cmp	r4, #0
 8000794:	d13b      	bne.n	800080e <__aeabi_fdiv+0xfa>
 8000796:	2301      	movs	r3, #1
 8000798:	4642      	mov	r2, r8
 800079a:	4649      	mov	r1, r9
 800079c:	4072      	eors	r2, r6
 800079e:	4319      	orrs	r1, r3
 80007a0:	290e      	cmp	r1, #14
 80007a2:	d818      	bhi.n	80007d6 <__aeabi_fdiv+0xc2>
 80007a4:	4864      	ldr	r0, [pc, #400]	@ (8000938 <__aeabi_fdiv+0x224>)
 80007a6:	0089      	lsls	r1, r1, #2
 80007a8:	5841      	ldr	r1, [r0, r1]
 80007aa:	468f      	mov	pc, r1
 80007ac:	4653      	mov	r3, sl
 80007ae:	2b02      	cmp	r3, #2
 80007b0:	d100      	bne.n	80007b4 <__aeabi_fdiv+0xa0>
 80007b2:	e0b8      	b.n	8000926 <__aeabi_fdiv+0x212>
 80007b4:	2b03      	cmp	r3, #3
 80007b6:	d06e      	beq.n	8000896 <__aeabi_fdiv+0x182>
 80007b8:	4642      	mov	r2, r8
 80007ba:	002c      	movs	r4, r5
 80007bc:	2b01      	cmp	r3, #1
 80007be:	d140      	bne.n	8000842 <__aeabi_fdiv+0x12e>
 80007c0:	2000      	movs	r0, #0
 80007c2:	2400      	movs	r4, #0
 80007c4:	05c0      	lsls	r0, r0, #23
 80007c6:	4320      	orrs	r0, r4
 80007c8:	07d2      	lsls	r2, r2, #31
 80007ca:	4310      	orrs	r0, r2
 80007cc:	bce0      	pop	{r5, r6, r7}
 80007ce:	46ba      	mov	sl, r7
 80007d0:	46b1      	mov	r9, r6
 80007d2:	46a8      	mov	r8, r5
 80007d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007d6:	20ff      	movs	r0, #255	@ 0xff
 80007d8:	2400      	movs	r4, #0
 80007da:	e7f3      	b.n	80007c4 <__aeabi_fdiv+0xb0>
 80007dc:	2c00      	cmp	r4, #0
 80007de:	d120      	bne.n	8000822 <__aeabi_fdiv+0x10e>
 80007e0:	2302      	movs	r3, #2
 80007e2:	3fff      	subs	r7, #255	@ 0xff
 80007e4:	e7d8      	b.n	8000798 <__aeabi_fdiv+0x84>
 80007e6:	2d00      	cmp	r5, #0
 80007e8:	d105      	bne.n	80007f6 <__aeabi_fdiv+0xe2>
 80007ea:	2304      	movs	r3, #4
 80007ec:	4699      	mov	r9, r3
 80007ee:	3b03      	subs	r3, #3
 80007f0:	2700      	movs	r7, #0
 80007f2:	469a      	mov	sl, r3
 80007f4:	e7a5      	b.n	8000742 <__aeabi_fdiv+0x2e>
 80007f6:	0028      	movs	r0, r5
 80007f8:	f000 fd88 	bl	800130c <__clzsi2>
 80007fc:	2776      	movs	r7, #118	@ 0x76
 80007fe:	1f43      	subs	r3, r0, #5
 8000800:	409d      	lsls	r5, r3
 8000802:	2300      	movs	r3, #0
 8000804:	427f      	negs	r7, r7
 8000806:	4699      	mov	r9, r3
 8000808:	469a      	mov	sl, r3
 800080a:	1a3f      	subs	r7, r7, r0
 800080c:	e799      	b.n	8000742 <__aeabi_fdiv+0x2e>
 800080e:	0020      	movs	r0, r4
 8000810:	f000 fd7c 	bl	800130c <__clzsi2>
 8000814:	1f43      	subs	r3, r0, #5
 8000816:	409c      	lsls	r4, r3
 8000818:	2376      	movs	r3, #118	@ 0x76
 800081a:	425b      	negs	r3, r3
 800081c:	1a1b      	subs	r3, r3, r0
 800081e:	2000      	movs	r0, #0
 8000820:	e79e      	b.n	8000760 <__aeabi_fdiv+0x4c>
 8000822:	2303      	movs	r3, #3
 8000824:	464a      	mov	r2, r9
 8000826:	431a      	orrs	r2, r3
 8000828:	4691      	mov	r9, r2
 800082a:	2003      	movs	r0, #3
 800082c:	33fc      	adds	r3, #252	@ 0xfc
 800082e:	e797      	b.n	8000760 <__aeabi_fdiv+0x4c>
 8000830:	230c      	movs	r3, #12
 8000832:	4699      	mov	r9, r3
 8000834:	3b09      	subs	r3, #9
 8000836:	27ff      	movs	r7, #255	@ 0xff
 8000838:	469a      	mov	sl, r3
 800083a:	e782      	b.n	8000742 <__aeabi_fdiv+0x2e>
 800083c:	2803      	cmp	r0, #3
 800083e:	d02c      	beq.n	800089a <__aeabi_fdiv+0x186>
 8000840:	0032      	movs	r2, r6
 8000842:	0038      	movs	r0, r7
 8000844:	307f      	adds	r0, #127	@ 0x7f
 8000846:	2800      	cmp	r0, #0
 8000848:	dd47      	ble.n	80008da <__aeabi_fdiv+0x1c6>
 800084a:	0763      	lsls	r3, r4, #29
 800084c:	d004      	beq.n	8000858 <__aeabi_fdiv+0x144>
 800084e:	230f      	movs	r3, #15
 8000850:	4023      	ands	r3, r4
 8000852:	2b04      	cmp	r3, #4
 8000854:	d000      	beq.n	8000858 <__aeabi_fdiv+0x144>
 8000856:	3404      	adds	r4, #4
 8000858:	0123      	lsls	r3, r4, #4
 800085a:	d503      	bpl.n	8000864 <__aeabi_fdiv+0x150>
 800085c:	0038      	movs	r0, r7
 800085e:	4b37      	ldr	r3, [pc, #220]	@ (800093c <__aeabi_fdiv+0x228>)
 8000860:	3080      	adds	r0, #128	@ 0x80
 8000862:	401c      	ands	r4, r3
 8000864:	28fe      	cmp	r0, #254	@ 0xfe
 8000866:	dcb6      	bgt.n	80007d6 <__aeabi_fdiv+0xc2>
 8000868:	01a4      	lsls	r4, r4, #6
 800086a:	0a64      	lsrs	r4, r4, #9
 800086c:	b2c0      	uxtb	r0, r0
 800086e:	e7a9      	b.n	80007c4 <__aeabi_fdiv+0xb0>
 8000870:	2480      	movs	r4, #128	@ 0x80
 8000872:	2200      	movs	r2, #0
 8000874:	20ff      	movs	r0, #255	@ 0xff
 8000876:	03e4      	lsls	r4, r4, #15
 8000878:	e7a4      	b.n	80007c4 <__aeabi_fdiv+0xb0>
 800087a:	2380      	movs	r3, #128	@ 0x80
 800087c:	03db      	lsls	r3, r3, #15
 800087e:	421d      	tst	r5, r3
 8000880:	d001      	beq.n	8000886 <__aeabi_fdiv+0x172>
 8000882:	421c      	tst	r4, r3
 8000884:	d00b      	beq.n	800089e <__aeabi_fdiv+0x18a>
 8000886:	2480      	movs	r4, #128	@ 0x80
 8000888:	03e4      	lsls	r4, r4, #15
 800088a:	432c      	orrs	r4, r5
 800088c:	0264      	lsls	r4, r4, #9
 800088e:	4642      	mov	r2, r8
 8000890:	20ff      	movs	r0, #255	@ 0xff
 8000892:	0a64      	lsrs	r4, r4, #9
 8000894:	e796      	b.n	80007c4 <__aeabi_fdiv+0xb0>
 8000896:	4646      	mov	r6, r8
 8000898:	002c      	movs	r4, r5
 800089a:	2380      	movs	r3, #128	@ 0x80
 800089c:	03db      	lsls	r3, r3, #15
 800089e:	431c      	orrs	r4, r3
 80008a0:	0264      	lsls	r4, r4, #9
 80008a2:	0032      	movs	r2, r6
 80008a4:	20ff      	movs	r0, #255	@ 0xff
 80008a6:	0a64      	lsrs	r4, r4, #9
 80008a8:	e78c      	b.n	80007c4 <__aeabi_fdiv+0xb0>
 80008aa:	016d      	lsls	r5, r5, #5
 80008ac:	0160      	lsls	r0, r4, #5
 80008ae:	4285      	cmp	r5, r0
 80008b0:	d22d      	bcs.n	800090e <__aeabi_fdiv+0x1fa>
 80008b2:	231b      	movs	r3, #27
 80008b4:	2400      	movs	r4, #0
 80008b6:	3f01      	subs	r7, #1
 80008b8:	2601      	movs	r6, #1
 80008ba:	0029      	movs	r1, r5
 80008bc:	0064      	lsls	r4, r4, #1
 80008be:	006d      	lsls	r5, r5, #1
 80008c0:	2900      	cmp	r1, #0
 80008c2:	db01      	blt.n	80008c8 <__aeabi_fdiv+0x1b4>
 80008c4:	4285      	cmp	r5, r0
 80008c6:	d301      	bcc.n	80008cc <__aeabi_fdiv+0x1b8>
 80008c8:	1a2d      	subs	r5, r5, r0
 80008ca:	4334      	orrs	r4, r6
 80008cc:	3b01      	subs	r3, #1
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d1f3      	bne.n	80008ba <__aeabi_fdiv+0x1a6>
 80008d2:	1e6b      	subs	r3, r5, #1
 80008d4:	419d      	sbcs	r5, r3
 80008d6:	432c      	orrs	r4, r5
 80008d8:	e7b3      	b.n	8000842 <__aeabi_fdiv+0x12e>
 80008da:	2301      	movs	r3, #1
 80008dc:	1a1b      	subs	r3, r3, r0
 80008de:	2b1b      	cmp	r3, #27
 80008e0:	dd00      	ble.n	80008e4 <__aeabi_fdiv+0x1d0>
 80008e2:	e76d      	b.n	80007c0 <__aeabi_fdiv+0xac>
 80008e4:	0021      	movs	r1, r4
 80008e6:	379e      	adds	r7, #158	@ 0x9e
 80008e8:	40d9      	lsrs	r1, r3
 80008ea:	40bc      	lsls	r4, r7
 80008ec:	000b      	movs	r3, r1
 80008ee:	1e61      	subs	r1, r4, #1
 80008f0:	418c      	sbcs	r4, r1
 80008f2:	4323      	orrs	r3, r4
 80008f4:	0759      	lsls	r1, r3, #29
 80008f6:	d004      	beq.n	8000902 <__aeabi_fdiv+0x1ee>
 80008f8:	210f      	movs	r1, #15
 80008fa:	4019      	ands	r1, r3
 80008fc:	2904      	cmp	r1, #4
 80008fe:	d000      	beq.n	8000902 <__aeabi_fdiv+0x1ee>
 8000900:	3304      	adds	r3, #4
 8000902:	0159      	lsls	r1, r3, #5
 8000904:	d413      	bmi.n	800092e <__aeabi_fdiv+0x21a>
 8000906:	019b      	lsls	r3, r3, #6
 8000908:	2000      	movs	r0, #0
 800090a:	0a5c      	lsrs	r4, r3, #9
 800090c:	e75a      	b.n	80007c4 <__aeabi_fdiv+0xb0>
 800090e:	231a      	movs	r3, #26
 8000910:	2401      	movs	r4, #1
 8000912:	1a2d      	subs	r5, r5, r0
 8000914:	e7d0      	b.n	80008b8 <__aeabi_fdiv+0x1a4>
 8000916:	1e98      	subs	r0, r3, #2
 8000918:	4243      	negs	r3, r0
 800091a:	4158      	adcs	r0, r3
 800091c:	4240      	negs	r0, r0
 800091e:	0032      	movs	r2, r6
 8000920:	2400      	movs	r4, #0
 8000922:	b2c0      	uxtb	r0, r0
 8000924:	e74e      	b.n	80007c4 <__aeabi_fdiv+0xb0>
 8000926:	4642      	mov	r2, r8
 8000928:	20ff      	movs	r0, #255	@ 0xff
 800092a:	2400      	movs	r4, #0
 800092c:	e74a      	b.n	80007c4 <__aeabi_fdiv+0xb0>
 800092e:	2001      	movs	r0, #1
 8000930:	2400      	movs	r4, #0
 8000932:	e747      	b.n	80007c4 <__aeabi_fdiv+0xb0>
 8000934:	08005ae4 	.word	0x08005ae4
 8000938:	08005b24 	.word	0x08005b24
 800093c:	f7ffffff 	.word	0xf7ffffff

08000940 <__eqsf2>:
 8000940:	b570      	push	{r4, r5, r6, lr}
 8000942:	0042      	lsls	r2, r0, #1
 8000944:	024e      	lsls	r6, r1, #9
 8000946:	004c      	lsls	r4, r1, #1
 8000948:	0245      	lsls	r5, r0, #9
 800094a:	0a6d      	lsrs	r5, r5, #9
 800094c:	0e12      	lsrs	r2, r2, #24
 800094e:	0fc3      	lsrs	r3, r0, #31
 8000950:	0a76      	lsrs	r6, r6, #9
 8000952:	0e24      	lsrs	r4, r4, #24
 8000954:	0fc9      	lsrs	r1, r1, #31
 8000956:	2aff      	cmp	r2, #255	@ 0xff
 8000958:	d010      	beq.n	800097c <__eqsf2+0x3c>
 800095a:	2cff      	cmp	r4, #255	@ 0xff
 800095c:	d00c      	beq.n	8000978 <__eqsf2+0x38>
 800095e:	2001      	movs	r0, #1
 8000960:	42a2      	cmp	r2, r4
 8000962:	d10a      	bne.n	800097a <__eqsf2+0x3a>
 8000964:	42b5      	cmp	r5, r6
 8000966:	d108      	bne.n	800097a <__eqsf2+0x3a>
 8000968:	428b      	cmp	r3, r1
 800096a:	d00f      	beq.n	800098c <__eqsf2+0x4c>
 800096c:	2a00      	cmp	r2, #0
 800096e:	d104      	bne.n	800097a <__eqsf2+0x3a>
 8000970:	0028      	movs	r0, r5
 8000972:	1e43      	subs	r3, r0, #1
 8000974:	4198      	sbcs	r0, r3
 8000976:	e000      	b.n	800097a <__eqsf2+0x3a>
 8000978:	2001      	movs	r0, #1
 800097a:	bd70      	pop	{r4, r5, r6, pc}
 800097c:	2001      	movs	r0, #1
 800097e:	2cff      	cmp	r4, #255	@ 0xff
 8000980:	d1fb      	bne.n	800097a <__eqsf2+0x3a>
 8000982:	4335      	orrs	r5, r6
 8000984:	d1f9      	bne.n	800097a <__eqsf2+0x3a>
 8000986:	404b      	eors	r3, r1
 8000988:	0018      	movs	r0, r3
 800098a:	e7f6      	b.n	800097a <__eqsf2+0x3a>
 800098c:	2000      	movs	r0, #0
 800098e:	e7f4      	b.n	800097a <__eqsf2+0x3a>

08000990 <__gesf2>:
 8000990:	b530      	push	{r4, r5, lr}
 8000992:	0042      	lsls	r2, r0, #1
 8000994:	0244      	lsls	r4, r0, #9
 8000996:	024d      	lsls	r5, r1, #9
 8000998:	0fc3      	lsrs	r3, r0, #31
 800099a:	0048      	lsls	r0, r1, #1
 800099c:	0a64      	lsrs	r4, r4, #9
 800099e:	0e12      	lsrs	r2, r2, #24
 80009a0:	0a6d      	lsrs	r5, r5, #9
 80009a2:	0e00      	lsrs	r0, r0, #24
 80009a4:	0fc9      	lsrs	r1, r1, #31
 80009a6:	2aff      	cmp	r2, #255	@ 0xff
 80009a8:	d018      	beq.n	80009dc <__gesf2+0x4c>
 80009aa:	28ff      	cmp	r0, #255	@ 0xff
 80009ac:	d00a      	beq.n	80009c4 <__gesf2+0x34>
 80009ae:	2a00      	cmp	r2, #0
 80009b0:	d11e      	bne.n	80009f0 <__gesf2+0x60>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	d10a      	bne.n	80009cc <__gesf2+0x3c>
 80009b6:	2d00      	cmp	r5, #0
 80009b8:	d029      	beq.n	8000a0e <__gesf2+0x7e>
 80009ba:	2c00      	cmp	r4, #0
 80009bc:	d12d      	bne.n	8000a1a <__gesf2+0x8a>
 80009be:	0048      	lsls	r0, r1, #1
 80009c0:	3801      	subs	r0, #1
 80009c2:	bd30      	pop	{r4, r5, pc}
 80009c4:	2d00      	cmp	r5, #0
 80009c6:	d125      	bne.n	8000a14 <__gesf2+0x84>
 80009c8:	2a00      	cmp	r2, #0
 80009ca:	d101      	bne.n	80009d0 <__gesf2+0x40>
 80009cc:	2c00      	cmp	r4, #0
 80009ce:	d0f6      	beq.n	80009be <__gesf2+0x2e>
 80009d0:	428b      	cmp	r3, r1
 80009d2:	d019      	beq.n	8000a08 <__gesf2+0x78>
 80009d4:	2001      	movs	r0, #1
 80009d6:	425b      	negs	r3, r3
 80009d8:	4318      	orrs	r0, r3
 80009da:	e7f2      	b.n	80009c2 <__gesf2+0x32>
 80009dc:	2c00      	cmp	r4, #0
 80009de:	d119      	bne.n	8000a14 <__gesf2+0x84>
 80009e0:	28ff      	cmp	r0, #255	@ 0xff
 80009e2:	d1f7      	bne.n	80009d4 <__gesf2+0x44>
 80009e4:	2d00      	cmp	r5, #0
 80009e6:	d115      	bne.n	8000a14 <__gesf2+0x84>
 80009e8:	2000      	movs	r0, #0
 80009ea:	428b      	cmp	r3, r1
 80009ec:	d1f2      	bne.n	80009d4 <__gesf2+0x44>
 80009ee:	e7e8      	b.n	80009c2 <__gesf2+0x32>
 80009f0:	2800      	cmp	r0, #0
 80009f2:	d0ef      	beq.n	80009d4 <__gesf2+0x44>
 80009f4:	428b      	cmp	r3, r1
 80009f6:	d1ed      	bne.n	80009d4 <__gesf2+0x44>
 80009f8:	4282      	cmp	r2, r0
 80009fa:	dceb      	bgt.n	80009d4 <__gesf2+0x44>
 80009fc:	db04      	blt.n	8000a08 <__gesf2+0x78>
 80009fe:	42ac      	cmp	r4, r5
 8000a00:	d8e8      	bhi.n	80009d4 <__gesf2+0x44>
 8000a02:	2000      	movs	r0, #0
 8000a04:	42ac      	cmp	r4, r5
 8000a06:	d2dc      	bcs.n	80009c2 <__gesf2+0x32>
 8000a08:	0058      	lsls	r0, r3, #1
 8000a0a:	3801      	subs	r0, #1
 8000a0c:	e7d9      	b.n	80009c2 <__gesf2+0x32>
 8000a0e:	2c00      	cmp	r4, #0
 8000a10:	d0d7      	beq.n	80009c2 <__gesf2+0x32>
 8000a12:	e7df      	b.n	80009d4 <__gesf2+0x44>
 8000a14:	2002      	movs	r0, #2
 8000a16:	4240      	negs	r0, r0
 8000a18:	e7d3      	b.n	80009c2 <__gesf2+0x32>
 8000a1a:	428b      	cmp	r3, r1
 8000a1c:	d1da      	bne.n	80009d4 <__gesf2+0x44>
 8000a1e:	e7ee      	b.n	80009fe <__gesf2+0x6e>

08000a20 <__lesf2>:
 8000a20:	b530      	push	{r4, r5, lr}
 8000a22:	0042      	lsls	r2, r0, #1
 8000a24:	0244      	lsls	r4, r0, #9
 8000a26:	024d      	lsls	r5, r1, #9
 8000a28:	0fc3      	lsrs	r3, r0, #31
 8000a2a:	0048      	lsls	r0, r1, #1
 8000a2c:	0a64      	lsrs	r4, r4, #9
 8000a2e:	0e12      	lsrs	r2, r2, #24
 8000a30:	0a6d      	lsrs	r5, r5, #9
 8000a32:	0e00      	lsrs	r0, r0, #24
 8000a34:	0fc9      	lsrs	r1, r1, #31
 8000a36:	2aff      	cmp	r2, #255	@ 0xff
 8000a38:	d017      	beq.n	8000a6a <__lesf2+0x4a>
 8000a3a:	28ff      	cmp	r0, #255	@ 0xff
 8000a3c:	d00a      	beq.n	8000a54 <__lesf2+0x34>
 8000a3e:	2a00      	cmp	r2, #0
 8000a40:	d11b      	bne.n	8000a7a <__lesf2+0x5a>
 8000a42:	2800      	cmp	r0, #0
 8000a44:	d10a      	bne.n	8000a5c <__lesf2+0x3c>
 8000a46:	2d00      	cmp	r5, #0
 8000a48:	d01d      	beq.n	8000a86 <__lesf2+0x66>
 8000a4a:	2c00      	cmp	r4, #0
 8000a4c:	d12d      	bne.n	8000aaa <__lesf2+0x8a>
 8000a4e:	0048      	lsls	r0, r1, #1
 8000a50:	3801      	subs	r0, #1
 8000a52:	e011      	b.n	8000a78 <__lesf2+0x58>
 8000a54:	2d00      	cmp	r5, #0
 8000a56:	d10e      	bne.n	8000a76 <__lesf2+0x56>
 8000a58:	2a00      	cmp	r2, #0
 8000a5a:	d101      	bne.n	8000a60 <__lesf2+0x40>
 8000a5c:	2c00      	cmp	r4, #0
 8000a5e:	d0f6      	beq.n	8000a4e <__lesf2+0x2e>
 8000a60:	428b      	cmp	r3, r1
 8000a62:	d10c      	bne.n	8000a7e <__lesf2+0x5e>
 8000a64:	0058      	lsls	r0, r3, #1
 8000a66:	3801      	subs	r0, #1
 8000a68:	e006      	b.n	8000a78 <__lesf2+0x58>
 8000a6a:	2c00      	cmp	r4, #0
 8000a6c:	d103      	bne.n	8000a76 <__lesf2+0x56>
 8000a6e:	28ff      	cmp	r0, #255	@ 0xff
 8000a70:	d105      	bne.n	8000a7e <__lesf2+0x5e>
 8000a72:	2d00      	cmp	r5, #0
 8000a74:	d015      	beq.n	8000aa2 <__lesf2+0x82>
 8000a76:	2002      	movs	r0, #2
 8000a78:	bd30      	pop	{r4, r5, pc}
 8000a7a:	2800      	cmp	r0, #0
 8000a7c:	d106      	bne.n	8000a8c <__lesf2+0x6c>
 8000a7e:	2001      	movs	r0, #1
 8000a80:	425b      	negs	r3, r3
 8000a82:	4318      	orrs	r0, r3
 8000a84:	e7f8      	b.n	8000a78 <__lesf2+0x58>
 8000a86:	2c00      	cmp	r4, #0
 8000a88:	d0f6      	beq.n	8000a78 <__lesf2+0x58>
 8000a8a:	e7f8      	b.n	8000a7e <__lesf2+0x5e>
 8000a8c:	428b      	cmp	r3, r1
 8000a8e:	d1f6      	bne.n	8000a7e <__lesf2+0x5e>
 8000a90:	4282      	cmp	r2, r0
 8000a92:	dcf4      	bgt.n	8000a7e <__lesf2+0x5e>
 8000a94:	dbe6      	blt.n	8000a64 <__lesf2+0x44>
 8000a96:	42ac      	cmp	r4, r5
 8000a98:	d8f1      	bhi.n	8000a7e <__lesf2+0x5e>
 8000a9a:	2000      	movs	r0, #0
 8000a9c:	42ac      	cmp	r4, r5
 8000a9e:	d2eb      	bcs.n	8000a78 <__lesf2+0x58>
 8000aa0:	e7e0      	b.n	8000a64 <__lesf2+0x44>
 8000aa2:	2000      	movs	r0, #0
 8000aa4:	428b      	cmp	r3, r1
 8000aa6:	d1ea      	bne.n	8000a7e <__lesf2+0x5e>
 8000aa8:	e7e6      	b.n	8000a78 <__lesf2+0x58>
 8000aaa:	428b      	cmp	r3, r1
 8000aac:	d1e7      	bne.n	8000a7e <__lesf2+0x5e>
 8000aae:	e7f2      	b.n	8000a96 <__lesf2+0x76>

08000ab0 <__aeabi_fmul>:
 8000ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ab2:	464f      	mov	r7, r9
 8000ab4:	4646      	mov	r6, r8
 8000ab6:	46d6      	mov	lr, sl
 8000ab8:	0044      	lsls	r4, r0, #1
 8000aba:	b5c0      	push	{r6, r7, lr}
 8000abc:	0246      	lsls	r6, r0, #9
 8000abe:	1c0f      	adds	r7, r1, #0
 8000ac0:	0a76      	lsrs	r6, r6, #9
 8000ac2:	0e24      	lsrs	r4, r4, #24
 8000ac4:	0fc5      	lsrs	r5, r0, #31
 8000ac6:	2c00      	cmp	r4, #0
 8000ac8:	d100      	bne.n	8000acc <__aeabi_fmul+0x1c>
 8000aca:	e0da      	b.n	8000c82 <__aeabi_fmul+0x1d2>
 8000acc:	2cff      	cmp	r4, #255	@ 0xff
 8000ace:	d074      	beq.n	8000bba <__aeabi_fmul+0x10a>
 8000ad0:	2380      	movs	r3, #128	@ 0x80
 8000ad2:	00f6      	lsls	r6, r6, #3
 8000ad4:	04db      	lsls	r3, r3, #19
 8000ad6:	431e      	orrs	r6, r3
 8000ad8:	2300      	movs	r3, #0
 8000ada:	4699      	mov	r9, r3
 8000adc:	469a      	mov	sl, r3
 8000ade:	3c7f      	subs	r4, #127	@ 0x7f
 8000ae0:	027b      	lsls	r3, r7, #9
 8000ae2:	0a5b      	lsrs	r3, r3, #9
 8000ae4:	4698      	mov	r8, r3
 8000ae6:	007b      	lsls	r3, r7, #1
 8000ae8:	0e1b      	lsrs	r3, r3, #24
 8000aea:	0fff      	lsrs	r7, r7, #31
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d074      	beq.n	8000bda <__aeabi_fmul+0x12a>
 8000af0:	2bff      	cmp	r3, #255	@ 0xff
 8000af2:	d100      	bne.n	8000af6 <__aeabi_fmul+0x46>
 8000af4:	e08e      	b.n	8000c14 <__aeabi_fmul+0x164>
 8000af6:	4642      	mov	r2, r8
 8000af8:	2180      	movs	r1, #128	@ 0x80
 8000afa:	00d2      	lsls	r2, r2, #3
 8000afc:	04c9      	lsls	r1, r1, #19
 8000afe:	4311      	orrs	r1, r2
 8000b00:	3b7f      	subs	r3, #127	@ 0x7f
 8000b02:	002a      	movs	r2, r5
 8000b04:	18e4      	adds	r4, r4, r3
 8000b06:	464b      	mov	r3, r9
 8000b08:	407a      	eors	r2, r7
 8000b0a:	4688      	mov	r8, r1
 8000b0c:	b2d2      	uxtb	r2, r2
 8000b0e:	2b0a      	cmp	r3, #10
 8000b10:	dc75      	bgt.n	8000bfe <__aeabi_fmul+0x14e>
 8000b12:	464b      	mov	r3, r9
 8000b14:	2000      	movs	r0, #0
 8000b16:	2b02      	cmp	r3, #2
 8000b18:	dd0f      	ble.n	8000b3a <__aeabi_fmul+0x8a>
 8000b1a:	4649      	mov	r1, r9
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	408b      	lsls	r3, r1
 8000b20:	21a6      	movs	r1, #166	@ 0xa6
 8000b22:	00c9      	lsls	r1, r1, #3
 8000b24:	420b      	tst	r3, r1
 8000b26:	d169      	bne.n	8000bfc <__aeabi_fmul+0x14c>
 8000b28:	2190      	movs	r1, #144	@ 0x90
 8000b2a:	0089      	lsls	r1, r1, #2
 8000b2c:	420b      	tst	r3, r1
 8000b2e:	d000      	beq.n	8000b32 <__aeabi_fmul+0x82>
 8000b30:	e100      	b.n	8000d34 <__aeabi_fmul+0x284>
 8000b32:	2188      	movs	r1, #136	@ 0x88
 8000b34:	4219      	tst	r1, r3
 8000b36:	d000      	beq.n	8000b3a <__aeabi_fmul+0x8a>
 8000b38:	e0f5      	b.n	8000d26 <__aeabi_fmul+0x276>
 8000b3a:	4641      	mov	r1, r8
 8000b3c:	0409      	lsls	r1, r1, #16
 8000b3e:	0c09      	lsrs	r1, r1, #16
 8000b40:	4643      	mov	r3, r8
 8000b42:	0008      	movs	r0, r1
 8000b44:	0c35      	lsrs	r5, r6, #16
 8000b46:	0436      	lsls	r6, r6, #16
 8000b48:	0c1b      	lsrs	r3, r3, #16
 8000b4a:	0c36      	lsrs	r6, r6, #16
 8000b4c:	4370      	muls	r0, r6
 8000b4e:	4369      	muls	r1, r5
 8000b50:	435e      	muls	r6, r3
 8000b52:	435d      	muls	r5, r3
 8000b54:	1876      	adds	r6, r6, r1
 8000b56:	0c03      	lsrs	r3, r0, #16
 8000b58:	199b      	adds	r3, r3, r6
 8000b5a:	4299      	cmp	r1, r3
 8000b5c:	d903      	bls.n	8000b66 <__aeabi_fmul+0xb6>
 8000b5e:	2180      	movs	r1, #128	@ 0x80
 8000b60:	0249      	lsls	r1, r1, #9
 8000b62:	468c      	mov	ip, r1
 8000b64:	4465      	add	r5, ip
 8000b66:	0400      	lsls	r0, r0, #16
 8000b68:	0419      	lsls	r1, r3, #16
 8000b6a:	0c00      	lsrs	r0, r0, #16
 8000b6c:	1809      	adds	r1, r1, r0
 8000b6e:	018e      	lsls	r6, r1, #6
 8000b70:	1e70      	subs	r0, r6, #1
 8000b72:	4186      	sbcs	r6, r0
 8000b74:	0c1b      	lsrs	r3, r3, #16
 8000b76:	0e89      	lsrs	r1, r1, #26
 8000b78:	195b      	adds	r3, r3, r5
 8000b7a:	430e      	orrs	r6, r1
 8000b7c:	019b      	lsls	r3, r3, #6
 8000b7e:	431e      	orrs	r6, r3
 8000b80:	011b      	lsls	r3, r3, #4
 8000b82:	d46c      	bmi.n	8000c5e <__aeabi_fmul+0x1ae>
 8000b84:	0023      	movs	r3, r4
 8000b86:	337f      	adds	r3, #127	@ 0x7f
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	dc00      	bgt.n	8000b8e <__aeabi_fmul+0xde>
 8000b8c:	e0b1      	b.n	8000cf2 <__aeabi_fmul+0x242>
 8000b8e:	0015      	movs	r5, r2
 8000b90:	0771      	lsls	r1, r6, #29
 8000b92:	d00b      	beq.n	8000bac <__aeabi_fmul+0xfc>
 8000b94:	200f      	movs	r0, #15
 8000b96:	0021      	movs	r1, r4
 8000b98:	4030      	ands	r0, r6
 8000b9a:	2804      	cmp	r0, #4
 8000b9c:	d006      	beq.n	8000bac <__aeabi_fmul+0xfc>
 8000b9e:	3604      	adds	r6, #4
 8000ba0:	0132      	lsls	r2, r6, #4
 8000ba2:	d503      	bpl.n	8000bac <__aeabi_fmul+0xfc>
 8000ba4:	4b6e      	ldr	r3, [pc, #440]	@ (8000d60 <__aeabi_fmul+0x2b0>)
 8000ba6:	401e      	ands	r6, r3
 8000ba8:	000b      	movs	r3, r1
 8000baa:	3380      	adds	r3, #128	@ 0x80
 8000bac:	2bfe      	cmp	r3, #254	@ 0xfe
 8000bae:	dd00      	ble.n	8000bb2 <__aeabi_fmul+0x102>
 8000bb0:	e0bd      	b.n	8000d2e <__aeabi_fmul+0x27e>
 8000bb2:	01b2      	lsls	r2, r6, #6
 8000bb4:	0a52      	lsrs	r2, r2, #9
 8000bb6:	b2db      	uxtb	r3, r3
 8000bb8:	e048      	b.n	8000c4c <__aeabi_fmul+0x19c>
 8000bba:	2e00      	cmp	r6, #0
 8000bbc:	d000      	beq.n	8000bc0 <__aeabi_fmul+0x110>
 8000bbe:	e092      	b.n	8000ce6 <__aeabi_fmul+0x236>
 8000bc0:	2308      	movs	r3, #8
 8000bc2:	4699      	mov	r9, r3
 8000bc4:	3b06      	subs	r3, #6
 8000bc6:	469a      	mov	sl, r3
 8000bc8:	027b      	lsls	r3, r7, #9
 8000bca:	0a5b      	lsrs	r3, r3, #9
 8000bcc:	4698      	mov	r8, r3
 8000bce:	007b      	lsls	r3, r7, #1
 8000bd0:	24ff      	movs	r4, #255	@ 0xff
 8000bd2:	0e1b      	lsrs	r3, r3, #24
 8000bd4:	0fff      	lsrs	r7, r7, #31
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d18a      	bne.n	8000af0 <__aeabi_fmul+0x40>
 8000bda:	4642      	mov	r2, r8
 8000bdc:	2a00      	cmp	r2, #0
 8000bde:	d164      	bne.n	8000caa <__aeabi_fmul+0x1fa>
 8000be0:	4649      	mov	r1, r9
 8000be2:	3201      	adds	r2, #1
 8000be4:	4311      	orrs	r1, r2
 8000be6:	4689      	mov	r9, r1
 8000be8:	290a      	cmp	r1, #10
 8000bea:	dc08      	bgt.n	8000bfe <__aeabi_fmul+0x14e>
 8000bec:	407d      	eors	r5, r7
 8000bee:	2001      	movs	r0, #1
 8000bf0:	b2ea      	uxtb	r2, r5
 8000bf2:	2902      	cmp	r1, #2
 8000bf4:	dc91      	bgt.n	8000b1a <__aeabi_fmul+0x6a>
 8000bf6:	0015      	movs	r5, r2
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	e027      	b.n	8000c4c <__aeabi_fmul+0x19c>
 8000bfc:	0015      	movs	r5, r2
 8000bfe:	4653      	mov	r3, sl
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d100      	bne.n	8000c06 <__aeabi_fmul+0x156>
 8000c04:	e093      	b.n	8000d2e <__aeabi_fmul+0x27e>
 8000c06:	2b03      	cmp	r3, #3
 8000c08:	d01a      	beq.n	8000c40 <__aeabi_fmul+0x190>
 8000c0a:	2b01      	cmp	r3, #1
 8000c0c:	d12c      	bne.n	8000c68 <__aeabi_fmul+0x1b8>
 8000c0e:	2300      	movs	r3, #0
 8000c10:	2200      	movs	r2, #0
 8000c12:	e01b      	b.n	8000c4c <__aeabi_fmul+0x19c>
 8000c14:	4643      	mov	r3, r8
 8000c16:	34ff      	adds	r4, #255	@ 0xff
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d055      	beq.n	8000cc8 <__aeabi_fmul+0x218>
 8000c1c:	2103      	movs	r1, #3
 8000c1e:	464b      	mov	r3, r9
 8000c20:	430b      	orrs	r3, r1
 8000c22:	0019      	movs	r1, r3
 8000c24:	2b0a      	cmp	r3, #10
 8000c26:	dc00      	bgt.n	8000c2a <__aeabi_fmul+0x17a>
 8000c28:	e092      	b.n	8000d50 <__aeabi_fmul+0x2a0>
 8000c2a:	2b0f      	cmp	r3, #15
 8000c2c:	d000      	beq.n	8000c30 <__aeabi_fmul+0x180>
 8000c2e:	e08c      	b.n	8000d4a <__aeabi_fmul+0x29a>
 8000c30:	2280      	movs	r2, #128	@ 0x80
 8000c32:	03d2      	lsls	r2, r2, #15
 8000c34:	4216      	tst	r6, r2
 8000c36:	d003      	beq.n	8000c40 <__aeabi_fmul+0x190>
 8000c38:	4643      	mov	r3, r8
 8000c3a:	4213      	tst	r3, r2
 8000c3c:	d100      	bne.n	8000c40 <__aeabi_fmul+0x190>
 8000c3e:	e07d      	b.n	8000d3c <__aeabi_fmul+0x28c>
 8000c40:	2280      	movs	r2, #128	@ 0x80
 8000c42:	03d2      	lsls	r2, r2, #15
 8000c44:	4332      	orrs	r2, r6
 8000c46:	0252      	lsls	r2, r2, #9
 8000c48:	0a52      	lsrs	r2, r2, #9
 8000c4a:	23ff      	movs	r3, #255	@ 0xff
 8000c4c:	05d8      	lsls	r0, r3, #23
 8000c4e:	07ed      	lsls	r5, r5, #31
 8000c50:	4310      	orrs	r0, r2
 8000c52:	4328      	orrs	r0, r5
 8000c54:	bce0      	pop	{r5, r6, r7}
 8000c56:	46ba      	mov	sl, r7
 8000c58:	46b1      	mov	r9, r6
 8000c5a:	46a8      	mov	r8, r5
 8000c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c5e:	2301      	movs	r3, #1
 8000c60:	0015      	movs	r5, r2
 8000c62:	0871      	lsrs	r1, r6, #1
 8000c64:	401e      	ands	r6, r3
 8000c66:	430e      	orrs	r6, r1
 8000c68:	0023      	movs	r3, r4
 8000c6a:	3380      	adds	r3, #128	@ 0x80
 8000c6c:	1c61      	adds	r1, r4, #1
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	dd41      	ble.n	8000cf6 <__aeabi_fmul+0x246>
 8000c72:	0772      	lsls	r2, r6, #29
 8000c74:	d094      	beq.n	8000ba0 <__aeabi_fmul+0xf0>
 8000c76:	220f      	movs	r2, #15
 8000c78:	4032      	ands	r2, r6
 8000c7a:	2a04      	cmp	r2, #4
 8000c7c:	d000      	beq.n	8000c80 <__aeabi_fmul+0x1d0>
 8000c7e:	e78e      	b.n	8000b9e <__aeabi_fmul+0xee>
 8000c80:	e78e      	b.n	8000ba0 <__aeabi_fmul+0xf0>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	d105      	bne.n	8000c92 <__aeabi_fmul+0x1e2>
 8000c86:	2304      	movs	r3, #4
 8000c88:	4699      	mov	r9, r3
 8000c8a:	3b03      	subs	r3, #3
 8000c8c:	2400      	movs	r4, #0
 8000c8e:	469a      	mov	sl, r3
 8000c90:	e726      	b.n	8000ae0 <__aeabi_fmul+0x30>
 8000c92:	0030      	movs	r0, r6
 8000c94:	f000 fb3a 	bl	800130c <__clzsi2>
 8000c98:	2476      	movs	r4, #118	@ 0x76
 8000c9a:	1f43      	subs	r3, r0, #5
 8000c9c:	409e      	lsls	r6, r3
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	4264      	negs	r4, r4
 8000ca2:	4699      	mov	r9, r3
 8000ca4:	469a      	mov	sl, r3
 8000ca6:	1a24      	subs	r4, r4, r0
 8000ca8:	e71a      	b.n	8000ae0 <__aeabi_fmul+0x30>
 8000caa:	4640      	mov	r0, r8
 8000cac:	f000 fb2e 	bl	800130c <__clzsi2>
 8000cb0:	464b      	mov	r3, r9
 8000cb2:	1a24      	subs	r4, r4, r0
 8000cb4:	3c76      	subs	r4, #118	@ 0x76
 8000cb6:	2b0a      	cmp	r3, #10
 8000cb8:	dca1      	bgt.n	8000bfe <__aeabi_fmul+0x14e>
 8000cba:	4643      	mov	r3, r8
 8000cbc:	3805      	subs	r0, #5
 8000cbe:	4083      	lsls	r3, r0
 8000cc0:	407d      	eors	r5, r7
 8000cc2:	4698      	mov	r8, r3
 8000cc4:	b2ea      	uxtb	r2, r5
 8000cc6:	e724      	b.n	8000b12 <__aeabi_fmul+0x62>
 8000cc8:	464a      	mov	r2, r9
 8000cca:	3302      	adds	r3, #2
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	002a      	movs	r2, r5
 8000cd0:	407a      	eors	r2, r7
 8000cd2:	b2d2      	uxtb	r2, r2
 8000cd4:	2b0a      	cmp	r3, #10
 8000cd6:	dc92      	bgt.n	8000bfe <__aeabi_fmul+0x14e>
 8000cd8:	4649      	mov	r1, r9
 8000cda:	0015      	movs	r5, r2
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	d026      	beq.n	8000d2e <__aeabi_fmul+0x27e>
 8000ce0:	4699      	mov	r9, r3
 8000ce2:	2002      	movs	r0, #2
 8000ce4:	e719      	b.n	8000b1a <__aeabi_fmul+0x6a>
 8000ce6:	230c      	movs	r3, #12
 8000ce8:	4699      	mov	r9, r3
 8000cea:	3b09      	subs	r3, #9
 8000cec:	24ff      	movs	r4, #255	@ 0xff
 8000cee:	469a      	mov	sl, r3
 8000cf0:	e6f6      	b.n	8000ae0 <__aeabi_fmul+0x30>
 8000cf2:	0015      	movs	r5, r2
 8000cf4:	0021      	movs	r1, r4
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	2b1b      	cmp	r3, #27
 8000cfc:	dd00      	ble.n	8000d00 <__aeabi_fmul+0x250>
 8000cfe:	e786      	b.n	8000c0e <__aeabi_fmul+0x15e>
 8000d00:	319e      	adds	r1, #158	@ 0x9e
 8000d02:	0032      	movs	r2, r6
 8000d04:	408e      	lsls	r6, r1
 8000d06:	40da      	lsrs	r2, r3
 8000d08:	1e73      	subs	r3, r6, #1
 8000d0a:	419e      	sbcs	r6, r3
 8000d0c:	4332      	orrs	r2, r6
 8000d0e:	0753      	lsls	r3, r2, #29
 8000d10:	d004      	beq.n	8000d1c <__aeabi_fmul+0x26c>
 8000d12:	230f      	movs	r3, #15
 8000d14:	4013      	ands	r3, r2
 8000d16:	2b04      	cmp	r3, #4
 8000d18:	d000      	beq.n	8000d1c <__aeabi_fmul+0x26c>
 8000d1a:	3204      	adds	r2, #4
 8000d1c:	0153      	lsls	r3, r2, #5
 8000d1e:	d510      	bpl.n	8000d42 <__aeabi_fmul+0x292>
 8000d20:	2301      	movs	r3, #1
 8000d22:	2200      	movs	r2, #0
 8000d24:	e792      	b.n	8000c4c <__aeabi_fmul+0x19c>
 8000d26:	003d      	movs	r5, r7
 8000d28:	4646      	mov	r6, r8
 8000d2a:	4682      	mov	sl, r0
 8000d2c:	e767      	b.n	8000bfe <__aeabi_fmul+0x14e>
 8000d2e:	23ff      	movs	r3, #255	@ 0xff
 8000d30:	2200      	movs	r2, #0
 8000d32:	e78b      	b.n	8000c4c <__aeabi_fmul+0x19c>
 8000d34:	2280      	movs	r2, #128	@ 0x80
 8000d36:	2500      	movs	r5, #0
 8000d38:	03d2      	lsls	r2, r2, #15
 8000d3a:	e786      	b.n	8000c4a <__aeabi_fmul+0x19a>
 8000d3c:	003d      	movs	r5, r7
 8000d3e:	431a      	orrs	r2, r3
 8000d40:	e783      	b.n	8000c4a <__aeabi_fmul+0x19a>
 8000d42:	0192      	lsls	r2, r2, #6
 8000d44:	2300      	movs	r3, #0
 8000d46:	0a52      	lsrs	r2, r2, #9
 8000d48:	e780      	b.n	8000c4c <__aeabi_fmul+0x19c>
 8000d4a:	003d      	movs	r5, r7
 8000d4c:	4646      	mov	r6, r8
 8000d4e:	e777      	b.n	8000c40 <__aeabi_fmul+0x190>
 8000d50:	002a      	movs	r2, r5
 8000d52:	2301      	movs	r3, #1
 8000d54:	407a      	eors	r2, r7
 8000d56:	408b      	lsls	r3, r1
 8000d58:	2003      	movs	r0, #3
 8000d5a:	b2d2      	uxtb	r2, r2
 8000d5c:	e6e9      	b.n	8000b32 <__aeabi_fmul+0x82>
 8000d5e:	46c0      	nop			@ (mov r8, r8)
 8000d60:	f7ffffff 	.word	0xf7ffffff

08000d64 <__aeabi_fsub>:
 8000d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d66:	4647      	mov	r7, r8
 8000d68:	46ce      	mov	lr, r9
 8000d6a:	0243      	lsls	r3, r0, #9
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	0a5f      	lsrs	r7, r3, #9
 8000d70:	099b      	lsrs	r3, r3, #6
 8000d72:	0045      	lsls	r5, r0, #1
 8000d74:	004a      	lsls	r2, r1, #1
 8000d76:	469c      	mov	ip, r3
 8000d78:	024b      	lsls	r3, r1, #9
 8000d7a:	0fc4      	lsrs	r4, r0, #31
 8000d7c:	0fce      	lsrs	r6, r1, #31
 8000d7e:	0e2d      	lsrs	r5, r5, #24
 8000d80:	0a58      	lsrs	r0, r3, #9
 8000d82:	0e12      	lsrs	r2, r2, #24
 8000d84:	0999      	lsrs	r1, r3, #6
 8000d86:	2aff      	cmp	r2, #255	@ 0xff
 8000d88:	d06b      	beq.n	8000e62 <__aeabi_fsub+0xfe>
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	405e      	eors	r6, r3
 8000d8e:	1aab      	subs	r3, r5, r2
 8000d90:	42b4      	cmp	r4, r6
 8000d92:	d04b      	beq.n	8000e2c <__aeabi_fsub+0xc8>
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	dc00      	bgt.n	8000d9a <__aeabi_fsub+0x36>
 8000d98:	e0ff      	b.n	8000f9a <__aeabi_fsub+0x236>
 8000d9a:	2a00      	cmp	r2, #0
 8000d9c:	d100      	bne.n	8000da0 <__aeabi_fsub+0x3c>
 8000d9e:	e088      	b.n	8000eb2 <__aeabi_fsub+0x14e>
 8000da0:	2dff      	cmp	r5, #255	@ 0xff
 8000da2:	d100      	bne.n	8000da6 <__aeabi_fsub+0x42>
 8000da4:	e0ef      	b.n	8000f86 <__aeabi_fsub+0x222>
 8000da6:	2280      	movs	r2, #128	@ 0x80
 8000da8:	04d2      	lsls	r2, r2, #19
 8000daa:	4311      	orrs	r1, r2
 8000dac:	2001      	movs	r0, #1
 8000dae:	2b1b      	cmp	r3, #27
 8000db0:	dc08      	bgt.n	8000dc4 <__aeabi_fsub+0x60>
 8000db2:	0008      	movs	r0, r1
 8000db4:	2220      	movs	r2, #32
 8000db6:	40d8      	lsrs	r0, r3
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	4099      	lsls	r1, r3
 8000dbc:	000b      	movs	r3, r1
 8000dbe:	1e5a      	subs	r2, r3, #1
 8000dc0:	4193      	sbcs	r3, r2
 8000dc2:	4318      	orrs	r0, r3
 8000dc4:	4663      	mov	r3, ip
 8000dc6:	1a1b      	subs	r3, r3, r0
 8000dc8:	469c      	mov	ip, r3
 8000dca:	4663      	mov	r3, ip
 8000dcc:	015b      	lsls	r3, r3, #5
 8000dce:	d400      	bmi.n	8000dd2 <__aeabi_fsub+0x6e>
 8000dd0:	e0cd      	b.n	8000f6e <__aeabi_fsub+0x20a>
 8000dd2:	4663      	mov	r3, ip
 8000dd4:	019f      	lsls	r7, r3, #6
 8000dd6:	09bf      	lsrs	r7, r7, #6
 8000dd8:	0038      	movs	r0, r7
 8000dda:	f000 fa97 	bl	800130c <__clzsi2>
 8000dde:	003b      	movs	r3, r7
 8000de0:	3805      	subs	r0, #5
 8000de2:	4083      	lsls	r3, r0
 8000de4:	4285      	cmp	r5, r0
 8000de6:	dc00      	bgt.n	8000dea <__aeabi_fsub+0x86>
 8000de8:	e0a2      	b.n	8000f30 <__aeabi_fsub+0x1cc>
 8000dea:	4ab7      	ldr	r2, [pc, #732]	@ (80010c8 <__aeabi_fsub+0x364>)
 8000dec:	1a2d      	subs	r5, r5, r0
 8000dee:	401a      	ands	r2, r3
 8000df0:	4694      	mov	ip, r2
 8000df2:	075a      	lsls	r2, r3, #29
 8000df4:	d100      	bne.n	8000df8 <__aeabi_fsub+0x94>
 8000df6:	e0c3      	b.n	8000f80 <__aeabi_fsub+0x21c>
 8000df8:	220f      	movs	r2, #15
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	2b04      	cmp	r3, #4
 8000dfe:	d100      	bne.n	8000e02 <__aeabi_fsub+0x9e>
 8000e00:	e0be      	b.n	8000f80 <__aeabi_fsub+0x21c>
 8000e02:	2304      	movs	r3, #4
 8000e04:	4698      	mov	r8, r3
 8000e06:	44c4      	add	ip, r8
 8000e08:	4663      	mov	r3, ip
 8000e0a:	015b      	lsls	r3, r3, #5
 8000e0c:	d400      	bmi.n	8000e10 <__aeabi_fsub+0xac>
 8000e0e:	e0b7      	b.n	8000f80 <__aeabi_fsub+0x21c>
 8000e10:	1c68      	adds	r0, r5, #1
 8000e12:	2dfe      	cmp	r5, #254	@ 0xfe
 8000e14:	d000      	beq.n	8000e18 <__aeabi_fsub+0xb4>
 8000e16:	e0a5      	b.n	8000f64 <__aeabi_fsub+0x200>
 8000e18:	20ff      	movs	r0, #255	@ 0xff
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	05c0      	lsls	r0, r0, #23
 8000e1e:	4310      	orrs	r0, r2
 8000e20:	07e4      	lsls	r4, r4, #31
 8000e22:	4320      	orrs	r0, r4
 8000e24:	bcc0      	pop	{r6, r7}
 8000e26:	46b9      	mov	r9, r7
 8000e28:	46b0      	mov	r8, r6
 8000e2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	dc00      	bgt.n	8000e32 <__aeabi_fsub+0xce>
 8000e30:	e1eb      	b.n	800120a <__aeabi_fsub+0x4a6>
 8000e32:	2a00      	cmp	r2, #0
 8000e34:	d046      	beq.n	8000ec4 <__aeabi_fsub+0x160>
 8000e36:	2dff      	cmp	r5, #255	@ 0xff
 8000e38:	d100      	bne.n	8000e3c <__aeabi_fsub+0xd8>
 8000e3a:	e0a4      	b.n	8000f86 <__aeabi_fsub+0x222>
 8000e3c:	2280      	movs	r2, #128	@ 0x80
 8000e3e:	04d2      	lsls	r2, r2, #19
 8000e40:	4311      	orrs	r1, r2
 8000e42:	2b1b      	cmp	r3, #27
 8000e44:	dc00      	bgt.n	8000e48 <__aeabi_fsub+0xe4>
 8000e46:	e0fb      	b.n	8001040 <__aeabi_fsub+0x2dc>
 8000e48:	2305      	movs	r3, #5
 8000e4a:	4698      	mov	r8, r3
 8000e4c:	002b      	movs	r3, r5
 8000e4e:	44c4      	add	ip, r8
 8000e50:	4662      	mov	r2, ip
 8000e52:	08d7      	lsrs	r7, r2, #3
 8000e54:	2bff      	cmp	r3, #255	@ 0xff
 8000e56:	d100      	bne.n	8000e5a <__aeabi_fsub+0xf6>
 8000e58:	e095      	b.n	8000f86 <__aeabi_fsub+0x222>
 8000e5a:	027a      	lsls	r2, r7, #9
 8000e5c:	0a52      	lsrs	r2, r2, #9
 8000e5e:	b2d8      	uxtb	r0, r3
 8000e60:	e7dc      	b.n	8000e1c <__aeabi_fsub+0xb8>
 8000e62:	002b      	movs	r3, r5
 8000e64:	3bff      	subs	r3, #255	@ 0xff
 8000e66:	4699      	mov	r9, r3
 8000e68:	2900      	cmp	r1, #0
 8000e6a:	d118      	bne.n	8000e9e <__aeabi_fsub+0x13a>
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	405e      	eors	r6, r3
 8000e70:	42b4      	cmp	r4, r6
 8000e72:	d100      	bne.n	8000e76 <__aeabi_fsub+0x112>
 8000e74:	e0ca      	b.n	800100c <__aeabi_fsub+0x2a8>
 8000e76:	464b      	mov	r3, r9
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d02d      	beq.n	8000ed8 <__aeabi_fsub+0x174>
 8000e7c:	2d00      	cmp	r5, #0
 8000e7e:	d000      	beq.n	8000e82 <__aeabi_fsub+0x11e>
 8000e80:	e13c      	b.n	80010fc <__aeabi_fsub+0x398>
 8000e82:	23ff      	movs	r3, #255	@ 0xff
 8000e84:	4664      	mov	r4, ip
 8000e86:	2c00      	cmp	r4, #0
 8000e88:	d100      	bne.n	8000e8c <__aeabi_fsub+0x128>
 8000e8a:	e15f      	b.n	800114c <__aeabi_fsub+0x3e8>
 8000e8c:	1e5d      	subs	r5, r3, #1
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	d100      	bne.n	8000e94 <__aeabi_fsub+0x130>
 8000e92:	e174      	b.n	800117e <__aeabi_fsub+0x41a>
 8000e94:	0034      	movs	r4, r6
 8000e96:	2bff      	cmp	r3, #255	@ 0xff
 8000e98:	d074      	beq.n	8000f84 <__aeabi_fsub+0x220>
 8000e9a:	002b      	movs	r3, r5
 8000e9c:	e103      	b.n	80010a6 <__aeabi_fsub+0x342>
 8000e9e:	42b4      	cmp	r4, r6
 8000ea0:	d100      	bne.n	8000ea4 <__aeabi_fsub+0x140>
 8000ea2:	e09c      	b.n	8000fde <__aeabi_fsub+0x27a>
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d017      	beq.n	8000ed8 <__aeabi_fsub+0x174>
 8000ea8:	2d00      	cmp	r5, #0
 8000eaa:	d0ea      	beq.n	8000e82 <__aeabi_fsub+0x11e>
 8000eac:	0007      	movs	r7, r0
 8000eae:	0034      	movs	r4, r6
 8000eb0:	e06c      	b.n	8000f8c <__aeabi_fsub+0x228>
 8000eb2:	2900      	cmp	r1, #0
 8000eb4:	d0cc      	beq.n	8000e50 <__aeabi_fsub+0xec>
 8000eb6:	1e5a      	subs	r2, r3, #1
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d02b      	beq.n	8000f14 <__aeabi_fsub+0x1b0>
 8000ebc:	2bff      	cmp	r3, #255	@ 0xff
 8000ebe:	d062      	beq.n	8000f86 <__aeabi_fsub+0x222>
 8000ec0:	0013      	movs	r3, r2
 8000ec2:	e773      	b.n	8000dac <__aeabi_fsub+0x48>
 8000ec4:	2900      	cmp	r1, #0
 8000ec6:	d0c3      	beq.n	8000e50 <__aeabi_fsub+0xec>
 8000ec8:	1e5a      	subs	r2, r3, #1
 8000eca:	2b01      	cmp	r3, #1
 8000ecc:	d100      	bne.n	8000ed0 <__aeabi_fsub+0x16c>
 8000ece:	e11e      	b.n	800110e <__aeabi_fsub+0x3aa>
 8000ed0:	2bff      	cmp	r3, #255	@ 0xff
 8000ed2:	d058      	beq.n	8000f86 <__aeabi_fsub+0x222>
 8000ed4:	0013      	movs	r3, r2
 8000ed6:	e7b4      	b.n	8000e42 <__aeabi_fsub+0xde>
 8000ed8:	22fe      	movs	r2, #254	@ 0xfe
 8000eda:	1c6b      	adds	r3, r5, #1
 8000edc:	421a      	tst	r2, r3
 8000ede:	d10d      	bne.n	8000efc <__aeabi_fsub+0x198>
 8000ee0:	2d00      	cmp	r5, #0
 8000ee2:	d060      	beq.n	8000fa6 <__aeabi_fsub+0x242>
 8000ee4:	4663      	mov	r3, ip
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d000      	beq.n	8000eec <__aeabi_fsub+0x188>
 8000eea:	e120      	b.n	800112e <__aeabi_fsub+0x3ca>
 8000eec:	2900      	cmp	r1, #0
 8000eee:	d000      	beq.n	8000ef2 <__aeabi_fsub+0x18e>
 8000ef0:	e128      	b.n	8001144 <__aeabi_fsub+0x3e0>
 8000ef2:	2280      	movs	r2, #128	@ 0x80
 8000ef4:	2400      	movs	r4, #0
 8000ef6:	20ff      	movs	r0, #255	@ 0xff
 8000ef8:	03d2      	lsls	r2, r2, #15
 8000efa:	e78f      	b.n	8000e1c <__aeabi_fsub+0xb8>
 8000efc:	4663      	mov	r3, ip
 8000efe:	1a5f      	subs	r7, r3, r1
 8000f00:	017b      	lsls	r3, r7, #5
 8000f02:	d500      	bpl.n	8000f06 <__aeabi_fsub+0x1a2>
 8000f04:	e0fe      	b.n	8001104 <__aeabi_fsub+0x3a0>
 8000f06:	2f00      	cmp	r7, #0
 8000f08:	d000      	beq.n	8000f0c <__aeabi_fsub+0x1a8>
 8000f0a:	e765      	b.n	8000dd8 <__aeabi_fsub+0x74>
 8000f0c:	2400      	movs	r4, #0
 8000f0e:	2000      	movs	r0, #0
 8000f10:	2200      	movs	r2, #0
 8000f12:	e783      	b.n	8000e1c <__aeabi_fsub+0xb8>
 8000f14:	4663      	mov	r3, ip
 8000f16:	1a59      	subs	r1, r3, r1
 8000f18:	014b      	lsls	r3, r1, #5
 8000f1a:	d400      	bmi.n	8000f1e <__aeabi_fsub+0x1ba>
 8000f1c:	e119      	b.n	8001152 <__aeabi_fsub+0x3ee>
 8000f1e:	018f      	lsls	r7, r1, #6
 8000f20:	09bf      	lsrs	r7, r7, #6
 8000f22:	0038      	movs	r0, r7
 8000f24:	f000 f9f2 	bl	800130c <__clzsi2>
 8000f28:	003b      	movs	r3, r7
 8000f2a:	3805      	subs	r0, #5
 8000f2c:	4083      	lsls	r3, r0
 8000f2e:	2501      	movs	r5, #1
 8000f30:	2220      	movs	r2, #32
 8000f32:	1b40      	subs	r0, r0, r5
 8000f34:	3001      	adds	r0, #1
 8000f36:	1a12      	subs	r2, r2, r0
 8000f38:	0019      	movs	r1, r3
 8000f3a:	4093      	lsls	r3, r2
 8000f3c:	40c1      	lsrs	r1, r0
 8000f3e:	1e5a      	subs	r2, r3, #1
 8000f40:	4193      	sbcs	r3, r2
 8000f42:	4319      	orrs	r1, r3
 8000f44:	468c      	mov	ip, r1
 8000f46:	1e0b      	subs	r3, r1, #0
 8000f48:	d0e1      	beq.n	8000f0e <__aeabi_fsub+0x1aa>
 8000f4a:	075b      	lsls	r3, r3, #29
 8000f4c:	d100      	bne.n	8000f50 <__aeabi_fsub+0x1ec>
 8000f4e:	e152      	b.n	80011f6 <__aeabi_fsub+0x492>
 8000f50:	230f      	movs	r3, #15
 8000f52:	2500      	movs	r5, #0
 8000f54:	400b      	ands	r3, r1
 8000f56:	2b04      	cmp	r3, #4
 8000f58:	d000      	beq.n	8000f5c <__aeabi_fsub+0x1f8>
 8000f5a:	e752      	b.n	8000e02 <__aeabi_fsub+0x9e>
 8000f5c:	2001      	movs	r0, #1
 8000f5e:	014a      	lsls	r2, r1, #5
 8000f60:	d400      	bmi.n	8000f64 <__aeabi_fsub+0x200>
 8000f62:	e092      	b.n	800108a <__aeabi_fsub+0x326>
 8000f64:	b2c0      	uxtb	r0, r0
 8000f66:	4663      	mov	r3, ip
 8000f68:	019a      	lsls	r2, r3, #6
 8000f6a:	0a52      	lsrs	r2, r2, #9
 8000f6c:	e756      	b.n	8000e1c <__aeabi_fsub+0xb8>
 8000f6e:	4663      	mov	r3, ip
 8000f70:	075b      	lsls	r3, r3, #29
 8000f72:	d005      	beq.n	8000f80 <__aeabi_fsub+0x21c>
 8000f74:	230f      	movs	r3, #15
 8000f76:	4662      	mov	r2, ip
 8000f78:	4013      	ands	r3, r2
 8000f7a:	2b04      	cmp	r3, #4
 8000f7c:	d000      	beq.n	8000f80 <__aeabi_fsub+0x21c>
 8000f7e:	e740      	b.n	8000e02 <__aeabi_fsub+0x9e>
 8000f80:	002b      	movs	r3, r5
 8000f82:	e765      	b.n	8000e50 <__aeabi_fsub+0xec>
 8000f84:	0007      	movs	r7, r0
 8000f86:	2f00      	cmp	r7, #0
 8000f88:	d100      	bne.n	8000f8c <__aeabi_fsub+0x228>
 8000f8a:	e745      	b.n	8000e18 <__aeabi_fsub+0xb4>
 8000f8c:	2280      	movs	r2, #128	@ 0x80
 8000f8e:	03d2      	lsls	r2, r2, #15
 8000f90:	433a      	orrs	r2, r7
 8000f92:	0252      	lsls	r2, r2, #9
 8000f94:	20ff      	movs	r0, #255	@ 0xff
 8000f96:	0a52      	lsrs	r2, r2, #9
 8000f98:	e740      	b.n	8000e1c <__aeabi_fsub+0xb8>
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d179      	bne.n	8001092 <__aeabi_fsub+0x32e>
 8000f9e:	22fe      	movs	r2, #254	@ 0xfe
 8000fa0:	1c6b      	adds	r3, r5, #1
 8000fa2:	421a      	tst	r2, r3
 8000fa4:	d1aa      	bne.n	8000efc <__aeabi_fsub+0x198>
 8000fa6:	4663      	mov	r3, ip
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d100      	bne.n	8000fae <__aeabi_fsub+0x24a>
 8000fac:	e0f5      	b.n	800119a <__aeabi_fsub+0x436>
 8000fae:	2900      	cmp	r1, #0
 8000fb0:	d100      	bne.n	8000fb4 <__aeabi_fsub+0x250>
 8000fb2:	e0d1      	b.n	8001158 <__aeabi_fsub+0x3f4>
 8000fb4:	1a5f      	subs	r7, r3, r1
 8000fb6:	2380      	movs	r3, #128	@ 0x80
 8000fb8:	04db      	lsls	r3, r3, #19
 8000fba:	421f      	tst	r7, r3
 8000fbc:	d100      	bne.n	8000fc0 <__aeabi_fsub+0x25c>
 8000fbe:	e10e      	b.n	80011de <__aeabi_fsub+0x47a>
 8000fc0:	4662      	mov	r2, ip
 8000fc2:	2401      	movs	r4, #1
 8000fc4:	1a8a      	subs	r2, r1, r2
 8000fc6:	4694      	mov	ip, r2
 8000fc8:	2000      	movs	r0, #0
 8000fca:	4034      	ands	r4, r6
 8000fcc:	2a00      	cmp	r2, #0
 8000fce:	d100      	bne.n	8000fd2 <__aeabi_fsub+0x26e>
 8000fd0:	e724      	b.n	8000e1c <__aeabi_fsub+0xb8>
 8000fd2:	2001      	movs	r0, #1
 8000fd4:	421a      	tst	r2, r3
 8000fd6:	d1c6      	bne.n	8000f66 <__aeabi_fsub+0x202>
 8000fd8:	2300      	movs	r3, #0
 8000fda:	08d7      	lsrs	r7, r2, #3
 8000fdc:	e73d      	b.n	8000e5a <__aeabi_fsub+0xf6>
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d017      	beq.n	8001012 <__aeabi_fsub+0x2ae>
 8000fe2:	2d00      	cmp	r5, #0
 8000fe4:	d000      	beq.n	8000fe8 <__aeabi_fsub+0x284>
 8000fe6:	e0af      	b.n	8001148 <__aeabi_fsub+0x3e4>
 8000fe8:	23ff      	movs	r3, #255	@ 0xff
 8000fea:	4665      	mov	r5, ip
 8000fec:	2d00      	cmp	r5, #0
 8000fee:	d100      	bne.n	8000ff2 <__aeabi_fsub+0x28e>
 8000ff0:	e0ad      	b.n	800114e <__aeabi_fsub+0x3ea>
 8000ff2:	1e5e      	subs	r6, r3, #1
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d100      	bne.n	8000ffa <__aeabi_fsub+0x296>
 8000ff8:	e089      	b.n	800110e <__aeabi_fsub+0x3aa>
 8000ffa:	2bff      	cmp	r3, #255	@ 0xff
 8000ffc:	d0c2      	beq.n	8000f84 <__aeabi_fsub+0x220>
 8000ffe:	2e1b      	cmp	r6, #27
 8001000:	dc00      	bgt.n	8001004 <__aeabi_fsub+0x2a0>
 8001002:	e0ab      	b.n	800115c <__aeabi_fsub+0x3f8>
 8001004:	1d4b      	adds	r3, r1, #5
 8001006:	469c      	mov	ip, r3
 8001008:	0013      	movs	r3, r2
 800100a:	e721      	b.n	8000e50 <__aeabi_fsub+0xec>
 800100c:	464b      	mov	r3, r9
 800100e:	2b00      	cmp	r3, #0
 8001010:	d170      	bne.n	80010f4 <__aeabi_fsub+0x390>
 8001012:	22fe      	movs	r2, #254	@ 0xfe
 8001014:	1c6b      	adds	r3, r5, #1
 8001016:	421a      	tst	r2, r3
 8001018:	d15e      	bne.n	80010d8 <__aeabi_fsub+0x374>
 800101a:	2d00      	cmp	r5, #0
 800101c:	d000      	beq.n	8001020 <__aeabi_fsub+0x2bc>
 800101e:	e0c3      	b.n	80011a8 <__aeabi_fsub+0x444>
 8001020:	4663      	mov	r3, ip
 8001022:	2b00      	cmp	r3, #0
 8001024:	d100      	bne.n	8001028 <__aeabi_fsub+0x2c4>
 8001026:	e0d0      	b.n	80011ca <__aeabi_fsub+0x466>
 8001028:	2900      	cmp	r1, #0
 800102a:	d100      	bne.n	800102e <__aeabi_fsub+0x2ca>
 800102c:	e094      	b.n	8001158 <__aeabi_fsub+0x3f4>
 800102e:	000a      	movs	r2, r1
 8001030:	4462      	add	r2, ip
 8001032:	0153      	lsls	r3, r2, #5
 8001034:	d400      	bmi.n	8001038 <__aeabi_fsub+0x2d4>
 8001036:	e0d8      	b.n	80011ea <__aeabi_fsub+0x486>
 8001038:	0192      	lsls	r2, r2, #6
 800103a:	2001      	movs	r0, #1
 800103c:	0a52      	lsrs	r2, r2, #9
 800103e:	e6ed      	b.n	8000e1c <__aeabi_fsub+0xb8>
 8001040:	0008      	movs	r0, r1
 8001042:	2220      	movs	r2, #32
 8001044:	40d8      	lsrs	r0, r3
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	4099      	lsls	r1, r3
 800104a:	000b      	movs	r3, r1
 800104c:	1e5a      	subs	r2, r3, #1
 800104e:	4193      	sbcs	r3, r2
 8001050:	4303      	orrs	r3, r0
 8001052:	449c      	add	ip, r3
 8001054:	4663      	mov	r3, ip
 8001056:	015b      	lsls	r3, r3, #5
 8001058:	d589      	bpl.n	8000f6e <__aeabi_fsub+0x20a>
 800105a:	3501      	adds	r5, #1
 800105c:	2dff      	cmp	r5, #255	@ 0xff
 800105e:	d100      	bne.n	8001062 <__aeabi_fsub+0x2fe>
 8001060:	e6da      	b.n	8000e18 <__aeabi_fsub+0xb4>
 8001062:	4662      	mov	r2, ip
 8001064:	2301      	movs	r3, #1
 8001066:	4919      	ldr	r1, [pc, #100]	@ (80010cc <__aeabi_fsub+0x368>)
 8001068:	4013      	ands	r3, r2
 800106a:	0852      	lsrs	r2, r2, #1
 800106c:	400a      	ands	r2, r1
 800106e:	431a      	orrs	r2, r3
 8001070:	0013      	movs	r3, r2
 8001072:	4694      	mov	ip, r2
 8001074:	075b      	lsls	r3, r3, #29
 8001076:	d004      	beq.n	8001082 <__aeabi_fsub+0x31e>
 8001078:	230f      	movs	r3, #15
 800107a:	4013      	ands	r3, r2
 800107c:	2b04      	cmp	r3, #4
 800107e:	d000      	beq.n	8001082 <__aeabi_fsub+0x31e>
 8001080:	e6bf      	b.n	8000e02 <__aeabi_fsub+0x9e>
 8001082:	4663      	mov	r3, ip
 8001084:	015b      	lsls	r3, r3, #5
 8001086:	d500      	bpl.n	800108a <__aeabi_fsub+0x326>
 8001088:	e6c2      	b.n	8000e10 <__aeabi_fsub+0xac>
 800108a:	4663      	mov	r3, ip
 800108c:	08df      	lsrs	r7, r3, #3
 800108e:	002b      	movs	r3, r5
 8001090:	e6e3      	b.n	8000e5a <__aeabi_fsub+0xf6>
 8001092:	1b53      	subs	r3, r2, r5
 8001094:	2d00      	cmp	r5, #0
 8001096:	d100      	bne.n	800109a <__aeabi_fsub+0x336>
 8001098:	e6f4      	b.n	8000e84 <__aeabi_fsub+0x120>
 800109a:	2080      	movs	r0, #128	@ 0x80
 800109c:	4664      	mov	r4, ip
 800109e:	04c0      	lsls	r0, r0, #19
 80010a0:	4304      	orrs	r4, r0
 80010a2:	46a4      	mov	ip, r4
 80010a4:	0034      	movs	r4, r6
 80010a6:	2001      	movs	r0, #1
 80010a8:	2b1b      	cmp	r3, #27
 80010aa:	dc09      	bgt.n	80010c0 <__aeabi_fsub+0x35c>
 80010ac:	2520      	movs	r5, #32
 80010ae:	4660      	mov	r0, ip
 80010b0:	40d8      	lsrs	r0, r3
 80010b2:	1aeb      	subs	r3, r5, r3
 80010b4:	4665      	mov	r5, ip
 80010b6:	409d      	lsls	r5, r3
 80010b8:	002b      	movs	r3, r5
 80010ba:	1e5d      	subs	r5, r3, #1
 80010bc:	41ab      	sbcs	r3, r5
 80010be:	4318      	orrs	r0, r3
 80010c0:	1a0b      	subs	r3, r1, r0
 80010c2:	469c      	mov	ip, r3
 80010c4:	0015      	movs	r5, r2
 80010c6:	e680      	b.n	8000dca <__aeabi_fsub+0x66>
 80010c8:	fbffffff 	.word	0xfbffffff
 80010cc:	7dffffff 	.word	0x7dffffff
 80010d0:	22fe      	movs	r2, #254	@ 0xfe
 80010d2:	1c6b      	adds	r3, r5, #1
 80010d4:	4213      	tst	r3, r2
 80010d6:	d0a3      	beq.n	8001020 <__aeabi_fsub+0x2bc>
 80010d8:	2bff      	cmp	r3, #255	@ 0xff
 80010da:	d100      	bne.n	80010de <__aeabi_fsub+0x37a>
 80010dc:	e69c      	b.n	8000e18 <__aeabi_fsub+0xb4>
 80010de:	4461      	add	r1, ip
 80010e0:	0849      	lsrs	r1, r1, #1
 80010e2:	074a      	lsls	r2, r1, #29
 80010e4:	d049      	beq.n	800117a <__aeabi_fsub+0x416>
 80010e6:	220f      	movs	r2, #15
 80010e8:	400a      	ands	r2, r1
 80010ea:	2a04      	cmp	r2, #4
 80010ec:	d045      	beq.n	800117a <__aeabi_fsub+0x416>
 80010ee:	1d0a      	adds	r2, r1, #4
 80010f0:	4694      	mov	ip, r2
 80010f2:	e6ad      	b.n	8000e50 <__aeabi_fsub+0xec>
 80010f4:	2d00      	cmp	r5, #0
 80010f6:	d100      	bne.n	80010fa <__aeabi_fsub+0x396>
 80010f8:	e776      	b.n	8000fe8 <__aeabi_fsub+0x284>
 80010fa:	e68d      	b.n	8000e18 <__aeabi_fsub+0xb4>
 80010fc:	0034      	movs	r4, r6
 80010fe:	20ff      	movs	r0, #255	@ 0xff
 8001100:	2200      	movs	r2, #0
 8001102:	e68b      	b.n	8000e1c <__aeabi_fsub+0xb8>
 8001104:	4663      	mov	r3, ip
 8001106:	2401      	movs	r4, #1
 8001108:	1acf      	subs	r7, r1, r3
 800110a:	4034      	ands	r4, r6
 800110c:	e664      	b.n	8000dd8 <__aeabi_fsub+0x74>
 800110e:	4461      	add	r1, ip
 8001110:	014b      	lsls	r3, r1, #5
 8001112:	d56d      	bpl.n	80011f0 <__aeabi_fsub+0x48c>
 8001114:	0848      	lsrs	r0, r1, #1
 8001116:	4944      	ldr	r1, [pc, #272]	@ (8001228 <__aeabi_fsub+0x4c4>)
 8001118:	4001      	ands	r1, r0
 800111a:	0743      	lsls	r3, r0, #29
 800111c:	d02c      	beq.n	8001178 <__aeabi_fsub+0x414>
 800111e:	230f      	movs	r3, #15
 8001120:	4003      	ands	r3, r0
 8001122:	2b04      	cmp	r3, #4
 8001124:	d028      	beq.n	8001178 <__aeabi_fsub+0x414>
 8001126:	1d0b      	adds	r3, r1, #4
 8001128:	469c      	mov	ip, r3
 800112a:	2302      	movs	r3, #2
 800112c:	e690      	b.n	8000e50 <__aeabi_fsub+0xec>
 800112e:	2900      	cmp	r1, #0
 8001130:	d100      	bne.n	8001134 <__aeabi_fsub+0x3d0>
 8001132:	e72b      	b.n	8000f8c <__aeabi_fsub+0x228>
 8001134:	2380      	movs	r3, #128	@ 0x80
 8001136:	03db      	lsls	r3, r3, #15
 8001138:	429f      	cmp	r7, r3
 800113a:	d200      	bcs.n	800113e <__aeabi_fsub+0x3da>
 800113c:	e726      	b.n	8000f8c <__aeabi_fsub+0x228>
 800113e:	4298      	cmp	r0, r3
 8001140:	d300      	bcc.n	8001144 <__aeabi_fsub+0x3e0>
 8001142:	e723      	b.n	8000f8c <__aeabi_fsub+0x228>
 8001144:	2401      	movs	r4, #1
 8001146:	4034      	ands	r4, r6
 8001148:	0007      	movs	r7, r0
 800114a:	e71f      	b.n	8000f8c <__aeabi_fsub+0x228>
 800114c:	0034      	movs	r4, r6
 800114e:	468c      	mov	ip, r1
 8001150:	e67e      	b.n	8000e50 <__aeabi_fsub+0xec>
 8001152:	2301      	movs	r3, #1
 8001154:	08cf      	lsrs	r7, r1, #3
 8001156:	e680      	b.n	8000e5a <__aeabi_fsub+0xf6>
 8001158:	2300      	movs	r3, #0
 800115a:	e67e      	b.n	8000e5a <__aeabi_fsub+0xf6>
 800115c:	2020      	movs	r0, #32
 800115e:	4665      	mov	r5, ip
 8001160:	1b80      	subs	r0, r0, r6
 8001162:	4085      	lsls	r5, r0
 8001164:	4663      	mov	r3, ip
 8001166:	0028      	movs	r0, r5
 8001168:	40f3      	lsrs	r3, r6
 800116a:	1e45      	subs	r5, r0, #1
 800116c:	41a8      	sbcs	r0, r5
 800116e:	4303      	orrs	r3, r0
 8001170:	469c      	mov	ip, r3
 8001172:	0015      	movs	r5, r2
 8001174:	448c      	add	ip, r1
 8001176:	e76d      	b.n	8001054 <__aeabi_fsub+0x2f0>
 8001178:	2302      	movs	r3, #2
 800117a:	08cf      	lsrs	r7, r1, #3
 800117c:	e66d      	b.n	8000e5a <__aeabi_fsub+0xf6>
 800117e:	1b0f      	subs	r7, r1, r4
 8001180:	017b      	lsls	r3, r7, #5
 8001182:	d528      	bpl.n	80011d6 <__aeabi_fsub+0x472>
 8001184:	01bf      	lsls	r7, r7, #6
 8001186:	09bf      	lsrs	r7, r7, #6
 8001188:	0038      	movs	r0, r7
 800118a:	f000 f8bf 	bl	800130c <__clzsi2>
 800118e:	003b      	movs	r3, r7
 8001190:	3805      	subs	r0, #5
 8001192:	4083      	lsls	r3, r0
 8001194:	0034      	movs	r4, r6
 8001196:	2501      	movs	r5, #1
 8001198:	e6ca      	b.n	8000f30 <__aeabi_fsub+0x1cc>
 800119a:	2900      	cmp	r1, #0
 800119c:	d100      	bne.n	80011a0 <__aeabi_fsub+0x43c>
 800119e:	e6b5      	b.n	8000f0c <__aeabi_fsub+0x1a8>
 80011a0:	2401      	movs	r4, #1
 80011a2:	0007      	movs	r7, r0
 80011a4:	4034      	ands	r4, r6
 80011a6:	e658      	b.n	8000e5a <__aeabi_fsub+0xf6>
 80011a8:	4663      	mov	r3, ip
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d100      	bne.n	80011b0 <__aeabi_fsub+0x44c>
 80011ae:	e6e9      	b.n	8000f84 <__aeabi_fsub+0x220>
 80011b0:	2900      	cmp	r1, #0
 80011b2:	d100      	bne.n	80011b6 <__aeabi_fsub+0x452>
 80011b4:	e6ea      	b.n	8000f8c <__aeabi_fsub+0x228>
 80011b6:	2380      	movs	r3, #128	@ 0x80
 80011b8:	03db      	lsls	r3, r3, #15
 80011ba:	429f      	cmp	r7, r3
 80011bc:	d200      	bcs.n	80011c0 <__aeabi_fsub+0x45c>
 80011be:	e6e5      	b.n	8000f8c <__aeabi_fsub+0x228>
 80011c0:	4298      	cmp	r0, r3
 80011c2:	d300      	bcc.n	80011c6 <__aeabi_fsub+0x462>
 80011c4:	e6e2      	b.n	8000f8c <__aeabi_fsub+0x228>
 80011c6:	0007      	movs	r7, r0
 80011c8:	e6e0      	b.n	8000f8c <__aeabi_fsub+0x228>
 80011ca:	2900      	cmp	r1, #0
 80011cc:	d100      	bne.n	80011d0 <__aeabi_fsub+0x46c>
 80011ce:	e69e      	b.n	8000f0e <__aeabi_fsub+0x1aa>
 80011d0:	2300      	movs	r3, #0
 80011d2:	08cf      	lsrs	r7, r1, #3
 80011d4:	e641      	b.n	8000e5a <__aeabi_fsub+0xf6>
 80011d6:	0034      	movs	r4, r6
 80011d8:	2301      	movs	r3, #1
 80011da:	08ff      	lsrs	r7, r7, #3
 80011dc:	e63d      	b.n	8000e5a <__aeabi_fsub+0xf6>
 80011de:	2f00      	cmp	r7, #0
 80011e0:	d100      	bne.n	80011e4 <__aeabi_fsub+0x480>
 80011e2:	e693      	b.n	8000f0c <__aeabi_fsub+0x1a8>
 80011e4:	2300      	movs	r3, #0
 80011e6:	08ff      	lsrs	r7, r7, #3
 80011e8:	e637      	b.n	8000e5a <__aeabi_fsub+0xf6>
 80011ea:	2300      	movs	r3, #0
 80011ec:	08d7      	lsrs	r7, r2, #3
 80011ee:	e634      	b.n	8000e5a <__aeabi_fsub+0xf6>
 80011f0:	2301      	movs	r3, #1
 80011f2:	08cf      	lsrs	r7, r1, #3
 80011f4:	e631      	b.n	8000e5a <__aeabi_fsub+0xf6>
 80011f6:	2280      	movs	r2, #128	@ 0x80
 80011f8:	000b      	movs	r3, r1
 80011fa:	04d2      	lsls	r2, r2, #19
 80011fc:	2001      	movs	r0, #1
 80011fe:	4013      	ands	r3, r2
 8001200:	4211      	tst	r1, r2
 8001202:	d000      	beq.n	8001206 <__aeabi_fsub+0x4a2>
 8001204:	e6ae      	b.n	8000f64 <__aeabi_fsub+0x200>
 8001206:	08cf      	lsrs	r7, r1, #3
 8001208:	e627      	b.n	8000e5a <__aeabi_fsub+0xf6>
 800120a:	2b00      	cmp	r3, #0
 800120c:	d100      	bne.n	8001210 <__aeabi_fsub+0x4ac>
 800120e:	e75f      	b.n	80010d0 <__aeabi_fsub+0x36c>
 8001210:	1b56      	subs	r6, r2, r5
 8001212:	2d00      	cmp	r5, #0
 8001214:	d101      	bne.n	800121a <__aeabi_fsub+0x4b6>
 8001216:	0033      	movs	r3, r6
 8001218:	e6e7      	b.n	8000fea <__aeabi_fsub+0x286>
 800121a:	2380      	movs	r3, #128	@ 0x80
 800121c:	4660      	mov	r0, ip
 800121e:	04db      	lsls	r3, r3, #19
 8001220:	4318      	orrs	r0, r3
 8001222:	4684      	mov	ip, r0
 8001224:	e6eb      	b.n	8000ffe <__aeabi_fsub+0x29a>
 8001226:	46c0      	nop			@ (mov r8, r8)
 8001228:	7dffffff 	.word	0x7dffffff

0800122c <__aeabi_f2iz>:
 800122c:	0241      	lsls	r1, r0, #9
 800122e:	0042      	lsls	r2, r0, #1
 8001230:	0fc3      	lsrs	r3, r0, #31
 8001232:	0a49      	lsrs	r1, r1, #9
 8001234:	2000      	movs	r0, #0
 8001236:	0e12      	lsrs	r2, r2, #24
 8001238:	2a7e      	cmp	r2, #126	@ 0x7e
 800123a:	dd03      	ble.n	8001244 <__aeabi_f2iz+0x18>
 800123c:	2a9d      	cmp	r2, #157	@ 0x9d
 800123e:	dd02      	ble.n	8001246 <__aeabi_f2iz+0x1a>
 8001240:	4a09      	ldr	r2, [pc, #36]	@ (8001268 <__aeabi_f2iz+0x3c>)
 8001242:	1898      	adds	r0, r3, r2
 8001244:	4770      	bx	lr
 8001246:	2080      	movs	r0, #128	@ 0x80
 8001248:	0400      	lsls	r0, r0, #16
 800124a:	4301      	orrs	r1, r0
 800124c:	2a95      	cmp	r2, #149	@ 0x95
 800124e:	dc07      	bgt.n	8001260 <__aeabi_f2iz+0x34>
 8001250:	2096      	movs	r0, #150	@ 0x96
 8001252:	1a82      	subs	r2, r0, r2
 8001254:	40d1      	lsrs	r1, r2
 8001256:	4248      	negs	r0, r1
 8001258:	2b00      	cmp	r3, #0
 800125a:	d1f3      	bne.n	8001244 <__aeabi_f2iz+0x18>
 800125c:	0008      	movs	r0, r1
 800125e:	e7f1      	b.n	8001244 <__aeabi_f2iz+0x18>
 8001260:	3a96      	subs	r2, #150	@ 0x96
 8001262:	4091      	lsls	r1, r2
 8001264:	e7f7      	b.n	8001256 <__aeabi_f2iz+0x2a>
 8001266:	46c0      	nop			@ (mov r8, r8)
 8001268:	7fffffff 	.word	0x7fffffff

0800126c <__aeabi_i2f>:
 800126c:	b570      	push	{r4, r5, r6, lr}
 800126e:	2800      	cmp	r0, #0
 8001270:	d012      	beq.n	8001298 <__aeabi_i2f+0x2c>
 8001272:	17c3      	asrs	r3, r0, #31
 8001274:	18c5      	adds	r5, r0, r3
 8001276:	405d      	eors	r5, r3
 8001278:	0fc4      	lsrs	r4, r0, #31
 800127a:	0028      	movs	r0, r5
 800127c:	f000 f846 	bl	800130c <__clzsi2>
 8001280:	239e      	movs	r3, #158	@ 0x9e
 8001282:	1a1b      	subs	r3, r3, r0
 8001284:	2b96      	cmp	r3, #150	@ 0x96
 8001286:	dc0f      	bgt.n	80012a8 <__aeabi_i2f+0x3c>
 8001288:	2808      	cmp	r0, #8
 800128a:	d038      	beq.n	80012fe <__aeabi_i2f+0x92>
 800128c:	3808      	subs	r0, #8
 800128e:	4085      	lsls	r5, r0
 8001290:	026d      	lsls	r5, r5, #9
 8001292:	0a6d      	lsrs	r5, r5, #9
 8001294:	b2d8      	uxtb	r0, r3
 8001296:	e002      	b.n	800129e <__aeabi_i2f+0x32>
 8001298:	2400      	movs	r4, #0
 800129a:	2000      	movs	r0, #0
 800129c:	2500      	movs	r5, #0
 800129e:	05c0      	lsls	r0, r0, #23
 80012a0:	4328      	orrs	r0, r5
 80012a2:	07e4      	lsls	r4, r4, #31
 80012a4:	4320      	orrs	r0, r4
 80012a6:	bd70      	pop	{r4, r5, r6, pc}
 80012a8:	2b99      	cmp	r3, #153	@ 0x99
 80012aa:	dc14      	bgt.n	80012d6 <__aeabi_i2f+0x6a>
 80012ac:	1f42      	subs	r2, r0, #5
 80012ae:	4095      	lsls	r5, r2
 80012b0:	002a      	movs	r2, r5
 80012b2:	4915      	ldr	r1, [pc, #84]	@ (8001308 <__aeabi_i2f+0x9c>)
 80012b4:	4011      	ands	r1, r2
 80012b6:	0755      	lsls	r5, r2, #29
 80012b8:	d01c      	beq.n	80012f4 <__aeabi_i2f+0x88>
 80012ba:	250f      	movs	r5, #15
 80012bc:	402a      	ands	r2, r5
 80012be:	2a04      	cmp	r2, #4
 80012c0:	d018      	beq.n	80012f4 <__aeabi_i2f+0x88>
 80012c2:	3104      	adds	r1, #4
 80012c4:	08ca      	lsrs	r2, r1, #3
 80012c6:	0149      	lsls	r1, r1, #5
 80012c8:	d515      	bpl.n	80012f6 <__aeabi_i2f+0x8a>
 80012ca:	239f      	movs	r3, #159	@ 0x9f
 80012cc:	0252      	lsls	r2, r2, #9
 80012ce:	1a18      	subs	r0, r3, r0
 80012d0:	0a55      	lsrs	r5, r2, #9
 80012d2:	b2c0      	uxtb	r0, r0
 80012d4:	e7e3      	b.n	800129e <__aeabi_i2f+0x32>
 80012d6:	2205      	movs	r2, #5
 80012d8:	0029      	movs	r1, r5
 80012da:	1a12      	subs	r2, r2, r0
 80012dc:	40d1      	lsrs	r1, r2
 80012de:	0002      	movs	r2, r0
 80012e0:	321b      	adds	r2, #27
 80012e2:	4095      	lsls	r5, r2
 80012e4:	002a      	movs	r2, r5
 80012e6:	1e55      	subs	r5, r2, #1
 80012e8:	41aa      	sbcs	r2, r5
 80012ea:	430a      	orrs	r2, r1
 80012ec:	4906      	ldr	r1, [pc, #24]	@ (8001308 <__aeabi_i2f+0x9c>)
 80012ee:	4011      	ands	r1, r2
 80012f0:	0755      	lsls	r5, r2, #29
 80012f2:	d1e2      	bne.n	80012ba <__aeabi_i2f+0x4e>
 80012f4:	08ca      	lsrs	r2, r1, #3
 80012f6:	0252      	lsls	r2, r2, #9
 80012f8:	0a55      	lsrs	r5, r2, #9
 80012fa:	b2d8      	uxtb	r0, r3
 80012fc:	e7cf      	b.n	800129e <__aeabi_i2f+0x32>
 80012fe:	026d      	lsls	r5, r5, #9
 8001300:	0a6d      	lsrs	r5, r5, #9
 8001302:	308e      	adds	r0, #142	@ 0x8e
 8001304:	e7cb      	b.n	800129e <__aeabi_i2f+0x32>
 8001306:	46c0      	nop			@ (mov r8, r8)
 8001308:	fbffffff 	.word	0xfbffffff

0800130c <__clzsi2>:
 800130c:	211c      	movs	r1, #28
 800130e:	2301      	movs	r3, #1
 8001310:	041b      	lsls	r3, r3, #16
 8001312:	4298      	cmp	r0, r3
 8001314:	d301      	bcc.n	800131a <__clzsi2+0xe>
 8001316:	0c00      	lsrs	r0, r0, #16
 8001318:	3910      	subs	r1, #16
 800131a:	0a1b      	lsrs	r3, r3, #8
 800131c:	4298      	cmp	r0, r3
 800131e:	d301      	bcc.n	8001324 <__clzsi2+0x18>
 8001320:	0a00      	lsrs	r0, r0, #8
 8001322:	3908      	subs	r1, #8
 8001324:	091b      	lsrs	r3, r3, #4
 8001326:	4298      	cmp	r0, r3
 8001328:	d301      	bcc.n	800132e <__clzsi2+0x22>
 800132a:	0900      	lsrs	r0, r0, #4
 800132c:	3904      	subs	r1, #4
 800132e:	a202      	add	r2, pc, #8	@ (adr r2, 8001338 <__clzsi2+0x2c>)
 8001330:	5c10      	ldrb	r0, [r2, r0]
 8001332:	1840      	adds	r0, r0, r1
 8001334:	4770      	bx	lr
 8001336:	46c0      	nop			@ (mov r8, r8)
 8001338:	02020304 	.word	0x02020304
 800133c:	01010101 	.word	0x01010101
	...

08001348 <crc_update>:
static const crc_t crc_table[16] = {
    0x000000, 0x00065b, 0x000cb6, 0x000aed, 0x00196c, 0x001f37, 0x0015da, 0x001381,
    0x0032d8, 0x003483, 0x003e6e, 0x003835, 0x002bb4, 0x002def, 0x002702, 0x002159};

crc_t crc_update(crc_t crc, const uint8_t *data, size_t data_len)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
    //crc = 0x555555
    
    uint32_t tbl_idx;

    while (data_len--)
 8001354:	e024      	b.n	80013a0 <crc_update+0x58>
    {
        tbl_idx = (crc >> 20) ^ (*data >> 4);
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	0d1b      	lsrs	r3, r3, #20
 800135a:	68ba      	ldr	r2, [r7, #8]
 800135c:	7812      	ldrb	r2, [r2, #0]
 800135e:	0912      	lsrs	r2, r2, #4
 8001360:	b2d2      	uxtb	r2, r2
 8001362:	4053      	eors	r3, r2
 8001364:	617b      	str	r3, [r7, #20]
        crc = crc_table[tbl_idx & 0x0f] ^ (crc << 4);
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	220f      	movs	r2, #15
 800136a:	401a      	ands	r2, r3
 800136c:	4b12      	ldr	r3, [pc, #72]	@ (80013b8 <crc_update+0x70>)
 800136e:	0092      	lsls	r2, r2, #2
 8001370:	58d2      	ldr	r2, [r2, r3]
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	011b      	lsls	r3, r3, #4
 8001376:	4053      	eors	r3, r2
 8001378:	60fb      	str	r3, [r7, #12]
        tbl_idx = (crc >> 20) ^ (*data);
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	0d1b      	lsrs	r3, r3, #20
 800137e:	68ba      	ldr	r2, [r7, #8]
 8001380:	7812      	ldrb	r2, [r2, #0]
 8001382:	4053      	eors	r3, r2
 8001384:	617b      	str	r3, [r7, #20]
        crc = crc_table[tbl_idx & 0x0f] ^ (crc << 4);
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	220f      	movs	r2, #15
 800138a:	401a      	ands	r2, r3
 800138c:	4b0a      	ldr	r3, [pc, #40]	@ (80013b8 <crc_update+0x70>)
 800138e:	0092      	lsls	r2, r2, #2
 8001390:	58d2      	ldr	r2, [r2, r3]
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	011b      	lsls	r3, r3, #4
 8001396:	4053      	eors	r3, r2
 8001398:	60fb      	str	r3, [r7, #12]
        data++;
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	3301      	adds	r3, #1
 800139e:	60bb      	str	r3, [r7, #8]
    while (data_len--)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	1e5a      	subs	r2, r3, #1
 80013a4:	607a      	str	r2, [r7, #4]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d1d5      	bne.n	8001356 <crc_update+0xe>
    }
    return crc & 0xffffff;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	021b      	lsls	r3, r3, #8
 80013ae:	0a1b      	lsrs	r3, r3, #8
}
 80013b0:	0018      	movs	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	b006      	add	sp, #24
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	08005b60 	.word	0x08005b60

080013bc <jv_bsc_upscale_1Mbps>:
    ONE_ENCODING_2Mbps,
    TWO_ENCODING_2Mbps,
    THREE_ENCODING_2Mbps};

uint32_t jv_bsc_upscale_1Mbps(uint32_t *dst, uint8_t *packet, size_t packet_len)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b086      	sub	sp, #24
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	60f8      	str	r0, [r7, #12]
 80013c4:	60b9      	str	r1, [r7, #8]
 80013c6:	607a      	str	r2, [r7, #4]
    /* We are writing 2 bytes per bit
                      = 16 bytes per byte  (times 8 on both sides)
                      = 4 uint32s per byte (1 uint32 has 4 bytes bc 4*8=32)
       So we stop after writing (4 * packet_len) uint32s
    */
    const uint32_t *stopping_point = dst + (packet_len << 2);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	011b      	lsls	r3, r3, #4
 80013cc:	68fa      	ldr	r2, [r7, #12]
 80013ce:	18d3      	adds	r3, r2, r3
 80013d0:	617b      	str	r3, [r7, #20]
    while (dst < stopping_point)
 80013d2:	e035      	b.n	8001440 <jv_bsc_upscale_1Mbps+0x84>
    {

        *(dst++) = upscale_lookup_1Mbps[(((*packet) & 0xc0) >> 6)];
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	099b      	lsrs	r3, r3, #6
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	0019      	movs	r1, r3
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	1d1a      	adds	r2, r3, #4
 80013e2:	60fa      	str	r2, [r7, #12]
 80013e4:	4a1b      	ldr	r2, [pc, #108]	@ (8001454 <jv_bsc_upscale_1Mbps+0x98>)
 80013e6:	0089      	lsls	r1, r1, #2
 80013e8:	588a      	ldr	r2, [r1, r2]
 80013ea:	601a      	str	r2, [r3, #0]
        *(dst++) = upscale_lookup_1Mbps[(((*packet) & 0x30) >> 4)];
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	111b      	asrs	r3, r3, #4
 80013f2:	2203      	movs	r2, #3
 80013f4:	4013      	ands	r3, r2
 80013f6:	0019      	movs	r1, r3
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	1d1a      	adds	r2, r3, #4
 80013fc:	60fa      	str	r2, [r7, #12]
 80013fe:	4a15      	ldr	r2, [pc, #84]	@ (8001454 <jv_bsc_upscale_1Mbps+0x98>)
 8001400:	0089      	lsls	r1, r1, #2
 8001402:	588a      	ldr	r2, [r1, r2]
 8001404:	601a      	str	r2, [r3, #0]
        *(dst++) = upscale_lookup_1Mbps[(((*packet) & 0x0c) >> 2)];
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	109b      	asrs	r3, r3, #2
 800140c:	2203      	movs	r2, #3
 800140e:	4013      	ands	r3, r2
 8001410:	0019      	movs	r1, r3
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	1d1a      	adds	r2, r3, #4
 8001416:	60fa      	str	r2, [r7, #12]
 8001418:	4a0e      	ldr	r2, [pc, #56]	@ (8001454 <jv_bsc_upscale_1Mbps+0x98>)
 800141a:	0089      	lsls	r1, r1, #2
 800141c:	588a      	ldr	r2, [r1, r2]
 800141e:	601a      	str	r2, [r3, #0]
        *(dst++) = upscale_lookup_1Mbps[((*packet) & 0x03)];
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	001a      	movs	r2, r3
 8001426:	2303      	movs	r3, #3
 8001428:	401a      	ands	r2, r3
 800142a:	0011      	movs	r1, r2
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	1d1a      	adds	r2, r3, #4
 8001430:	60fa      	str	r2, [r7, #12]
 8001432:	4a08      	ldr	r2, [pc, #32]	@ (8001454 <jv_bsc_upscale_1Mbps+0x98>)
 8001434:	0089      	lsls	r1, r1, #2
 8001436:	588a      	ldr	r2, [r1, r2]
 8001438:	601a      	str	r2, [r3, #0]
        w = upscale_lookup_1Mbps[(((*packet) & 0x30) >> 4)];  *(dst++) = __REV(w);
        w = upscale_lookup_1Mbps[(((*packet) & 0x0c) >> 2)];  *(dst++) = __REV(w);
        w = upscale_lookup_1Mbps[((*packet) & 0x03)];         *(dst++) = __REV(w);
        */

        packet++;
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	3301      	adds	r3, #1
 800143e:	60bb      	str	r3, [r7, #8]
    while (dst < stopping_point)
 8001440:	68fa      	ldr	r2, [r7, #12]
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	429a      	cmp	r2, r3
 8001446:	d3c5      	bcc.n	80013d4 <jv_bsc_upscale_1Mbps+0x18>
    }
    return packet_len << 4;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	011b      	lsls	r3, r3, #4
}
 800144c:	0018      	movs	r0, r3
 800144e:	46bd      	mov	sp, r7
 8001450:	b006      	add	sp, #24
 8001452:	bd80      	pop	{r7, pc}
 8001454:	08005ba0 	.word	0x08005ba0

08001458 <crc_init>:
 * Calculate the initial crc value.
 *
 * \return     The initial crc value.
 */
static inline crc_t crc_init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
    return 0x555555;
 800145c:	4b01      	ldr	r3, [pc, #4]	@ (8001464 <crc_init+0xc>)
}
 800145e:	0018      	movs	r0, r3
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	00555555 	.word	0x00555555

08001468 <reverse>:
static const uint8_t lookup[16] = {
    0x0, 0x8, 0x4, 0xc, 0x2, 0xa, 0x6, 0xe,
    0x1, 0x9, 0x5, 0xd, 0x3, 0xb, 0x7, 0xf};

static uint8_t reverse(uint8_t n)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	0002      	movs	r2, r0
 8001470:	1dfb      	adds	r3, r7, #7
 8001472:	701a      	strb	r2, [r3, #0]
    return (lookup[n & 0b1111] << 4) | lookup[n >> 4];
 8001474:	1dfb      	adds	r3, r7, #7
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	220f      	movs	r2, #15
 800147a:	4013      	ands	r3, r2
 800147c:	4a09      	ldr	r2, [pc, #36]	@ (80014a4 <reverse+0x3c>)
 800147e:	5cd3      	ldrb	r3, [r2, r3]
 8001480:	b25b      	sxtb	r3, r3
 8001482:	011b      	lsls	r3, r3, #4
 8001484:	b25a      	sxtb	r2, r3
 8001486:	1dfb      	adds	r3, r7, #7
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	091b      	lsrs	r3, r3, #4
 800148c:	b2db      	uxtb	r3, r3
 800148e:	0019      	movs	r1, r3
 8001490:	4b04      	ldr	r3, [pc, #16]	@ (80014a4 <reverse+0x3c>)
 8001492:	5c5b      	ldrb	r3, [r3, r1]
 8001494:	b25b      	sxtb	r3, r3
 8001496:	4313      	orrs	r3, r2
 8001498:	b25b      	sxtb	r3, r3
 800149a:	b2db      	uxtb	r3, r3
}
 800149c:	0018      	movs	r0, r3
 800149e:	46bd      	mov	sp, r7
 80014a0:	b002      	add	sp, #8
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	08005bb0 	.word	0x08005bb0

080014a8 <generate_whitening_lookup>:

static void generate_whitening_lookup(uint8_t *whitening_lookup, uint8_t ch, uint8_t len)
{
 80014a8:	b590      	push	{r4, r7, lr}
 80014aa:	b087      	sub	sp, #28
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	0008      	movs	r0, r1
 80014b2:	0011      	movs	r1, r2
 80014b4:	1cfb      	adds	r3, r7, #3
 80014b6:	1c02      	adds	r2, r0, #0
 80014b8:	701a      	strb	r2, [r3, #0]
 80014ba:	1cbb      	adds	r3, r7, #2
 80014bc:	1c0a      	adds	r2, r1, #0
 80014be:	701a      	strb	r2, [r3, #0]
    uint8_t LFSR = (reverse(ch) >> 1) | BIT0;
 80014c0:	1cfb      	adds	r3, r7, #3
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	0018      	movs	r0, r3
 80014c6:	f7ff ffcf 	bl	8001468 <reverse>
 80014ca:	0003      	movs	r3, r0
 80014cc:	085b      	lsrs	r3, r3, #1
 80014ce:	b2da      	uxtb	r2, r3
 80014d0:	2317      	movs	r3, #23
 80014d2:	18fb      	adds	r3, r7, r3
 80014d4:	2101      	movs	r1, #1
 80014d6:	430a      	orrs	r2, r1
 80014d8:	701a      	strb	r2, [r3, #0]

    uint8_t feedback, sum, data_out;
    for (uint8_t i = 0; i < len; i++)
 80014da:	2315      	movs	r3, #21
 80014dc:	18fb      	adds	r3, r7, r3
 80014de:	2200      	movs	r2, #0
 80014e0:	701a      	strb	r2, [r3, #0]
 80014e2:	e05b      	b.n	800159c <generate_whitening_lookup+0xf4>
    {
        data_out = 0;
 80014e4:	2316      	movs	r3, #22
 80014e6:	18fb      	adds	r3, r7, r3
 80014e8:	2200      	movs	r2, #0
 80014ea:	701a      	strb	r2, [r3, #0]
        for (int j = 0; j < 8; j++)
 80014ec:	2300      	movs	r3, #0
 80014ee:	613b      	str	r3, [r7, #16]
 80014f0:	e043      	b.n	800157a <generate_whitening_lookup+0xd2>
        {
            feedback = (LFSR & BIT6) >> 6;                       /* feedback = bit 6 */
 80014f2:	2017      	movs	r0, #23
 80014f4:	183b      	adds	r3, r7, r0
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	119b      	asrs	r3, r3, #6
 80014fa:	b2da      	uxtb	r2, r3
 80014fc:	240f      	movs	r4, #15
 80014fe:	193b      	adds	r3, r7, r4
 8001500:	2101      	movs	r1, #1
 8001502:	400a      	ands	r2, r1
 8001504:	701a      	strb	r2, [r3, #0]
            sum = feedback ^ ((LFSR & BIT3) >> 3);               /* sum = feedback + bit 3 */
 8001506:	0001      	movs	r1, r0
 8001508:	187b      	adds	r3, r7, r1
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	10db      	asrs	r3, r3, #3
 800150e:	b25b      	sxtb	r3, r3
 8001510:	2201      	movs	r2, #1
 8001512:	4013      	ands	r3, r2
 8001514:	b25a      	sxtb	r2, r3
 8001516:	0020      	movs	r0, r4
 8001518:	183b      	adds	r3, r7, r0
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	b25b      	sxtb	r3, r3
 800151e:	4053      	eors	r3, r2
 8001520:	b25a      	sxtb	r2, r3
 8001522:	240e      	movs	r4, #14
 8001524:	193b      	adds	r3, r7, r4
 8001526:	701a      	strb	r2, [r3, #0]
            LFSR = feedback | ((LFSR << 1) & 0x6e) | (sum << 4); /* shift the LFSR for next bit */
 8001528:	187b      	adds	r3, r7, r1
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	b25b      	sxtb	r3, r3
 800152e:	18db      	adds	r3, r3, r3
 8001530:	b25b      	sxtb	r3, r3
 8001532:	226e      	movs	r2, #110	@ 0x6e
 8001534:	4013      	ands	r3, r2
 8001536:	b25a      	sxtb	r2, r3
 8001538:	183b      	adds	r3, r7, r0
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	b25b      	sxtb	r3, r3
 800153e:	4313      	orrs	r3, r2
 8001540:	b25a      	sxtb	r2, r3
 8001542:	193b      	adds	r3, r7, r4
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	b25b      	sxtb	r3, r3
 8001548:	011b      	lsls	r3, r3, #4
 800154a:	b25b      	sxtb	r3, r3
 800154c:	4313      	orrs	r3, r2
 800154e:	b25a      	sxtb	r2, r3
 8001550:	187b      	adds	r3, r7, r1
 8001552:	701a      	strb	r2, [r3, #0]
            data_out |= feedback << (7 - j);
 8001554:	183b      	adds	r3, r7, r0
 8001556:	781a      	ldrb	r2, [r3, #0]
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	2107      	movs	r1, #7
 800155c:	1acb      	subs	r3, r1, r3
 800155e:	409a      	lsls	r2, r3
 8001560:	0013      	movs	r3, r2
 8001562:	b25a      	sxtb	r2, r3
 8001564:	2116      	movs	r1, #22
 8001566:	187b      	adds	r3, r7, r1
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	b25b      	sxtb	r3, r3
 800156c:	4313      	orrs	r3, r2
 800156e:	b25a      	sxtb	r2, r3
 8001570:	187b      	adds	r3, r7, r1
 8001572:	701a      	strb	r2, [r3, #0]
        for (int j = 0; j < 8; j++)
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	3301      	adds	r3, #1
 8001578:	613b      	str	r3, [r7, #16]
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	2b07      	cmp	r3, #7
 800157e:	ddb8      	ble.n	80014f2 <generate_whitening_lookup+0x4a>
        }
        whitening_lookup[i] = data_out;
 8001580:	2115      	movs	r1, #21
 8001582:	187b      	adds	r3, r7, r1
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	687a      	ldr	r2, [r7, #4]
 8001588:	18d3      	adds	r3, r2, r3
 800158a:	2216      	movs	r2, #22
 800158c:	18ba      	adds	r2, r7, r2
 800158e:	7812      	ldrb	r2, [r2, #0]
 8001590:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < len; i++)
 8001592:	187b      	adds	r3, r7, r1
 8001594:	781a      	ldrb	r2, [r3, #0]
 8001596:	187b      	adds	r3, r7, r1
 8001598:	3201      	adds	r2, #1
 800159a:	701a      	strb	r2, [r3, #0]
 800159c:	2315      	movs	r3, #21
 800159e:	18fa      	adds	r2, r7, r3
 80015a0:	1cbb      	adds	r3, r7, #2
 80015a2:	7812      	ldrb	r2, [r2, #0]
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d39c      	bcc.n	80014e4 <generate_whitening_lookup+0x3c>
    }
}
 80015aa:	46c0      	nop			@ (mov r8, r8)
 80015ac:	46c0      	nop			@ (mov r8, r8)
 80015ae:	46bd      	mov	sp, r7
 80015b0:	b007      	add	sp, #28
 80015b2:	bd90      	pop	{r4, r7, pc}

080015b4 <whiten>:

static void whiten(uint8_t *data_in, uint8_t *whitening_lookup, uint8_t len)
{
 80015b4:	b590      	push	{r4, r7, lr}
 80015b6:	b087      	sub	sp, #28
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	60b9      	str	r1, [r7, #8]
 80015be:	1dfb      	adds	r3, r7, #7
 80015c0:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < len; i++)
 80015c2:	2317      	movs	r3, #23
 80015c4:	18fb      	adds	r3, r7, r3
 80015c6:	2200      	movs	r2, #0
 80015c8:	701a      	strb	r2, [r3, #0]
 80015ca:	e016      	b.n	80015fa <whiten+0x46>
    {
        data_in[i] ^= whitening_lookup[i];
 80015cc:	2417      	movs	r4, #23
 80015ce:	193b      	adds	r3, r7, r4
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	18d3      	adds	r3, r2, r3
 80015d6:	7819      	ldrb	r1, [r3, #0]
 80015d8:	193b      	adds	r3, r7, r4
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	68ba      	ldr	r2, [r7, #8]
 80015de:	18d3      	adds	r3, r2, r3
 80015e0:	781a      	ldrb	r2, [r3, #0]
 80015e2:	193b      	adds	r3, r7, r4
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	68f8      	ldr	r0, [r7, #12]
 80015e8:	18c3      	adds	r3, r0, r3
 80015ea:	404a      	eors	r2, r1
 80015ec:	b2d2      	uxtb	r2, r2
 80015ee:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < len; i++)
 80015f0:	193b      	adds	r3, r7, r4
 80015f2:	781a      	ldrb	r2, [r3, #0]
 80015f4:	193b      	adds	r3, r7, r4
 80015f6:	3201      	adds	r2, #1
 80015f8:	701a      	strb	r2, [r3, #0]
 80015fa:	2317      	movs	r3, #23
 80015fc:	18fa      	adds	r2, r7, r3
 80015fe:	1dfb      	adds	r3, r7, #7
 8001600:	7812      	ldrb	r2, [r2, #0]
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	429a      	cmp	r2, r3
 8001606:	d3e1      	bcc.n	80015cc <whiten+0x18>
    }
}
 8001608:	46c0      	nop			@ (mov r8, r8)
 800160a:	46c0      	nop			@ (mov r8, r8)
 800160c:	46bd      	mov	sp, r7
 800160e:	b007      	add	sp, #28
 8001610:	bd90      	pop	{r4, r7, pc}

08001612 <create_legacy_advertising_pdu>:

    return dst;
}

int create_legacy_advertising_pdu(jv_ble_pdu *pdu, uint8_t *AdvA, uint8_t AdvA_len, uint8_t *AdvData, uint8_t AdvData_len)
{
 8001612:	b5b0      	push	{r4, r5, r7, lr}
 8001614:	b086      	sub	sp, #24
 8001616:	af00      	add	r7, sp, #0
 8001618:	60f8      	str	r0, [r7, #12]
 800161a:	60b9      	str	r1, [r7, #8]
 800161c:	603b      	str	r3, [r7, #0]
 800161e:	1dfb      	adds	r3, r7, #7
 8001620:	701a      	strb	r2, [r3, #0]
    PART 1
    - Checks if address length is 6 bytes (ADVERTISING_ADDRESS_SIZE)
    - Checks if data length is  31 bytes (MAX_ADVERTISING_DATA_SIZE)
    - Returns -1 if invalid
    */
    if (AdvA_len != ADVERTISING_ADDRESS_SIZE || AdvData_len > MAX_ADVERTISING_DATA_SIZE)
 8001622:	1dfb      	adds	r3, r7, #7
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	2b06      	cmp	r3, #6
 8001628:	d104      	bne.n	8001634 <create_legacy_advertising_pdu+0x22>
 800162a:	2328      	movs	r3, #40	@ 0x28
 800162c:	18fb      	adds	r3, r7, r3
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b1f      	cmp	r3, #31
 8001632:	d902      	bls.n	800163a <create_legacy_advertising_pdu+0x28>
    {
        return -1;
 8001634:	2301      	movs	r3, #1
 8001636:	425b      	negs	r3, r3
 8001638:	e088      	b.n	800174c <create_legacy_advertising_pdu+0x13a>
    }
    

    /* PART 2: Create and format header */
    pdu_type_t pdu_type = ADV_NONCONN_IND;
 800163a:	2116      	movs	r1, #22
 800163c:	187b      	adds	r3, r7, r1
 800163e:	2202      	movs	r2, #2
 8001640:	701a      	strb	r2, [r3, #0]
            AUX_CONNECT_RSP = 0b1000
        };

        typedef enum pdu_type_t pdu_type_t;
        */
    uint8_t i = 0;
 8001642:	2417      	movs	r4, #23
 8001644:	193b      	adds	r3, r7, r4
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]

    //Reverse Pdu_Type bits
    pdu->pdu[i++] = (reverse((uint8_t)pdu_type) >> 4) << 4;
 800164a:	187b      	adds	r3, r7, r1
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	0018      	movs	r0, r3
 8001650:	f7ff ff0a 	bl	8001468 <reverse>
 8001654:	0003      	movs	r3, r0
 8001656:	091b      	lsrs	r3, r3, #4
 8001658:	b2da      	uxtb	r2, r3
 800165a:	193b      	adds	r3, r7, r4
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	1939      	adds	r1, r7, r4
 8001660:	1c58      	adds	r0, r3, #1
 8001662:	7008      	strb	r0, [r1, #0]
 8001664:	0019      	movs	r1, r3
 8001666:	0113      	lsls	r3, r2, #4
 8001668:	b2da      	uxtb	r2, r3
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	545a      	strb	r2, [r3, r1]
    	//00000010   ->    01000000       ->      00000100      ->      **01000000**
    	//         reverse	        right shift 4          left shift 4

    //Reverse AdvA_len+AdvData_len bits
    pdu->pdu[i++] = reverse((uint8_t)(AdvA_len + AdvData_len));
 800166e:	1dfa      	adds	r2, r7, #7
 8001670:	2328      	movs	r3, #40	@ 0x28
 8001672:	18fb      	adds	r3, r7, r3
 8001674:	7812      	ldrb	r2, [r2, #0]
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	18d3      	adds	r3, r2, r3
 800167a:	b2d9      	uxtb	r1, r3
 800167c:	193b      	adds	r3, r7, r4
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	0025      	movs	r5, r4
 8001682:	193a      	adds	r2, r7, r4
 8001684:	1c58      	adds	r0, r3, #1
 8001686:	7010      	strb	r0, [r2, #0]
 8001688:	001c      	movs	r4, r3
 800168a:	0008      	movs	r0, r1
 800168c:	f7ff feec 	bl	8001468 <reverse>
 8001690:	0003      	movs	r3, r0
 8001692:	001a      	movs	r2, r3
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	551a      	strb	r2, [r3, r4]


    //Reverse Advertising Address bits
    	//000100100011010001010110011110001001101010111100 <-> 001111010101100100011110011010100010110001001000
    	//																		^^final
    for (i = 0; i < AdvA_len; i++)
 8001698:	197b      	adds	r3, r7, r5
 800169a:	2200      	movs	r2, #0
 800169c:	701a      	strb	r2, [r3, #0]
 800169e:	e018      	b.n	80016d2 <create_legacy_advertising_pdu+0xc0>
    {
        pdu->pdu[i + 2] = reverse(AdvA[AdvA_len - i - 1]); //reverse
 80016a0:	1dfb      	adds	r3, r7, #7
 80016a2:	781a      	ldrb	r2, [r3, #0]
 80016a4:	2517      	movs	r5, #23
 80016a6:	197b      	adds	r3, r7, r5
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	3b01      	subs	r3, #1
 80016ae:	68ba      	ldr	r2, [r7, #8]
 80016b0:	18d3      	adds	r3, r2, r3
 80016b2:	781a      	ldrb	r2, [r3, #0]
 80016b4:	197b      	adds	r3, r7, r5
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	1c9c      	adds	r4, r3, #2
 80016ba:	0010      	movs	r0, r2
 80016bc:	f7ff fed4 	bl	8001468 <reverse>
 80016c0:	0003      	movs	r3, r0
 80016c2:	001a      	movs	r2, r3
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	551a      	strb	r2, [r3, r4]
    for (i = 0; i < AdvA_len; i++)
 80016c8:	197b      	adds	r3, r7, r5
 80016ca:	781a      	ldrb	r2, [r3, #0]
 80016cc:	197b      	adds	r3, r7, r5
 80016ce:	3201      	adds	r2, #1
 80016d0:	701a      	strb	r2, [r3, #0]
 80016d2:	2117      	movs	r1, #23
 80016d4:	187a      	adds	r2, r7, r1
 80016d6:	1dfb      	adds	r3, r7, #7
 80016d8:	7812      	ldrb	r2, [r2, #0]
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d3df      	bcc.n	80016a0 <create_legacy_advertising_pdu+0x8e>
        //pdu->pdu[i + HEADER_SIZE] = AdvA[AdvA_len - i - 1]; //no reverse
    }

    //Reverse Advertising Data bits
        //same operations as the AdvA array
    for (i = 0; i < AdvData_len; i++)
 80016e0:	187b      	adds	r3, r7, r1
 80016e2:	2200      	movs	r2, #0
 80016e4:	701a      	strb	r2, [r3, #0]
 80016e6:	e01d      	b.n	8001724 <create_legacy_advertising_pdu+0x112>
    {
        pdu->pdu[AdvA_len + 2 + i] = reverse(AdvData[AdvData_len - i - 1]); //reverse
 80016e8:	2328      	movs	r3, #40	@ 0x28
 80016ea:	18fb      	adds	r3, r7, r3
 80016ec:	781a      	ldrb	r2, [r3, #0]
 80016ee:	2017      	movs	r0, #23
 80016f0:	183b      	adds	r3, r7, r0
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	3b01      	subs	r3, #1
 80016f8:	683a      	ldr	r2, [r7, #0]
 80016fa:	18d3      	adds	r3, r2, r3
 80016fc:	7819      	ldrb	r1, [r3, #0]
 80016fe:	1dfb      	adds	r3, r7, #7
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	1c9a      	adds	r2, r3, #2
 8001704:	0005      	movs	r5, r0
 8001706:	183b      	adds	r3, r7, r0
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	18d4      	adds	r4, r2, r3
 800170c:	0008      	movs	r0, r1
 800170e:	f7ff feab 	bl	8001468 <reverse>
 8001712:	0003      	movs	r3, r0
 8001714:	001a      	movs	r2, r3
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	551a      	strb	r2, [r3, r4]
    for (i = 0; i < AdvData_len; i++)
 800171a:	197b      	adds	r3, r7, r5
 800171c:	781a      	ldrb	r2, [r3, #0]
 800171e:	197b      	adds	r3, r7, r5
 8001720:	3201      	adds	r2, #1
 8001722:	701a      	strb	r2, [r3, #0]
 8001724:	2317      	movs	r3, #23
 8001726:	18fa      	adds	r2, r7, r3
 8001728:	2128      	movs	r1, #40	@ 0x28
 800172a:	187b      	adds	r3, r7, r1
 800172c:	7812      	ldrb	r2, [r2, #0]
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	429a      	cmp	r2, r3
 8001732:	d3d9      	bcc.n	80016e8 <create_legacy_advertising_pdu+0xd6>
        //pdu->pdu[AdvA_len + HEADER_SIZE + i] = AdvData[AdvData_len - i - 1]; //no reverse
    }

    pdu->pdu_len = (HEADER_SIZE + AdvA_len + AdvData_len);
 8001734:	1dfa      	adds	r2, r7, #7
 8001736:	187b      	adds	r3, r7, r1
 8001738:	7812      	ldrb	r2, [r2, #0]
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	18d3      	adds	r3, r2, r3
 800173e:	b2db      	uxtb	r3, r3
 8001740:	3302      	adds	r3, #2
 8001742:	b2d9      	uxtb	r1, r3
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	2227      	movs	r2, #39	@ 0x27
 8001748:	5499      	strb	r1, [r3, r2]

    return 0;
 800174a:	2300      	movs	r3, #0
}
 800174c:	0018      	movs	r0, r3
 800174e:	46bd      	mov	sp, r7
 8001750:	b006      	add	sp, #24
 8001752:	bdb0      	pop	{r4, r5, r7, pc}

08001754 <init_packet>:

int init_packet(jv_ble_packet *packet, uint8_t ch, jv_ble_pdu *pdu, jv_packet_encoding_t encoding)
{
 8001754:	b590      	push	{r4, r7, lr}
 8001756:	b087      	sub	sp, #28
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	0008      	movs	r0, r1
 800175e:	607a      	str	r2, [r7, #4]
 8001760:	0019      	movs	r1, r3
 8001762:	240b      	movs	r4, #11
 8001764:	193b      	adds	r3, r7, r4
 8001766:	1c02      	adds	r2, r0, #0
 8001768:	701a      	strb	r2, [r3, #0]
 800176a:	230a      	movs	r3, #10
 800176c:	18fb      	adds	r3, r7, r3
 800176e:	1c0a      	adds	r2, r1, #0
 8001770:	701a      	strb	r2, [r3, #0]
    if (ch > 39 || pdu->pdu_len < ADVERTISING_ADDRESS_SIZE || pdu->pdu_len > MAX_PDU_SIZE)
 8001772:	193b      	adds	r3, r7, r4
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2b27      	cmp	r3, #39	@ 0x27
 8001778:	d809      	bhi.n	800178e <init_packet+0x3a>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2227      	movs	r2, #39	@ 0x27
 800177e:	5c9b      	ldrb	r3, [r3, r2]
 8001780:	2b05      	cmp	r3, #5
 8001782:	d904      	bls.n	800178e <init_packet+0x3a>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2227      	movs	r2, #39	@ 0x27
 8001788:	5c9b      	ldrb	r3, [r3, r2]
 800178a:	2b27      	cmp	r3, #39	@ 0x27
 800178c:	d902      	bls.n	8001794 <init_packet+0x40>
    {
        return -1;
 800178e:	2301      	movs	r3, #1
 8001790:	425b      	negs	r3, r3
 8001792:	e094      	b.n	80018be <init_packet+0x16a>
    }

    size_t i = 0;
 8001794:	2300      	movs	r3, #0
 8001796:	617b      	str	r3, [r7, #20]
    packet->encoding = encoding;
 8001798:	68fa      	ldr	r2, [r7, #12]
 800179a:	200a      	movs	r0, #10
 800179c:	1839      	adds	r1, r7, r0
 800179e:	23d8      	movs	r3, #216	@ 0xd8
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	7809      	ldrb	r1, [r1, #0]
 80017a4:	54d1      	strb	r1, [r2, r3]

    switch (encoding)
 80017a6:	183b      	adds	r3, r7, r0
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b03      	cmp	r3, #3
 80017ac:	dc3f      	bgt.n	800182e <init_packet+0xda>
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	da0d      	bge.n	80017ce <init_packet+0x7a>
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d00f      	beq.n	80017d6 <init_packet+0x82>
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d01c      	beq.n	80017f4 <init_packet+0xa0>
        packet->whitened_packet[i++] = reverse(0xaa);
        packet->whitened_packet[i++] = reverse(0xaa);
        break;

    default:
        break;
 80017ba:	e038      	b.n	800182e <init_packet+0xda>
            packet->whitened_packet[i++] = 0x3c;
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	1c5a      	adds	r2, r3, #1
 80017c0:	617a      	str	r2, [r7, #20]
 80017c2:	68fa      	ldr	r2, [r7, #12]
 80017c4:	212a      	movs	r1, #42	@ 0x2a
 80017c6:	18d3      	adds	r3, r2, r3
 80017c8:	185b      	adds	r3, r3, r1
 80017ca:	223c      	movs	r2, #60	@ 0x3c
 80017cc:	701a      	strb	r2, [r3, #0]
        while (i < 10)
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	2b09      	cmp	r3, #9
 80017d2:	d9f3      	bls.n	80017bc <init_packet+0x68>
        break;
 80017d4:	e02c      	b.n	8001830 <init_packet+0xdc>
        packet->whitened_packet[i++] = reverse(0xaa); //Reverse Preamble bits
 80017d6:	697c      	ldr	r4, [r7, #20]
 80017d8:	1c63      	adds	r3, r4, #1
 80017da:	617b      	str	r3, [r7, #20]
 80017dc:	20aa      	movs	r0, #170	@ 0xaa
 80017de:	f7ff fe43 	bl	8001468 <reverse>
 80017e2:	0003      	movs	r3, r0
 80017e4:	0019      	movs	r1, r3
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	222a      	movs	r2, #42	@ 0x2a
 80017ea:	191b      	adds	r3, r3, r4
 80017ec:	189b      	adds	r3, r3, r2
 80017ee:	1c0a      	adds	r2, r1, #0
 80017f0:	701a      	strb	r2, [r3, #0]
        break;
 80017f2:	e01d      	b.n	8001830 <init_packet+0xdc>
        packet->whitened_packet[i++] = reverse(0xaa);
 80017f4:	697c      	ldr	r4, [r7, #20]
 80017f6:	1c63      	adds	r3, r4, #1
 80017f8:	617b      	str	r3, [r7, #20]
 80017fa:	20aa      	movs	r0, #170	@ 0xaa
 80017fc:	f7ff fe34 	bl	8001468 <reverse>
 8001800:	0003      	movs	r3, r0
 8001802:	0019      	movs	r1, r3
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	222a      	movs	r2, #42	@ 0x2a
 8001808:	191b      	adds	r3, r3, r4
 800180a:	189b      	adds	r3, r3, r2
 800180c:	1c0a      	adds	r2, r1, #0
 800180e:	701a      	strb	r2, [r3, #0]
        packet->whitened_packet[i++] = reverse(0xaa);
 8001810:	697c      	ldr	r4, [r7, #20]
 8001812:	1c63      	adds	r3, r4, #1
 8001814:	617b      	str	r3, [r7, #20]
 8001816:	20aa      	movs	r0, #170	@ 0xaa
 8001818:	f7ff fe26 	bl	8001468 <reverse>
 800181c:	0003      	movs	r3, r0
 800181e:	0019      	movs	r1, r3
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	222a      	movs	r2, #42	@ 0x2a
 8001824:	191b      	adds	r3, r3, r4
 8001826:	189b      	adds	r3, r3, r2
 8001828:	1c0a      	adds	r2, r1, #0
 800182a:	701a      	strb	r2, [r3, #0]
        break;
 800182c:	e000      	b.n	8001830 <init_packet+0xdc>
        break;
 800182e:	46c0      	nop			@ (mov r8, r8)
    }

    // Reverse Access Address bits (0x8e89bed6)
    packet->whitened_packet[i++] = reverse(0xd6);
 8001830:	697c      	ldr	r4, [r7, #20]
 8001832:	1c63      	adds	r3, r4, #1
 8001834:	617b      	str	r3, [r7, #20]
 8001836:	20d6      	movs	r0, #214	@ 0xd6
 8001838:	f7ff fe16 	bl	8001468 <reverse>
 800183c:	0003      	movs	r3, r0
 800183e:	0019      	movs	r1, r3
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	222a      	movs	r2, #42	@ 0x2a
 8001844:	191b      	adds	r3, r3, r4
 8001846:	189b      	adds	r3, r3, r2
 8001848:	1c0a      	adds	r2, r1, #0
 800184a:	701a      	strb	r2, [r3, #0]
    packet->whitened_packet[i++] = reverse(0xbe);
 800184c:	697c      	ldr	r4, [r7, #20]
 800184e:	1c63      	adds	r3, r4, #1
 8001850:	617b      	str	r3, [r7, #20]
 8001852:	20be      	movs	r0, #190	@ 0xbe
 8001854:	f7ff fe08 	bl	8001468 <reverse>
 8001858:	0003      	movs	r3, r0
 800185a:	0019      	movs	r1, r3
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	222a      	movs	r2, #42	@ 0x2a
 8001860:	191b      	adds	r3, r3, r4
 8001862:	189b      	adds	r3, r3, r2
 8001864:	1c0a      	adds	r2, r1, #0
 8001866:	701a      	strb	r2, [r3, #0]
    packet->whitened_packet[i++] = reverse(0x89);
 8001868:	697c      	ldr	r4, [r7, #20]
 800186a:	1c63      	adds	r3, r4, #1
 800186c:	617b      	str	r3, [r7, #20]
 800186e:	2089      	movs	r0, #137	@ 0x89
 8001870:	f7ff fdfa 	bl	8001468 <reverse>
 8001874:	0003      	movs	r3, r0
 8001876:	0019      	movs	r1, r3
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	222a      	movs	r2, #42	@ 0x2a
 800187c:	191b      	adds	r3, r3, r4
 800187e:	189b      	adds	r3, r3, r2
 8001880:	1c0a      	adds	r2, r1, #0
 8001882:	701a      	strb	r2, [r3, #0]
    packet->whitened_packet[i++] = reverse(0x8e);
 8001884:	697c      	ldr	r4, [r7, #20]
 8001886:	1c63      	adds	r3, r4, #1
 8001888:	617b      	str	r3, [r7, #20]
 800188a:	208e      	movs	r0, #142	@ 0x8e
 800188c:	f7ff fdec 	bl	8001468 <reverse>
 8001890:	0003      	movs	r3, r0
 8001892:	0019      	movs	r1, r3
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	222a      	movs	r2, #42	@ 0x2a
 8001898:	191b      	adds	r3, r3, r4
 800189a:	189b      	adds	r3, r3, r2
 800189c:	1c0a      	adds	r2, r1, #0
 800189e:	701a      	strb	r2, [r3, #0]
    /* ------------------------ */
    /*          WHITEN			*/
	/* ------------------------ */

    /* Shift through whitening LFSR to generate whitening lookup table */
    generate_whitening_lookup(packet->whitening_lookup_table, ch, WHITENING_SIZE);
 80018a0:	68f8      	ldr	r0, [r7, #12]
 80018a2:	230b      	movs	r3, #11
 80018a4:	18fb      	adds	r3, r7, r3
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	222a      	movs	r2, #42	@ 0x2a
 80018aa:	0019      	movs	r1, r3
 80018ac:	f7ff fdfc 	bl	80014a8 <generate_whitening_lookup>
    //possible make WHITENING_SIZE the actual size of the packet
    	//hard code the lookup table into memory, so you dont waste compute/time/power for every ble transmission

    /* Finish the rest of the packet and whiten */
    update_advertising_packet(packet, pdu);
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	0011      	movs	r1, r2
 80018b6:	0018      	movs	r0, r3
 80018b8:	f000 f805 	bl	80018c6 <update_advertising_packet>

    return 0;
 80018bc:	2300      	movs	r3, #0
}
 80018be:	0018      	movs	r0, r3
 80018c0:	46bd      	mov	sp, r7
 80018c2:	b007      	add	sp, #28
 80018c4:	bd90      	pop	{r4, r7, pc}

080018c6 <update_advertising_packet>:


void update_advertising_packet(jv_ble_packet *packet, jv_ble_pdu *pdu)
{
 80018c6:	b5b0      	push	{r4, r5, r7, lr}
 80018c8:	b084      	sub	sp, #16
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
 80018ce:	6039      	str	r1, [r7, #0]

    uint8_t whitening_start = ACCESS_ADDRESS_SIZE;
 80018d0:	230f      	movs	r3, #15
 80018d2:	18fb      	adds	r3, r7, r3
 80018d4:	2204      	movs	r2, #4
 80018d6:	701a      	strb	r2, [r3, #0]
    switch (packet->encoding)
 80018d8:	687a      	ldr	r2, [r7, #4]
 80018da:	23d8      	movs	r3, #216	@ 0xd8
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	5cd3      	ldrb	r3, [r2, r3]
 80018e0:	2b03      	cmp	r3, #3
 80018e2:	dc1b      	bgt.n	800191c <update_advertising_packet+0x56>
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	da04      	bge.n	80018f2 <update_advertising_packet+0x2c>
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d009      	beq.n	8001900 <update_advertising_packet+0x3a>
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d00e      	beq.n	800190e <update_advertising_packet+0x48>
    case UNCODED_2MBPS:
        whitening_start += UNCODED_PREAMBLE_SIZE_2MBPS;
        break;

    default:
        break;
 80018f0:	e014      	b.n	800191c <update_advertising_packet+0x56>
        whitening_start += CODED_PREAMBLE_SIZE;
 80018f2:	220f      	movs	r2, #15
 80018f4:	18bb      	adds	r3, r7, r2
 80018f6:	18ba      	adds	r2, r7, r2
 80018f8:	7812      	ldrb	r2, [r2, #0]
 80018fa:	320a      	adds	r2, #10
 80018fc:	701a      	strb	r2, [r3, #0]
        break;
 80018fe:	e00e      	b.n	800191e <update_advertising_packet+0x58>
        whitening_start += UNCODED_PREAMBLE_SIZE_1MBPS;
 8001900:	220f      	movs	r2, #15
 8001902:	18bb      	adds	r3, r7, r2
 8001904:	18ba      	adds	r2, r7, r2
 8001906:	7812      	ldrb	r2, [r2, #0]
 8001908:	3201      	adds	r2, #1
 800190a:	701a      	strb	r2, [r3, #0]
        break;
 800190c:	e007      	b.n	800191e <update_advertising_packet+0x58>
        whitening_start += UNCODED_PREAMBLE_SIZE_2MBPS;
 800190e:	220f      	movs	r2, #15
 8001910:	18bb      	adds	r3, r7, r2
 8001912:	18ba      	adds	r2, r7, r2
 8001914:	7812      	ldrb	r2, [r2, #0]
 8001916:	3202      	adds	r2, #2
 8001918:	701a      	strb	r2, [r3, #0]
        break;
 800191a:	e000      	b.n	800191e <update_advertising_packet+0x58>
        break;
 800191c:	46c0      	nop			@ (mov r8, r8)
    }

    uint8_t i = whitening_start; //stores the start address for the pdu to be filled in
 800191e:	240e      	movs	r4, #14
 8001920:	193b      	adds	r3, r7, r4
 8001922:	250f      	movs	r5, #15
 8001924:	197a      	adds	r2, r7, r5
 8001926:	7812      	ldrb	r2, [r2, #0]
 8001928:	701a      	strb	r2, [r3, #0]

    memcpy(&(packet->whitened_packet[i]), pdu->pdu, pdu->pdu_len);
 800192a:	193b      	adds	r3, r7, r4
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	3328      	adds	r3, #40	@ 0x28
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	18d3      	adds	r3, r2, r3
 8001934:	1c98      	adds	r0, r3, #2
 8001936:	6839      	ldr	r1, [r7, #0]
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	2227      	movs	r2, #39	@ 0x27
 800193c:	5c9b      	ldrb	r3, [r3, r2]
 800193e:	001a      	movs	r2, r3
 8001940:	f003 fa77 	bl	8004e32 <memcpy>
    i += pdu->pdu_len;
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	2227      	movs	r2, #39	@ 0x27
 8001948:	5c99      	ldrb	r1, [r3, r2]
 800194a:	193b      	adds	r3, r7, r4
 800194c:	193a      	adds	r2, r7, r4
 800194e:	7812      	ldrb	r2, [r2, #0]
 8001950:	188a      	adds	r2, r1, r2
 8001952:	701a      	strb	r2, [r3, #0]

    crc_t crc = crc_init();
 8001954:	f7ff fd80 	bl	8001458 <crc_init>
 8001958:	0003      	movs	r3, r0
 800195a:	60bb      	str	r3, [r7, #8]
    crc = crc_update(crc, pdu->pdu, pdu->pdu_len);
 800195c:	6839      	ldr	r1, [r7, #0]
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	2227      	movs	r2, #39	@ 0x27
 8001962:	5c9b      	ldrb	r3, [r3, r2]
 8001964:	001a      	movs	r2, r3
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	0018      	movs	r0, r3
 800196a:	f7ff fced 	bl	8001348 <crc_update>
 800196e:	0003      	movs	r3, r0
 8001970:	60bb      	str	r3, [r7, #8]


    packet->whitened_packet[i++] = crc >> 16;
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	0c19      	lsrs	r1, r3, #16
 8001976:	193b      	adds	r3, r7, r4
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	193a      	adds	r2, r7, r4
 800197c:	1c58      	adds	r0, r3, #1
 800197e:	7010      	strb	r0, [r2, #0]
 8001980:	0018      	movs	r0, r3
 8001982:	b2c9      	uxtb	r1, r1
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	222a      	movs	r2, #42	@ 0x2a
 8001988:	181b      	adds	r3, r3, r0
 800198a:	189b      	adds	r3, r3, r2
 800198c:	1c0a      	adds	r2, r1, #0
 800198e:	701a      	strb	r2, [r3, #0]
    packet->whitened_packet[i++] = crc >> 8;
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	0a19      	lsrs	r1, r3, #8
 8001994:	193b      	adds	r3, r7, r4
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	193a      	adds	r2, r7, r4
 800199a:	1c58      	adds	r0, r3, #1
 800199c:	7010      	strb	r0, [r2, #0]
 800199e:	0018      	movs	r0, r3
 80019a0:	b2c9      	uxtb	r1, r1
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	222a      	movs	r2, #42	@ 0x2a
 80019a6:	181b      	adds	r3, r3, r0
 80019a8:	189b      	adds	r3, r3, r2
 80019aa:	1c0a      	adds	r2, r1, #0
 80019ac:	701a      	strb	r2, [r3, #0]
    packet->whitened_packet[i++] = crc;
 80019ae:	193b      	adds	r3, r7, r4
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	193a      	adds	r2, r7, r4
 80019b4:	1c59      	adds	r1, r3, #1
 80019b6:	7011      	strb	r1, [r2, #0]
 80019b8:	0018      	movs	r0, r3
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	b2d9      	uxtb	r1, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	222a      	movs	r2, #42	@ 0x2a
 80019c2:	181b      	adds	r3, r3, r0
 80019c4:	189b      	adds	r3, r3, r2
 80019c6:	1c0a      	adds	r2, r1, #0
 80019c8:	701a      	strb	r2, [r3, #0]
	packet->whitened_packet[i++] = reverse((crc >>  8) & 0xFF );   // CRC[15:8]
	packet->whitened_packet[i++] = reverse((crc >> 16) & 0xFF );   // CRC[23:16]
	*/


    packet->packet_len = i;
 80019ca:	193b      	adds	r3, r7, r4
 80019cc:	7819      	ldrb	r1, [r3, #0]
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	23d6      	movs	r3, #214	@ 0xd6
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	50d1      	str	r1, [r2, r3]

    whiten(&(packet->whitened_packet[whitening_start]), packet->whitening_lookup_table, (packet->packet_len - whitening_start));
 80019d6:	197b      	adds	r3, r7, r5
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	3328      	adds	r3, #40	@ 0x28
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	18d3      	adds	r3, r2, r3
 80019e0:	1c98      	adds	r0, r3, #2
 80019e2:	6879      	ldr	r1, [r7, #4]
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	23d6      	movs	r3, #214	@ 0xd6
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	58d3      	ldr	r3, [r2, r3]
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	197b      	adds	r3, r7, r5
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	1ad3      	subs	r3, r2, r3
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	001a      	movs	r2, r3
 80019f8:	f7ff fddc 	bl	80015b4 <whiten>

}
 80019fc:	46c0      	nop			@ (mov r8, r8)
 80019fe:	46bd      	mov	sp, r7
 8001a00:	b004      	add	sp, #16
 8001a02:	bdb0      	pop	{r4, r5, r7, pc}

08001a04 <main>:
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi){
	spiTxComplete = 1;
}*/

int main(void)
{
 8001a04:	b590      	push	{r4, r7, lr}
 8001a06:	b089      	sub	sp, #36	@ 0x24
 8001a08:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a0a:	f000 fcc1 	bl	8002390 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a0e:	f000 f8eb 	bl	8001be8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a12:	f000 fa35 	bl	8001e80 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a16:	f000 fa15 	bl	8001e44 <MX_DMA_Init>
  MX_ADC1_Init();
 8001a1a:	f000 f927 	bl	8001c6c <MX_ADC1_Init>
  MX_I2C2_Init();
 8001a1e:	f000 f991 	bl	8001d44 <MX_I2C2_Init>
  MX_SPI1_Init();
 8001a22:	f000 f9cf 	bl	8001dc4 <MX_SPI1_Init>
    		}
      }*/


         //infinite loop fake dynatomics demo data
  float base_temp_celsius = 25.5f;
 8001a26:	4b5d      	ldr	r3, [pc, #372]	@ (8001b9c <main+0x198>)
 8001a28:	60fb      	str	r3, [r7, #12]
  float current_temp_celsius;
  float current_voltage_v = 3.2f;
 8001a2a:	4b5d      	ldr	r3, [pc, #372]	@ (8001ba0 <main+0x19c>)
 8001a2c:	617b      	str	r3, [r7, #20]

  // Timer for voltage updates
  uint32_t last_voltage_update_tick = 0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	613b      	str	r3, [r7, #16]

  while (1)
    {
      /* --- 1. Handle timing for voltage update --- */
      // Check if 700ms have passed since the last update
      if (HAL_GetTick() - last_voltage_update_tick >= 700)
 8001a32:	f000 fd29 	bl	8002488 <HAL_GetTick>
 8001a36:	0002      	movs	r2, r0
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	1ad2      	subs	r2, r2, r3
 8001a3c:	23af      	movs	r3, #175	@ 0xaf
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d311      	bcc.n	8001a68 <main+0x64>
      {
          last_voltage_update_tick = HAL_GetTick(); // Reset the timer
 8001a44:	f000 fd20 	bl	8002488 <HAL_GetTick>
 8001a48:	0003      	movs	r3, r0
 8001a4a:	613b      	str	r3, [r7, #16]

          // Increment voltage by 10mV
          current_voltage_v += 0.010f;
 8001a4c:	4955      	ldr	r1, [pc, #340]	@ (8001ba4 <main+0x1a0>)
 8001a4e:	6978      	ldr	r0, [r7, #20]
 8001a50:	f7fe fc6e 	bl	8000330 <__aeabi_fadd>
 8001a54:	1c03      	adds	r3, r0, #0
 8001a56:	617b      	str	r3, [r7, #20]

          // If voltage reaches or exceeds 4.2V, reset it to 3.2V
          if (current_voltage_v >= 4.2f) {
 8001a58:	4953      	ldr	r1, [pc, #332]	@ (8001ba8 <main+0x1a4>)
 8001a5a:	6978      	ldr	r0, [r7, #20]
 8001a5c:	f7fe fc18 	bl	8000290 <__aeabi_fcmpge>
 8001a60:	1e03      	subs	r3, r0, #0
 8001a62:	d001      	beq.n	8001a68 <main+0x64>
              current_voltage_v = 3.2f;
 8001a64:	4b4e      	ldr	r3, [pc, #312]	@ (8001ba0 <main+0x19c>)
 8001a66:	617b      	str	r3, [r7, #20]
          }
      }

      /* --- 2. Update temperature with random fluctuation --- */
      // Generate a random float between -0.25 and +0.25
      float random_offset = ((float)rand() / (float)RAND_MAX) * 0.5f - 0.25f;
 8001a68:	f003 f812 	bl	8004a90 <rand>
 8001a6c:	0003      	movs	r3, r0
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f7ff fbfc 	bl	800126c <__aeabi_i2f>
 8001a74:	1c03      	adds	r3, r0, #0
 8001a76:	219e      	movs	r1, #158	@ 0x9e
 8001a78:	05c9      	lsls	r1, r1, #23
 8001a7a:	1c18      	adds	r0, r3, #0
 8001a7c:	f7fe fe4a 	bl	8000714 <__aeabi_fdiv>
 8001a80:	1c03      	adds	r3, r0, #0
 8001a82:	21fc      	movs	r1, #252	@ 0xfc
 8001a84:	0589      	lsls	r1, r1, #22
 8001a86:	1c18      	adds	r0, r3, #0
 8001a88:	f7ff f812 	bl	8000ab0 <__aeabi_fmul>
 8001a8c:	1c03      	adds	r3, r0, #0
 8001a8e:	21fa      	movs	r1, #250	@ 0xfa
 8001a90:	0589      	lsls	r1, r1, #22
 8001a92:	1c18      	adds	r0, r3, #0
 8001a94:	f7ff f966 	bl	8000d64 <__aeabi_fsub>
 8001a98:	1c03      	adds	r3, r0, #0
 8001a9a:	60bb      	str	r3, [r7, #8]
      current_temp_celsius = base_temp_celsius + random_offset;
 8001a9c:	68b9      	ldr	r1, [r7, #8]
 8001a9e:	68f8      	ldr	r0, [r7, #12]
 8001aa0:	f7fe fc46 	bl	8000330 <__aeabi_fadd>
 8001aa4:	1c03      	adds	r3, r0, #0
 8001aa6:	607b      	str	r3, [r7, #4]

      /* --- 3. Convert current temperature and voltage to raw hex values --- */
      // Formula for tempValue from tempCelsius: tempValue = (tempCelsius + 45.0) * 65535.0 / 175.0
      uint16_t raw_temp = (uint16_t)((current_temp_celsius + 45.0f) * 65535.0f / 175.0f);
 8001aa8:	4940      	ldr	r1, [pc, #256]	@ (8001bac <main+0x1a8>)
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7fe fc40 	bl	8000330 <__aeabi_fadd>
 8001ab0:	1c03      	adds	r3, r0, #0
 8001ab2:	493f      	ldr	r1, [pc, #252]	@ (8001bb0 <main+0x1ac>)
 8001ab4:	1c18      	adds	r0, r3, #0
 8001ab6:	f7fe fffb 	bl	8000ab0 <__aeabi_fmul>
 8001aba:	1c03      	adds	r3, r0, #0
 8001abc:	493d      	ldr	r1, [pc, #244]	@ (8001bb4 <main+0x1b0>)
 8001abe:	1c18      	adds	r0, r3, #0
 8001ac0:	f7fe fe28 	bl	8000714 <__aeabi_fdiv>
 8001ac4:	1c03      	adds	r3, r0, #0
 8001ac6:	1cbc      	adds	r4, r7, #2
 8001ac8:	1c18      	adds	r0, r3, #0
 8001aca:	f7fe fc19 	bl	8000300 <__aeabi_f2uiz>
 8001ace:	0003      	movs	r3, r0
 8001ad0:	8023      	strh	r3, [r4, #0]

      // Formula for adcValue from voltageInVolts: adcValue = voltageInVolts * 1000.0 * 150.0 / 328.0
      uint16_t raw_adc = (uint16_t)(current_voltage_v * 1000.0f * 150.0f / 328.0f);
 8001ad2:	4939      	ldr	r1, [pc, #228]	@ (8001bb8 <main+0x1b4>)
 8001ad4:	6978      	ldr	r0, [r7, #20]
 8001ad6:	f7fe ffeb 	bl	8000ab0 <__aeabi_fmul>
 8001ada:	1c03      	adds	r3, r0, #0
 8001adc:	4937      	ldr	r1, [pc, #220]	@ (8001bbc <main+0x1b8>)
 8001ade:	1c18      	adds	r0, r3, #0
 8001ae0:	f7fe ffe6 	bl	8000ab0 <__aeabi_fmul>
 8001ae4:	1c03      	adds	r3, r0, #0
 8001ae6:	4936      	ldr	r1, [pc, #216]	@ (8001bc0 <main+0x1bc>)
 8001ae8:	1c18      	adds	r0, r3, #0
 8001aea:	f7fe fe13 	bl	8000714 <__aeabi_fdiv>
 8001aee:	1c03      	adds	r3, r0, #0
 8001af0:	003c      	movs	r4, r7
 8001af2:	1c18      	adds	r0, r3, #0
 8001af4:	f7fe fc04 	bl	8000300 <__aeabi_f2uiz>
 8001af8:	0003      	movs	r3, r0
 8001afa:	8023      	strh	r3, [r4, #0]

      /* --- 4. Populate AdvData array with new values --- */
      // Voltage (MSB first, then LSB)
      AdvData[0] = (raw_adc >> 8) & 0xFF;
 8001afc:	003b      	movs	r3, r7
 8001afe:	881b      	ldrh	r3, [r3, #0]
 8001b00:	0a1b      	lsrs	r3, r3, #8
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	b2da      	uxtb	r2, r3
 8001b06:	4b2f      	ldr	r3, [pc, #188]	@ (8001bc4 <main+0x1c0>)
 8001b08:	701a      	strb	r2, [r3, #0]
      AdvData[1] = raw_adc & 0xFF;
 8001b0a:	003b      	movs	r3, r7
 8001b0c:	881b      	ldrh	r3, [r3, #0]
 8001b0e:	b2da      	uxtb	r2, r3
 8001b10:	4b2c      	ldr	r3, [pc, #176]	@ (8001bc4 <main+0x1c0>)
 8001b12:	705a      	strb	r2, [r3, #1]
      // Temperature (MSB first, then LSB)
      AdvData[2] = (raw_temp >> 8) & 0xFF;
 8001b14:	1cbb      	adds	r3, r7, #2
 8001b16:	881b      	ldrh	r3, [r3, #0]
 8001b18:	0a1b      	lsrs	r3, r3, #8
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	b2da      	uxtb	r2, r3
 8001b1e:	4b29      	ldr	r3, [pc, #164]	@ (8001bc4 <main+0x1c0>)
 8001b20:	709a      	strb	r2, [r3, #2]
      AdvData[3] = raw_temp & 0xFF;
 8001b22:	1cbb      	adds	r3, r7, #2
 8001b24:	881b      	ldrh	r3, [r3, #0]
 8001b26:	b2da      	uxtb	r2, r3
 8001b28:	4b26      	ldr	r3, [pc, #152]	@ (8001bc4 <main+0x1c0>)
 8001b2a:	70da      	strb	r2, [r3, #3]

      // The line "memset(&AdvData[4], 0x00, sizeof(AdvData) - 4);" has been removed as requested.

      /* --- 5. Transmit the BLE packet --- */
      // 1. Create PDU
      if (create_legacy_advertising_pdu(&pdu, AdvA, sizeof(AdvA), AdvData, sizeof(AdvData)) != 0) {
 8001b2c:	4b25      	ldr	r3, [pc, #148]	@ (8001bc4 <main+0x1c0>)
 8001b2e:	4926      	ldr	r1, [pc, #152]	@ (8001bc8 <main+0x1c4>)
 8001b30:	4826      	ldr	r0, [pc, #152]	@ (8001bcc <main+0x1c8>)
 8001b32:	221e      	movs	r2, #30
 8001b34:	9200      	str	r2, [sp, #0]
 8001b36:	2206      	movs	r2, #6
 8001b38:	f7ff fd6b 	bl	8001612 <create_legacy_advertising_pdu>
 8001b3c:	1e03      	subs	r3, r0, #0
 8001b3e:	d001      	beq.n	8001b44 <main+0x140>
          Error_Handler();
 8001b40:	f000 f9cc 	bl	8001edc <Error_Handler>
      }

      // 2. Initialize Packet (includes whitening, CRC)
      if (init_packet(&packet, BLE_CHANNEL, &pdu, BLE_PACKET_TYPE) != 0) {
 8001b44:	4a21      	ldr	r2, [pc, #132]	@ (8001bcc <main+0x1c8>)
 8001b46:	4822      	ldr	r0, [pc, #136]	@ (8001bd0 <main+0x1cc>)
 8001b48:	2300      	movs	r3, #0
 8001b4a:	2125      	movs	r1, #37	@ 0x25
 8001b4c:	f7ff fe02 	bl	8001754 <init_packet>
 8001b50:	1e03      	subs	r3, r0, #0
 8001b52:	d001      	beq.n	8001b58 <main+0x154>
          Error_Handler();
 8001b54:	f000 f9c2 	bl	8001edc <Error_Handler>
      }

      // 3. Upscale packet for backscatter transmission
      #if BLE_PACKET_TYPE == UNCODED_1MBPS
          upscaled_length = jv_bsc_upscale_1Mbps(ble_tx_buffer, packet.whitened_packet, packet.packet_len);
 8001b58:	4a1d      	ldr	r2, [pc, #116]	@ (8001bd0 <main+0x1cc>)
 8001b5a:	23d6      	movs	r3, #214	@ 0xd6
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	58d2      	ldr	r2, [r2, r3]
 8001b60:	491c      	ldr	r1, [pc, #112]	@ (8001bd4 <main+0x1d0>)
 8001b62:	4b1d      	ldr	r3, [pc, #116]	@ (8001bd8 <main+0x1d4>)
 8001b64:	0018      	movs	r0, r3
 8001b66:	f7ff fc29 	bl	80013bc <jv_bsc_upscale_1Mbps>
 8001b6a:	0002      	movs	r2, r0
 8001b6c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bdc <main+0x1d8>)
 8001b6e:	601a      	str	r2, [r3, #0]
      #else
          #error "Unsupported BLE_PACKET_TYPE for jv_bsc_upscale"
      #endif

      // --- SPI DMA Transmission ---
      spiTxComplete = 0; // Reset transmission complete flag
 8001b70:	4b1b      	ldr	r3, [pc, #108]	@ (8001be0 <main+0x1dc>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	701a      	strb	r2, [r3, #0]

      if (HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*)ble_tx_buffer, (uint16_t)upscaled_length) != HAL_OK)
 8001b76:	4b19      	ldr	r3, [pc, #100]	@ (8001bdc <main+0x1d8>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	b29a      	uxth	r2, r3
 8001b7c:	4916      	ldr	r1, [pc, #88]	@ (8001bd8 <main+0x1d4>)
 8001b7e:	4b19      	ldr	r3, [pc, #100]	@ (8001be4 <main+0x1e0>)
 8001b80:	0018      	movs	r0, r3
 8001b82:	f002 fc77 	bl	8004474 <HAL_SPI_Transmit_DMA>
 8001b86:	1e03      	subs	r3, r0, #0
 8001b88:	d001      	beq.n	8001b8e <main+0x18a>
      {
        Error_Handler();
 8001b8a:	f000 f9a7 	bl	8001edc <Error_Handler>
      }

      // Wait for DMA transmission to complete (flag set in HAL_SPI_TxCpltCallback)
      while (spiTxComplete == 0)
 8001b8e:	46c0      	nop			@ (mov r8, r8)
 8001b90:	4b13      	ldr	r3, [pc, #76]	@ (8001be0 <main+0x1dc>)
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d0fa      	beq.n	8001b90 <main+0x18c>
    {
 8001b9a:	e74a      	b.n	8001a32 <main+0x2e>
 8001b9c:	41cc0000 	.word	0x41cc0000
 8001ba0:	404ccccd 	.word	0x404ccccd
 8001ba4:	3c23d70a 	.word	0x3c23d70a
 8001ba8:	40866666 	.word	0x40866666
 8001bac:	42340000 	.word	0x42340000
 8001bb0:	477fff00 	.word	0x477fff00
 8001bb4:	432f0000 	.word	0x432f0000
 8001bb8:	447a0000 	.word	0x447a0000
 8001bbc:	43160000 	.word	0x43160000
 8001bc0:	43a40000 	.word	0x43a40000
 8001bc4:	20000008 	.word	0x20000008
 8001bc8:	20000000 	.word	0x20000000
 8001bcc:	200000b0 	.word	0x200000b0
 8001bd0:	200000d8 	.word	0x200000d8
 8001bd4:	20000102 	.word	0x20000102
 8001bd8:	2000028c 	.word	0x2000028c
 8001bdc:	200005ac 	.word	0x200005ac
 8001be0:	200000ac 	.word	0x200000ac
 8001be4:	20000668 	.word	0x20000668

08001be8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001be8:	b590      	push	{r4, r7, lr}
 8001bea:	b093      	sub	sp, #76	@ 0x4c
 8001bec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bee:	2410      	movs	r4, #16
 8001bf0:	193b      	adds	r3, r7, r4
 8001bf2:	0018      	movs	r0, r3
 8001bf4:	2338      	movs	r3, #56	@ 0x38
 8001bf6:	001a      	movs	r2, r3
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	f003 f897 	bl	8004d2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bfe:	003b      	movs	r3, r7
 8001c00:	0018      	movs	r0, r3
 8001c02:	2310      	movs	r3, #16
 8001c04:	001a      	movs	r2, r3
 8001c06:	2100      	movs	r1, #0
 8001c08:	f003 f890 	bl	8004d2c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c0c:	2380      	movs	r3, #128	@ 0x80
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	0018      	movs	r0, r3
 8001c12:	f001 fe93 	bl	800393c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c16:	193b      	adds	r3, r7, r4
 8001c18:	2201      	movs	r2, #1
 8001c1a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001c1c:	193b      	adds	r3, r7, r4
 8001c1e:	22a0      	movs	r2, #160	@ 0xa0
 8001c20:	02d2      	lsls	r2, r2, #11
 8001c22:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001c24:	193b      	adds	r3, r7, r4
 8001c26:	2200      	movs	r2, #0
 8001c28:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c2a:	193b      	adds	r3, r7, r4
 8001c2c:	0018      	movs	r0, r3
 8001c2e:	f001 fec5 	bl	80039bc <HAL_RCC_OscConfig>
 8001c32:	1e03      	subs	r3, r0, #0
 8001c34:	d001      	beq.n	8001c3a <SystemClock_Config+0x52>
  {
    Error_Handler();
 8001c36:	f000 f951 	bl	8001edc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c3a:	003b      	movs	r3, r7
 8001c3c:	2207      	movs	r2, #7
 8001c3e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001c40:	003b      	movs	r3, r7
 8001c42:	2201      	movs	r2, #1
 8001c44:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c46:	003b      	movs	r3, r7
 8001c48:	2200      	movs	r2, #0
 8001c4a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c4c:	003b      	movs	r3, r7
 8001c4e:	2200      	movs	r2, #0
 8001c50:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001c52:	003b      	movs	r3, r7
 8001c54:	2101      	movs	r1, #1
 8001c56:	0018      	movs	r0, r3
 8001c58:	f002 f9ca 	bl	8003ff0 <HAL_RCC_ClockConfig>
 8001c5c:	1e03      	subs	r3, r0, #0
 8001c5e:	d001      	beq.n	8001c64 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001c60:	f000 f93c 	bl	8001edc <Error_Handler>
  }
}
 8001c64:	46c0      	nop			@ (mov r8, r8)
 8001c66:	46bd      	mov	sp, r7
 8001c68:	b013      	add	sp, #76	@ 0x4c
 8001c6a:	bd90      	pop	{r4, r7, pc}

08001c6c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c72:	1d3b      	adds	r3, r7, #4
 8001c74:	0018      	movs	r0, r3
 8001c76:	230c      	movs	r3, #12
 8001c78:	001a      	movs	r2, r3
 8001c7a:	2100      	movs	r1, #0
 8001c7c:	f003 f856 	bl	8004d2c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001c80:	4b2d      	ldr	r3, [pc, #180]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001c82:	4a2e      	ldr	r2, [pc, #184]	@ (8001d3c <MX_ADC1_Init+0xd0>)
 8001c84:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001c86:	4b2c      	ldr	r3, [pc, #176]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001c88:	2280      	movs	r2, #128	@ 0x80
 8001c8a:	05d2      	lsls	r2, r2, #23
 8001c8c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c8e:	4b2a      	ldr	r3, [pc, #168]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c94:	4b28      	ldr	r3, [pc, #160]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c9a:	4b27      	ldr	r3, [pc, #156]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ca0:	4b25      	ldr	r3, [pc, #148]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001ca2:	2204      	movs	r2, #4
 8001ca4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001ca6:	4b24      	ldr	r3, [pc, #144]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8001cac:	4b22      	ldr	r3, [pc, #136]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001cb2:	4b21      	ldr	r3, [pc, #132]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8001cb8:	4b1f      	ldr	r3, [pc, #124]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001cba:	2201      	movs	r2, #1
 8001cbc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001cc0:	2220      	movs	r2, #32
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001cc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001cd2:	4b19      	ldr	r3, [pc, #100]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001cd4:	222c      	movs	r2, #44	@ 0x2c
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001cda:	4b17      	ldr	r3, [pc, #92]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8001ce0:	4b15      	ldr	r3, [pc, #84]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8001ce6:	4b14      	ldr	r3, [pc, #80]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001cec:	4b12      	ldr	r3, [pc, #72]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001cee:	223c      	movs	r2, #60	@ 0x3c
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001cf4:	4b10      	ldr	r3, [pc, #64]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001cfc:	0018      	movs	r0, r3
 8001cfe:	f000 fccb 	bl	8002698 <HAL_ADC_Init>
 8001d02:	1e03      	subs	r3, r0, #0
 8001d04:	d001      	beq.n	8001d0a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8001d06:	f000 f8e9 	bl	8001edc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001d0a:	1d3b      	adds	r3, r7, #4
 8001d0c:	4a0c      	ldr	r2, [pc, #48]	@ (8001d40 <MX_ADC1_Init+0xd4>)
 8001d0e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001d10:	1d3b      	adds	r3, r7, #4
 8001d12:	2200      	movs	r2, #0
 8001d14:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001d16:	1d3b      	adds	r3, r7, #4
 8001d18:	2200      	movs	r2, #0
 8001d1a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d1c:	1d3a      	adds	r2, r7, #4
 8001d1e:	4b06      	ldr	r3, [pc, #24]	@ (8001d38 <MX_ADC1_Init+0xcc>)
 8001d20:	0011      	movs	r1, r2
 8001d22:	0018      	movs	r0, r3
 8001d24:	f000 fe60 	bl	80029e8 <HAL_ADC_ConfigChannel>
 8001d28:	1e03      	subs	r3, r0, #0
 8001d2a:	d001      	beq.n	8001d30 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8001d2c:	f000 f8d6 	bl	8001edc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d30:	46c0      	nop			@ (mov r8, r8)
 8001d32:	46bd      	mov	sp, r7
 8001d34:	b004      	add	sp, #16
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	200005b0 	.word	0x200005b0
 8001d3c:	40012400 	.word	0x40012400
 8001d40:	2c000800 	.word	0x2c000800

08001d44 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001d48:	4b1b      	ldr	r3, [pc, #108]	@ (8001db8 <MX_I2C2_Init+0x74>)
 8001d4a:	4a1c      	ldr	r2, [pc, #112]	@ (8001dbc <MX_I2C2_Init+0x78>)
 8001d4c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00B07CB4;
 8001d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8001db8 <MX_I2C2_Init+0x74>)
 8001d50:	4a1b      	ldr	r2, [pc, #108]	@ (8001dc0 <MX_I2C2_Init+0x7c>)
 8001d52:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001d54:	4b18      	ldr	r3, [pc, #96]	@ (8001db8 <MX_I2C2_Init+0x74>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d5a:	4b17      	ldr	r3, [pc, #92]	@ (8001db8 <MX_I2C2_Init+0x74>)
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d60:	4b15      	ldr	r3, [pc, #84]	@ (8001db8 <MX_I2C2_Init+0x74>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001d66:	4b14      	ldr	r3, [pc, #80]	@ (8001db8 <MX_I2C2_Init+0x74>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001d6c:	4b12      	ldr	r3, [pc, #72]	@ (8001db8 <MX_I2C2_Init+0x74>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d72:	4b11      	ldr	r3, [pc, #68]	@ (8001db8 <MX_I2C2_Init+0x74>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d78:	4b0f      	ldr	r3, [pc, #60]	@ (8001db8 <MX_I2C2_Init+0x74>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001db8 <MX_I2C2_Init+0x74>)
 8001d80:	0018      	movs	r0, r3
 8001d82:	f001 fc9d 	bl	80036c0 <HAL_I2C_Init>
 8001d86:	1e03      	subs	r3, r0, #0
 8001d88:	d001      	beq.n	8001d8e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001d8a:	f000 f8a7 	bl	8001edc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001db8 <MX_I2C2_Init+0x74>)
 8001d90:	2100      	movs	r1, #0
 8001d92:	0018      	movs	r0, r3
 8001d94:	f001 fd3a 	bl	800380c <HAL_I2CEx_ConfigAnalogFilter>
 8001d98:	1e03      	subs	r3, r0, #0
 8001d9a:	d001      	beq.n	8001da0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001d9c:	f000 f89e 	bl	8001edc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001da0:	4b05      	ldr	r3, [pc, #20]	@ (8001db8 <MX_I2C2_Init+0x74>)
 8001da2:	2100      	movs	r1, #0
 8001da4:	0018      	movs	r0, r3
 8001da6:	f001 fd7d 	bl	80038a4 <HAL_I2CEx_ConfigDigitalFilter>
 8001daa:	1e03      	subs	r3, r0, #0
 8001dac:	d001      	beq.n	8001db2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001dae:	f000 f895 	bl	8001edc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001db2:	46c0      	nop			@ (mov r8, r8)
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	20000614 	.word	0x20000614
 8001dbc:	40005800 	.word	0x40005800
 8001dc0:	00b07cb4 	.word	0x00b07cb4

08001dc4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001dc8:	4b1c      	ldr	r3, [pc, #112]	@ (8001e3c <MX_SPI1_Init+0x78>)
 8001dca:	4a1d      	ldr	r2, [pc, #116]	@ (8001e40 <MX_SPI1_Init+0x7c>)
 8001dcc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001dce:	4b1b      	ldr	r3, [pc, #108]	@ (8001e3c <MX_SPI1_Init+0x78>)
 8001dd0:	2282      	movs	r2, #130	@ 0x82
 8001dd2:	0052      	lsls	r2, r2, #1
 8001dd4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001dd6:	4b19      	ldr	r3, [pc, #100]	@ (8001e3c <MX_SPI1_Init+0x78>)
 8001dd8:	2280      	movs	r2, #128	@ 0x80
 8001dda:	0212      	lsls	r2, r2, #8
 8001ddc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001dde:	4b17      	ldr	r3, [pc, #92]	@ (8001e3c <MX_SPI1_Init+0x78>)
 8001de0:	22e0      	movs	r2, #224	@ 0xe0
 8001de2:	00d2      	lsls	r2, r2, #3
 8001de4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001de6:	4b15      	ldr	r3, [pc, #84]	@ (8001e3c <MX_SPI1_Init+0x78>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001dec:	4b13      	ldr	r3, [pc, #76]	@ (8001e3c <MX_SPI1_Init+0x78>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001df2:	4b12      	ldr	r3, [pc, #72]	@ (8001e3c <MX_SPI1_Init+0x78>)
 8001df4:	2280      	movs	r2, #128	@ 0x80
 8001df6:	0092      	lsls	r2, r2, #2
 8001df8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001dfa:	4b10      	ldr	r3, [pc, #64]	@ (8001e3c <MX_SPI1_Init+0x78>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e00:	4b0e      	ldr	r3, [pc, #56]	@ (8001e3c <MX_SPI1_Init+0x78>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e06:	4b0d      	ldr	r3, [pc, #52]	@ (8001e3c <MX_SPI1_Init+0x78>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e3c <MX_SPI1_Init+0x78>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001e12:	4b0a      	ldr	r3, [pc, #40]	@ (8001e3c <MX_SPI1_Init+0x78>)
 8001e14:	2207      	movs	r2, #7
 8001e16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001e18:	4b08      	ldr	r3, [pc, #32]	@ (8001e3c <MX_SPI1_Init+0x78>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001e1e:	4b07      	ldr	r3, [pc, #28]	@ (8001e3c <MX_SPI1_Init+0x78>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e24:	4b05      	ldr	r3, [pc, #20]	@ (8001e3c <MX_SPI1_Init+0x78>)
 8001e26:	0018      	movs	r0, r3
 8001e28:	f002 fa6c 	bl	8004304 <HAL_SPI_Init>
 8001e2c:	1e03      	subs	r3, r0, #0
 8001e2e:	d001      	beq.n	8001e34 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8001e30:	f000 f854 	bl	8001edc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e34:	46c0      	nop			@ (mov r8, r8)
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	46c0      	nop			@ (mov r8, r8)
 8001e3c:	20000668 	.word	0x20000668
 8001e40:	40013000 	.word	0x40013000

08001e44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e7c <MX_DMA_Init+0x38>)
 8001e4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e7c <MX_DMA_Init+0x38>)
 8001e50:	2101      	movs	r1, #1
 8001e52:	430a      	orrs	r2, r1
 8001e54:	639a      	str	r2, [r3, #56]	@ 0x38
 8001e56:	4b09      	ldr	r3, [pc, #36]	@ (8001e7c <MX_DMA_Init+0x38>)
 8001e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	607b      	str	r3, [r7, #4]
 8001e60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001e62:	2200      	movs	r2, #0
 8001e64:	2100      	movs	r1, #0
 8001e66:	2009      	movs	r0, #9
 8001e68:	f001 f842 	bl	8002ef0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001e6c:	2009      	movs	r0, #9
 8001e6e:	f001 f854 	bl	8002f1a <HAL_NVIC_EnableIRQ>

}
 8001e72:	46c0      	nop			@ (mov r8, r8)
 8001e74:	46bd      	mov	sp, r7
 8001e76:	b002      	add	sp, #8
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	46c0      	nop			@ (mov r8, r8)
 8001e7c:	40021000 	.word	0x40021000

08001e80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e86:	4b14      	ldr	r3, [pc, #80]	@ (8001ed8 <MX_GPIO_Init+0x58>)
 8001e88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e8a:	4b13      	ldr	r3, [pc, #76]	@ (8001ed8 <MX_GPIO_Init+0x58>)
 8001e8c:	2102      	movs	r1, #2
 8001e8e:	430a      	orrs	r2, r1
 8001e90:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e92:	4b11      	ldr	r3, [pc, #68]	@ (8001ed8 <MX_GPIO_Init+0x58>)
 8001e94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e96:	2202      	movs	r2, #2
 8001e98:	4013      	ands	r3, r2
 8001e9a:	60fb      	str	r3, [r7, #12]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed8 <MX_GPIO_Init+0x58>)
 8001ea0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed8 <MX_GPIO_Init+0x58>)
 8001ea4:	2101      	movs	r1, #1
 8001ea6:	430a      	orrs	r2, r1
 8001ea8:	635a      	str	r2, [r3, #52]	@ 0x34
 8001eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed8 <MX_GPIO_Init+0x58>)
 8001eac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eae:	2201      	movs	r2, #1
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	60bb      	str	r3, [r7, #8]
 8001eb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eb6:	4b08      	ldr	r3, [pc, #32]	@ (8001ed8 <MX_GPIO_Init+0x58>)
 8001eb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001eba:	4b07      	ldr	r3, [pc, #28]	@ (8001ed8 <MX_GPIO_Init+0x58>)
 8001ebc:	2104      	movs	r1, #4
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ec2:	4b05      	ldr	r3, [pc, #20]	@ (8001ed8 <MX_GPIO_Init+0x58>)
 8001ec4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ec6:	2204      	movs	r2, #4
 8001ec8:	4013      	ands	r3, r2
 8001eca:	607b      	str	r3, [r7, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ece:	46c0      	nop			@ (mov r8, r8)
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	b004      	add	sp, #16
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	46c0      	nop			@ (mov r8, r8)
 8001ed8:	40021000 	.word	0x40021000

08001edc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ee0:	b672      	cpsid	i
}
 8001ee2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ee4:	46c0      	nop			@ (mov r8, r8)
 8001ee6:	e7fd      	b.n	8001ee4 <Error_Handler+0x8>

08001ee8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eee:	4b0f      	ldr	r3, [pc, #60]	@ (8001f2c <HAL_MspInit+0x44>)
 8001ef0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ef2:	4b0e      	ldr	r3, [pc, #56]	@ (8001f2c <HAL_MspInit+0x44>)
 8001ef4:	2101      	movs	r1, #1
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	641a      	str	r2, [r3, #64]	@ 0x40
 8001efa:	4b0c      	ldr	r3, [pc, #48]	@ (8001f2c <HAL_MspInit+0x44>)
 8001efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efe:	2201      	movs	r2, #1
 8001f00:	4013      	ands	r3, r2
 8001f02:	607b      	str	r3, [r7, #4]
 8001f04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f06:	4b09      	ldr	r3, [pc, #36]	@ (8001f2c <HAL_MspInit+0x44>)
 8001f08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f0a:	4b08      	ldr	r3, [pc, #32]	@ (8001f2c <HAL_MspInit+0x44>)
 8001f0c:	2180      	movs	r1, #128	@ 0x80
 8001f0e:	0549      	lsls	r1, r1, #21
 8001f10:	430a      	orrs	r2, r1
 8001f12:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001f14:	4b05      	ldr	r3, [pc, #20]	@ (8001f2c <HAL_MspInit+0x44>)
 8001f16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f18:	2380      	movs	r3, #128	@ 0x80
 8001f1a:	055b      	lsls	r3, r3, #21
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	603b      	str	r3, [r7, #0]
 8001f20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f22:	46c0      	nop			@ (mov r8, r8)
 8001f24:	46bd      	mov	sp, r7
 8001f26:	b002      	add	sp, #8
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	46c0      	nop			@ (mov r8, r8)
 8001f2c:	40021000 	.word	0x40021000

08001f30 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f30:	b590      	push	{r4, r7, lr}
 8001f32:	b08b      	sub	sp, #44	@ 0x2c
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f38:	2414      	movs	r4, #20
 8001f3a:	193b      	adds	r3, r7, r4
 8001f3c:	0018      	movs	r0, r3
 8001f3e:	2314      	movs	r3, #20
 8001f40:	001a      	movs	r2, r3
 8001f42:	2100      	movs	r1, #0
 8001f44:	f002 fef2 	bl	8004d2c <memset>
  if(hadc->Instance==ADC1)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a17      	ldr	r2, [pc, #92]	@ (8001fac <HAL_ADC_MspInit+0x7c>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d128      	bne.n	8001fa4 <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001f52:	4b17      	ldr	r3, [pc, #92]	@ (8001fb0 <HAL_ADC_MspInit+0x80>)
 8001f54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f56:	4b16      	ldr	r3, [pc, #88]	@ (8001fb0 <HAL_ADC_MspInit+0x80>)
 8001f58:	2180      	movs	r1, #128	@ 0x80
 8001f5a:	0349      	lsls	r1, r1, #13
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f60:	4b13      	ldr	r3, [pc, #76]	@ (8001fb0 <HAL_ADC_MspInit+0x80>)
 8001f62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f64:	2380      	movs	r3, #128	@ 0x80
 8001f66:	035b      	lsls	r3, r3, #13
 8001f68:	4013      	ands	r3, r2
 8001f6a:	613b      	str	r3, [r7, #16]
 8001f6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f6e:	4b10      	ldr	r3, [pc, #64]	@ (8001fb0 <HAL_ADC_MspInit+0x80>)
 8001f70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f72:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb0 <HAL_ADC_MspInit+0x80>)
 8001f74:	2102      	movs	r1, #2
 8001f76:	430a      	orrs	r2, r1
 8001f78:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb0 <HAL_ADC_MspInit+0x80>)
 8001f7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f7e:	2202      	movs	r2, #2
 8001f80:	4013      	ands	r3, r2
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB7     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f86:	193b      	adds	r3, r7, r4
 8001f88:	2280      	movs	r2, #128	@ 0x80
 8001f8a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f8c:	193b      	adds	r3, r7, r4
 8001f8e:	2203      	movs	r2, #3
 8001f90:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f92:	193b      	adds	r3, r7, r4
 8001f94:	2200      	movs	r2, #0
 8001f96:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f98:	193b      	adds	r3, r7, r4
 8001f9a:	4a06      	ldr	r2, [pc, #24]	@ (8001fb4 <HAL_ADC_MspInit+0x84>)
 8001f9c:	0019      	movs	r1, r3
 8001f9e:	0010      	movs	r0, r2
 8001fa0:	f001 fa2a 	bl	80033f8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001fa4:	46c0      	nop			@ (mov r8, r8)
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	b00b      	add	sp, #44	@ 0x2c
 8001faa:	bd90      	pop	{r4, r7, pc}
 8001fac:	40012400 	.word	0x40012400
 8001fb0:	40021000 	.word	0x40021000
 8001fb4:	50000400 	.word	0x50000400

08001fb8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fb8:	b590      	push	{r4, r7, lr}
 8001fba:	b08b      	sub	sp, #44	@ 0x2c
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc0:	2414      	movs	r4, #20
 8001fc2:	193b      	adds	r3, r7, r4
 8001fc4:	0018      	movs	r0, r3
 8001fc6:	2314      	movs	r3, #20
 8001fc8:	001a      	movs	r2, r3
 8001fca:	2100      	movs	r1, #0
 8001fcc:	f002 feae 	bl	8004d2c <memset>
  if(hi2c->Instance==I2C2)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a1c      	ldr	r2, [pc, #112]	@ (8002048 <HAL_I2C_MspInit+0x90>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d131      	bne.n	800203e <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fda:	4b1c      	ldr	r3, [pc, #112]	@ (800204c <HAL_I2C_MspInit+0x94>)
 8001fdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fde:	4b1b      	ldr	r3, [pc, #108]	@ (800204c <HAL_I2C_MspInit+0x94>)
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fe6:	4b19      	ldr	r3, [pc, #100]	@ (800204c <HAL_I2C_MspInit+0x94>)
 8001fe8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fea:	2201      	movs	r2, #1
 8001fec:	4013      	ands	r3, r2
 8001fee:	613b      	str	r3, [r7, #16]
 8001ff0:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PA12 [PA10]     ------> I2C2_SDA
    PA11 [PA9]     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 8001ff2:	193b      	adds	r3, r7, r4
 8001ff4:	22c0      	movs	r2, #192	@ 0xc0
 8001ff6:	0152      	lsls	r2, r2, #5
 8001ff8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ffa:	0021      	movs	r1, r4
 8001ffc:	187b      	adds	r3, r7, r1
 8001ffe:	2212      	movs	r2, #18
 8002000:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002002:	187b      	adds	r3, r7, r1
 8002004:	2200      	movs	r2, #0
 8002006:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002008:	187b      	adds	r3, r7, r1
 800200a:	2200      	movs	r2, #0
 800200c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 800200e:	187b      	adds	r3, r7, r1
 8002010:	2206      	movs	r2, #6
 8002012:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002014:	187a      	adds	r2, r7, r1
 8002016:	23a0      	movs	r3, #160	@ 0xa0
 8002018:	05db      	lsls	r3, r3, #23
 800201a:	0011      	movs	r1, r2
 800201c:	0018      	movs	r0, r3
 800201e:	f001 f9eb 	bl	80033f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002022:	4b0a      	ldr	r3, [pc, #40]	@ (800204c <HAL_I2C_MspInit+0x94>)
 8002024:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002026:	4b09      	ldr	r3, [pc, #36]	@ (800204c <HAL_I2C_MspInit+0x94>)
 8002028:	2180      	movs	r1, #128	@ 0x80
 800202a:	03c9      	lsls	r1, r1, #15
 800202c:	430a      	orrs	r2, r1
 800202e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002030:	4b06      	ldr	r3, [pc, #24]	@ (800204c <HAL_I2C_MspInit+0x94>)
 8002032:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002034:	2380      	movs	r3, #128	@ 0x80
 8002036:	03db      	lsls	r3, r3, #15
 8002038:	4013      	ands	r3, r2
 800203a:	60fb      	str	r3, [r7, #12]
 800203c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800203e:	46c0      	nop			@ (mov r8, r8)
 8002040:	46bd      	mov	sp, r7
 8002042:	b00b      	add	sp, #44	@ 0x2c
 8002044:	bd90      	pop	{r4, r7, pc}
 8002046:	46c0      	nop			@ (mov r8, r8)
 8002048:	40005800 	.word	0x40005800
 800204c:	40021000 	.word	0x40021000

08002050 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002050:	b590      	push	{r4, r7, lr}
 8002052:	b08b      	sub	sp, #44	@ 0x2c
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002058:	2414      	movs	r4, #20
 800205a:	193b      	adds	r3, r7, r4
 800205c:	0018      	movs	r0, r3
 800205e:	2314      	movs	r3, #20
 8002060:	001a      	movs	r2, r3
 8002062:	2100      	movs	r1, #0
 8002064:	f002 fe62 	bl	8004d2c <memset>
  if(hspi->Instance==SPI1)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a30      	ldr	r2, [pc, #192]	@ (8002130 <HAL_SPI_MspInit+0xe0>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d159      	bne.n	8002126 <HAL_SPI_MspInit+0xd6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002072:	4b30      	ldr	r3, [pc, #192]	@ (8002134 <HAL_SPI_MspInit+0xe4>)
 8002074:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002076:	4b2f      	ldr	r3, [pc, #188]	@ (8002134 <HAL_SPI_MspInit+0xe4>)
 8002078:	2180      	movs	r1, #128	@ 0x80
 800207a:	0149      	lsls	r1, r1, #5
 800207c:	430a      	orrs	r2, r1
 800207e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002080:	4b2c      	ldr	r3, [pc, #176]	@ (8002134 <HAL_SPI_MspInit+0xe4>)
 8002082:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002084:	2380      	movs	r3, #128	@ 0x80
 8002086:	015b      	lsls	r3, r3, #5
 8002088:	4013      	ands	r3, r2
 800208a:	613b      	str	r3, [r7, #16]
 800208c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800208e:	4b29      	ldr	r3, [pc, #164]	@ (8002134 <HAL_SPI_MspInit+0xe4>)
 8002090:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002092:	4b28      	ldr	r3, [pc, #160]	@ (8002134 <HAL_SPI_MspInit+0xe4>)
 8002094:	2101      	movs	r1, #1
 8002096:	430a      	orrs	r2, r1
 8002098:	635a      	str	r2, [r3, #52]	@ 0x34
 800209a:	4b26      	ldr	r3, [pc, #152]	@ (8002134 <HAL_SPI_MspInit+0xe4>)
 800209c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800209e:	2201      	movs	r2, #1
 80020a0:	4013      	ands	r3, r2
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA2     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_2;
 80020a6:	0021      	movs	r1, r4
 80020a8:	187b      	adds	r3, r7, r1
 80020aa:	2224      	movs	r2, #36	@ 0x24
 80020ac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ae:	187b      	adds	r3, r7, r1
 80020b0:	2202      	movs	r2, #2
 80020b2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b4:	187b      	adds	r3, r7, r1
 80020b6:	2200      	movs	r2, #0
 80020b8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ba:	187b      	adds	r3, r7, r1
 80020bc:	2200      	movs	r2, #0
 80020be:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80020c0:	187b      	adds	r3, r7, r1
 80020c2:	2200      	movs	r2, #0
 80020c4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c6:	187a      	adds	r2, r7, r1
 80020c8:	23a0      	movs	r3, #160	@ 0xa0
 80020ca:	05db      	lsls	r3, r3, #23
 80020cc:	0011      	movs	r1, r2
 80020ce:	0018      	movs	r0, r3
 80020d0:	f001 f992 	bl	80033f8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 80020d4:	4b18      	ldr	r3, [pc, #96]	@ (8002138 <HAL_SPI_MspInit+0xe8>)
 80020d6:	4a19      	ldr	r2, [pc, #100]	@ (800213c <HAL_SPI_MspInit+0xec>)
 80020d8:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 80020da:	4b17      	ldr	r3, [pc, #92]	@ (8002138 <HAL_SPI_MspInit+0xe8>)
 80020dc:	2211      	movs	r2, #17
 80020de:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020e0:	4b15      	ldr	r3, [pc, #84]	@ (8002138 <HAL_SPI_MspInit+0xe8>)
 80020e2:	2210      	movs	r2, #16
 80020e4:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020e6:	4b14      	ldr	r3, [pc, #80]	@ (8002138 <HAL_SPI_MspInit+0xe8>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80020ec:	4b12      	ldr	r3, [pc, #72]	@ (8002138 <HAL_SPI_MspInit+0xe8>)
 80020ee:	2280      	movs	r2, #128	@ 0x80
 80020f0:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020f2:	4b11      	ldr	r3, [pc, #68]	@ (8002138 <HAL_SPI_MspInit+0xe8>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002138 <HAL_SPI_MspInit+0xe8>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80020fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002138 <HAL_SPI_MspInit+0xe8>)
 8002100:	2200      	movs	r2, #0
 8002102:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002104:	4b0c      	ldr	r3, [pc, #48]	@ (8002138 <HAL_SPI_MspInit+0xe8>)
 8002106:	2200      	movs	r2, #0
 8002108:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800210a:	4b0b      	ldr	r3, [pc, #44]	@ (8002138 <HAL_SPI_MspInit+0xe8>)
 800210c:	0018      	movs	r0, r3
 800210e:	f000 ff21 	bl	8002f54 <HAL_DMA_Init>
 8002112:	1e03      	subs	r3, r0, #0
 8002114:	d001      	beq.n	800211a <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8002116:	f7ff fee1 	bl	8001edc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a06      	ldr	r2, [pc, #24]	@ (8002138 <HAL_SPI_MspInit+0xe8>)
 800211e:	655a      	str	r2, [r3, #84]	@ 0x54
 8002120:	4b05      	ldr	r3, [pc, #20]	@ (8002138 <HAL_SPI_MspInit+0xe8>)
 8002122:	687a      	ldr	r2, [r7, #4]
 8002124:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002126:	46c0      	nop			@ (mov r8, r8)
 8002128:	46bd      	mov	sp, r7
 800212a:	b00b      	add	sp, #44	@ 0x2c
 800212c:	bd90      	pop	{r4, r7, pc}
 800212e:	46c0      	nop			@ (mov r8, r8)
 8002130:	40013000 	.word	0x40013000
 8002134:	40021000 	.word	0x40021000
 8002138:	200006cc 	.word	0x200006cc
 800213c:	40020008 	.word	0x40020008

08002140 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002144:	46c0      	nop			@ (mov r8, r8)
 8002146:	e7fd      	b.n	8002144 <NMI_Handler+0x4>

08002148 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800214c:	46c0      	nop			@ (mov r8, r8)
 800214e:	e7fd      	b.n	800214c <HardFault_Handler+0x4>

08002150 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002154:	46c0      	nop			@ (mov r8, r8)
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}

0800215a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800215e:	46c0      	nop			@ (mov r8, r8)
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002168:	f000 f97c 	bl	8002464 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800216c:	46c0      	nop			@ (mov r8, r8)
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
	...

08002174 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002178:	4b03      	ldr	r3, [pc, #12]	@ (8002188 <DMA1_Channel1_IRQHandler+0x14>)
 800217a:	0018      	movs	r0, r3
 800217c:	f000 fffa 	bl	8003174 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002180:	46c0      	nop			@ (mov r8, r8)
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	46c0      	nop			@ (mov r8, r8)
 8002188:	200006cc 	.word	0x200006cc

0800218c <HAL_SPI_TxCpltCallback>:
/* USER CODE BEGIN 1 */

extern volatile uint8_t spiTxComplete;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  // Check if the callback is for the SPI peripheral we are interested in
  if(hspi->Instance == SPI1)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a04      	ldr	r2, [pc, #16]	@ (80021ac <HAL_SPI_TxCpltCallback+0x20>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d102      	bne.n	80021a4 <HAL_SPI_TxCpltCallback+0x18>
  {
	spiTxComplete = 1;
 800219e:	4b04      	ldr	r3, [pc, #16]	@ (80021b0 <HAL_SPI_TxCpltCallback+0x24>)
 80021a0:	2201      	movs	r2, #1
 80021a2:	701a      	strb	r2, [r3, #0]
  }
}
 80021a4:	46c0      	nop			@ (mov r8, r8)
 80021a6:	46bd      	mov	sp, r7
 80021a8:	b002      	add	sp, #8
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	40013000 	.word	0x40013000
 80021b0:	200000ac 	.word	0x200000ac

080021b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  return 1;
 80021b8:	2301      	movs	r3, #1
}
 80021ba:	0018      	movs	r0, r3
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}

080021c0 <_kill>:

int _kill(int pid, int sig)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021ca:	f002 fe05 	bl	8004dd8 <__errno>
 80021ce:	0003      	movs	r3, r0
 80021d0:	2216      	movs	r2, #22
 80021d2:	601a      	str	r2, [r3, #0]
  return -1;
 80021d4:	2301      	movs	r3, #1
 80021d6:	425b      	negs	r3, r3
}
 80021d8:	0018      	movs	r0, r3
 80021da:	46bd      	mov	sp, r7
 80021dc:	b002      	add	sp, #8
 80021de:	bd80      	pop	{r7, pc}

080021e0 <_exit>:

void _exit (int status)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021e8:	2301      	movs	r3, #1
 80021ea:	425a      	negs	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	0011      	movs	r1, r2
 80021f0:	0018      	movs	r0, r3
 80021f2:	f7ff ffe5 	bl	80021c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021f6:	46c0      	nop			@ (mov r8, r8)
 80021f8:	e7fd      	b.n	80021f6 <_exit+0x16>

080021fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b086      	sub	sp, #24
 80021fe:	af00      	add	r7, sp, #0
 8002200:	60f8      	str	r0, [r7, #12]
 8002202:	60b9      	str	r1, [r7, #8]
 8002204:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002206:	2300      	movs	r3, #0
 8002208:	617b      	str	r3, [r7, #20]
 800220a:	e00a      	b.n	8002222 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800220c:	e000      	b.n	8002210 <_read+0x16>
 800220e:	bf00      	nop
 8002210:	0001      	movs	r1, r0
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	1c5a      	adds	r2, r3, #1
 8002216:	60ba      	str	r2, [r7, #8]
 8002218:	b2ca      	uxtb	r2, r1
 800221a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	3301      	adds	r3, #1
 8002220:	617b      	str	r3, [r7, #20]
 8002222:	697a      	ldr	r2, [r7, #20]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	429a      	cmp	r2, r3
 8002228:	dbf0      	blt.n	800220c <_read+0x12>
  }

  return len;
 800222a:	687b      	ldr	r3, [r7, #4]
}
 800222c:	0018      	movs	r0, r3
 800222e:	46bd      	mov	sp, r7
 8002230:	b006      	add	sp, #24
 8002232:	bd80      	pop	{r7, pc}

08002234 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002240:	2300      	movs	r3, #0
 8002242:	617b      	str	r3, [r7, #20]
 8002244:	e009      	b.n	800225a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	1c5a      	adds	r2, r3, #1
 800224a:	60ba      	str	r2, [r7, #8]
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	0018      	movs	r0, r3
 8002250:	e000      	b.n	8002254 <_write+0x20>
 8002252:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	3301      	adds	r3, #1
 8002258:	617b      	str	r3, [r7, #20]
 800225a:	697a      	ldr	r2, [r7, #20]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	429a      	cmp	r2, r3
 8002260:	dbf1      	blt.n	8002246 <_write+0x12>
  }
  return len;
 8002262:	687b      	ldr	r3, [r7, #4]
}
 8002264:	0018      	movs	r0, r3
 8002266:	46bd      	mov	sp, r7
 8002268:	b006      	add	sp, #24
 800226a:	bd80      	pop	{r7, pc}

0800226c <_close>:

int _close(int file)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002274:	2301      	movs	r3, #1
 8002276:	425b      	negs	r3, r3
}
 8002278:	0018      	movs	r0, r3
 800227a:	46bd      	mov	sp, r7
 800227c:	b002      	add	sp, #8
 800227e:	bd80      	pop	{r7, pc}

08002280 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	2280      	movs	r2, #128	@ 0x80
 800228e:	0192      	lsls	r2, r2, #6
 8002290:	605a      	str	r2, [r3, #4]
  return 0;
 8002292:	2300      	movs	r3, #0
}
 8002294:	0018      	movs	r0, r3
 8002296:	46bd      	mov	sp, r7
 8002298:	b002      	add	sp, #8
 800229a:	bd80      	pop	{r7, pc}

0800229c <_isatty>:

int _isatty(int file)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022a4:	2301      	movs	r3, #1
}
 80022a6:	0018      	movs	r0, r3
 80022a8:	46bd      	mov	sp, r7
 80022aa:	b002      	add	sp, #8
 80022ac:	bd80      	pop	{r7, pc}

080022ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022ae:	b580      	push	{r7, lr}
 80022b0:	b084      	sub	sp, #16
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	60f8      	str	r0, [r7, #12]
 80022b6:	60b9      	str	r1, [r7, #8]
 80022b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022ba:	2300      	movs	r3, #0
}
 80022bc:	0018      	movs	r0, r3
 80022be:	46bd      	mov	sp, r7
 80022c0:	b004      	add	sp, #16
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b086      	sub	sp, #24
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022cc:	4a14      	ldr	r2, [pc, #80]	@ (8002320 <_sbrk+0x5c>)
 80022ce:	4b15      	ldr	r3, [pc, #84]	@ (8002324 <_sbrk+0x60>)
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022d8:	4b13      	ldr	r3, [pc, #76]	@ (8002328 <_sbrk+0x64>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d102      	bne.n	80022e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022e0:	4b11      	ldr	r3, [pc, #68]	@ (8002328 <_sbrk+0x64>)
 80022e2:	4a12      	ldr	r2, [pc, #72]	@ (800232c <_sbrk+0x68>)
 80022e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022e6:	4b10      	ldr	r3, [pc, #64]	@ (8002328 <_sbrk+0x64>)
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	18d3      	adds	r3, r2, r3
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d207      	bcs.n	8002304 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022f4:	f002 fd70 	bl	8004dd8 <__errno>
 80022f8:	0003      	movs	r3, r0
 80022fa:	220c      	movs	r2, #12
 80022fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022fe:	2301      	movs	r3, #1
 8002300:	425b      	negs	r3, r3
 8002302:	e009      	b.n	8002318 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002304:	4b08      	ldr	r3, [pc, #32]	@ (8002328 <_sbrk+0x64>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800230a:	4b07      	ldr	r3, [pc, #28]	@ (8002328 <_sbrk+0x64>)
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	18d2      	adds	r2, r2, r3
 8002312:	4b05      	ldr	r3, [pc, #20]	@ (8002328 <_sbrk+0x64>)
 8002314:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002316:	68fb      	ldr	r3, [r7, #12]
}
 8002318:	0018      	movs	r0, r3
 800231a:	46bd      	mov	sp, r7
 800231c:	b006      	add	sp, #24
 800231e:	bd80      	pop	{r7, pc}
 8002320:	20002000 	.word	0x20002000
 8002324:	00000400 	.word	0x00000400
 8002328:	20000728 	.word	0x20000728
 800232c:	20000880 	.word	0x20000880

08002330 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002334:	46c0      	nop			@ (mov r8, r8)
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
	...

0800233c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800233c:	480d      	ldr	r0, [pc, #52]	@ (8002374 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800233e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002340:	f7ff fff6 	bl	8002330 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002344:	480c      	ldr	r0, [pc, #48]	@ (8002378 <LoopForever+0x6>)
  ldr r1, =_edata
 8002346:	490d      	ldr	r1, [pc, #52]	@ (800237c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002348:	4a0d      	ldr	r2, [pc, #52]	@ (8002380 <LoopForever+0xe>)
  movs r3, #0
 800234a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800234c:	e002      	b.n	8002354 <LoopCopyDataInit>

0800234e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800234e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002350:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002352:	3304      	adds	r3, #4

08002354 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002354:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002356:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002358:	d3f9      	bcc.n	800234e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800235a:	4a0a      	ldr	r2, [pc, #40]	@ (8002384 <LoopForever+0x12>)
  ldr r4, =_ebss
 800235c:	4c0a      	ldr	r4, [pc, #40]	@ (8002388 <LoopForever+0x16>)
  movs r3, #0
 800235e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002360:	e001      	b.n	8002366 <LoopFillZerobss>

08002362 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002362:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002364:	3204      	adds	r2, #4

08002366 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002366:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002368:	d3fb      	bcc.n	8002362 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800236a:	f002 fd3b 	bl	8004de4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800236e:	f7ff fb49 	bl	8001a04 <main>

08002372 <LoopForever>:

LoopForever:
  b LoopForever
 8002372:	e7fe      	b.n	8002372 <LoopForever>
  ldr   r0, =_estack
 8002374:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002378:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800237c:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002380:	08005ce8 	.word	0x08005ce8
  ldr r2, =_sbss
 8002384:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8002388:	2000087c 	.word	0x2000087c

0800238c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800238c:	e7fe      	b.n	800238c <ADC1_IRQHandler>
	...

08002390 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002396:	1dfb      	adds	r3, r7, #7
 8002398:	2200      	movs	r2, #0
 800239a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800239c:	4b0b      	ldr	r3, [pc, #44]	@ (80023cc <HAL_Init+0x3c>)
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	4b0a      	ldr	r3, [pc, #40]	@ (80023cc <HAL_Init+0x3c>)
 80023a2:	2180      	movs	r1, #128	@ 0x80
 80023a4:	0049      	lsls	r1, r1, #1
 80023a6:	430a      	orrs	r2, r1
 80023a8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023aa:	2003      	movs	r0, #3
 80023ac:	f000 f810 	bl	80023d0 <HAL_InitTick>
 80023b0:	1e03      	subs	r3, r0, #0
 80023b2:	d003      	beq.n	80023bc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80023b4:	1dfb      	adds	r3, r7, #7
 80023b6:	2201      	movs	r2, #1
 80023b8:	701a      	strb	r2, [r3, #0]
 80023ba:	e001      	b.n	80023c0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80023bc:	f7ff fd94 	bl	8001ee8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023c0:	1dfb      	adds	r3, r7, #7
 80023c2:	781b      	ldrb	r3, [r3, #0]
}
 80023c4:	0018      	movs	r0, r3
 80023c6:	46bd      	mov	sp, r7
 80023c8:	b002      	add	sp, #8
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	40022000 	.word	0x40022000

080023d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023d0:	b590      	push	{r4, r7, lr}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023d8:	230f      	movs	r3, #15
 80023da:	18fb      	adds	r3, r7, r3
 80023dc:	2200      	movs	r2, #0
 80023de:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80023e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002458 <HAL_InitTick+0x88>)
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d02b      	beq.n	8002440 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80023e8:	4b1c      	ldr	r3, [pc, #112]	@ (800245c <HAL_InitTick+0x8c>)
 80023ea:	681c      	ldr	r4, [r3, #0]
 80023ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002458 <HAL_InitTick+0x88>)
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	0019      	movs	r1, r3
 80023f2:	23fa      	movs	r3, #250	@ 0xfa
 80023f4:	0098      	lsls	r0, r3, #2
 80023f6:	f7fd fe8f 	bl	8000118 <__udivsi3>
 80023fa:	0003      	movs	r3, r0
 80023fc:	0019      	movs	r1, r3
 80023fe:	0020      	movs	r0, r4
 8002400:	f7fd fe8a 	bl	8000118 <__udivsi3>
 8002404:	0003      	movs	r3, r0
 8002406:	0018      	movs	r0, r3
 8002408:	f000 fd97 	bl	8002f3a <HAL_SYSTICK_Config>
 800240c:	1e03      	subs	r3, r0, #0
 800240e:	d112      	bne.n	8002436 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2b03      	cmp	r3, #3
 8002414:	d80a      	bhi.n	800242c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002416:	6879      	ldr	r1, [r7, #4]
 8002418:	2301      	movs	r3, #1
 800241a:	425b      	negs	r3, r3
 800241c:	2200      	movs	r2, #0
 800241e:	0018      	movs	r0, r3
 8002420:	f000 fd66 	bl	8002ef0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002424:	4b0e      	ldr	r3, [pc, #56]	@ (8002460 <HAL_InitTick+0x90>)
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	601a      	str	r2, [r3, #0]
 800242a:	e00d      	b.n	8002448 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800242c:	230f      	movs	r3, #15
 800242e:	18fb      	adds	r3, r7, r3
 8002430:	2201      	movs	r2, #1
 8002432:	701a      	strb	r2, [r3, #0]
 8002434:	e008      	b.n	8002448 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002436:	230f      	movs	r3, #15
 8002438:	18fb      	adds	r3, r7, r3
 800243a:	2201      	movs	r2, #1
 800243c:	701a      	strb	r2, [r3, #0]
 800243e:	e003      	b.n	8002448 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002440:	230f      	movs	r3, #15
 8002442:	18fb      	adds	r3, r7, r3
 8002444:	2201      	movs	r2, #1
 8002446:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002448:	230f      	movs	r3, #15
 800244a:	18fb      	adds	r3, r7, r3
 800244c:	781b      	ldrb	r3, [r3, #0]
}
 800244e:	0018      	movs	r0, r3
 8002450:	46bd      	mov	sp, r7
 8002452:	b005      	add	sp, #20
 8002454:	bd90      	pop	{r4, r7, pc}
 8002456:	46c0      	nop			@ (mov r8, r8)
 8002458:	20000030 	.word	0x20000030
 800245c:	20000028 	.word	0x20000028
 8002460:	2000002c 	.word	0x2000002c

08002464 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002468:	4b05      	ldr	r3, [pc, #20]	@ (8002480 <HAL_IncTick+0x1c>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	001a      	movs	r2, r3
 800246e:	4b05      	ldr	r3, [pc, #20]	@ (8002484 <HAL_IncTick+0x20>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	18d2      	adds	r2, r2, r3
 8002474:	4b03      	ldr	r3, [pc, #12]	@ (8002484 <HAL_IncTick+0x20>)
 8002476:	601a      	str	r2, [r3, #0]
}
 8002478:	46c0      	nop			@ (mov r8, r8)
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	46c0      	nop			@ (mov r8, r8)
 8002480:	20000030 	.word	0x20000030
 8002484:	2000072c 	.word	0x2000072c

08002488 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  return uwTick;
 800248c:	4b02      	ldr	r3, [pc, #8]	@ (8002498 <HAL_GetTick+0x10>)
 800248e:	681b      	ldr	r3, [r3, #0]
}
 8002490:	0018      	movs	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	46c0      	nop			@ (mov r8, r8)
 8002498:	2000072c 	.word	0x2000072c

0800249c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a05      	ldr	r2, [pc, #20]	@ (80024c0 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80024ac:	401a      	ands	r2, r3
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	431a      	orrs	r2, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	601a      	str	r2, [r3, #0]
}
 80024b6:	46c0      	nop			@ (mov r8, r8)
 80024b8:	46bd      	mov	sp, r7
 80024ba:	b002      	add	sp, #8
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	46c0      	nop			@ (mov r8, r8)
 80024c0:	fe3fffff 	.word	0xfe3fffff

080024c4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	23e0      	movs	r3, #224	@ 0xe0
 80024d2:	045b      	lsls	r3, r3, #17
 80024d4:	4013      	ands	r3, r2
}
 80024d6:	0018      	movs	r0, r3
 80024d8:	46bd      	mov	sp, r7
 80024da:	b002      	add	sp, #8
 80024dc:	bd80      	pop	{r7, pc}

080024de <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b084      	sub	sp, #16
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	60f8      	str	r0, [r7, #12]
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	68ba      	ldr	r2, [r7, #8]
 80024f0:	2104      	movs	r1, #4
 80024f2:	400a      	ands	r2, r1
 80024f4:	2107      	movs	r1, #7
 80024f6:	4091      	lsls	r1, r2
 80024f8:	000a      	movs	r2, r1
 80024fa:	43d2      	mvns	r2, r2
 80024fc:	401a      	ands	r2, r3
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	2104      	movs	r1, #4
 8002502:	400b      	ands	r3, r1
 8002504:	6879      	ldr	r1, [r7, #4]
 8002506:	4099      	lsls	r1, r3
 8002508:	000b      	movs	r3, r1
 800250a:	431a      	orrs	r2, r3
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002510:	46c0      	nop			@ (mov r8, r8)
 8002512:	46bd      	mov	sp, r7
 8002514:	b004      	add	sp, #16
 8002516:	bd80      	pop	{r7, pc}

08002518 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	695b      	ldr	r3, [r3, #20]
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	2104      	movs	r1, #4
 800252a:	400a      	ands	r2, r1
 800252c:	2107      	movs	r1, #7
 800252e:	4091      	lsls	r1, r2
 8002530:	000a      	movs	r2, r1
 8002532:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	2104      	movs	r1, #4
 8002538:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800253a:	40da      	lsrs	r2, r3
 800253c:	0013      	movs	r3, r2
}
 800253e:	0018      	movs	r0, r3
 8002540:	46bd      	mov	sp, r7
 8002542:	b002      	add	sp, #8
 8002544:	bd80      	pop	{r7, pc}

08002546 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	b084      	sub	sp, #16
 800254a:	af00      	add	r7, sp, #0
 800254c:	60f8      	str	r0, [r7, #12]
 800254e:	60b9      	str	r1, [r7, #8]
 8002550:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002556:	68ba      	ldr	r2, [r7, #8]
 8002558:	211f      	movs	r1, #31
 800255a:	400a      	ands	r2, r1
 800255c:	210f      	movs	r1, #15
 800255e:	4091      	lsls	r1, r2
 8002560:	000a      	movs	r2, r1
 8002562:	43d2      	mvns	r2, r2
 8002564:	401a      	ands	r2, r3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	0e9b      	lsrs	r3, r3, #26
 800256a:	210f      	movs	r1, #15
 800256c:	4019      	ands	r1, r3
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	201f      	movs	r0, #31
 8002572:	4003      	ands	r3, r0
 8002574:	4099      	lsls	r1, r3
 8002576:	000b      	movs	r3, r1
 8002578:	431a      	orrs	r2, r3
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800257e:	46c0      	nop			@ (mov r8, r8)
 8002580:	46bd      	mov	sp, r7
 8002582:	b004      	add	sp, #16
 8002584:	bd80      	pop	{r7, pc}

08002586 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b082      	sub	sp, #8
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
 800258e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	035b      	lsls	r3, r3, #13
 8002598:	0b5b      	lsrs	r3, r3, #13
 800259a:	431a      	orrs	r2, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80025a0:	46c0      	nop			@ (mov r8, r8)
 80025a2:	46bd      	mov	sp, r7
 80025a4:	b002      	add	sp, #8
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b6:	683a      	ldr	r2, [r7, #0]
 80025b8:	0352      	lsls	r2, r2, #13
 80025ba:	0b52      	lsrs	r2, r2, #13
 80025bc:	43d2      	mvns	r2, r2
 80025be:	401a      	ands	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80025c4:	46c0      	nop			@ (mov r8, r8)
 80025c6:	46bd      	mov	sp, r7
 80025c8:	b002      	add	sp, #8
 80025ca:	bd80      	pop	{r7, pc}

080025cc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	695b      	ldr	r3, [r3, #20]
 80025dc:	68ba      	ldr	r2, [r7, #8]
 80025de:	0212      	lsls	r2, r2, #8
 80025e0:	43d2      	mvns	r2, r2
 80025e2:	401a      	ands	r2, r3
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	021b      	lsls	r3, r3, #8
 80025e8:	6879      	ldr	r1, [r7, #4]
 80025ea:	400b      	ands	r3, r1
 80025ec:	4904      	ldr	r1, [pc, #16]	@ (8002600 <LL_ADC_SetChannelSamplingTime+0x34>)
 80025ee:	400b      	ands	r3, r1
 80025f0:	431a      	orrs	r2, r3
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80025f6:	46c0      	nop			@ (mov r8, r8)
 80025f8:	46bd      	mov	sp, r7
 80025fa:	b004      	add	sp, #16
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	46c0      	nop			@ (mov r8, r8)
 8002600:	07ffff00 	.word	0x07ffff00

08002604 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	4a05      	ldr	r2, [pc, #20]	@ (8002628 <LL_ADC_EnableInternalRegulator+0x24>)
 8002612:	4013      	ands	r3, r2
 8002614:	2280      	movs	r2, #128	@ 0x80
 8002616:	0552      	lsls	r2, r2, #21
 8002618:	431a      	orrs	r2, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800261e:	46c0      	nop			@ (mov r8, r8)
 8002620:	46bd      	mov	sp, r7
 8002622:	b002      	add	sp, #8
 8002624:	bd80      	pop	{r7, pc}
 8002626:	46c0      	nop			@ (mov r8, r8)
 8002628:	6fffffe8 	.word	0x6fffffe8

0800262c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	689a      	ldr	r2, [r3, #8]
 8002638:	2380      	movs	r3, #128	@ 0x80
 800263a:	055b      	lsls	r3, r3, #21
 800263c:	401a      	ands	r2, r3
 800263e:	2380      	movs	r3, #128	@ 0x80
 8002640:	055b      	lsls	r3, r3, #21
 8002642:	429a      	cmp	r2, r3
 8002644:	d101      	bne.n	800264a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8002646:	2301      	movs	r3, #1
 8002648:	e000      	b.n	800264c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800264a:	2300      	movs	r3, #0
}
 800264c:	0018      	movs	r0, r3
 800264e:	46bd      	mov	sp, r7
 8002650:	b002      	add	sp, #8
 8002652:	bd80      	pop	{r7, pc}

08002654 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	2201      	movs	r2, #1
 8002662:	4013      	ands	r3, r2
 8002664:	2b01      	cmp	r3, #1
 8002666:	d101      	bne.n	800266c <LL_ADC_IsEnabled+0x18>
 8002668:	2301      	movs	r3, #1
 800266a:	e000      	b.n	800266e <LL_ADC_IsEnabled+0x1a>
 800266c:	2300      	movs	r3, #0
}
 800266e:	0018      	movs	r0, r3
 8002670:	46bd      	mov	sp, r7
 8002672:	b002      	add	sp, #8
 8002674:	bd80      	pop	{r7, pc}

08002676 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b082      	sub	sp, #8
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	2204      	movs	r2, #4
 8002684:	4013      	ands	r3, r2
 8002686:	2b04      	cmp	r3, #4
 8002688:	d101      	bne.n	800268e <LL_ADC_REG_IsConversionOngoing+0x18>
 800268a:	2301      	movs	r3, #1
 800268c:	e000      	b.n	8002690 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800268e:	2300      	movs	r3, #0
}
 8002690:	0018      	movs	r0, r3
 8002692:	46bd      	mov	sp, r7
 8002694:	b002      	add	sp, #8
 8002696:	bd80      	pop	{r7, pc}

08002698 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b088      	sub	sp, #32
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026a0:	231f      	movs	r3, #31
 80026a2:	18fb      	adds	r3, r7, r3
 80026a4:	2200      	movs	r2, #0
 80026a6:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80026a8:	2300      	movs	r3, #0
 80026aa:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80026ac:	2300      	movs	r3, #0
 80026ae:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80026b0:	2300      	movs	r3, #0
 80026b2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d101      	bne.n	80026be <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e17f      	b.n	80029be <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d10a      	bne.n	80026dc <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	0018      	movs	r0, r3
 80026ca:	f7ff fc31 	bl	8001f30 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2254      	movs	r2, #84	@ 0x54
 80026d8:	2100      	movs	r1, #0
 80026da:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	0018      	movs	r0, r3
 80026e2:	f7ff ffa3 	bl	800262c <LL_ADC_IsInternalRegulatorEnabled>
 80026e6:	1e03      	subs	r3, r0, #0
 80026e8:	d115      	bne.n	8002716 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	0018      	movs	r0, r3
 80026f0:	f7ff ff88 	bl	8002604 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80026f4:	4bb4      	ldr	r3, [pc, #720]	@ (80029c8 <HAL_ADC_Init+0x330>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	49b4      	ldr	r1, [pc, #720]	@ (80029cc <HAL_ADC_Init+0x334>)
 80026fa:	0018      	movs	r0, r3
 80026fc:	f7fd fd0c 	bl	8000118 <__udivsi3>
 8002700:	0003      	movs	r3, r0
 8002702:	3301      	adds	r3, #1
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002708:	e002      	b.n	8002710 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	3b01      	subs	r3, #1
 800270e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d1f9      	bne.n	800270a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	0018      	movs	r0, r3
 800271c:	f7ff ff86 	bl	800262c <LL_ADC_IsInternalRegulatorEnabled>
 8002720:	1e03      	subs	r3, r0, #0
 8002722:	d10f      	bne.n	8002744 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002728:	2210      	movs	r2, #16
 800272a:	431a      	orrs	r2, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002734:	2201      	movs	r2, #1
 8002736:	431a      	orrs	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800273c:	231f      	movs	r3, #31
 800273e:	18fb      	adds	r3, r7, r3
 8002740:	2201      	movs	r2, #1
 8002742:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	0018      	movs	r0, r3
 800274a:	f7ff ff94 	bl	8002676 <LL_ADC_REG_IsConversionOngoing>
 800274e:	0003      	movs	r3, r0
 8002750:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002756:	2210      	movs	r2, #16
 8002758:	4013      	ands	r3, r2
 800275a:	d000      	beq.n	800275e <HAL_ADC_Init+0xc6>
 800275c:	e122      	b.n	80029a4 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d000      	beq.n	8002766 <HAL_ADC_Init+0xce>
 8002764:	e11e      	b.n	80029a4 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800276a:	4a99      	ldr	r2, [pc, #612]	@ (80029d0 <HAL_ADC_Init+0x338>)
 800276c:	4013      	ands	r3, r2
 800276e:	2202      	movs	r2, #2
 8002770:	431a      	orrs	r2, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	0018      	movs	r0, r3
 800277c:	f7ff ff6a 	bl	8002654 <LL_ADC_IsEnabled>
 8002780:	1e03      	subs	r3, r0, #0
 8002782:	d000      	beq.n	8002786 <HAL_ADC_Init+0xee>
 8002784:	e0ad      	b.n	80028e2 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	7e1b      	ldrb	r3, [r3, #24]
 800278e:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002790:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	7e5b      	ldrb	r3, [r3, #25]
 8002796:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002798:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	7e9b      	ldrb	r3, [r3, #26]
 800279e:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80027a0:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d002      	beq.n	80027b0 <HAL_ADC_Init+0x118>
 80027aa:	2380      	movs	r3, #128	@ 0x80
 80027ac:	015b      	lsls	r3, r3, #5
 80027ae:	e000      	b.n	80027b2 <HAL_ADC_Init+0x11a>
 80027b0:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80027b2:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80027b8:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	da04      	bge.n	80027cc <HAL_ADC_Init+0x134>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	085b      	lsrs	r3, r3, #1
 80027ca:	e001      	b.n	80027d0 <HAL_ADC_Init+0x138>
 80027cc:	2380      	movs	r3, #128	@ 0x80
 80027ce:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80027d0:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	212c      	movs	r1, #44	@ 0x2c
 80027d6:	5c5b      	ldrb	r3, [r3, r1]
 80027d8:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80027da:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	4313      	orrs	r3, r2
 80027e0:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2220      	movs	r2, #32
 80027e6:	5c9b      	ldrb	r3, [r3, r2]
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d115      	bne.n	8002818 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	7e9b      	ldrb	r3, [r3, #26]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d105      	bne.n	8002800 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80027f4:	69bb      	ldr	r3, [r7, #24]
 80027f6:	2280      	movs	r2, #128	@ 0x80
 80027f8:	0252      	lsls	r2, r2, #9
 80027fa:	4313      	orrs	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
 80027fe:	e00b      	b.n	8002818 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002804:	2220      	movs	r2, #32
 8002806:	431a      	orrs	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002810:	2201      	movs	r2, #1
 8002812:	431a      	orrs	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800281c:	2b00      	cmp	r3, #0
 800281e:	d00a      	beq.n	8002836 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002824:	23e0      	movs	r3, #224	@ 0xe0
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800282e:	4313      	orrs	r3, r2
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	4313      	orrs	r3, r2
 8002834:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	4a65      	ldr	r2, [pc, #404]	@ (80029d4 <HAL_ADC_Init+0x33c>)
 800283e:	4013      	ands	r3, r2
 8002840:	0019      	movs	r1, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	69ba      	ldr	r2, [r7, #24]
 8002848:	430a      	orrs	r2, r1
 800284a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	0f9b      	lsrs	r3, r3, #30
 8002852:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002858:	4313      	orrs	r3, r2
 800285a:	697a      	ldr	r2, [r7, #20]
 800285c:	4313      	orrs	r3, r2
 800285e:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	223c      	movs	r2, #60	@ 0x3c
 8002864:	5c9b      	ldrb	r3, [r3, r2]
 8002866:	2b01      	cmp	r3, #1
 8002868:	d111      	bne.n	800288e <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	0f9b      	lsrs	r3, r3, #30
 8002870:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002876:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 800287c:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8002882:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	4313      	orrs	r3, r2
 8002888:	2201      	movs	r2, #1
 800288a:	4313      	orrs	r3, r2
 800288c:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	691b      	ldr	r3, [r3, #16]
 8002894:	4a50      	ldr	r2, [pc, #320]	@ (80029d8 <HAL_ADC_Init+0x340>)
 8002896:	4013      	ands	r3, r2
 8002898:	0019      	movs	r1, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	430a      	orrs	r2, r1
 80028a2:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685a      	ldr	r2, [r3, #4]
 80028a8:	23c0      	movs	r3, #192	@ 0xc0
 80028aa:	061b      	lsls	r3, r3, #24
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d018      	beq.n	80028e2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80028b4:	2380      	movs	r3, #128	@ 0x80
 80028b6:	05db      	lsls	r3, r3, #23
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d012      	beq.n	80028e2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80028c0:	2380      	movs	r3, #128	@ 0x80
 80028c2:	061b      	lsls	r3, r3, #24
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d00c      	beq.n	80028e2 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80028c8:	4b44      	ldr	r3, [pc, #272]	@ (80029dc <HAL_ADC_Init+0x344>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a44      	ldr	r2, [pc, #272]	@ (80029e0 <HAL_ADC_Init+0x348>)
 80028ce:	4013      	ands	r3, r2
 80028d0:	0019      	movs	r1, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685a      	ldr	r2, [r3, #4]
 80028d6:	23f0      	movs	r3, #240	@ 0xf0
 80028d8:	039b      	lsls	r3, r3, #14
 80028da:	401a      	ands	r2, r3
 80028dc:	4b3f      	ldr	r3, [pc, #252]	@ (80029dc <HAL_ADC_Init+0x344>)
 80028de:	430a      	orrs	r2, r1
 80028e0:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6818      	ldr	r0, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028ea:	001a      	movs	r2, r3
 80028ec:	2100      	movs	r1, #0
 80028ee:	f7ff fdf6 	bl	80024de <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6818      	ldr	r0, [r3, #0]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028fa:	493a      	ldr	r1, [pc, #232]	@ (80029e4 <HAL_ADC_Init+0x34c>)
 80028fc:	001a      	movs	r2, r3
 80028fe:	f7ff fdee 	bl	80024de <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d109      	bne.n	800291e <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2110      	movs	r1, #16
 8002916:	4249      	negs	r1, r1
 8002918:	430a      	orrs	r2, r1
 800291a:	629a      	str	r2, [r3, #40]	@ 0x28
 800291c:	e018      	b.n	8002950 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	691a      	ldr	r2, [r3, #16]
 8002922:	2380      	movs	r3, #128	@ 0x80
 8002924:	039b      	lsls	r3, r3, #14
 8002926:	429a      	cmp	r2, r3
 8002928:	d112      	bne.n	8002950 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	69db      	ldr	r3, [r3, #28]
 8002934:	3b01      	subs	r3, #1
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	221c      	movs	r2, #28
 800293a:	4013      	ands	r3, r2
 800293c:	2210      	movs	r2, #16
 800293e:	4252      	negs	r2, r2
 8002940:	409a      	lsls	r2, r3
 8002942:	0011      	movs	r1, r2
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	430a      	orrs	r2, r1
 800294e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2100      	movs	r1, #0
 8002956:	0018      	movs	r0, r3
 8002958:	f7ff fdde 	bl	8002518 <LL_ADC_GetSamplingTimeCommonChannels>
 800295c:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002962:	429a      	cmp	r2, r3
 8002964:	d10b      	bne.n	800297e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002970:	2203      	movs	r2, #3
 8002972:	4393      	bics	r3, r2
 8002974:	2201      	movs	r2, #1
 8002976:	431a      	orrs	r2, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800297c:	e01c      	b.n	80029b8 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002982:	2212      	movs	r2, #18
 8002984:	4393      	bics	r3, r2
 8002986:	2210      	movs	r2, #16
 8002988:	431a      	orrs	r2, r3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002992:	2201      	movs	r2, #1
 8002994:	431a      	orrs	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800299a:	231f      	movs	r3, #31
 800299c:	18fb      	adds	r3, r7, r3
 800299e:	2201      	movs	r2, #1
 80029a0:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80029a2:	e009      	b.n	80029b8 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a8:	2210      	movs	r2, #16
 80029aa:	431a      	orrs	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80029b0:	231f      	movs	r3, #31
 80029b2:	18fb      	adds	r3, r7, r3
 80029b4:	2201      	movs	r2, #1
 80029b6:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80029b8:	231f      	movs	r3, #31
 80029ba:	18fb      	adds	r3, r7, r3
 80029bc:	781b      	ldrb	r3, [r3, #0]
}
 80029be:	0018      	movs	r0, r3
 80029c0:	46bd      	mov	sp, r7
 80029c2:	b008      	add	sp, #32
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	46c0      	nop			@ (mov r8, r8)
 80029c8:	20000028 	.word	0x20000028
 80029cc:	00030d40 	.word	0x00030d40
 80029d0:	fffffefd 	.word	0xfffffefd
 80029d4:	ffde0201 	.word	0xffde0201
 80029d8:	1ffffc02 	.word	0x1ffffc02
 80029dc:	40012708 	.word	0x40012708
 80029e0:	ffc3ffff 	.word	0xffc3ffff
 80029e4:	07ffff04 	.word	0x07ffff04

080029e8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b086      	sub	sp, #24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029f2:	2317      	movs	r3, #23
 80029f4:	18fb      	adds	r3, r7, r3
 80029f6:	2200      	movs	r2, #0
 80029f8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80029fa:	2300      	movs	r3, #0
 80029fc:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2254      	movs	r2, #84	@ 0x54
 8002a02:	5c9b      	ldrb	r3, [r3, r2]
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d101      	bne.n	8002a0c <HAL_ADC_ConfigChannel+0x24>
 8002a08:	2302      	movs	r3, #2
 8002a0a:	e1c0      	b.n	8002d8e <HAL_ADC_ConfigChannel+0x3a6>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2254      	movs	r2, #84	@ 0x54
 8002a10:	2101      	movs	r1, #1
 8002a12:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	0018      	movs	r0, r3
 8002a1a:	f7ff fe2c 	bl	8002676 <LL_ADC_REG_IsConversionOngoing>
 8002a1e:	1e03      	subs	r3, r0, #0
 8002a20:	d000      	beq.n	8002a24 <HAL_ADC_ConfigChannel+0x3c>
 8002a22:	e1a3      	b.n	8002d6c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d100      	bne.n	8002a2e <HAL_ADC_ConfigChannel+0x46>
 8002a2c:	e143      	b.n	8002cb6 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	691a      	ldr	r2, [r3, #16]
 8002a32:	2380      	movs	r3, #128	@ 0x80
 8002a34:	061b      	lsls	r3, r3, #24
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d004      	beq.n	8002a44 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002a3e:	4ac1      	ldr	r2, [pc, #772]	@ (8002d44 <HAL_ADC_ConfigChannel+0x35c>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d108      	bne.n	8002a56 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	0019      	movs	r1, r3
 8002a4e:	0010      	movs	r0, r2
 8002a50:	f7ff fd99 	bl	8002586 <LL_ADC_REG_SetSequencerChAdd>
 8002a54:	e0c9      	b.n	8002bea <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	211f      	movs	r1, #31
 8002a60:	400b      	ands	r3, r1
 8002a62:	210f      	movs	r1, #15
 8002a64:	4099      	lsls	r1, r3
 8002a66:	000b      	movs	r3, r1
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	0019      	movs	r1, r3
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	035b      	lsls	r3, r3, #13
 8002a74:	0b5b      	lsrs	r3, r3, #13
 8002a76:	d105      	bne.n	8002a84 <HAL_ADC_ConfigChannel+0x9c>
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	0e9b      	lsrs	r3, r3, #26
 8002a7e:	221f      	movs	r2, #31
 8002a80:	4013      	ands	r3, r2
 8002a82:	e098      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2201      	movs	r2, #1
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	d000      	beq.n	8002a90 <HAL_ADC_ConfigChannel+0xa8>
 8002a8e:	e091      	b.n	8002bb4 <HAL_ADC_ConfigChannel+0x1cc>
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2202      	movs	r2, #2
 8002a96:	4013      	ands	r3, r2
 8002a98:	d000      	beq.n	8002a9c <HAL_ADC_ConfigChannel+0xb4>
 8002a9a:	e089      	b.n	8002bb0 <HAL_ADC_ConfigChannel+0x1c8>
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2204      	movs	r2, #4
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d000      	beq.n	8002aa8 <HAL_ADC_ConfigChannel+0xc0>
 8002aa6:	e081      	b.n	8002bac <HAL_ADC_ConfigChannel+0x1c4>
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2208      	movs	r2, #8
 8002aae:	4013      	ands	r3, r2
 8002ab0:	d000      	beq.n	8002ab4 <HAL_ADC_ConfigChannel+0xcc>
 8002ab2:	e079      	b.n	8002ba8 <HAL_ADC_ConfigChannel+0x1c0>
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2210      	movs	r2, #16
 8002aba:	4013      	ands	r3, r2
 8002abc:	d000      	beq.n	8002ac0 <HAL_ADC_ConfigChannel+0xd8>
 8002abe:	e071      	b.n	8002ba4 <HAL_ADC_ConfigChannel+0x1bc>
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2220      	movs	r2, #32
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	d000      	beq.n	8002acc <HAL_ADC_ConfigChannel+0xe4>
 8002aca:	e069      	b.n	8002ba0 <HAL_ADC_ConfigChannel+0x1b8>
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2240      	movs	r2, #64	@ 0x40
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	d000      	beq.n	8002ad8 <HAL_ADC_ConfigChannel+0xf0>
 8002ad6:	e061      	b.n	8002b9c <HAL_ADC_ConfigChannel+0x1b4>
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2280      	movs	r2, #128	@ 0x80
 8002ade:	4013      	ands	r3, r2
 8002ae0:	d000      	beq.n	8002ae4 <HAL_ADC_ConfigChannel+0xfc>
 8002ae2:	e059      	b.n	8002b98 <HAL_ADC_ConfigChannel+0x1b0>
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	2380      	movs	r3, #128	@ 0x80
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	4013      	ands	r3, r2
 8002aee:	d151      	bne.n	8002b94 <HAL_ADC_ConfigChannel+0x1ac>
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	2380      	movs	r3, #128	@ 0x80
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	4013      	ands	r3, r2
 8002afa:	d149      	bne.n	8002b90 <HAL_ADC_ConfigChannel+0x1a8>
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	2380      	movs	r3, #128	@ 0x80
 8002b02:	00db      	lsls	r3, r3, #3
 8002b04:	4013      	ands	r3, r2
 8002b06:	d141      	bne.n	8002b8c <HAL_ADC_ConfigChannel+0x1a4>
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	2380      	movs	r3, #128	@ 0x80
 8002b0e:	011b      	lsls	r3, r3, #4
 8002b10:	4013      	ands	r3, r2
 8002b12:	d139      	bne.n	8002b88 <HAL_ADC_ConfigChannel+0x1a0>
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	2380      	movs	r3, #128	@ 0x80
 8002b1a:	015b      	lsls	r3, r3, #5
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	d131      	bne.n	8002b84 <HAL_ADC_ConfigChannel+0x19c>
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	2380      	movs	r3, #128	@ 0x80
 8002b26:	019b      	lsls	r3, r3, #6
 8002b28:	4013      	ands	r3, r2
 8002b2a:	d129      	bne.n	8002b80 <HAL_ADC_ConfigChannel+0x198>
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	2380      	movs	r3, #128	@ 0x80
 8002b32:	01db      	lsls	r3, r3, #7
 8002b34:	4013      	ands	r3, r2
 8002b36:	d121      	bne.n	8002b7c <HAL_ADC_ConfigChannel+0x194>
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	2380      	movs	r3, #128	@ 0x80
 8002b3e:	021b      	lsls	r3, r3, #8
 8002b40:	4013      	ands	r3, r2
 8002b42:	d119      	bne.n	8002b78 <HAL_ADC_ConfigChannel+0x190>
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	2380      	movs	r3, #128	@ 0x80
 8002b4a:	025b      	lsls	r3, r3, #9
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	d111      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0x18c>
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	2380      	movs	r3, #128	@ 0x80
 8002b56:	029b      	lsls	r3, r3, #10
 8002b58:	4013      	ands	r3, r2
 8002b5a:	d109      	bne.n	8002b70 <HAL_ADC_ConfigChannel+0x188>
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	2380      	movs	r3, #128	@ 0x80
 8002b62:	02db      	lsls	r3, r3, #11
 8002b64:	4013      	ands	r3, r2
 8002b66:	d001      	beq.n	8002b6c <HAL_ADC_ConfigChannel+0x184>
 8002b68:	2312      	movs	r3, #18
 8002b6a:	e024      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	e022      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002b70:	2311      	movs	r3, #17
 8002b72:	e020      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002b74:	2310      	movs	r3, #16
 8002b76:	e01e      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002b78:	230f      	movs	r3, #15
 8002b7a:	e01c      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002b7c:	230e      	movs	r3, #14
 8002b7e:	e01a      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002b80:	230d      	movs	r3, #13
 8002b82:	e018      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002b84:	230c      	movs	r3, #12
 8002b86:	e016      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002b88:	230b      	movs	r3, #11
 8002b8a:	e014      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002b8c:	230a      	movs	r3, #10
 8002b8e:	e012      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002b90:	2309      	movs	r3, #9
 8002b92:	e010      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002b94:	2308      	movs	r3, #8
 8002b96:	e00e      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002b98:	2307      	movs	r3, #7
 8002b9a:	e00c      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002b9c:	2306      	movs	r3, #6
 8002b9e:	e00a      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002ba0:	2305      	movs	r3, #5
 8002ba2:	e008      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002ba4:	2304      	movs	r3, #4
 8002ba6:	e006      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e004      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002bac:	2302      	movs	r3, #2
 8002bae:	e002      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e000      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x1ce>
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	683a      	ldr	r2, [r7, #0]
 8002bb8:	6852      	ldr	r2, [r2, #4]
 8002bba:	201f      	movs	r0, #31
 8002bbc:	4002      	ands	r2, r0
 8002bbe:	4093      	lsls	r3, r2
 8002bc0:	000a      	movs	r2, r1
 8002bc2:	431a      	orrs	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	089b      	lsrs	r3, r3, #2
 8002bce:	1c5a      	adds	r2, r3, #1
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	69db      	ldr	r3, [r3, #28]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d808      	bhi.n	8002bea <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6818      	ldr	r0, [r3, #0]
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	6859      	ldr	r1, [r3, #4]
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	001a      	movs	r2, r3
 8002be6:	f7ff fcae 	bl	8002546 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6818      	ldr	r0, [r3, #0]
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	6819      	ldr	r1, [r3, #0]
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	001a      	movs	r2, r3
 8002bf8:	f7ff fce8 	bl	80025cc <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	db00      	blt.n	8002c06 <HAL_ADC_ConfigChannel+0x21e>
 8002c04:	e0bc      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c06:	4b50      	ldr	r3, [pc, #320]	@ (8002d48 <HAL_ADC_ConfigChannel+0x360>)
 8002c08:	0018      	movs	r0, r3
 8002c0a:	f7ff fc5b 	bl	80024c4 <LL_ADC_GetCommonPathInternalCh>
 8002c0e:	0003      	movs	r3, r0
 8002c10:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a4d      	ldr	r2, [pc, #308]	@ (8002d4c <HAL_ADC_ConfigChannel+0x364>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d122      	bne.n	8002c62 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c1c:	693a      	ldr	r2, [r7, #16]
 8002c1e:	2380      	movs	r3, #128	@ 0x80
 8002c20:	041b      	lsls	r3, r3, #16
 8002c22:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002c24:	d11d      	bne.n	8002c62 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	2280      	movs	r2, #128	@ 0x80
 8002c2a:	0412      	lsls	r2, r2, #16
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	4a46      	ldr	r2, [pc, #280]	@ (8002d48 <HAL_ADC_ConfigChannel+0x360>)
 8002c30:	0019      	movs	r1, r3
 8002c32:	0010      	movs	r0, r2
 8002c34:	f7ff fc32 	bl	800249c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c38:	4b45      	ldr	r3, [pc, #276]	@ (8002d50 <HAL_ADC_ConfigChannel+0x368>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4945      	ldr	r1, [pc, #276]	@ (8002d54 <HAL_ADC_ConfigChannel+0x36c>)
 8002c3e:	0018      	movs	r0, r3
 8002c40:	f7fd fa6a 	bl	8000118 <__udivsi3>
 8002c44:	0003      	movs	r3, r0
 8002c46:	1c5a      	adds	r2, r3, #1
 8002c48:	0013      	movs	r3, r2
 8002c4a:	005b      	lsls	r3, r3, #1
 8002c4c:	189b      	adds	r3, r3, r2
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002c52:	e002      	b.n	8002c5a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	3b01      	subs	r3, #1
 8002c58:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d1f9      	bne.n	8002c54 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002c60:	e08e      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a3c      	ldr	r2, [pc, #240]	@ (8002d58 <HAL_ADC_ConfigChannel+0x370>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d10e      	bne.n	8002c8a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002c6c:	693a      	ldr	r2, [r7, #16]
 8002c6e:	2380      	movs	r3, #128	@ 0x80
 8002c70:	045b      	lsls	r3, r3, #17
 8002c72:	4013      	ands	r3, r2
 8002c74:	d109      	bne.n	8002c8a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	2280      	movs	r2, #128	@ 0x80
 8002c7a:	0452      	lsls	r2, r2, #17
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	4a32      	ldr	r2, [pc, #200]	@ (8002d48 <HAL_ADC_ConfigChannel+0x360>)
 8002c80:	0019      	movs	r1, r3
 8002c82:	0010      	movs	r0, r2
 8002c84:	f7ff fc0a 	bl	800249c <LL_ADC_SetCommonPathInternalCh>
 8002c88:	e07a      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a33      	ldr	r2, [pc, #204]	@ (8002d5c <HAL_ADC_ConfigChannel+0x374>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d000      	beq.n	8002c96 <HAL_ADC_ConfigChannel+0x2ae>
 8002c94:	e074      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c96:	693a      	ldr	r2, [r7, #16]
 8002c98:	2380      	movs	r3, #128	@ 0x80
 8002c9a:	03db      	lsls	r3, r3, #15
 8002c9c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002c9e:	d000      	beq.n	8002ca2 <HAL_ADC_ConfigChannel+0x2ba>
 8002ca0:	e06e      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	2280      	movs	r2, #128	@ 0x80
 8002ca6:	03d2      	lsls	r2, r2, #15
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	4a27      	ldr	r2, [pc, #156]	@ (8002d48 <HAL_ADC_ConfigChannel+0x360>)
 8002cac:	0019      	movs	r1, r3
 8002cae:	0010      	movs	r0, r2
 8002cb0:	f7ff fbf4 	bl	800249c <LL_ADC_SetCommonPathInternalCh>
 8002cb4:	e064      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	691a      	ldr	r2, [r3, #16]
 8002cba:	2380      	movs	r3, #128	@ 0x80
 8002cbc:	061b      	lsls	r3, r3, #24
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d004      	beq.n	8002ccc <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002cc6:	4a1f      	ldr	r2, [pc, #124]	@ (8002d44 <HAL_ADC_ConfigChannel+0x35c>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d107      	bne.n	8002cdc <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	0019      	movs	r1, r3
 8002cd6:	0010      	movs	r0, r2
 8002cd8:	f7ff fc66 	bl	80025a8 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	da4d      	bge.n	8002d80 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ce4:	4b18      	ldr	r3, [pc, #96]	@ (8002d48 <HAL_ADC_ConfigChannel+0x360>)
 8002ce6:	0018      	movs	r0, r3
 8002ce8:	f7ff fbec 	bl	80024c4 <LL_ADC_GetCommonPathInternalCh>
 8002cec:	0003      	movs	r3, r0
 8002cee:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a15      	ldr	r2, [pc, #84]	@ (8002d4c <HAL_ADC_ConfigChannel+0x364>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d108      	bne.n	8002d0c <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	4a18      	ldr	r2, [pc, #96]	@ (8002d60 <HAL_ADC_ConfigChannel+0x378>)
 8002cfe:	4013      	ands	r3, r2
 8002d00:	4a11      	ldr	r2, [pc, #68]	@ (8002d48 <HAL_ADC_ConfigChannel+0x360>)
 8002d02:	0019      	movs	r1, r3
 8002d04:	0010      	movs	r0, r2
 8002d06:	f7ff fbc9 	bl	800249c <LL_ADC_SetCommonPathInternalCh>
 8002d0a:	e039      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a11      	ldr	r2, [pc, #68]	@ (8002d58 <HAL_ADC_ConfigChannel+0x370>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d108      	bne.n	8002d28 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	4a12      	ldr	r2, [pc, #72]	@ (8002d64 <HAL_ADC_ConfigChannel+0x37c>)
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	4a0a      	ldr	r2, [pc, #40]	@ (8002d48 <HAL_ADC_ConfigChannel+0x360>)
 8002d1e:	0019      	movs	r1, r3
 8002d20:	0010      	movs	r0, r2
 8002d22:	f7ff fbbb 	bl	800249c <LL_ADC_SetCommonPathInternalCh>
 8002d26:	e02b      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a0b      	ldr	r2, [pc, #44]	@ (8002d5c <HAL_ADC_ConfigChannel+0x374>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d126      	bne.n	8002d80 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	4a0c      	ldr	r2, [pc, #48]	@ (8002d68 <HAL_ADC_ConfigChannel+0x380>)
 8002d36:	4013      	ands	r3, r2
 8002d38:	4a03      	ldr	r2, [pc, #12]	@ (8002d48 <HAL_ADC_ConfigChannel+0x360>)
 8002d3a:	0019      	movs	r1, r3
 8002d3c:	0010      	movs	r0, r2
 8002d3e:	f7ff fbad 	bl	800249c <LL_ADC_SetCommonPathInternalCh>
 8002d42:	e01d      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x398>
 8002d44:	80000004 	.word	0x80000004
 8002d48:	40012708 	.word	0x40012708
 8002d4c:	b0001000 	.word	0xb0001000
 8002d50:	20000028 	.word	0x20000028
 8002d54:	00030d40 	.word	0x00030d40
 8002d58:	b8004000 	.word	0xb8004000
 8002d5c:	b4002000 	.word	0xb4002000
 8002d60:	ff7fffff 	.word	0xff7fffff
 8002d64:	feffffff 	.word	0xfeffffff
 8002d68:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d70:	2220      	movs	r2, #32
 8002d72:	431a      	orrs	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002d78:	2317      	movs	r3, #23
 8002d7a:	18fb      	adds	r3, r7, r3
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2254      	movs	r2, #84	@ 0x54
 8002d84:	2100      	movs	r1, #0
 8002d86:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002d88:	2317      	movs	r3, #23
 8002d8a:	18fb      	adds	r3, r7, r3
 8002d8c:	781b      	ldrb	r3, [r3, #0]
}
 8002d8e:	0018      	movs	r0, r3
 8002d90:	46bd      	mov	sp, r7
 8002d92:	b006      	add	sp, #24
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	46c0      	nop			@ (mov r8, r8)

08002d98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	0002      	movs	r2, r0
 8002da0:	1dfb      	adds	r3, r7, #7
 8002da2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002da4:	1dfb      	adds	r3, r7, #7
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	2b7f      	cmp	r3, #127	@ 0x7f
 8002daa:	d809      	bhi.n	8002dc0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dac:	1dfb      	adds	r3, r7, #7
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	001a      	movs	r2, r3
 8002db2:	231f      	movs	r3, #31
 8002db4:	401a      	ands	r2, r3
 8002db6:	4b04      	ldr	r3, [pc, #16]	@ (8002dc8 <__NVIC_EnableIRQ+0x30>)
 8002db8:	2101      	movs	r1, #1
 8002dba:	4091      	lsls	r1, r2
 8002dbc:	000a      	movs	r2, r1
 8002dbe:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002dc0:	46c0      	nop			@ (mov r8, r8)
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	b002      	add	sp, #8
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	e000e100 	.word	0xe000e100

08002dcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dcc:	b590      	push	{r4, r7, lr}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	0002      	movs	r2, r0
 8002dd4:	6039      	str	r1, [r7, #0]
 8002dd6:	1dfb      	adds	r3, r7, #7
 8002dd8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002dda:	1dfb      	adds	r3, r7, #7
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	2b7f      	cmp	r3, #127	@ 0x7f
 8002de0:	d828      	bhi.n	8002e34 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002de2:	4a2f      	ldr	r2, [pc, #188]	@ (8002ea0 <__NVIC_SetPriority+0xd4>)
 8002de4:	1dfb      	adds	r3, r7, #7
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	b25b      	sxtb	r3, r3
 8002dea:	089b      	lsrs	r3, r3, #2
 8002dec:	33c0      	adds	r3, #192	@ 0xc0
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	589b      	ldr	r3, [r3, r2]
 8002df2:	1dfa      	adds	r2, r7, #7
 8002df4:	7812      	ldrb	r2, [r2, #0]
 8002df6:	0011      	movs	r1, r2
 8002df8:	2203      	movs	r2, #3
 8002dfa:	400a      	ands	r2, r1
 8002dfc:	00d2      	lsls	r2, r2, #3
 8002dfe:	21ff      	movs	r1, #255	@ 0xff
 8002e00:	4091      	lsls	r1, r2
 8002e02:	000a      	movs	r2, r1
 8002e04:	43d2      	mvns	r2, r2
 8002e06:	401a      	ands	r2, r3
 8002e08:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	019b      	lsls	r3, r3, #6
 8002e0e:	22ff      	movs	r2, #255	@ 0xff
 8002e10:	401a      	ands	r2, r3
 8002e12:	1dfb      	adds	r3, r7, #7
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	0018      	movs	r0, r3
 8002e18:	2303      	movs	r3, #3
 8002e1a:	4003      	ands	r3, r0
 8002e1c:	00db      	lsls	r3, r3, #3
 8002e1e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e20:	481f      	ldr	r0, [pc, #124]	@ (8002ea0 <__NVIC_SetPriority+0xd4>)
 8002e22:	1dfb      	adds	r3, r7, #7
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	b25b      	sxtb	r3, r3
 8002e28:	089b      	lsrs	r3, r3, #2
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	33c0      	adds	r3, #192	@ 0xc0
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002e32:	e031      	b.n	8002e98 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e34:	4a1b      	ldr	r2, [pc, #108]	@ (8002ea4 <__NVIC_SetPriority+0xd8>)
 8002e36:	1dfb      	adds	r3, r7, #7
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	0019      	movs	r1, r3
 8002e3c:	230f      	movs	r3, #15
 8002e3e:	400b      	ands	r3, r1
 8002e40:	3b08      	subs	r3, #8
 8002e42:	089b      	lsrs	r3, r3, #2
 8002e44:	3306      	adds	r3, #6
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	18d3      	adds	r3, r2, r3
 8002e4a:	3304      	adds	r3, #4
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	1dfa      	adds	r2, r7, #7
 8002e50:	7812      	ldrb	r2, [r2, #0]
 8002e52:	0011      	movs	r1, r2
 8002e54:	2203      	movs	r2, #3
 8002e56:	400a      	ands	r2, r1
 8002e58:	00d2      	lsls	r2, r2, #3
 8002e5a:	21ff      	movs	r1, #255	@ 0xff
 8002e5c:	4091      	lsls	r1, r2
 8002e5e:	000a      	movs	r2, r1
 8002e60:	43d2      	mvns	r2, r2
 8002e62:	401a      	ands	r2, r3
 8002e64:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	019b      	lsls	r3, r3, #6
 8002e6a:	22ff      	movs	r2, #255	@ 0xff
 8002e6c:	401a      	ands	r2, r3
 8002e6e:	1dfb      	adds	r3, r7, #7
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	0018      	movs	r0, r3
 8002e74:	2303      	movs	r3, #3
 8002e76:	4003      	ands	r3, r0
 8002e78:	00db      	lsls	r3, r3, #3
 8002e7a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e7c:	4809      	ldr	r0, [pc, #36]	@ (8002ea4 <__NVIC_SetPriority+0xd8>)
 8002e7e:	1dfb      	adds	r3, r7, #7
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	001c      	movs	r4, r3
 8002e84:	230f      	movs	r3, #15
 8002e86:	4023      	ands	r3, r4
 8002e88:	3b08      	subs	r3, #8
 8002e8a:	089b      	lsrs	r3, r3, #2
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	3306      	adds	r3, #6
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	18c3      	adds	r3, r0, r3
 8002e94:	3304      	adds	r3, #4
 8002e96:	601a      	str	r2, [r3, #0]
}
 8002e98:	46c0      	nop			@ (mov r8, r8)
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	b003      	add	sp, #12
 8002e9e:	bd90      	pop	{r4, r7, pc}
 8002ea0:	e000e100 	.word	0xe000e100
 8002ea4:	e000ed00 	.word	0xe000ed00

08002ea8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	1e5a      	subs	r2, r3, #1
 8002eb4:	2380      	movs	r3, #128	@ 0x80
 8002eb6:	045b      	lsls	r3, r3, #17
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d301      	bcc.n	8002ec0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e010      	b.n	8002ee2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ec0:	4b0a      	ldr	r3, [pc, #40]	@ (8002eec <SysTick_Config+0x44>)
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	3a01      	subs	r2, #1
 8002ec6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ec8:	2301      	movs	r3, #1
 8002eca:	425b      	negs	r3, r3
 8002ecc:	2103      	movs	r1, #3
 8002ece:	0018      	movs	r0, r3
 8002ed0:	f7ff ff7c 	bl	8002dcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ed4:	4b05      	ldr	r3, [pc, #20]	@ (8002eec <SysTick_Config+0x44>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002eda:	4b04      	ldr	r3, [pc, #16]	@ (8002eec <SysTick_Config+0x44>)
 8002edc:	2207      	movs	r2, #7
 8002ede:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	0018      	movs	r0, r3
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	b002      	add	sp, #8
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	46c0      	nop			@ (mov r8, r8)
 8002eec:	e000e010 	.word	0xe000e010

08002ef0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b084      	sub	sp, #16
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	60b9      	str	r1, [r7, #8]
 8002ef8:	607a      	str	r2, [r7, #4]
 8002efa:	210f      	movs	r1, #15
 8002efc:	187b      	adds	r3, r7, r1
 8002efe:	1c02      	adds	r2, r0, #0
 8002f00:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002f02:	68ba      	ldr	r2, [r7, #8]
 8002f04:	187b      	adds	r3, r7, r1
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	b25b      	sxtb	r3, r3
 8002f0a:	0011      	movs	r1, r2
 8002f0c:	0018      	movs	r0, r3
 8002f0e:	f7ff ff5d 	bl	8002dcc <__NVIC_SetPriority>
}
 8002f12:	46c0      	nop			@ (mov r8, r8)
 8002f14:	46bd      	mov	sp, r7
 8002f16:	b004      	add	sp, #16
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b082      	sub	sp, #8
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	0002      	movs	r2, r0
 8002f22:	1dfb      	adds	r3, r7, #7
 8002f24:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f26:	1dfb      	adds	r3, r7, #7
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	b25b      	sxtb	r3, r3
 8002f2c:	0018      	movs	r0, r3
 8002f2e:	f7ff ff33 	bl	8002d98 <__NVIC_EnableIRQ>
}
 8002f32:	46c0      	nop			@ (mov r8, r8)
 8002f34:	46bd      	mov	sp, r7
 8002f36:	b002      	add	sp, #8
 8002f38:	bd80      	pop	{r7, pc}

08002f3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	b082      	sub	sp, #8
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	0018      	movs	r0, r3
 8002f46:	f7ff ffaf 	bl	8002ea8 <SysTick_Config>
 8002f4a:	0003      	movs	r3, r0
}
 8002f4c:	0018      	movs	r0, r3
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	b002      	add	sp, #8
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d101      	bne.n	8002f66 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e077      	b.n	8003056 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a3d      	ldr	r2, [pc, #244]	@ (8003060 <HAL_DMA_Init+0x10c>)
 8002f6c:	4694      	mov	ip, r2
 8002f6e:	4463      	add	r3, ip
 8002f70:	2114      	movs	r1, #20
 8002f72:	0018      	movs	r0, r3
 8002f74:	f7fd f8d0 	bl	8000118 <__udivsi3>
 8002f78:	0003      	movs	r3, r0
 8002f7a:	009a      	lsls	r2, r3, #2
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2225      	movs	r2, #37	@ 0x25
 8002f84:	2102      	movs	r1, #2
 8002f86:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4934      	ldr	r1, [pc, #208]	@ (8003064 <HAL_DMA_Init+0x110>)
 8002f94:	400a      	ands	r2, r1
 8002f96:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	6819      	ldr	r1, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	689a      	ldr	r2, [r3, #8]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	431a      	orrs	r2, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	431a      	orrs	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	695b      	ldr	r3, [r3, #20]
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	431a      	orrs	r2, r3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	69db      	ldr	r3, [r3, #28]
 8002fbe:	431a      	orrs	r2, r3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6a1b      	ldr	r3, [r3, #32]
 8002fc4:	431a      	orrs	r2, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	f000 f9c1 	bl	8003358 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	689a      	ldr	r2, [r3, #8]
 8002fda:	2380      	movs	r3, #128	@ 0x80
 8002fdc:	01db      	lsls	r3, r3, #7
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d102      	bne.n	8002fe8 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	685a      	ldr	r2, [r3, #4]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ff0:	213f      	movs	r1, #63	@ 0x3f
 8002ff2:	400a      	ands	r2, r1
 8002ff4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002ffe:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d011      	beq.n	800302c <HAL_DMA_Init+0xd8>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	2b04      	cmp	r3, #4
 800300e:	d80d      	bhi.n	800302c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	0018      	movs	r0, r3
 8003014:	f000 f9cc 	bl	80033b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003028:	605a      	str	r2, [r3, #4]
 800302a:	e008      	b.n	800303e <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2225      	movs	r2, #37	@ 0x25
 8003048:	2101      	movs	r1, #1
 800304a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2224      	movs	r2, #36	@ 0x24
 8003050:	2100      	movs	r1, #0
 8003052:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003054:	2300      	movs	r3, #0
}
 8003056:	0018      	movs	r0, r3
 8003058:	46bd      	mov	sp, r7
 800305a:	b002      	add	sp, #8
 800305c:	bd80      	pop	{r7, pc}
 800305e:	46c0      	nop			@ (mov r8, r8)
 8003060:	bffdfff8 	.word	0xbffdfff8
 8003064:	ffff800f 	.word	0xffff800f

08003068 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b086      	sub	sp, #24
 800306c:	af00      	add	r7, sp, #0
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	60b9      	str	r1, [r7, #8]
 8003072:	607a      	str	r2, [r7, #4]
 8003074:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003076:	2317      	movs	r3, #23
 8003078:	18fb      	adds	r3, r7, r3
 800307a:	2200      	movs	r2, #0
 800307c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2224      	movs	r2, #36	@ 0x24
 8003082:	5c9b      	ldrb	r3, [r3, r2]
 8003084:	2b01      	cmp	r3, #1
 8003086:	d101      	bne.n	800308c <HAL_DMA_Start_IT+0x24>
 8003088:	2302      	movs	r3, #2
 800308a:	e06f      	b.n	800316c <HAL_DMA_Start_IT+0x104>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2224      	movs	r2, #36	@ 0x24
 8003090:	2101      	movs	r1, #1
 8003092:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2225      	movs	r2, #37	@ 0x25
 8003098:	5c9b      	ldrb	r3, [r3, r2]
 800309a:	b2db      	uxtb	r3, r3
 800309c:	2b01      	cmp	r3, #1
 800309e:	d157      	bne.n	8003150 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2225      	movs	r2, #37	@ 0x25
 80030a4:	2102      	movs	r1, #2
 80030a6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2200      	movs	r2, #0
 80030ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2101      	movs	r1, #1
 80030ba:	438a      	bics	r2, r1
 80030bc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	68b9      	ldr	r1, [r7, #8]
 80030c4:	68f8      	ldr	r0, [r7, #12]
 80030c6:	f000 f907 	bl	80032d8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d008      	beq.n	80030e4 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	210e      	movs	r1, #14
 80030de:	430a      	orrs	r2, r1
 80030e0:	601a      	str	r2, [r3, #0]
 80030e2:	e00f      	b.n	8003104 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	2104      	movs	r1, #4
 80030f0:	438a      	bics	r2, r1
 80030f2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	210a      	movs	r1, #10
 8003100:	430a      	orrs	r2, r1
 8003102:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	2380      	movs	r3, #128	@ 0x80
 800310c:	025b      	lsls	r3, r3, #9
 800310e:	4013      	ands	r3, r2
 8003110:	d008      	beq.n	8003124 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800311c:	2180      	movs	r1, #128	@ 0x80
 800311e:	0049      	lsls	r1, r1, #1
 8003120:	430a      	orrs	r2, r1
 8003122:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003128:	2b00      	cmp	r3, #0
 800312a:	d008      	beq.n	800313e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003136:	2180      	movs	r1, #128	@ 0x80
 8003138:	0049      	lsls	r1, r1, #1
 800313a:	430a      	orrs	r2, r1
 800313c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2101      	movs	r1, #1
 800314a:	430a      	orrs	r2, r1
 800314c:	601a      	str	r2, [r3, #0]
 800314e:	e00a      	b.n	8003166 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2280      	movs	r2, #128	@ 0x80
 8003154:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2224      	movs	r2, #36	@ 0x24
 800315a:	2100      	movs	r1, #0
 800315c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800315e:	2317      	movs	r3, #23
 8003160:	18fb      	adds	r3, r7, r3
 8003162:	2201      	movs	r2, #1
 8003164:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8003166:	2317      	movs	r3, #23
 8003168:	18fb      	adds	r3, r7, r3
 800316a:	781b      	ldrb	r3, [r3, #0]
}
 800316c:	0018      	movs	r0, r3
 800316e:	46bd      	mov	sp, r7
 8003170:	b006      	add	sp, #24
 8003172:	bd80      	pop	{r7, pc}

08003174 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 800317c:	4b55      	ldr	r3, [pc, #340]	@ (80032d4 <HAL_DMA_IRQHandler+0x160>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318e:	221c      	movs	r2, #28
 8003190:	4013      	ands	r3, r2
 8003192:	2204      	movs	r2, #4
 8003194:	409a      	lsls	r2, r3
 8003196:	0013      	movs	r3, r2
 8003198:	68fa      	ldr	r2, [r7, #12]
 800319a:	4013      	ands	r3, r2
 800319c:	d027      	beq.n	80031ee <HAL_DMA_IRQHandler+0x7a>
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	2204      	movs	r2, #4
 80031a2:	4013      	ands	r3, r2
 80031a4:	d023      	beq.n	80031ee <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2220      	movs	r2, #32
 80031ae:	4013      	ands	r3, r2
 80031b0:	d107      	bne.n	80031c2 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2104      	movs	r1, #4
 80031be:	438a      	bics	r2, r1
 80031c0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80031c2:	4b44      	ldr	r3, [pc, #272]	@ (80032d4 <HAL_DMA_IRQHandler+0x160>)
 80031c4:	6859      	ldr	r1, [r3, #4]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ca:	221c      	movs	r2, #28
 80031cc:	4013      	ands	r3, r2
 80031ce:	2204      	movs	r2, #4
 80031d0:	409a      	lsls	r2, r3
 80031d2:	4b40      	ldr	r3, [pc, #256]	@ (80032d4 <HAL_DMA_IRQHandler+0x160>)
 80031d4:	430a      	orrs	r2, r1
 80031d6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d100      	bne.n	80031e2 <HAL_DMA_IRQHandler+0x6e>
 80031e0:	e073      	b.n	80032ca <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	0010      	movs	r0, r2
 80031ea:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80031ec:	e06d      	b.n	80032ca <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f2:	221c      	movs	r2, #28
 80031f4:	4013      	ands	r3, r2
 80031f6:	2202      	movs	r2, #2
 80031f8:	409a      	lsls	r2, r3
 80031fa:	0013      	movs	r3, r2
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	4013      	ands	r3, r2
 8003200:	d02e      	beq.n	8003260 <HAL_DMA_IRQHandler+0xec>
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	2202      	movs	r2, #2
 8003206:	4013      	ands	r3, r2
 8003208:	d02a      	beq.n	8003260 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2220      	movs	r2, #32
 8003212:	4013      	ands	r3, r2
 8003214:	d10b      	bne.n	800322e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	210a      	movs	r1, #10
 8003222:	438a      	bics	r2, r1
 8003224:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2225      	movs	r2, #37	@ 0x25
 800322a:	2101      	movs	r1, #1
 800322c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800322e:	4b29      	ldr	r3, [pc, #164]	@ (80032d4 <HAL_DMA_IRQHandler+0x160>)
 8003230:	6859      	ldr	r1, [r3, #4]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003236:	221c      	movs	r2, #28
 8003238:	4013      	ands	r3, r2
 800323a:	2202      	movs	r2, #2
 800323c:	409a      	lsls	r2, r3
 800323e:	4b25      	ldr	r3, [pc, #148]	@ (80032d4 <HAL_DMA_IRQHandler+0x160>)
 8003240:	430a      	orrs	r2, r1
 8003242:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2224      	movs	r2, #36	@ 0x24
 8003248:	2100      	movs	r1, #0
 800324a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003250:	2b00      	cmp	r3, #0
 8003252:	d03a      	beq.n	80032ca <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	0010      	movs	r0, r2
 800325c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800325e:	e034      	b.n	80032ca <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003264:	221c      	movs	r2, #28
 8003266:	4013      	ands	r3, r2
 8003268:	2208      	movs	r2, #8
 800326a:	409a      	lsls	r2, r3
 800326c:	0013      	movs	r3, r2
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	4013      	ands	r3, r2
 8003272:	d02b      	beq.n	80032cc <HAL_DMA_IRQHandler+0x158>
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	2208      	movs	r2, #8
 8003278:	4013      	ands	r3, r2
 800327a:	d027      	beq.n	80032cc <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	210e      	movs	r1, #14
 8003288:	438a      	bics	r2, r1
 800328a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800328c:	4b11      	ldr	r3, [pc, #68]	@ (80032d4 <HAL_DMA_IRQHandler+0x160>)
 800328e:	6859      	ldr	r1, [r3, #4]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003294:	221c      	movs	r2, #28
 8003296:	4013      	ands	r3, r2
 8003298:	2201      	movs	r2, #1
 800329a:	409a      	lsls	r2, r3
 800329c:	4b0d      	ldr	r3, [pc, #52]	@ (80032d4 <HAL_DMA_IRQHandler+0x160>)
 800329e:	430a      	orrs	r2, r1
 80032a0:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2201      	movs	r2, #1
 80032a6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2225      	movs	r2, #37	@ 0x25
 80032ac:	2101      	movs	r1, #1
 80032ae:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2224      	movs	r2, #36	@ 0x24
 80032b4:	2100      	movs	r1, #0
 80032b6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d005      	beq.n	80032cc <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	0010      	movs	r0, r2
 80032c8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80032ca:	46c0      	nop			@ (mov r8, r8)
 80032cc:	46c0      	nop			@ (mov r8, r8)
}
 80032ce:	46bd      	mov	sp, r7
 80032d0:	b004      	add	sp, #16
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	40020000 	.word	0x40020000

080032d8 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b084      	sub	sp, #16
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
 80032e4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032ea:	68fa      	ldr	r2, [r7, #12]
 80032ec:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80032ee:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d004      	beq.n	8003302 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003300:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003302:	4b14      	ldr	r3, [pc, #80]	@ (8003354 <DMA_SetConfig+0x7c>)
 8003304:	6859      	ldr	r1, [r3, #4]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330a:	221c      	movs	r2, #28
 800330c:	4013      	ands	r3, r2
 800330e:	2201      	movs	r2, #1
 8003310:	409a      	lsls	r2, r3
 8003312:	4b10      	ldr	r3, [pc, #64]	@ (8003354 <DMA_SetConfig+0x7c>)
 8003314:	430a      	orrs	r2, r1
 8003316:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	683a      	ldr	r2, [r7, #0]
 800331e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	2b10      	cmp	r3, #16
 8003326:	d108      	bne.n	800333a <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	68ba      	ldr	r2, [r7, #8]
 8003336:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003338:	e007      	b.n	800334a <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	68ba      	ldr	r2, [r7, #8]
 8003340:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	60da      	str	r2, [r3, #12]
}
 800334a:	46c0      	nop			@ (mov r8, r8)
 800334c:	46bd      	mov	sp, r7
 800334e:	b004      	add	sp, #16
 8003350:	bd80      	pop	{r7, pc}
 8003352:	46c0      	nop			@ (mov r8, r8)
 8003354:	40020000 	.word	0x40020000

08003358 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003364:	089b      	lsrs	r3, r3, #2
 8003366:	4a10      	ldr	r2, [pc, #64]	@ (80033a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8003368:	4694      	mov	ip, r2
 800336a:	4463      	add	r3, ip
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	001a      	movs	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	001a      	movs	r2, r3
 800337a:	23ff      	movs	r3, #255	@ 0xff
 800337c:	4013      	ands	r3, r2
 800337e:	3b08      	subs	r3, #8
 8003380:	2114      	movs	r1, #20
 8003382:	0018      	movs	r0, r3
 8003384:	f7fc fec8 	bl	8000118 <__udivsi3>
 8003388:	0003      	movs	r3, r0
 800338a:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4a07      	ldr	r2, [pc, #28]	@ (80033ac <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8003390:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	221f      	movs	r2, #31
 8003396:	4013      	ands	r3, r2
 8003398:	2201      	movs	r2, #1
 800339a:	409a      	lsls	r2, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80033a0:	46c0      	nop			@ (mov r8, r8)
 80033a2:	46bd      	mov	sp, r7
 80033a4:	b004      	add	sp, #16
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	10008200 	.word	0x10008200
 80033ac:	40020880 	.word	0x40020880

080033b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	223f      	movs	r2, #63	@ 0x3f
 80033be:	4013      	ands	r3, r2
 80033c0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	4a0a      	ldr	r2, [pc, #40]	@ (80033f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80033c6:	4694      	mov	ip, r2
 80033c8:	4463      	add	r3, ip
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	001a      	movs	r2, r3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a07      	ldr	r2, [pc, #28]	@ (80033f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80033d6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	3b01      	subs	r3, #1
 80033dc:	2203      	movs	r2, #3
 80033de:	4013      	ands	r3, r2
 80033e0:	2201      	movs	r2, #1
 80033e2:	409a      	lsls	r2, r3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80033e8:	46c0      	nop			@ (mov r8, r8)
 80033ea:	46bd      	mov	sp, r7
 80033ec:	b004      	add	sp, #16
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	1000823f 	.word	0x1000823f
 80033f4:	40020940 	.word	0x40020940

080033f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b086      	sub	sp, #24
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003402:	2300      	movs	r3, #0
 8003404:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003406:	e147      	b.n	8003698 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	2101      	movs	r1, #1
 800340e:	697a      	ldr	r2, [r7, #20]
 8003410:	4091      	lsls	r1, r2
 8003412:	000a      	movs	r2, r1
 8003414:	4013      	ands	r3, r2
 8003416:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d100      	bne.n	8003420 <HAL_GPIO_Init+0x28>
 800341e:	e138      	b.n	8003692 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	2203      	movs	r2, #3
 8003426:	4013      	ands	r3, r2
 8003428:	2b01      	cmp	r3, #1
 800342a:	d005      	beq.n	8003438 <HAL_GPIO_Init+0x40>
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	2203      	movs	r2, #3
 8003432:	4013      	ands	r3, r2
 8003434:	2b02      	cmp	r3, #2
 8003436:	d130      	bne.n	800349a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	005b      	lsls	r3, r3, #1
 8003442:	2203      	movs	r2, #3
 8003444:	409a      	lsls	r2, r3
 8003446:	0013      	movs	r3, r2
 8003448:	43da      	mvns	r2, r3
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	4013      	ands	r3, r2
 800344e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	68da      	ldr	r2, [r3, #12]
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	005b      	lsls	r3, r3, #1
 8003458:	409a      	lsls	r2, r3
 800345a:	0013      	movs	r3, r2
 800345c:	693a      	ldr	r2, [r7, #16]
 800345e:	4313      	orrs	r3, r2
 8003460:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	693a      	ldr	r2, [r7, #16]
 8003466:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800346e:	2201      	movs	r2, #1
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	409a      	lsls	r2, r3
 8003474:	0013      	movs	r3, r2
 8003476:	43da      	mvns	r2, r3
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	4013      	ands	r3, r2
 800347c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	091b      	lsrs	r3, r3, #4
 8003484:	2201      	movs	r2, #1
 8003486:	401a      	ands	r2, r3
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	409a      	lsls	r2, r3
 800348c:	0013      	movs	r3, r2
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	4313      	orrs	r3, r2
 8003492:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	693a      	ldr	r2, [r7, #16]
 8003498:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	2203      	movs	r2, #3
 80034a0:	4013      	ands	r3, r2
 80034a2:	2b03      	cmp	r3, #3
 80034a4:	d017      	beq.n	80034d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	005b      	lsls	r3, r3, #1
 80034b0:	2203      	movs	r2, #3
 80034b2:	409a      	lsls	r2, r3
 80034b4:	0013      	movs	r3, r2
 80034b6:	43da      	mvns	r2, r3
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	4013      	ands	r3, r2
 80034bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	689a      	ldr	r2, [r3, #8]
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	409a      	lsls	r2, r3
 80034c8:	0013      	movs	r3, r2
 80034ca:	693a      	ldr	r2, [r7, #16]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	693a      	ldr	r2, [r7, #16]
 80034d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	2203      	movs	r2, #3
 80034dc:	4013      	ands	r3, r2
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d123      	bne.n	800352a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	08da      	lsrs	r2, r3, #3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	3208      	adds	r2, #8
 80034ea:	0092      	lsls	r2, r2, #2
 80034ec:	58d3      	ldr	r3, [r2, r3]
 80034ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	2207      	movs	r2, #7
 80034f4:	4013      	ands	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	220f      	movs	r2, #15
 80034fa:	409a      	lsls	r2, r3
 80034fc:	0013      	movs	r3, r2
 80034fe:	43da      	mvns	r2, r3
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	4013      	ands	r3, r2
 8003504:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	691a      	ldr	r2, [r3, #16]
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	2107      	movs	r1, #7
 800350e:	400b      	ands	r3, r1
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	409a      	lsls	r2, r3
 8003514:	0013      	movs	r3, r2
 8003516:	693a      	ldr	r2, [r7, #16]
 8003518:	4313      	orrs	r3, r2
 800351a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	08da      	lsrs	r2, r3, #3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	3208      	adds	r2, #8
 8003524:	0092      	lsls	r2, r2, #2
 8003526:	6939      	ldr	r1, [r7, #16]
 8003528:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	005b      	lsls	r3, r3, #1
 8003534:	2203      	movs	r2, #3
 8003536:	409a      	lsls	r2, r3
 8003538:	0013      	movs	r3, r2
 800353a:	43da      	mvns	r2, r3
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	4013      	ands	r3, r2
 8003540:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	2203      	movs	r2, #3
 8003548:	401a      	ands	r2, r3
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	409a      	lsls	r2, r3
 8003550:	0013      	movs	r3, r2
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	4313      	orrs	r3, r2
 8003556:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	693a      	ldr	r2, [r7, #16]
 800355c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	685a      	ldr	r2, [r3, #4]
 8003562:	23c0      	movs	r3, #192	@ 0xc0
 8003564:	029b      	lsls	r3, r3, #10
 8003566:	4013      	ands	r3, r2
 8003568:	d100      	bne.n	800356c <HAL_GPIO_Init+0x174>
 800356a:	e092      	b.n	8003692 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800356c:	4a50      	ldr	r2, [pc, #320]	@ (80036b0 <HAL_GPIO_Init+0x2b8>)
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	089b      	lsrs	r3, r3, #2
 8003572:	3318      	adds	r3, #24
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	589b      	ldr	r3, [r3, r2]
 8003578:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	2203      	movs	r2, #3
 800357e:	4013      	ands	r3, r2
 8003580:	00db      	lsls	r3, r3, #3
 8003582:	220f      	movs	r2, #15
 8003584:	409a      	lsls	r2, r3
 8003586:	0013      	movs	r3, r2
 8003588:	43da      	mvns	r2, r3
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	4013      	ands	r3, r2
 800358e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	23a0      	movs	r3, #160	@ 0xa0
 8003594:	05db      	lsls	r3, r3, #23
 8003596:	429a      	cmp	r2, r3
 8003598:	d013      	beq.n	80035c2 <HAL_GPIO_Init+0x1ca>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a45      	ldr	r2, [pc, #276]	@ (80036b4 <HAL_GPIO_Init+0x2bc>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d00d      	beq.n	80035be <HAL_GPIO_Init+0x1c6>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a44      	ldr	r2, [pc, #272]	@ (80036b8 <HAL_GPIO_Init+0x2c0>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d007      	beq.n	80035ba <HAL_GPIO_Init+0x1c2>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a43      	ldr	r2, [pc, #268]	@ (80036bc <HAL_GPIO_Init+0x2c4>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d101      	bne.n	80035b6 <HAL_GPIO_Init+0x1be>
 80035b2:	2303      	movs	r3, #3
 80035b4:	e006      	b.n	80035c4 <HAL_GPIO_Init+0x1cc>
 80035b6:	2305      	movs	r3, #5
 80035b8:	e004      	b.n	80035c4 <HAL_GPIO_Init+0x1cc>
 80035ba:	2302      	movs	r3, #2
 80035bc:	e002      	b.n	80035c4 <HAL_GPIO_Init+0x1cc>
 80035be:	2301      	movs	r3, #1
 80035c0:	e000      	b.n	80035c4 <HAL_GPIO_Init+0x1cc>
 80035c2:	2300      	movs	r3, #0
 80035c4:	697a      	ldr	r2, [r7, #20]
 80035c6:	2103      	movs	r1, #3
 80035c8:	400a      	ands	r2, r1
 80035ca:	00d2      	lsls	r2, r2, #3
 80035cc:	4093      	lsls	r3, r2
 80035ce:	693a      	ldr	r2, [r7, #16]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80035d4:	4936      	ldr	r1, [pc, #216]	@ (80036b0 <HAL_GPIO_Init+0x2b8>)
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	089b      	lsrs	r3, r3, #2
 80035da:	3318      	adds	r3, #24
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	693a      	ldr	r2, [r7, #16]
 80035e0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80035e2:	4b33      	ldr	r3, [pc, #204]	@ (80036b0 <HAL_GPIO_Init+0x2b8>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	43da      	mvns	r2, r3
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	4013      	ands	r3, r2
 80035f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	685a      	ldr	r2, [r3, #4]
 80035f6:	2380      	movs	r3, #128	@ 0x80
 80035f8:	035b      	lsls	r3, r3, #13
 80035fa:	4013      	ands	r3, r2
 80035fc:	d003      	beq.n	8003606 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80035fe:	693a      	ldr	r2, [r7, #16]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	4313      	orrs	r3, r2
 8003604:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003606:	4b2a      	ldr	r3, [pc, #168]	@ (80036b0 <HAL_GPIO_Init+0x2b8>)
 8003608:	693a      	ldr	r2, [r7, #16]
 800360a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800360c:	4b28      	ldr	r3, [pc, #160]	@ (80036b0 <HAL_GPIO_Init+0x2b8>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	43da      	mvns	r2, r3
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	4013      	ands	r3, r2
 800361a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	685a      	ldr	r2, [r3, #4]
 8003620:	2380      	movs	r3, #128	@ 0x80
 8003622:	039b      	lsls	r3, r3, #14
 8003624:	4013      	ands	r3, r2
 8003626:	d003      	beq.n	8003630 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	4313      	orrs	r3, r2
 800362e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003630:	4b1f      	ldr	r3, [pc, #124]	@ (80036b0 <HAL_GPIO_Init+0x2b8>)
 8003632:	693a      	ldr	r2, [r7, #16]
 8003634:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003636:	4a1e      	ldr	r2, [pc, #120]	@ (80036b0 <HAL_GPIO_Init+0x2b8>)
 8003638:	2384      	movs	r3, #132	@ 0x84
 800363a:	58d3      	ldr	r3, [r2, r3]
 800363c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	43da      	mvns	r2, r3
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	4013      	ands	r3, r2
 8003646:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	685a      	ldr	r2, [r3, #4]
 800364c:	2380      	movs	r3, #128	@ 0x80
 800364e:	029b      	lsls	r3, r3, #10
 8003650:	4013      	ands	r3, r2
 8003652:	d003      	beq.n	800365c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003654:	693a      	ldr	r2, [r7, #16]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	4313      	orrs	r3, r2
 800365a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800365c:	4914      	ldr	r1, [pc, #80]	@ (80036b0 <HAL_GPIO_Init+0x2b8>)
 800365e:	2284      	movs	r2, #132	@ 0x84
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003664:	4a12      	ldr	r2, [pc, #72]	@ (80036b0 <HAL_GPIO_Init+0x2b8>)
 8003666:	2380      	movs	r3, #128	@ 0x80
 8003668:	58d3      	ldr	r3, [r2, r3]
 800366a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	43da      	mvns	r2, r3
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	4013      	ands	r3, r2
 8003674:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	685a      	ldr	r2, [r3, #4]
 800367a:	2380      	movs	r3, #128	@ 0x80
 800367c:	025b      	lsls	r3, r3, #9
 800367e:	4013      	ands	r3, r2
 8003680:	d003      	beq.n	800368a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	4313      	orrs	r3, r2
 8003688:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800368a:	4909      	ldr	r1, [pc, #36]	@ (80036b0 <HAL_GPIO_Init+0x2b8>)
 800368c:	2280      	movs	r2, #128	@ 0x80
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	3301      	adds	r3, #1
 8003696:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	40da      	lsrs	r2, r3
 80036a0:	1e13      	subs	r3, r2, #0
 80036a2:	d000      	beq.n	80036a6 <HAL_GPIO_Init+0x2ae>
 80036a4:	e6b0      	b.n	8003408 <HAL_GPIO_Init+0x10>
  }
}
 80036a6:	46c0      	nop			@ (mov r8, r8)
 80036a8:	46c0      	nop			@ (mov r8, r8)
 80036aa:	46bd      	mov	sp, r7
 80036ac:	b006      	add	sp, #24
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40021800 	.word	0x40021800
 80036b4:	50000400 	.word	0x50000400
 80036b8:	50000800 	.word	0x50000800
 80036bc:	50000c00 	.word	0x50000c00

080036c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e08f      	b.n	80037f2 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2241      	movs	r2, #65	@ 0x41
 80036d6:	5c9b      	ldrb	r3, [r3, r2]
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d107      	bne.n	80036ee <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2240      	movs	r2, #64	@ 0x40
 80036e2:	2100      	movs	r1, #0
 80036e4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	0018      	movs	r0, r3
 80036ea:	f7fe fc65 	bl	8001fb8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2241      	movs	r2, #65	@ 0x41
 80036f2:	2124      	movs	r1, #36	@ 0x24
 80036f4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	2101      	movs	r1, #1
 8003702:	438a      	bics	r2, r1
 8003704:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685a      	ldr	r2, [r3, #4]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	493b      	ldr	r1, [pc, #236]	@ (80037fc <HAL_I2C_Init+0x13c>)
 8003710:	400a      	ands	r2, r1
 8003712:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	689a      	ldr	r2, [r3, #8]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4938      	ldr	r1, [pc, #224]	@ (8003800 <HAL_I2C_Init+0x140>)
 8003720:	400a      	ands	r2, r1
 8003722:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	2b01      	cmp	r3, #1
 800372a:	d108      	bne.n	800373e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	2180      	movs	r1, #128	@ 0x80
 8003736:	0209      	lsls	r1, r1, #8
 8003738:	430a      	orrs	r2, r1
 800373a:	609a      	str	r2, [r3, #8]
 800373c:	e007      	b.n	800374e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	689a      	ldr	r2, [r3, #8]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2184      	movs	r1, #132	@ 0x84
 8003748:	0209      	lsls	r1, r1, #8
 800374a:	430a      	orrs	r2, r1
 800374c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	2b02      	cmp	r3, #2
 8003754:	d109      	bne.n	800376a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	685a      	ldr	r2, [r3, #4]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2180      	movs	r1, #128	@ 0x80
 8003762:	0109      	lsls	r1, r1, #4
 8003764:	430a      	orrs	r2, r1
 8003766:	605a      	str	r2, [r3, #4]
 8003768:	e007      	b.n	800377a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	685a      	ldr	r2, [r3, #4]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4923      	ldr	r1, [pc, #140]	@ (8003804 <HAL_I2C_Init+0x144>)
 8003776:	400a      	ands	r2, r1
 8003778:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	685a      	ldr	r2, [r3, #4]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4920      	ldr	r1, [pc, #128]	@ (8003808 <HAL_I2C_Init+0x148>)
 8003786:	430a      	orrs	r2, r1
 8003788:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68da      	ldr	r2, [r3, #12]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	491a      	ldr	r1, [pc, #104]	@ (8003800 <HAL_I2C_Init+0x140>)
 8003796:	400a      	ands	r2, r1
 8003798:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	691a      	ldr	r2, [r3, #16]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	431a      	orrs	r2, r3
 80037a4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	430a      	orrs	r2, r1
 80037b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	69d9      	ldr	r1, [r3, #28]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a1a      	ldr	r2, [r3, #32]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	430a      	orrs	r2, r1
 80037c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2101      	movs	r1, #1
 80037d0:	430a      	orrs	r2, r1
 80037d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2241      	movs	r2, #65	@ 0x41
 80037de:	2120      	movs	r1, #32
 80037e0:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2242      	movs	r2, #66	@ 0x42
 80037ec:	2100      	movs	r1, #0
 80037ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	0018      	movs	r0, r3
 80037f4:	46bd      	mov	sp, r7
 80037f6:	b002      	add	sp, #8
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	46c0      	nop			@ (mov r8, r8)
 80037fc:	f0ffffff 	.word	0xf0ffffff
 8003800:	ffff7fff 	.word	0xffff7fff
 8003804:	fffff7ff 	.word	0xfffff7ff
 8003808:	02008000 	.word	0x02008000

0800380c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b082      	sub	sp, #8
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2241      	movs	r2, #65	@ 0x41
 800381a:	5c9b      	ldrb	r3, [r3, r2]
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b20      	cmp	r3, #32
 8003820:	d138      	bne.n	8003894 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2240      	movs	r2, #64	@ 0x40
 8003826:	5c9b      	ldrb	r3, [r3, r2]
 8003828:	2b01      	cmp	r3, #1
 800382a:	d101      	bne.n	8003830 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800382c:	2302      	movs	r3, #2
 800382e:	e032      	b.n	8003896 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2240      	movs	r2, #64	@ 0x40
 8003834:	2101      	movs	r1, #1
 8003836:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2241      	movs	r2, #65	@ 0x41
 800383c:	2124      	movs	r1, #36	@ 0x24
 800383e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2101      	movs	r1, #1
 800384c:	438a      	bics	r2, r1
 800384e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4911      	ldr	r1, [pc, #68]	@ (80038a0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800385c:	400a      	ands	r2, r1
 800385e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6819      	ldr	r1, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	683a      	ldr	r2, [r7, #0]
 800386c:	430a      	orrs	r2, r1
 800386e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	2101      	movs	r1, #1
 800387c:	430a      	orrs	r2, r1
 800387e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2241      	movs	r2, #65	@ 0x41
 8003884:	2120      	movs	r1, #32
 8003886:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2240      	movs	r2, #64	@ 0x40
 800388c:	2100      	movs	r1, #0
 800388e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003890:	2300      	movs	r3, #0
 8003892:	e000      	b.n	8003896 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003894:	2302      	movs	r3, #2
  }
}
 8003896:	0018      	movs	r0, r3
 8003898:	46bd      	mov	sp, r7
 800389a:	b002      	add	sp, #8
 800389c:	bd80      	pop	{r7, pc}
 800389e:	46c0      	nop			@ (mov r8, r8)
 80038a0:	ffffefff 	.word	0xffffefff

080038a4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2241      	movs	r2, #65	@ 0x41
 80038b2:	5c9b      	ldrb	r3, [r3, r2]
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b20      	cmp	r3, #32
 80038b8:	d139      	bne.n	800392e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2240      	movs	r2, #64	@ 0x40
 80038be:	5c9b      	ldrb	r3, [r3, r2]
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d101      	bne.n	80038c8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80038c4:	2302      	movs	r3, #2
 80038c6:	e033      	b.n	8003930 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2240      	movs	r2, #64	@ 0x40
 80038cc:	2101      	movs	r1, #1
 80038ce:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2241      	movs	r2, #65	@ 0x41
 80038d4:	2124      	movs	r1, #36	@ 0x24
 80038d6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2101      	movs	r1, #1
 80038e4:	438a      	bics	r2, r1
 80038e6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	4a11      	ldr	r2, [pc, #68]	@ (8003938 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80038f4:	4013      	ands	r3, r2
 80038f6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	021b      	lsls	r3, r3, #8
 80038fc:	68fa      	ldr	r2, [r7, #12]
 80038fe:	4313      	orrs	r3, r2
 8003900:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2101      	movs	r1, #1
 8003916:	430a      	orrs	r2, r1
 8003918:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2241      	movs	r2, #65	@ 0x41
 800391e:	2120      	movs	r1, #32
 8003920:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2240      	movs	r2, #64	@ 0x40
 8003926:	2100      	movs	r1, #0
 8003928:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800392a:	2300      	movs	r3, #0
 800392c:	e000      	b.n	8003930 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800392e:	2302      	movs	r3, #2
  }
}
 8003930:	0018      	movs	r0, r3
 8003932:	46bd      	mov	sp, r7
 8003934:	b004      	add	sp, #16
 8003936:	bd80      	pop	{r7, pc}
 8003938:	fffff0ff 	.word	0xfffff0ff

0800393c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003944:	4b19      	ldr	r3, [pc, #100]	@ (80039ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a19      	ldr	r2, [pc, #100]	@ (80039b0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800394a:	4013      	ands	r3, r2
 800394c:	0019      	movs	r1, r3
 800394e:	4b17      	ldr	r3, [pc, #92]	@ (80039ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	430a      	orrs	r2, r1
 8003954:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	2380      	movs	r3, #128	@ 0x80
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	429a      	cmp	r2, r3
 800395e:	d11f      	bne.n	80039a0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003960:	4b14      	ldr	r3, [pc, #80]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	0013      	movs	r3, r2
 8003966:	005b      	lsls	r3, r3, #1
 8003968:	189b      	adds	r3, r3, r2
 800396a:	005b      	lsls	r3, r3, #1
 800396c:	4912      	ldr	r1, [pc, #72]	@ (80039b8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800396e:	0018      	movs	r0, r3
 8003970:	f7fc fbd2 	bl	8000118 <__udivsi3>
 8003974:	0003      	movs	r3, r0
 8003976:	3301      	adds	r3, #1
 8003978:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800397a:	e008      	b.n	800398e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d003      	beq.n	800398a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	3b01      	subs	r3, #1
 8003986:	60fb      	str	r3, [r7, #12]
 8003988:	e001      	b.n	800398e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e009      	b.n	80039a2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800398e:	4b07      	ldr	r3, [pc, #28]	@ (80039ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003990:	695a      	ldr	r2, [r3, #20]
 8003992:	2380      	movs	r3, #128	@ 0x80
 8003994:	00db      	lsls	r3, r3, #3
 8003996:	401a      	ands	r2, r3
 8003998:	2380      	movs	r3, #128	@ 0x80
 800399a:	00db      	lsls	r3, r3, #3
 800399c:	429a      	cmp	r2, r3
 800399e:	d0ed      	beq.n	800397c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	0018      	movs	r0, r3
 80039a4:	46bd      	mov	sp, r7
 80039a6:	b004      	add	sp, #16
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	46c0      	nop			@ (mov r8, r8)
 80039ac:	40007000 	.word	0x40007000
 80039b0:	fffff9ff 	.word	0xfffff9ff
 80039b4:	20000028 	.word	0x20000028
 80039b8:	000f4240 	.word	0x000f4240

080039bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b088      	sub	sp, #32
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d101      	bne.n	80039ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e2fe      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2201      	movs	r2, #1
 80039d4:	4013      	ands	r3, r2
 80039d6:	d100      	bne.n	80039da <HAL_RCC_OscConfig+0x1e>
 80039d8:	e07c      	b.n	8003ad4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039da:	4bc3      	ldr	r3, [pc, #780]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	2238      	movs	r2, #56	@ 0x38
 80039e0:	4013      	ands	r3, r2
 80039e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039e4:	4bc0      	ldr	r3, [pc, #768]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	2203      	movs	r2, #3
 80039ea:	4013      	ands	r3, r2
 80039ec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	2b10      	cmp	r3, #16
 80039f2:	d102      	bne.n	80039fa <HAL_RCC_OscConfig+0x3e>
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	2b03      	cmp	r3, #3
 80039f8:	d002      	beq.n	8003a00 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	2b08      	cmp	r3, #8
 80039fe:	d10b      	bne.n	8003a18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a00:	4bb9      	ldr	r3, [pc, #740]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	2380      	movs	r3, #128	@ 0x80
 8003a06:	029b      	lsls	r3, r3, #10
 8003a08:	4013      	ands	r3, r2
 8003a0a:	d062      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x116>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d15e      	bne.n	8003ad2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e2d9      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685a      	ldr	r2, [r3, #4]
 8003a1c:	2380      	movs	r3, #128	@ 0x80
 8003a1e:	025b      	lsls	r3, r3, #9
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d107      	bne.n	8003a34 <HAL_RCC_OscConfig+0x78>
 8003a24:	4bb0      	ldr	r3, [pc, #704]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	4baf      	ldr	r3, [pc, #700]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003a2a:	2180      	movs	r1, #128	@ 0x80
 8003a2c:	0249      	lsls	r1, r1, #9
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	601a      	str	r2, [r3, #0]
 8003a32:	e020      	b.n	8003a76 <HAL_RCC_OscConfig+0xba>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	685a      	ldr	r2, [r3, #4]
 8003a38:	23a0      	movs	r3, #160	@ 0xa0
 8003a3a:	02db      	lsls	r3, r3, #11
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d10e      	bne.n	8003a5e <HAL_RCC_OscConfig+0xa2>
 8003a40:	4ba9      	ldr	r3, [pc, #676]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	4ba8      	ldr	r3, [pc, #672]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003a46:	2180      	movs	r1, #128	@ 0x80
 8003a48:	02c9      	lsls	r1, r1, #11
 8003a4a:	430a      	orrs	r2, r1
 8003a4c:	601a      	str	r2, [r3, #0]
 8003a4e:	4ba6      	ldr	r3, [pc, #664]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	4ba5      	ldr	r3, [pc, #660]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003a54:	2180      	movs	r1, #128	@ 0x80
 8003a56:	0249      	lsls	r1, r1, #9
 8003a58:	430a      	orrs	r2, r1
 8003a5a:	601a      	str	r2, [r3, #0]
 8003a5c:	e00b      	b.n	8003a76 <HAL_RCC_OscConfig+0xba>
 8003a5e:	4ba2      	ldr	r3, [pc, #648]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	4ba1      	ldr	r3, [pc, #644]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003a64:	49a1      	ldr	r1, [pc, #644]	@ (8003cec <HAL_RCC_OscConfig+0x330>)
 8003a66:	400a      	ands	r2, r1
 8003a68:	601a      	str	r2, [r3, #0]
 8003a6a:	4b9f      	ldr	r3, [pc, #636]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	4b9e      	ldr	r3, [pc, #632]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003a70:	499f      	ldr	r1, [pc, #636]	@ (8003cf0 <HAL_RCC_OscConfig+0x334>)
 8003a72:	400a      	ands	r2, r1
 8003a74:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d014      	beq.n	8003aa8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a7e:	f7fe fd03 	bl	8002488 <HAL_GetTick>
 8003a82:	0003      	movs	r3, r0
 8003a84:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a88:	f7fe fcfe 	bl	8002488 <HAL_GetTick>
 8003a8c:	0002      	movs	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b64      	cmp	r3, #100	@ 0x64
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e298      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a9a:	4b93      	ldr	r3, [pc, #588]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	2380      	movs	r3, #128	@ 0x80
 8003aa0:	029b      	lsls	r3, r3, #10
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	d0f0      	beq.n	8003a88 <HAL_RCC_OscConfig+0xcc>
 8003aa6:	e015      	b.n	8003ad4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa8:	f7fe fcee 	bl	8002488 <HAL_GetTick>
 8003aac:	0003      	movs	r3, r0
 8003aae:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ab0:	e008      	b.n	8003ac4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ab2:	f7fe fce9 	bl	8002488 <HAL_GetTick>
 8003ab6:	0002      	movs	r2, r0
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	2b64      	cmp	r3, #100	@ 0x64
 8003abe:	d901      	bls.n	8003ac4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e283      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ac4:	4b88      	ldr	r3, [pc, #544]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	2380      	movs	r3, #128	@ 0x80
 8003aca:	029b      	lsls	r3, r3, #10
 8003acc:	4013      	ands	r3, r2
 8003ace:	d1f0      	bne.n	8003ab2 <HAL_RCC_OscConfig+0xf6>
 8003ad0:	e000      	b.n	8003ad4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ad2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	2202      	movs	r2, #2
 8003ada:	4013      	ands	r3, r2
 8003adc:	d100      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x124>
 8003ade:	e099      	b.n	8003c14 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ae0:	4b81      	ldr	r3, [pc, #516]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	2238      	movs	r2, #56	@ 0x38
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003aea:	4b7f      	ldr	r3, [pc, #508]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	2203      	movs	r2, #3
 8003af0:	4013      	ands	r3, r2
 8003af2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003af4:	69bb      	ldr	r3, [r7, #24]
 8003af6:	2b10      	cmp	r3, #16
 8003af8:	d102      	bne.n	8003b00 <HAL_RCC_OscConfig+0x144>
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d002      	beq.n	8003b06 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d135      	bne.n	8003b72 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b06:	4b78      	ldr	r3, [pc, #480]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	2380      	movs	r3, #128	@ 0x80
 8003b0c:	00db      	lsls	r3, r3, #3
 8003b0e:	4013      	ands	r3, r2
 8003b10:	d005      	beq.n	8003b1e <HAL_RCC_OscConfig+0x162>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e256      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b1e:	4b72      	ldr	r3, [pc, #456]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	4a74      	ldr	r2, [pc, #464]	@ (8003cf4 <HAL_RCC_OscConfig+0x338>)
 8003b24:	4013      	ands	r3, r2
 8003b26:	0019      	movs	r1, r3
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	695b      	ldr	r3, [r3, #20]
 8003b2c:	021a      	lsls	r2, r3, #8
 8003b2e:	4b6e      	ldr	r3, [pc, #440]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003b30:	430a      	orrs	r2, r1
 8003b32:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b34:	69bb      	ldr	r3, [r7, #24]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d112      	bne.n	8003b60 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003b3a:	4b6b      	ldr	r3, [pc, #428]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a6e      	ldr	r2, [pc, #440]	@ (8003cf8 <HAL_RCC_OscConfig+0x33c>)
 8003b40:	4013      	ands	r3, r2
 8003b42:	0019      	movs	r1, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691a      	ldr	r2, [r3, #16]
 8003b48:	4b67      	ldr	r3, [pc, #412]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003b4a:	430a      	orrs	r2, r1
 8003b4c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003b4e:	4b66      	ldr	r3, [pc, #408]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	0adb      	lsrs	r3, r3, #11
 8003b54:	2207      	movs	r2, #7
 8003b56:	4013      	ands	r3, r2
 8003b58:	4a68      	ldr	r2, [pc, #416]	@ (8003cfc <HAL_RCC_OscConfig+0x340>)
 8003b5a:	40da      	lsrs	r2, r3
 8003b5c:	4b68      	ldr	r3, [pc, #416]	@ (8003d00 <HAL_RCC_OscConfig+0x344>)
 8003b5e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003b60:	4b68      	ldr	r3, [pc, #416]	@ (8003d04 <HAL_RCC_OscConfig+0x348>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	0018      	movs	r0, r3
 8003b66:	f7fe fc33 	bl	80023d0 <HAL_InitTick>
 8003b6a:	1e03      	subs	r3, r0, #0
 8003b6c:	d051      	beq.n	8003c12 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e22c      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	68db      	ldr	r3, [r3, #12]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d030      	beq.n	8003bdc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003b7a:	4b5b      	ldr	r3, [pc, #364]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a5e      	ldr	r2, [pc, #376]	@ (8003cf8 <HAL_RCC_OscConfig+0x33c>)
 8003b80:	4013      	ands	r3, r2
 8003b82:	0019      	movs	r1, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	691a      	ldr	r2, [r3, #16]
 8003b88:	4b57      	ldr	r3, [pc, #348]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003b8e:	4b56      	ldr	r3, [pc, #344]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	4b55      	ldr	r3, [pc, #340]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003b94:	2180      	movs	r1, #128	@ 0x80
 8003b96:	0049      	lsls	r1, r1, #1
 8003b98:	430a      	orrs	r2, r1
 8003b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b9c:	f7fe fc74 	bl	8002488 <HAL_GetTick>
 8003ba0:	0003      	movs	r3, r0
 8003ba2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ba4:	e008      	b.n	8003bb8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ba6:	f7fe fc6f 	bl	8002488 <HAL_GetTick>
 8003baa:	0002      	movs	r2, r0
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d901      	bls.n	8003bb8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e209      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bb8:	4b4b      	ldr	r3, [pc, #300]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	2380      	movs	r3, #128	@ 0x80
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	d0f0      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bc4:	4b48      	ldr	r3, [pc, #288]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	4a4a      	ldr	r2, [pc, #296]	@ (8003cf4 <HAL_RCC_OscConfig+0x338>)
 8003bca:	4013      	ands	r3, r2
 8003bcc:	0019      	movs	r1, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	021a      	lsls	r2, r3, #8
 8003bd4:	4b44      	ldr	r3, [pc, #272]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	605a      	str	r2, [r3, #4]
 8003bda:	e01b      	b.n	8003c14 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003bdc:	4b42      	ldr	r3, [pc, #264]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	4b41      	ldr	r3, [pc, #260]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003be2:	4949      	ldr	r1, [pc, #292]	@ (8003d08 <HAL_RCC_OscConfig+0x34c>)
 8003be4:	400a      	ands	r2, r1
 8003be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be8:	f7fe fc4e 	bl	8002488 <HAL_GetTick>
 8003bec:	0003      	movs	r3, r0
 8003bee:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bf0:	e008      	b.n	8003c04 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bf2:	f7fe fc49 	bl	8002488 <HAL_GetTick>
 8003bf6:	0002      	movs	r2, r0
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d901      	bls.n	8003c04 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e1e3      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c04:	4b38      	ldr	r3, [pc, #224]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	2380      	movs	r3, #128	@ 0x80
 8003c0a:	00db      	lsls	r3, r3, #3
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	d1f0      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x236>
 8003c10:	e000      	b.n	8003c14 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c12:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2208      	movs	r2, #8
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	d047      	beq.n	8003cae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003c1e:	4b32      	ldr	r3, [pc, #200]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	2238      	movs	r2, #56	@ 0x38
 8003c24:	4013      	ands	r3, r2
 8003c26:	2b18      	cmp	r3, #24
 8003c28:	d10a      	bne.n	8003c40 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003c2a:	4b2f      	ldr	r3, [pc, #188]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003c2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c2e:	2202      	movs	r2, #2
 8003c30:	4013      	ands	r3, r2
 8003c32:	d03c      	beq.n	8003cae <HAL_RCC_OscConfig+0x2f2>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	699b      	ldr	r3, [r3, #24]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d138      	bne.n	8003cae <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e1c5      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	699b      	ldr	r3, [r3, #24]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d019      	beq.n	8003c7c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003c48:	4b27      	ldr	r3, [pc, #156]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003c4a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003c4c:	4b26      	ldr	r3, [pc, #152]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003c4e:	2101      	movs	r1, #1
 8003c50:	430a      	orrs	r2, r1
 8003c52:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c54:	f7fe fc18 	bl	8002488 <HAL_GetTick>
 8003c58:	0003      	movs	r3, r0
 8003c5a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c5c:	e008      	b.n	8003c70 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c5e:	f7fe fc13 	bl	8002488 <HAL_GetTick>
 8003c62:	0002      	movs	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d901      	bls.n	8003c70 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e1ad      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c70:	4b1d      	ldr	r3, [pc, #116]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003c72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c74:	2202      	movs	r2, #2
 8003c76:	4013      	ands	r3, r2
 8003c78:	d0f1      	beq.n	8003c5e <HAL_RCC_OscConfig+0x2a2>
 8003c7a:	e018      	b.n	8003cae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003c7e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003c80:	4b19      	ldr	r3, [pc, #100]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003c82:	2101      	movs	r1, #1
 8003c84:	438a      	bics	r2, r1
 8003c86:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c88:	f7fe fbfe 	bl	8002488 <HAL_GetTick>
 8003c8c:	0003      	movs	r3, r0
 8003c8e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c90:	e008      	b.n	8003ca4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c92:	f7fe fbf9 	bl	8002488 <HAL_GetTick>
 8003c96:	0002      	movs	r2, r0
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d901      	bls.n	8003ca4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	e193      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ca4:	4b10      	ldr	r3, [pc, #64]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003ca6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ca8:	2202      	movs	r2, #2
 8003caa:	4013      	ands	r3, r2
 8003cac:	d1f1      	bne.n	8003c92 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2204      	movs	r2, #4
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	d100      	bne.n	8003cba <HAL_RCC_OscConfig+0x2fe>
 8003cb8:	e0c6      	b.n	8003e48 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cba:	231f      	movs	r3, #31
 8003cbc:	18fb      	adds	r3, r7, r3
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003cc2:	4b09      	ldr	r3, [pc, #36]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	2238      	movs	r2, #56	@ 0x38
 8003cc8:	4013      	ands	r3, r2
 8003cca:	2b20      	cmp	r3, #32
 8003ccc:	d11e      	bne.n	8003d0c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003cce:	4b06      	ldr	r3, [pc, #24]	@ (8003ce8 <HAL_RCC_OscConfig+0x32c>)
 8003cd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cd2:	2202      	movs	r2, #2
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	d100      	bne.n	8003cda <HAL_RCC_OscConfig+0x31e>
 8003cd8:	e0b6      	b.n	8003e48 <HAL_RCC_OscConfig+0x48c>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d000      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x328>
 8003ce2:	e0b1      	b.n	8003e48 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e171      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
 8003ce8:	40021000 	.word	0x40021000
 8003cec:	fffeffff 	.word	0xfffeffff
 8003cf0:	fffbffff 	.word	0xfffbffff
 8003cf4:	ffff80ff 	.word	0xffff80ff
 8003cf8:	ffffc7ff 	.word	0xffffc7ff
 8003cfc:	00f42400 	.word	0x00f42400
 8003d00:	20000028 	.word	0x20000028
 8003d04:	2000002c 	.word	0x2000002c
 8003d08:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003d0c:	4bb1      	ldr	r3, [pc, #708]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003d0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d10:	2380      	movs	r3, #128	@ 0x80
 8003d12:	055b      	lsls	r3, r3, #21
 8003d14:	4013      	ands	r3, r2
 8003d16:	d101      	bne.n	8003d1c <HAL_RCC_OscConfig+0x360>
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e000      	b.n	8003d1e <HAL_RCC_OscConfig+0x362>
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d011      	beq.n	8003d46 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003d22:	4bac      	ldr	r3, [pc, #688]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003d24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d26:	4bab      	ldr	r3, [pc, #684]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003d28:	2180      	movs	r1, #128	@ 0x80
 8003d2a:	0549      	lsls	r1, r1, #21
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003d30:	4ba8      	ldr	r3, [pc, #672]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003d32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d34:	2380      	movs	r3, #128	@ 0x80
 8003d36:	055b      	lsls	r3, r3, #21
 8003d38:	4013      	ands	r3, r2
 8003d3a:	60fb      	str	r3, [r7, #12]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003d3e:	231f      	movs	r3, #31
 8003d40:	18fb      	adds	r3, r7, r3
 8003d42:	2201      	movs	r2, #1
 8003d44:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d46:	4ba4      	ldr	r3, [pc, #656]	@ (8003fd8 <HAL_RCC_OscConfig+0x61c>)
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	2380      	movs	r3, #128	@ 0x80
 8003d4c:	005b      	lsls	r3, r3, #1
 8003d4e:	4013      	ands	r3, r2
 8003d50:	d11a      	bne.n	8003d88 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d52:	4ba1      	ldr	r3, [pc, #644]	@ (8003fd8 <HAL_RCC_OscConfig+0x61c>)
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	4ba0      	ldr	r3, [pc, #640]	@ (8003fd8 <HAL_RCC_OscConfig+0x61c>)
 8003d58:	2180      	movs	r1, #128	@ 0x80
 8003d5a:	0049      	lsls	r1, r1, #1
 8003d5c:	430a      	orrs	r2, r1
 8003d5e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003d60:	f7fe fb92 	bl	8002488 <HAL_GetTick>
 8003d64:	0003      	movs	r3, r0
 8003d66:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d68:	e008      	b.n	8003d7c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d6a:	f7fe fb8d 	bl	8002488 <HAL_GetTick>
 8003d6e:	0002      	movs	r2, r0
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	d901      	bls.n	8003d7c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e127      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d7c:	4b96      	ldr	r3, [pc, #600]	@ (8003fd8 <HAL_RCC_OscConfig+0x61c>)
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	2380      	movs	r3, #128	@ 0x80
 8003d82:	005b      	lsls	r3, r3, #1
 8003d84:	4013      	ands	r3, r2
 8003d86:	d0f0      	beq.n	8003d6a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d106      	bne.n	8003d9e <HAL_RCC_OscConfig+0x3e2>
 8003d90:	4b90      	ldr	r3, [pc, #576]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003d92:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003d94:	4b8f      	ldr	r3, [pc, #572]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003d96:	2101      	movs	r1, #1
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003d9c:	e01c      	b.n	8003dd8 <HAL_RCC_OscConfig+0x41c>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	2b05      	cmp	r3, #5
 8003da4:	d10c      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x404>
 8003da6:	4b8b      	ldr	r3, [pc, #556]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003da8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003daa:	4b8a      	ldr	r3, [pc, #552]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003dac:	2104      	movs	r1, #4
 8003dae:	430a      	orrs	r2, r1
 8003db0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003db2:	4b88      	ldr	r3, [pc, #544]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003db4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003db6:	4b87      	ldr	r3, [pc, #540]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003db8:	2101      	movs	r1, #1
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003dbe:	e00b      	b.n	8003dd8 <HAL_RCC_OscConfig+0x41c>
 8003dc0:	4b84      	ldr	r3, [pc, #528]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003dc2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003dc4:	4b83      	ldr	r3, [pc, #524]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003dc6:	2101      	movs	r1, #1
 8003dc8:	438a      	bics	r2, r1
 8003dca:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003dcc:	4b81      	ldr	r3, [pc, #516]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003dce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003dd0:	4b80      	ldr	r3, [pc, #512]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003dd2:	2104      	movs	r1, #4
 8003dd4:	438a      	bics	r2, r1
 8003dd6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d014      	beq.n	8003e0a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de0:	f7fe fb52 	bl	8002488 <HAL_GetTick>
 8003de4:	0003      	movs	r3, r0
 8003de6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003de8:	e009      	b.n	8003dfe <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dea:	f7fe fb4d 	bl	8002488 <HAL_GetTick>
 8003dee:	0002      	movs	r2, r0
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	4a79      	ldr	r2, [pc, #484]	@ (8003fdc <HAL_RCC_OscConfig+0x620>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e0e6      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dfe:	4b75      	ldr	r3, [pc, #468]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003e00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e02:	2202      	movs	r2, #2
 8003e04:	4013      	ands	r3, r2
 8003e06:	d0f0      	beq.n	8003dea <HAL_RCC_OscConfig+0x42e>
 8003e08:	e013      	b.n	8003e32 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e0a:	f7fe fb3d 	bl	8002488 <HAL_GetTick>
 8003e0e:	0003      	movs	r3, r0
 8003e10:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e12:	e009      	b.n	8003e28 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e14:	f7fe fb38 	bl	8002488 <HAL_GetTick>
 8003e18:	0002      	movs	r2, r0
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	4a6f      	ldr	r2, [pc, #444]	@ (8003fdc <HAL_RCC_OscConfig+0x620>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d901      	bls.n	8003e28 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e0d1      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e28:	4b6a      	ldr	r3, [pc, #424]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e2c:	2202      	movs	r2, #2
 8003e2e:	4013      	ands	r3, r2
 8003e30:	d1f0      	bne.n	8003e14 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003e32:	231f      	movs	r3, #31
 8003e34:	18fb      	adds	r3, r7, r3
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d105      	bne.n	8003e48 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003e3c:	4b65      	ldr	r3, [pc, #404]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003e3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e40:	4b64      	ldr	r3, [pc, #400]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003e42:	4967      	ldr	r1, [pc, #412]	@ (8003fe0 <HAL_RCC_OscConfig+0x624>)
 8003e44:	400a      	ands	r2, r1
 8003e46:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	69db      	ldr	r3, [r3, #28]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d100      	bne.n	8003e52 <HAL_RCC_OscConfig+0x496>
 8003e50:	e0bb      	b.n	8003fca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e52:	4b60      	ldr	r3, [pc, #384]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	2238      	movs	r2, #56	@ 0x38
 8003e58:	4013      	ands	r3, r2
 8003e5a:	2b10      	cmp	r3, #16
 8003e5c:	d100      	bne.n	8003e60 <HAL_RCC_OscConfig+0x4a4>
 8003e5e:	e07b      	b.n	8003f58 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	69db      	ldr	r3, [r3, #28]
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d156      	bne.n	8003f16 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e68:	4b5a      	ldr	r3, [pc, #360]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	4b59      	ldr	r3, [pc, #356]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003e6e:	495d      	ldr	r1, [pc, #372]	@ (8003fe4 <HAL_RCC_OscConfig+0x628>)
 8003e70:	400a      	ands	r2, r1
 8003e72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e74:	f7fe fb08 	bl	8002488 <HAL_GetTick>
 8003e78:	0003      	movs	r3, r0
 8003e7a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e7c:	e008      	b.n	8003e90 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e7e:	f7fe fb03 	bl	8002488 <HAL_GetTick>
 8003e82:	0002      	movs	r2, r0
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d901      	bls.n	8003e90 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e09d      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e90:	4b50      	ldr	r3, [pc, #320]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	2380      	movs	r3, #128	@ 0x80
 8003e96:	049b      	lsls	r3, r3, #18
 8003e98:	4013      	ands	r3, r2
 8003e9a:	d1f0      	bne.n	8003e7e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e9c:	4b4d      	ldr	r3, [pc, #308]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	4a51      	ldr	r2, [pc, #324]	@ (8003fe8 <HAL_RCC_OscConfig+0x62c>)
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	0019      	movs	r1, r3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a1a      	ldr	r2, [r3, #32]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eae:	431a      	orrs	r2, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eb4:	021b      	lsls	r3, r3, #8
 8003eb6:	431a      	orrs	r2, r3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ebc:	431a      	orrs	r2, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ec2:	431a      	orrs	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ec8:	431a      	orrs	r2, r3
 8003eca:	4b42      	ldr	r3, [pc, #264]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ed0:	4b40      	ldr	r3, [pc, #256]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	4b3f      	ldr	r3, [pc, #252]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003ed6:	2180      	movs	r1, #128	@ 0x80
 8003ed8:	0449      	lsls	r1, r1, #17
 8003eda:	430a      	orrs	r2, r1
 8003edc:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003ede:	4b3d      	ldr	r3, [pc, #244]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003ee0:	68da      	ldr	r2, [r3, #12]
 8003ee2:	4b3c      	ldr	r3, [pc, #240]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003ee4:	2180      	movs	r1, #128	@ 0x80
 8003ee6:	0549      	lsls	r1, r1, #21
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eec:	f7fe facc 	bl	8002488 <HAL_GetTick>
 8003ef0:	0003      	movs	r3, r0
 8003ef2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ef4:	e008      	b.n	8003f08 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ef6:	f7fe fac7 	bl	8002488 <HAL_GetTick>
 8003efa:	0002      	movs	r2, r0
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d901      	bls.n	8003f08 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	e061      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f08:	4b32      	ldr	r3, [pc, #200]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	2380      	movs	r3, #128	@ 0x80
 8003f0e:	049b      	lsls	r3, r3, #18
 8003f10:	4013      	ands	r3, r2
 8003f12:	d0f0      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x53a>
 8003f14:	e059      	b.n	8003fca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f16:	4b2f      	ldr	r3, [pc, #188]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	4b2e      	ldr	r3, [pc, #184]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003f1c:	4931      	ldr	r1, [pc, #196]	@ (8003fe4 <HAL_RCC_OscConfig+0x628>)
 8003f1e:	400a      	ands	r2, r1
 8003f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f22:	f7fe fab1 	bl	8002488 <HAL_GetTick>
 8003f26:	0003      	movs	r3, r0
 8003f28:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f2a:	e008      	b.n	8003f3e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f2c:	f7fe faac 	bl	8002488 <HAL_GetTick>
 8003f30:	0002      	movs	r2, r0
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d901      	bls.n	8003f3e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e046      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f3e:	4b25      	ldr	r3, [pc, #148]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	2380      	movs	r3, #128	@ 0x80
 8003f44:	049b      	lsls	r3, r3, #18
 8003f46:	4013      	ands	r3, r2
 8003f48:	d1f0      	bne.n	8003f2c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003f4a:	4b22      	ldr	r3, [pc, #136]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003f4c:	68da      	ldr	r2, [r3, #12]
 8003f4e:	4b21      	ldr	r3, [pc, #132]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003f50:	4926      	ldr	r1, [pc, #152]	@ (8003fec <HAL_RCC_OscConfig+0x630>)
 8003f52:	400a      	ands	r2, r1
 8003f54:	60da      	str	r2, [r3, #12]
 8003f56:	e038      	b.n	8003fca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	69db      	ldr	r3, [r3, #28]
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d101      	bne.n	8003f64 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	e033      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003f64:	4b1b      	ldr	r3, [pc, #108]	@ (8003fd4 <HAL_RCC_OscConfig+0x618>)
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	2203      	movs	r2, #3
 8003f6e:	401a      	ands	r2, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a1b      	ldr	r3, [r3, #32]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d126      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	2270      	movs	r2, #112	@ 0x70
 8003f7c:	401a      	ands	r2, r3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d11f      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f86:	697a      	ldr	r2, [r7, #20]
 8003f88:	23fe      	movs	r3, #254	@ 0xfe
 8003f8a:	01db      	lsls	r3, r3, #7
 8003f8c:	401a      	ands	r2, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f92:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d116      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003f98:	697a      	ldr	r2, [r7, #20]
 8003f9a:	23f8      	movs	r3, #248	@ 0xf8
 8003f9c:	039b      	lsls	r3, r3, #14
 8003f9e:	401a      	ands	r2, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d10e      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003fa8:	697a      	ldr	r2, [r7, #20]
 8003faa:	23e0      	movs	r3, #224	@ 0xe0
 8003fac:	051b      	lsls	r3, r3, #20
 8003fae:	401a      	ands	r2, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d106      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	0f5b      	lsrs	r3, r3, #29
 8003fbc:	075a      	lsls	r2, r3, #29
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d001      	beq.n	8003fca <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e000      	b.n	8003fcc <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	0018      	movs	r0, r3
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	b008      	add	sp, #32
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	40021000 	.word	0x40021000
 8003fd8:	40007000 	.word	0x40007000
 8003fdc:	00001388 	.word	0x00001388
 8003fe0:	efffffff 	.word	0xefffffff
 8003fe4:	feffffff 	.word	0xfeffffff
 8003fe8:	11c1808c 	.word	0x11c1808c
 8003fec:	eefefffc 	.word	0xeefefffc

08003ff0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d101      	bne.n	8004004 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e0e9      	b.n	80041d8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004004:	4b76      	ldr	r3, [pc, #472]	@ (80041e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2207      	movs	r2, #7
 800400a:	4013      	ands	r3, r2
 800400c:	683a      	ldr	r2, [r7, #0]
 800400e:	429a      	cmp	r2, r3
 8004010:	d91e      	bls.n	8004050 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004012:	4b73      	ldr	r3, [pc, #460]	@ (80041e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2207      	movs	r2, #7
 8004018:	4393      	bics	r3, r2
 800401a:	0019      	movs	r1, r3
 800401c:	4b70      	ldr	r3, [pc, #448]	@ (80041e0 <HAL_RCC_ClockConfig+0x1f0>)
 800401e:	683a      	ldr	r2, [r7, #0]
 8004020:	430a      	orrs	r2, r1
 8004022:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004024:	f7fe fa30 	bl	8002488 <HAL_GetTick>
 8004028:	0003      	movs	r3, r0
 800402a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800402c:	e009      	b.n	8004042 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800402e:	f7fe fa2b 	bl	8002488 <HAL_GetTick>
 8004032:	0002      	movs	r2, r0
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	4a6a      	ldr	r2, [pc, #424]	@ (80041e4 <HAL_RCC_ClockConfig+0x1f4>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e0ca      	b.n	80041d8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004042:	4b67      	ldr	r3, [pc, #412]	@ (80041e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2207      	movs	r2, #7
 8004048:	4013      	ands	r3, r2
 800404a:	683a      	ldr	r2, [r7, #0]
 800404c:	429a      	cmp	r2, r3
 800404e:	d1ee      	bne.n	800402e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2202      	movs	r2, #2
 8004056:	4013      	ands	r3, r2
 8004058:	d015      	beq.n	8004086 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	2204      	movs	r2, #4
 8004060:	4013      	ands	r3, r2
 8004062:	d006      	beq.n	8004072 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004064:	4b60      	ldr	r3, [pc, #384]	@ (80041e8 <HAL_RCC_ClockConfig+0x1f8>)
 8004066:	689a      	ldr	r2, [r3, #8]
 8004068:	4b5f      	ldr	r3, [pc, #380]	@ (80041e8 <HAL_RCC_ClockConfig+0x1f8>)
 800406a:	21e0      	movs	r1, #224	@ 0xe0
 800406c:	01c9      	lsls	r1, r1, #7
 800406e:	430a      	orrs	r2, r1
 8004070:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004072:	4b5d      	ldr	r3, [pc, #372]	@ (80041e8 <HAL_RCC_ClockConfig+0x1f8>)
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	4a5d      	ldr	r2, [pc, #372]	@ (80041ec <HAL_RCC_ClockConfig+0x1fc>)
 8004078:	4013      	ands	r3, r2
 800407a:	0019      	movs	r1, r3
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	689a      	ldr	r2, [r3, #8]
 8004080:	4b59      	ldr	r3, [pc, #356]	@ (80041e8 <HAL_RCC_ClockConfig+0x1f8>)
 8004082:	430a      	orrs	r2, r1
 8004084:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2201      	movs	r2, #1
 800408c:	4013      	ands	r3, r2
 800408e:	d057      	beq.n	8004140 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	2b01      	cmp	r3, #1
 8004096:	d107      	bne.n	80040a8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004098:	4b53      	ldr	r3, [pc, #332]	@ (80041e8 <HAL_RCC_ClockConfig+0x1f8>)
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	2380      	movs	r3, #128	@ 0x80
 800409e:	029b      	lsls	r3, r3, #10
 80040a0:	4013      	ands	r3, r2
 80040a2:	d12b      	bne.n	80040fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e097      	b.n	80041d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d107      	bne.n	80040c0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040b0:	4b4d      	ldr	r3, [pc, #308]	@ (80041e8 <HAL_RCC_ClockConfig+0x1f8>)
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	2380      	movs	r3, #128	@ 0x80
 80040b6:	049b      	lsls	r3, r3, #18
 80040b8:	4013      	ands	r3, r2
 80040ba:	d11f      	bne.n	80040fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e08b      	b.n	80041d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d107      	bne.n	80040d8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040c8:	4b47      	ldr	r3, [pc, #284]	@ (80041e8 <HAL_RCC_ClockConfig+0x1f8>)
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	2380      	movs	r3, #128	@ 0x80
 80040ce:	00db      	lsls	r3, r3, #3
 80040d0:	4013      	ands	r3, r2
 80040d2:	d113      	bne.n	80040fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e07f      	b.n	80041d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	2b03      	cmp	r3, #3
 80040de:	d106      	bne.n	80040ee <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040e0:	4b41      	ldr	r3, [pc, #260]	@ (80041e8 <HAL_RCC_ClockConfig+0x1f8>)
 80040e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040e4:	2202      	movs	r2, #2
 80040e6:	4013      	ands	r3, r2
 80040e8:	d108      	bne.n	80040fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e074      	b.n	80041d8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040ee:	4b3e      	ldr	r3, [pc, #248]	@ (80041e8 <HAL_RCC_ClockConfig+0x1f8>)
 80040f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040f2:	2202      	movs	r2, #2
 80040f4:	4013      	ands	r3, r2
 80040f6:	d101      	bne.n	80040fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e06d      	b.n	80041d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80040fc:	4b3a      	ldr	r3, [pc, #232]	@ (80041e8 <HAL_RCC_ClockConfig+0x1f8>)
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	2207      	movs	r2, #7
 8004102:	4393      	bics	r3, r2
 8004104:	0019      	movs	r1, r3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685a      	ldr	r2, [r3, #4]
 800410a:	4b37      	ldr	r3, [pc, #220]	@ (80041e8 <HAL_RCC_ClockConfig+0x1f8>)
 800410c:	430a      	orrs	r2, r1
 800410e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004110:	f7fe f9ba 	bl	8002488 <HAL_GetTick>
 8004114:	0003      	movs	r3, r0
 8004116:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004118:	e009      	b.n	800412e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800411a:	f7fe f9b5 	bl	8002488 <HAL_GetTick>
 800411e:	0002      	movs	r2, r0
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	4a2f      	ldr	r2, [pc, #188]	@ (80041e4 <HAL_RCC_ClockConfig+0x1f4>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d901      	bls.n	800412e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e054      	b.n	80041d8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800412e:	4b2e      	ldr	r3, [pc, #184]	@ (80041e8 <HAL_RCC_ClockConfig+0x1f8>)
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	2238      	movs	r2, #56	@ 0x38
 8004134:	401a      	ands	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	429a      	cmp	r2, r3
 800413e:	d1ec      	bne.n	800411a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004140:	4b27      	ldr	r3, [pc, #156]	@ (80041e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	2207      	movs	r2, #7
 8004146:	4013      	ands	r3, r2
 8004148:	683a      	ldr	r2, [r7, #0]
 800414a:	429a      	cmp	r2, r3
 800414c:	d21e      	bcs.n	800418c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800414e:	4b24      	ldr	r3, [pc, #144]	@ (80041e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	2207      	movs	r2, #7
 8004154:	4393      	bics	r3, r2
 8004156:	0019      	movs	r1, r3
 8004158:	4b21      	ldr	r3, [pc, #132]	@ (80041e0 <HAL_RCC_ClockConfig+0x1f0>)
 800415a:	683a      	ldr	r2, [r7, #0]
 800415c:	430a      	orrs	r2, r1
 800415e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004160:	f7fe f992 	bl	8002488 <HAL_GetTick>
 8004164:	0003      	movs	r3, r0
 8004166:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004168:	e009      	b.n	800417e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800416a:	f7fe f98d 	bl	8002488 <HAL_GetTick>
 800416e:	0002      	movs	r2, r0
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	4a1b      	ldr	r2, [pc, #108]	@ (80041e4 <HAL_RCC_ClockConfig+0x1f4>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d901      	bls.n	800417e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e02c      	b.n	80041d8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800417e:	4b18      	ldr	r3, [pc, #96]	@ (80041e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	2207      	movs	r2, #7
 8004184:	4013      	ands	r3, r2
 8004186:	683a      	ldr	r2, [r7, #0]
 8004188:	429a      	cmp	r2, r3
 800418a:	d1ee      	bne.n	800416a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	2204      	movs	r2, #4
 8004192:	4013      	ands	r3, r2
 8004194:	d009      	beq.n	80041aa <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004196:	4b14      	ldr	r3, [pc, #80]	@ (80041e8 <HAL_RCC_ClockConfig+0x1f8>)
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	4a15      	ldr	r2, [pc, #84]	@ (80041f0 <HAL_RCC_ClockConfig+0x200>)
 800419c:	4013      	ands	r3, r2
 800419e:	0019      	movs	r1, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	68da      	ldr	r2, [r3, #12]
 80041a4:	4b10      	ldr	r3, [pc, #64]	@ (80041e8 <HAL_RCC_ClockConfig+0x1f8>)
 80041a6:	430a      	orrs	r2, r1
 80041a8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80041aa:	f000 f829 	bl	8004200 <HAL_RCC_GetSysClockFreq>
 80041ae:	0001      	movs	r1, r0
 80041b0:	4b0d      	ldr	r3, [pc, #52]	@ (80041e8 <HAL_RCC_ClockConfig+0x1f8>)
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	0a1b      	lsrs	r3, r3, #8
 80041b6:	220f      	movs	r2, #15
 80041b8:	401a      	ands	r2, r3
 80041ba:	4b0e      	ldr	r3, [pc, #56]	@ (80041f4 <HAL_RCC_ClockConfig+0x204>)
 80041bc:	0092      	lsls	r2, r2, #2
 80041be:	58d3      	ldr	r3, [r2, r3]
 80041c0:	221f      	movs	r2, #31
 80041c2:	4013      	ands	r3, r2
 80041c4:	000a      	movs	r2, r1
 80041c6:	40da      	lsrs	r2, r3
 80041c8:	4b0b      	ldr	r3, [pc, #44]	@ (80041f8 <HAL_RCC_ClockConfig+0x208>)
 80041ca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80041cc:	4b0b      	ldr	r3, [pc, #44]	@ (80041fc <HAL_RCC_ClockConfig+0x20c>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	0018      	movs	r0, r3
 80041d2:	f7fe f8fd 	bl	80023d0 <HAL_InitTick>
 80041d6:	0003      	movs	r3, r0
}
 80041d8:	0018      	movs	r0, r3
 80041da:	46bd      	mov	sp, r7
 80041dc:	b004      	add	sp, #16
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	40022000 	.word	0x40022000
 80041e4:	00001388 	.word	0x00001388
 80041e8:	40021000 	.word	0x40021000
 80041ec:	fffff0ff 	.word	0xfffff0ff
 80041f0:	ffff8fff 	.word	0xffff8fff
 80041f4:	08005bc0 	.word	0x08005bc0
 80041f8:	20000028 	.word	0x20000028
 80041fc:	2000002c 	.word	0x2000002c

08004200 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b086      	sub	sp, #24
 8004204:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004206:	4b3c      	ldr	r3, [pc, #240]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	2238      	movs	r2, #56	@ 0x38
 800420c:	4013      	ands	r3, r2
 800420e:	d10f      	bne.n	8004230 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004210:	4b39      	ldr	r3, [pc, #228]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	0adb      	lsrs	r3, r3, #11
 8004216:	2207      	movs	r2, #7
 8004218:	4013      	ands	r3, r2
 800421a:	2201      	movs	r2, #1
 800421c:	409a      	lsls	r2, r3
 800421e:	0013      	movs	r3, r2
 8004220:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004222:	6839      	ldr	r1, [r7, #0]
 8004224:	4835      	ldr	r0, [pc, #212]	@ (80042fc <HAL_RCC_GetSysClockFreq+0xfc>)
 8004226:	f7fb ff77 	bl	8000118 <__udivsi3>
 800422a:	0003      	movs	r3, r0
 800422c:	613b      	str	r3, [r7, #16]
 800422e:	e05d      	b.n	80042ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004230:	4b31      	ldr	r3, [pc, #196]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	2238      	movs	r2, #56	@ 0x38
 8004236:	4013      	ands	r3, r2
 8004238:	2b08      	cmp	r3, #8
 800423a:	d102      	bne.n	8004242 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800423c:	4b30      	ldr	r3, [pc, #192]	@ (8004300 <HAL_RCC_GetSysClockFreq+0x100>)
 800423e:	613b      	str	r3, [r7, #16]
 8004240:	e054      	b.n	80042ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004242:	4b2d      	ldr	r3, [pc, #180]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	2238      	movs	r2, #56	@ 0x38
 8004248:	4013      	ands	r3, r2
 800424a:	2b10      	cmp	r3, #16
 800424c:	d138      	bne.n	80042c0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800424e:	4b2a      	ldr	r3, [pc, #168]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	2203      	movs	r2, #3
 8004254:	4013      	ands	r3, r2
 8004256:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004258:	4b27      	ldr	r3, [pc, #156]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	091b      	lsrs	r3, r3, #4
 800425e:	2207      	movs	r2, #7
 8004260:	4013      	ands	r3, r2
 8004262:	3301      	adds	r3, #1
 8004264:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2b03      	cmp	r3, #3
 800426a:	d10d      	bne.n	8004288 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800426c:	68b9      	ldr	r1, [r7, #8]
 800426e:	4824      	ldr	r0, [pc, #144]	@ (8004300 <HAL_RCC_GetSysClockFreq+0x100>)
 8004270:	f7fb ff52 	bl	8000118 <__udivsi3>
 8004274:	0003      	movs	r3, r0
 8004276:	0019      	movs	r1, r3
 8004278:	4b1f      	ldr	r3, [pc, #124]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	0a1b      	lsrs	r3, r3, #8
 800427e:	227f      	movs	r2, #127	@ 0x7f
 8004280:	4013      	ands	r3, r2
 8004282:	434b      	muls	r3, r1
 8004284:	617b      	str	r3, [r7, #20]
        break;
 8004286:	e00d      	b.n	80042a4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004288:	68b9      	ldr	r1, [r7, #8]
 800428a:	481c      	ldr	r0, [pc, #112]	@ (80042fc <HAL_RCC_GetSysClockFreq+0xfc>)
 800428c:	f7fb ff44 	bl	8000118 <__udivsi3>
 8004290:	0003      	movs	r3, r0
 8004292:	0019      	movs	r1, r3
 8004294:	4b18      	ldr	r3, [pc, #96]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	0a1b      	lsrs	r3, r3, #8
 800429a:	227f      	movs	r2, #127	@ 0x7f
 800429c:	4013      	ands	r3, r2
 800429e:	434b      	muls	r3, r1
 80042a0:	617b      	str	r3, [r7, #20]
        break;
 80042a2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80042a4:	4b14      	ldr	r3, [pc, #80]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	0f5b      	lsrs	r3, r3, #29
 80042aa:	2207      	movs	r2, #7
 80042ac:	4013      	ands	r3, r2
 80042ae:	3301      	adds	r3, #1
 80042b0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80042b2:	6879      	ldr	r1, [r7, #4]
 80042b4:	6978      	ldr	r0, [r7, #20]
 80042b6:	f7fb ff2f 	bl	8000118 <__udivsi3>
 80042ba:	0003      	movs	r3, r0
 80042bc:	613b      	str	r3, [r7, #16]
 80042be:	e015      	b.n	80042ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80042c0:	4b0d      	ldr	r3, [pc, #52]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	2238      	movs	r2, #56	@ 0x38
 80042c6:	4013      	ands	r3, r2
 80042c8:	2b20      	cmp	r3, #32
 80042ca:	d103      	bne.n	80042d4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80042cc:	2380      	movs	r3, #128	@ 0x80
 80042ce:	021b      	lsls	r3, r3, #8
 80042d0:	613b      	str	r3, [r7, #16]
 80042d2:	e00b      	b.n	80042ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80042d4:	4b08      	ldr	r3, [pc, #32]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	2238      	movs	r2, #56	@ 0x38
 80042da:	4013      	ands	r3, r2
 80042dc:	2b18      	cmp	r3, #24
 80042de:	d103      	bne.n	80042e8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80042e0:	23fa      	movs	r3, #250	@ 0xfa
 80042e2:	01db      	lsls	r3, r3, #7
 80042e4:	613b      	str	r3, [r7, #16]
 80042e6:	e001      	b.n	80042ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80042e8:	2300      	movs	r3, #0
 80042ea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80042ec:	693b      	ldr	r3, [r7, #16]
}
 80042ee:	0018      	movs	r0, r3
 80042f0:	46bd      	mov	sp, r7
 80042f2:	b006      	add	sp, #24
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	46c0      	nop			@ (mov r8, r8)
 80042f8:	40021000 	.word	0x40021000
 80042fc:	00f42400 	.word	0x00f42400
 8004300:	01e84800 	.word	0x01e84800

08004304 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d101      	bne.n	8004316 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e0a8      	b.n	8004468 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431a:	2b00      	cmp	r3, #0
 800431c:	d109      	bne.n	8004332 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685a      	ldr	r2, [r3, #4]
 8004322:	2382      	movs	r3, #130	@ 0x82
 8004324:	005b      	lsls	r3, r3, #1
 8004326:	429a      	cmp	r2, r3
 8004328:	d009      	beq.n	800433e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	61da      	str	r2, [r3, #28]
 8004330:	e005      	b.n	800433e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2200      	movs	r2, #0
 8004336:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	225d      	movs	r2, #93	@ 0x5d
 8004348:	5c9b      	ldrb	r3, [r3, r2]
 800434a:	b2db      	uxtb	r3, r3
 800434c:	2b00      	cmp	r3, #0
 800434e:	d107      	bne.n	8004360 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	225c      	movs	r2, #92	@ 0x5c
 8004354:	2100      	movs	r1, #0
 8004356:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	0018      	movs	r0, r3
 800435c:	f7fd fe78 	bl	8002050 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	225d      	movs	r2, #93	@ 0x5d
 8004364:	2102      	movs	r1, #2
 8004366:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2140      	movs	r1, #64	@ 0x40
 8004374:	438a      	bics	r2, r1
 8004376:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	68da      	ldr	r2, [r3, #12]
 800437c:	23e0      	movs	r3, #224	@ 0xe0
 800437e:	00db      	lsls	r3, r3, #3
 8004380:	429a      	cmp	r2, r3
 8004382:	d902      	bls.n	800438a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004384:	2300      	movs	r3, #0
 8004386:	60fb      	str	r3, [r7, #12]
 8004388:	e002      	b.n	8004390 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800438a:	2380      	movs	r3, #128	@ 0x80
 800438c:	015b      	lsls	r3, r3, #5
 800438e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	68da      	ldr	r2, [r3, #12]
 8004394:	23f0      	movs	r3, #240	@ 0xf0
 8004396:	011b      	lsls	r3, r3, #4
 8004398:	429a      	cmp	r2, r3
 800439a:	d008      	beq.n	80043ae <HAL_SPI_Init+0xaa>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	68da      	ldr	r2, [r3, #12]
 80043a0:	23e0      	movs	r3, #224	@ 0xe0
 80043a2:	00db      	lsls	r3, r3, #3
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d002      	beq.n	80043ae <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685a      	ldr	r2, [r3, #4]
 80043b2:	2382      	movs	r3, #130	@ 0x82
 80043b4:	005b      	lsls	r3, r3, #1
 80043b6:	401a      	ands	r2, r3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6899      	ldr	r1, [r3, #8]
 80043bc:	2384      	movs	r3, #132	@ 0x84
 80043be:	021b      	lsls	r3, r3, #8
 80043c0:	400b      	ands	r3, r1
 80043c2:	431a      	orrs	r2, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	691b      	ldr	r3, [r3, #16]
 80043c8:	2102      	movs	r1, #2
 80043ca:	400b      	ands	r3, r1
 80043cc:	431a      	orrs	r2, r3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	695b      	ldr	r3, [r3, #20]
 80043d2:	2101      	movs	r1, #1
 80043d4:	400b      	ands	r3, r1
 80043d6:	431a      	orrs	r2, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6999      	ldr	r1, [r3, #24]
 80043dc:	2380      	movs	r3, #128	@ 0x80
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	400b      	ands	r3, r1
 80043e2:	431a      	orrs	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	69db      	ldr	r3, [r3, #28]
 80043e8:	2138      	movs	r1, #56	@ 0x38
 80043ea:	400b      	ands	r3, r1
 80043ec:	431a      	orrs	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	2180      	movs	r1, #128	@ 0x80
 80043f4:	400b      	ands	r3, r1
 80043f6:	431a      	orrs	r2, r3
 80043f8:	0011      	movs	r1, r2
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80043fe:	2380      	movs	r3, #128	@ 0x80
 8004400:	019b      	lsls	r3, r3, #6
 8004402:	401a      	ands	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	430a      	orrs	r2, r1
 800440a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	699b      	ldr	r3, [r3, #24]
 8004410:	0c1b      	lsrs	r3, r3, #16
 8004412:	2204      	movs	r2, #4
 8004414:	401a      	ands	r2, r3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441a:	2110      	movs	r1, #16
 800441c:	400b      	ands	r3, r1
 800441e:	431a      	orrs	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004424:	2108      	movs	r1, #8
 8004426:	400b      	ands	r3, r1
 8004428:	431a      	orrs	r2, r3
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	68d9      	ldr	r1, [r3, #12]
 800442e:	23f0      	movs	r3, #240	@ 0xf0
 8004430:	011b      	lsls	r3, r3, #4
 8004432:	400b      	ands	r3, r1
 8004434:	431a      	orrs	r2, r3
 8004436:	0011      	movs	r1, r2
 8004438:	68fa      	ldr	r2, [r7, #12]
 800443a:	2380      	movs	r3, #128	@ 0x80
 800443c:	015b      	lsls	r3, r3, #5
 800443e:	401a      	ands	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	430a      	orrs	r2, r1
 8004446:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	69da      	ldr	r2, [r3, #28]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4907      	ldr	r1, [pc, #28]	@ (8004470 <HAL_SPI_Init+0x16c>)
 8004454:	400a      	ands	r2, r1
 8004456:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	225d      	movs	r2, #93	@ 0x5d
 8004462:	2101      	movs	r1, #1
 8004464:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004466:	2300      	movs	r3, #0
}
 8004468:	0018      	movs	r0, r3
 800446a:	46bd      	mov	sp, r7
 800446c:	b004      	add	sp, #16
 800446e:	bd80      	pop	{r7, pc}
 8004470:	fffff7ff 	.word	0xfffff7ff

08004474 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b086      	sub	sp, #24
 8004478:	af00      	add	r7, sp, #0
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	60b9      	str	r1, [r7, #8]
 800447e:	1dbb      	adds	r3, r7, #6
 8004480:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004482:	2317      	movs	r3, #23
 8004484:	18fb      	adds	r3, r7, r3
 8004486:	2200      	movs	r2, #0
 8004488:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	225c      	movs	r2, #92	@ 0x5c
 800448e:	5c9b      	ldrb	r3, [r3, r2]
 8004490:	2b01      	cmp	r3, #1
 8004492:	d101      	bne.n	8004498 <HAL_SPI_Transmit_DMA+0x24>
 8004494:	2302      	movs	r3, #2
 8004496:	e0e3      	b.n	8004660 <HAL_SPI_Transmit_DMA+0x1ec>
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	225c      	movs	r2, #92	@ 0x5c
 800449c:	2101      	movs	r1, #1
 800449e:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	225d      	movs	r2, #93	@ 0x5d
 80044a4:	5c9b      	ldrb	r3, [r3, r2]
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d004      	beq.n	80044b6 <HAL_SPI_Transmit_DMA+0x42>
  {
    errorcode = HAL_BUSY;
 80044ac:	2317      	movs	r3, #23
 80044ae:	18fb      	adds	r3, r7, r3
 80044b0:	2202      	movs	r2, #2
 80044b2:	701a      	strb	r2, [r3, #0]
    goto error;
 80044b4:	e0cd      	b.n	8004652 <HAL_SPI_Transmit_DMA+0x1de>
  }

  if ((pData == NULL) || (Size == 0U))
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d003      	beq.n	80044c4 <HAL_SPI_Transmit_DMA+0x50>
 80044bc:	1dbb      	adds	r3, r7, #6
 80044be:	881b      	ldrh	r3, [r3, #0]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d104      	bne.n	80044ce <HAL_SPI_Transmit_DMA+0x5a>
  {
    errorcode = HAL_ERROR;
 80044c4:	2317      	movs	r3, #23
 80044c6:	18fb      	adds	r3, r7, r3
 80044c8:	2201      	movs	r2, #1
 80044ca:	701a      	strb	r2, [r3, #0]
    goto error;
 80044cc:	e0c1      	b.n	8004652 <HAL_SPI_Transmit_DMA+0x1de>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	225d      	movs	r2, #93	@ 0x5d
 80044d2:	2103      	movs	r1, #3
 80044d4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2200      	movs	r2, #0
 80044da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	68ba      	ldr	r2, [r7, #8]
 80044e0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	1dba      	adds	r2, r7, #6
 80044e6:	8812      	ldrh	r2, [r2, #0]
 80044e8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	1dba      	adds	r2, r7, #6
 80044ee:	8812      	ldrh	r2, [r2, #0]
 80044f0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2200      	movs	r2, #0
 80044f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2200      	movs	r2, #0
 80044fc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2244      	movs	r2, #68	@ 0x44
 8004508:	2100      	movs	r1, #0
 800450a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2246      	movs	r2, #70	@ 0x46
 8004510:	2100      	movs	r1, #0
 8004512:	5299      	strh	r1, [r3, r2]

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	689a      	ldr	r2, [r3, #8]
 8004518:	2380      	movs	r3, #128	@ 0x80
 800451a:	021b      	lsls	r3, r3, #8
 800451c:	429a      	cmp	r2, r3
 800451e:	d110      	bne.n	8004542 <HAL_SPI_Transmit_DMA+0xce>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	2140      	movs	r1, #64	@ 0x40
 800452c:	438a      	bics	r2, r1
 800452e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2180      	movs	r1, #128	@ 0x80
 800453c:	01c9      	lsls	r1, r1, #7
 800453e:	430a      	orrs	r2, r1
 8004540:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004546:	4a48      	ldr	r2, [pc, #288]	@ (8004668 <HAL_SPI_Transmit_DMA+0x1f4>)
 8004548:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800454e:	4a47      	ldr	r2, [pc, #284]	@ (800466c <HAL_SPI_Transmit_DMA+0x1f8>)
 8004550:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004556:	4a46      	ldr	r2, [pc, #280]	@ (8004670 <HAL_SPI_Transmit_DMA+0x1fc>)
 8004558:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800455e:	2200      	movs	r2, #0
 8004560:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	685a      	ldr	r2, [r3, #4]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4941      	ldr	r1, [pc, #260]	@ (8004674 <HAL_SPI_Transmit_DMA+0x200>)
 800456e:	400a      	ands	r2, r1
 8004570:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	68da      	ldr	r2, [r3, #12]
 8004576:	23e0      	movs	r3, #224	@ 0xe0
 8004578:	00db      	lsls	r3, r3, #3
 800457a:	429a      	cmp	r2, r3
 800457c:	d82f      	bhi.n	80045de <HAL_SPI_Transmit_DMA+0x16a>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004582:	699a      	ldr	r2, [r3, #24]
 8004584:	2380      	movs	r3, #128	@ 0x80
 8004586:	00db      	lsls	r3, r3, #3
 8004588:	429a      	cmp	r2, r3
 800458a:	d128      	bne.n	80045de <HAL_SPI_Transmit_DMA+0x16a>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004590:	b29b      	uxth	r3, r3
 8004592:	001a      	movs	r2, r3
 8004594:	2301      	movs	r3, #1
 8004596:	4013      	ands	r3, r2
 8004598:	d10f      	bne.n	80045ba <HAL_SPI_Transmit_DMA+0x146>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	685a      	ldr	r2, [r3, #4]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4933      	ldr	r1, [pc, #204]	@ (8004674 <HAL_SPI_Transmit_DMA+0x200>)
 80045a6:	400a      	ands	r2, r1
 80045a8:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	085b      	lsrs	r3, r3, #1
 80045b2:	b29a      	uxth	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80045b8:	e011      	b.n	80045de <HAL_SPI_Transmit_DMA+0x16a>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2180      	movs	r1, #128	@ 0x80
 80045c6:	01c9      	lsls	r1, r1, #7
 80045c8:	430a      	orrs	r2, r1
 80045ca:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	085b      	lsrs	r3, r3, #1
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	3301      	adds	r3, #1
 80045d8:	b29a      	uxth	r2, r3
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e6:	0019      	movs	r1, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	330c      	adds	r3, #12
 80045ee:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045f4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80045f6:	f7fe fd37 	bl	8003068 <HAL_DMA_Start_IT>
 80045fa:	1e03      	subs	r3, r0, #0
 80045fc:	d00a      	beq.n	8004614 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004602:	2210      	movs	r2, #16
 8004604:	431a      	orrs	r2, r3
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 800460a:	2317      	movs	r3, #23
 800460c:	18fb      	adds	r3, r7, r3
 800460e:	2201      	movs	r2, #1
 8004610:	701a      	strb	r2, [r3, #0]

    goto error;
 8004612:	e01e      	b.n	8004652 <HAL_SPI_Transmit_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2240      	movs	r2, #64	@ 0x40
 800461c:	4013      	ands	r3, r2
 800461e:	2b40      	cmp	r3, #64	@ 0x40
 8004620:	d007      	beq.n	8004632 <HAL_SPI_Transmit_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2140      	movs	r1, #64	@ 0x40
 800462e:	430a      	orrs	r2, r1
 8004630:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	685a      	ldr	r2, [r3, #4]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2120      	movs	r1, #32
 800463e:	430a      	orrs	r2, r1
 8004640:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	685a      	ldr	r2, [r3, #4]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2102      	movs	r1, #2
 800464e:	430a      	orrs	r2, r1
 8004650:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	225c      	movs	r2, #92	@ 0x5c
 8004656:	2100      	movs	r1, #0
 8004658:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800465a:	2317      	movs	r3, #23
 800465c:	18fb      	adds	r3, r7, r3
 800465e:	781b      	ldrb	r3, [r3, #0]
}
 8004660:	0018      	movs	r0, r3
 8004662:	46bd      	mov	sp, r7
 8004664:	b006      	add	sp, #24
 8004666:	bd80      	pop	{r7, pc}
 8004668:	08004745 	.word	0x08004745
 800466c:	08004699 	.word	0x08004699
 8004670:	08004763 	.word	0x08004763
 8004674:	ffffbfff 	.word	0xffffbfff

08004678 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004680:	46c0      	nop			@ (mov r8, r8)
 8004682:	46bd      	mov	sp, r7
 8004684:	b002      	add	sp, #8
 8004686:	bd80      	pop	{r7, pc}

08004688 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004690:	46c0      	nop			@ (mov r8, r8)
 8004692:	46bd      	mov	sp, r7
 8004694:	b002      	add	sp, #8
 8004696:	bd80      	pop	{r7, pc}

08004698 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b086      	sub	sp, #24
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046a6:	f7fd feef 	bl	8002488 <HAL_GetTick>
 80046aa:	0003      	movs	r3, r0
 80046ac:	613b      	str	r3, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	2220      	movs	r2, #32
 80046b6:	4013      	ands	r3, r2
 80046b8:	2b20      	cmp	r3, #32
 80046ba:	d03c      	beq.n	8004736 <SPI_DMATransmitCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	685a      	ldr	r2, [r3, #4]
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2120      	movs	r1, #32
 80046c8:	438a      	bics	r2, r1
 80046ca:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	685a      	ldr	r2, [r3, #4]
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	2102      	movs	r1, #2
 80046d8:	438a      	bics	r2, r1
 80046da:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80046dc:	693a      	ldr	r2, [r7, #16]
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	2164      	movs	r1, #100	@ 0x64
 80046e2:	0018      	movs	r0, r3
 80046e4:	f000 f98e 	bl	8004a04 <SPI_EndRxTxTransaction>
 80046e8:	1e03      	subs	r3, r0, #0
 80046ea:	d005      	beq.n	80046f8 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046f0:	2220      	movs	r2, #32
 80046f2:	431a      	orrs	r2, r3
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d10a      	bne.n	8004716 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004700:	2300      	movs	r3, #0
 8004702:	60fb      	str	r3, [r7, #12]
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	60fb      	str	r3, [r7, #12]
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	60fb      	str	r3, [r7, #12]
 8004714:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	2200      	movs	r2, #0
 800471a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	225d      	movs	r2, #93	@ 0x5d
 8004720:	2101      	movs	r1, #1
 8004722:	5499      	strb	r1, [r3, r2]

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004728:	2b00      	cmp	r3, #0
 800472a:	d004      	beq.n	8004736 <SPI_DMATransmitCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	0018      	movs	r0, r3
 8004730:	f7ff ffaa 	bl	8004688 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004734:	e003      	b.n	800473e <SPI_DMATransmitCplt+0xa6>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	0018      	movs	r0, r3
 800473a:	f7fd fd27 	bl	800218c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800473e:	46bd      	mov	sp, r7
 8004740:	b006      	add	sp, #24
 8004742:	bd80      	pop	{r7, pc}

08004744 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004750:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	0018      	movs	r0, r3
 8004756:	f7ff ff8f 	bl	8004678 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800475a:	46c0      	nop			@ (mov r8, r8)
 800475c:	46bd      	mov	sp, r7
 800475e:	b004      	add	sp, #16
 8004760:	bd80      	pop	{r7, pc}

08004762 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004762:	b580      	push	{r7, lr}
 8004764:	b084      	sub	sp, #16
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800476e:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685a      	ldr	r2, [r3, #4]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2103      	movs	r1, #3
 800477c:	438a      	bics	r2, r1
 800477e:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004784:	2210      	movs	r2, #16
 8004786:	431a      	orrs	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	225d      	movs	r2, #93	@ 0x5d
 8004790:	2101      	movs	r1, #1
 8004792:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	0018      	movs	r0, r3
 8004798:	f7ff ff76 	bl	8004688 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800479c:	46c0      	nop			@ (mov r8, r8)
 800479e:	46bd      	mov	sp, r7
 80047a0:	b004      	add	sp, #16
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b088      	sub	sp, #32
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	60b9      	str	r1, [r7, #8]
 80047ae:	603b      	str	r3, [r7, #0]
 80047b0:	1dfb      	adds	r3, r7, #7
 80047b2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80047b4:	f7fd fe68 	bl	8002488 <HAL_GetTick>
 80047b8:	0002      	movs	r2, r0
 80047ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047bc:	1a9b      	subs	r3, r3, r2
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	18d3      	adds	r3, r2, r3
 80047c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80047c4:	f7fd fe60 	bl	8002488 <HAL_GetTick>
 80047c8:	0003      	movs	r3, r0
 80047ca:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80047cc:	4b3a      	ldr	r3, [pc, #232]	@ (80048b8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	015b      	lsls	r3, r3, #5
 80047d2:	0d1b      	lsrs	r3, r3, #20
 80047d4:	69fa      	ldr	r2, [r7, #28]
 80047d6:	4353      	muls	r3, r2
 80047d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047da:	e058      	b.n	800488e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	3301      	adds	r3, #1
 80047e0:	d055      	beq.n	800488e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047e2:	f7fd fe51 	bl	8002488 <HAL_GetTick>
 80047e6:	0002      	movs	r2, r0
 80047e8:	69bb      	ldr	r3, [r7, #24]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	69fa      	ldr	r2, [r7, #28]
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d902      	bls.n	80047f8 <SPI_WaitFlagStateUntilTimeout+0x54>
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d142      	bne.n	800487e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	685a      	ldr	r2, [r3, #4]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	21e0      	movs	r1, #224	@ 0xe0
 8004804:	438a      	bics	r2, r1
 8004806:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	685a      	ldr	r2, [r3, #4]
 800480c:	2382      	movs	r3, #130	@ 0x82
 800480e:	005b      	lsls	r3, r3, #1
 8004810:	429a      	cmp	r2, r3
 8004812:	d113      	bne.n	800483c <SPI_WaitFlagStateUntilTimeout+0x98>
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	689a      	ldr	r2, [r3, #8]
 8004818:	2380      	movs	r3, #128	@ 0x80
 800481a:	021b      	lsls	r3, r3, #8
 800481c:	429a      	cmp	r2, r3
 800481e:	d005      	beq.n	800482c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	689a      	ldr	r2, [r3, #8]
 8004824:	2380      	movs	r3, #128	@ 0x80
 8004826:	00db      	lsls	r3, r3, #3
 8004828:	429a      	cmp	r2, r3
 800482a:	d107      	bne.n	800483c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	2140      	movs	r1, #64	@ 0x40
 8004838:	438a      	bics	r2, r1
 800483a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004840:	2380      	movs	r3, #128	@ 0x80
 8004842:	019b      	lsls	r3, r3, #6
 8004844:	429a      	cmp	r2, r3
 8004846:	d110      	bne.n	800486a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	491a      	ldr	r1, [pc, #104]	@ (80048bc <SPI_WaitFlagStateUntilTimeout+0x118>)
 8004854:	400a      	ands	r2, r1
 8004856:	601a      	str	r2, [r3, #0]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	2180      	movs	r1, #128	@ 0x80
 8004864:	0189      	lsls	r1, r1, #6
 8004866:	430a      	orrs	r2, r1
 8004868:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	225d      	movs	r2, #93	@ 0x5d
 800486e:	2101      	movs	r1, #1
 8004870:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	225c      	movs	r2, #92	@ 0x5c
 8004876:	2100      	movs	r1, #0
 8004878:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e017      	b.n	80048ae <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d101      	bne.n	8004888 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8004884:	2300      	movs	r3, #0
 8004886:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	3b01      	subs	r3, #1
 800488c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	68ba      	ldr	r2, [r7, #8]
 8004896:	4013      	ands	r3, r2
 8004898:	68ba      	ldr	r2, [r7, #8]
 800489a:	1ad3      	subs	r3, r2, r3
 800489c:	425a      	negs	r2, r3
 800489e:	4153      	adcs	r3, r2
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	001a      	movs	r2, r3
 80048a4:	1dfb      	adds	r3, r7, #7
 80048a6:	781b      	ldrb	r3, [r3, #0]
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d197      	bne.n	80047dc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80048ac:	2300      	movs	r3, #0
}
 80048ae:	0018      	movs	r0, r3
 80048b0:	46bd      	mov	sp, r7
 80048b2:	b008      	add	sp, #32
 80048b4:	bd80      	pop	{r7, pc}
 80048b6:	46c0      	nop			@ (mov r8, r8)
 80048b8:	20000028 	.word	0x20000028
 80048bc:	ffffdfff 	.word	0xffffdfff

080048c0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b08a      	sub	sp, #40	@ 0x28
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	60f8      	str	r0, [r7, #12]
 80048c8:	60b9      	str	r1, [r7, #8]
 80048ca:	607a      	str	r2, [r7, #4]
 80048cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80048ce:	2317      	movs	r3, #23
 80048d0:	18fb      	adds	r3, r7, r3
 80048d2:	2200      	movs	r2, #0
 80048d4:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80048d6:	f7fd fdd7 	bl	8002488 <HAL_GetTick>
 80048da:	0002      	movs	r2, r0
 80048dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048de:	1a9b      	subs	r3, r3, r2
 80048e0:	683a      	ldr	r2, [r7, #0]
 80048e2:	18d3      	adds	r3, r2, r3
 80048e4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80048e6:	f7fd fdcf 	bl	8002488 <HAL_GetTick>
 80048ea:	0003      	movs	r3, r0
 80048ec:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	330c      	adds	r3, #12
 80048f4:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80048f6:	4b41      	ldr	r3, [pc, #260]	@ (80049fc <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	0013      	movs	r3, r2
 80048fc:	009b      	lsls	r3, r3, #2
 80048fe:	189b      	adds	r3, r3, r2
 8004900:	00da      	lsls	r2, r3, #3
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	0d1b      	lsrs	r3, r3, #20
 8004906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004908:	4353      	muls	r3, r2
 800490a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800490c:	e068      	b.n	80049e0 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800490e:	68ba      	ldr	r2, [r7, #8]
 8004910:	23c0      	movs	r3, #192	@ 0xc0
 8004912:	00db      	lsls	r3, r3, #3
 8004914:	429a      	cmp	r2, r3
 8004916:	d10a      	bne.n	800492e <SPI_WaitFifoStateUntilTimeout+0x6e>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d107      	bne.n	800492e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	b2da      	uxtb	r2, r3
 8004924:	2117      	movs	r1, #23
 8004926:	187b      	adds	r3, r7, r1
 8004928:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800492a:	187b      	adds	r3, r7, r1
 800492c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	3301      	adds	r3, #1
 8004932:	d055      	beq.n	80049e0 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004934:	f7fd fda8 	bl	8002488 <HAL_GetTick>
 8004938:	0002      	movs	r2, r0
 800493a:	6a3b      	ldr	r3, [r7, #32]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004940:	429a      	cmp	r2, r3
 8004942:	d902      	bls.n	800494a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8004944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004946:	2b00      	cmp	r3, #0
 8004948:	d142      	bne.n	80049d0 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	685a      	ldr	r2, [r3, #4]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	21e0      	movs	r1, #224	@ 0xe0
 8004956:	438a      	bics	r2, r1
 8004958:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	685a      	ldr	r2, [r3, #4]
 800495e:	2382      	movs	r3, #130	@ 0x82
 8004960:	005b      	lsls	r3, r3, #1
 8004962:	429a      	cmp	r2, r3
 8004964:	d113      	bne.n	800498e <SPI_WaitFifoStateUntilTimeout+0xce>
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	689a      	ldr	r2, [r3, #8]
 800496a:	2380      	movs	r3, #128	@ 0x80
 800496c:	021b      	lsls	r3, r3, #8
 800496e:	429a      	cmp	r2, r3
 8004970:	d005      	beq.n	800497e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	689a      	ldr	r2, [r3, #8]
 8004976:	2380      	movs	r3, #128	@ 0x80
 8004978:	00db      	lsls	r3, r3, #3
 800497a:	429a      	cmp	r2, r3
 800497c:	d107      	bne.n	800498e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2140      	movs	r1, #64	@ 0x40
 800498a:	438a      	bics	r2, r1
 800498c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004992:	2380      	movs	r3, #128	@ 0x80
 8004994:	019b      	lsls	r3, r3, #6
 8004996:	429a      	cmp	r2, r3
 8004998:	d110      	bne.n	80049bc <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4916      	ldr	r1, [pc, #88]	@ (8004a00 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80049a6:	400a      	ands	r2, r1
 80049a8:	601a      	str	r2, [r3, #0]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2180      	movs	r1, #128	@ 0x80
 80049b6:	0189      	lsls	r1, r1, #6
 80049b8:	430a      	orrs	r2, r1
 80049ba:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	225d      	movs	r2, #93	@ 0x5d
 80049c0:	2101      	movs	r1, #1
 80049c2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	225c      	movs	r2, #92	@ 0x5c
 80049c8:	2100      	movs	r1, #0
 80049ca:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80049cc:	2303      	movs	r3, #3
 80049ce:	e010      	b.n	80049f2 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d101      	bne.n	80049da <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80049d6:	2300      	movs	r3, #0
 80049d8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	3b01      	subs	r3, #1
 80049de:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	68ba      	ldr	r2, [r7, #8]
 80049e8:	4013      	ands	r3, r2
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d18e      	bne.n	800490e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	0018      	movs	r0, r3
 80049f4:	46bd      	mov	sp, r7
 80049f6:	b00a      	add	sp, #40	@ 0x28
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	46c0      	nop			@ (mov r8, r8)
 80049fc:	20000028 	.word	0x20000028
 8004a00:	ffffdfff 	.word	0xffffdfff

08004a04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b086      	sub	sp, #24
 8004a08:	af02      	add	r7, sp, #8
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a10:	68ba      	ldr	r2, [r7, #8]
 8004a12:	23c0      	movs	r3, #192	@ 0xc0
 8004a14:	0159      	lsls	r1, r3, #5
 8004a16:	68f8      	ldr	r0, [r7, #12]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	9300      	str	r3, [sp, #0]
 8004a1c:	0013      	movs	r3, r2
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f7ff ff4e 	bl	80048c0 <SPI_WaitFifoStateUntilTimeout>
 8004a24:	1e03      	subs	r3, r0, #0
 8004a26:	d007      	beq.n	8004a38 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a2c:	2220      	movs	r2, #32
 8004a2e:	431a      	orrs	r2, r3
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a34:	2303      	movs	r3, #3
 8004a36:	e027      	b.n	8004a88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a38:	68ba      	ldr	r2, [r7, #8]
 8004a3a:	68f8      	ldr	r0, [r7, #12]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	9300      	str	r3, [sp, #0]
 8004a40:	0013      	movs	r3, r2
 8004a42:	2200      	movs	r2, #0
 8004a44:	2180      	movs	r1, #128	@ 0x80
 8004a46:	f7ff fead 	bl	80047a4 <SPI_WaitFlagStateUntilTimeout>
 8004a4a:	1e03      	subs	r3, r0, #0
 8004a4c:	d007      	beq.n	8004a5e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a52:	2220      	movs	r2, #32
 8004a54:	431a      	orrs	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e014      	b.n	8004a88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a5e:	68ba      	ldr	r2, [r7, #8]
 8004a60:	23c0      	movs	r3, #192	@ 0xc0
 8004a62:	00d9      	lsls	r1, r3, #3
 8004a64:	68f8      	ldr	r0, [r7, #12]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	9300      	str	r3, [sp, #0]
 8004a6a:	0013      	movs	r3, r2
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f7ff ff27 	bl	80048c0 <SPI_WaitFifoStateUntilTimeout>
 8004a72:	1e03      	subs	r3, r0, #0
 8004a74:	d007      	beq.n	8004a86 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a7a:	2220      	movs	r2, #32
 8004a7c:	431a      	orrs	r2, r3
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a82:	2303      	movs	r3, #3
 8004a84:	e000      	b.n	8004a88 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	0018      	movs	r0, r3
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	b004      	add	sp, #16
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <rand>:
 8004a90:	4b16      	ldr	r3, [pc, #88]	@ (8004aec <rand+0x5c>)
 8004a92:	b510      	push	{r4, lr}
 8004a94:	681c      	ldr	r4, [r3, #0]
 8004a96:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d116      	bne.n	8004aca <rand+0x3a>
 8004a9c:	2018      	movs	r0, #24
 8004a9e:	f000 fa39 	bl	8004f14 <malloc>
 8004aa2:	1e02      	subs	r2, r0, #0
 8004aa4:	6320      	str	r0, [r4, #48]	@ 0x30
 8004aa6:	d104      	bne.n	8004ab2 <rand+0x22>
 8004aa8:	2152      	movs	r1, #82	@ 0x52
 8004aaa:	4b11      	ldr	r3, [pc, #68]	@ (8004af0 <rand+0x60>)
 8004aac:	4811      	ldr	r0, [pc, #68]	@ (8004af4 <rand+0x64>)
 8004aae:	f000 f9c9 	bl	8004e44 <__assert_func>
 8004ab2:	4b11      	ldr	r3, [pc, #68]	@ (8004af8 <rand+0x68>)
 8004ab4:	2100      	movs	r1, #0
 8004ab6:	6003      	str	r3, [r0, #0]
 8004ab8:	4b10      	ldr	r3, [pc, #64]	@ (8004afc <rand+0x6c>)
 8004aba:	6043      	str	r3, [r0, #4]
 8004abc:	4b10      	ldr	r3, [pc, #64]	@ (8004b00 <rand+0x70>)
 8004abe:	6083      	str	r3, [r0, #8]
 8004ac0:	230b      	movs	r3, #11
 8004ac2:	8183      	strh	r3, [r0, #12]
 8004ac4:	2001      	movs	r0, #1
 8004ac6:	6110      	str	r0, [r2, #16]
 8004ac8:	6151      	str	r1, [r2, #20]
 8004aca:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 8004acc:	4a0d      	ldr	r2, [pc, #52]	@ (8004b04 <rand+0x74>)
 8004ace:	6920      	ldr	r0, [r4, #16]
 8004ad0:	6961      	ldr	r1, [r4, #20]
 8004ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8004b08 <rand+0x78>)
 8004ad4:	f7fb fbe6 	bl	80002a4 <__aeabi_lmul>
 8004ad8:	2201      	movs	r2, #1
 8004ada:	2300      	movs	r3, #0
 8004adc:	1880      	adds	r0, r0, r2
 8004ade:	4159      	adcs	r1, r3
 8004ae0:	6120      	str	r0, [r4, #16]
 8004ae2:	6161      	str	r1, [r4, #20]
 8004ae4:	0048      	lsls	r0, r1, #1
 8004ae6:	0840      	lsrs	r0, r0, #1
 8004ae8:	bd10      	pop	{r4, pc}
 8004aea:	46c0      	nop			@ (mov r8, r8)
 8004aec:	20000040 	.word	0x20000040
 8004af0:	08005c00 	.word	0x08005c00
 8004af4:	08005c17 	.word	0x08005c17
 8004af8:	abcd330e 	.word	0xabcd330e
 8004afc:	e66d1234 	.word	0xe66d1234
 8004b00:	0005deec 	.word	0x0005deec
 8004b04:	4c957f2d 	.word	0x4c957f2d
 8004b08:	5851f42d 	.word	0x5851f42d

08004b0c <std>:
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	b510      	push	{r4, lr}
 8004b10:	0004      	movs	r4, r0
 8004b12:	6003      	str	r3, [r0, #0]
 8004b14:	6043      	str	r3, [r0, #4]
 8004b16:	6083      	str	r3, [r0, #8]
 8004b18:	8181      	strh	r1, [r0, #12]
 8004b1a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004b1c:	81c2      	strh	r2, [r0, #14]
 8004b1e:	6103      	str	r3, [r0, #16]
 8004b20:	6143      	str	r3, [r0, #20]
 8004b22:	6183      	str	r3, [r0, #24]
 8004b24:	0019      	movs	r1, r3
 8004b26:	2208      	movs	r2, #8
 8004b28:	305c      	adds	r0, #92	@ 0x5c
 8004b2a:	f000 f8ff 	bl	8004d2c <memset>
 8004b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8004b5c <std+0x50>)
 8004b30:	6224      	str	r4, [r4, #32]
 8004b32:	6263      	str	r3, [r4, #36]	@ 0x24
 8004b34:	4b0a      	ldr	r3, [pc, #40]	@ (8004b60 <std+0x54>)
 8004b36:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004b38:	4b0a      	ldr	r3, [pc, #40]	@ (8004b64 <std+0x58>)
 8004b3a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8004b68 <std+0x5c>)
 8004b3e:	6323      	str	r3, [r4, #48]	@ 0x30
 8004b40:	4b0a      	ldr	r3, [pc, #40]	@ (8004b6c <std+0x60>)
 8004b42:	429c      	cmp	r4, r3
 8004b44:	d005      	beq.n	8004b52 <std+0x46>
 8004b46:	4b0a      	ldr	r3, [pc, #40]	@ (8004b70 <std+0x64>)
 8004b48:	429c      	cmp	r4, r3
 8004b4a:	d002      	beq.n	8004b52 <std+0x46>
 8004b4c:	4b09      	ldr	r3, [pc, #36]	@ (8004b74 <std+0x68>)
 8004b4e:	429c      	cmp	r4, r3
 8004b50:	d103      	bne.n	8004b5a <std+0x4e>
 8004b52:	0020      	movs	r0, r4
 8004b54:	3058      	adds	r0, #88	@ 0x58
 8004b56:	f000 f969 	bl	8004e2c <__retarget_lock_init_recursive>
 8004b5a:	bd10      	pop	{r4, pc}
 8004b5c:	08004c95 	.word	0x08004c95
 8004b60:	08004cbd 	.word	0x08004cbd
 8004b64:	08004cf5 	.word	0x08004cf5
 8004b68:	08004d21 	.word	0x08004d21
 8004b6c:	20000730 	.word	0x20000730
 8004b70:	20000798 	.word	0x20000798
 8004b74:	20000800 	.word	0x20000800

08004b78 <stdio_exit_handler>:
 8004b78:	b510      	push	{r4, lr}
 8004b7a:	4a03      	ldr	r2, [pc, #12]	@ (8004b88 <stdio_exit_handler+0x10>)
 8004b7c:	4903      	ldr	r1, [pc, #12]	@ (8004b8c <stdio_exit_handler+0x14>)
 8004b7e:	4804      	ldr	r0, [pc, #16]	@ (8004b90 <stdio_exit_handler+0x18>)
 8004b80:	f000 f86c 	bl	8004c5c <_fwalk_sglue>
 8004b84:	bd10      	pop	{r4, pc}
 8004b86:	46c0      	nop			@ (mov r8, r8)
 8004b88:	20000034 	.word	0x20000034
 8004b8c:	08005199 	.word	0x08005199
 8004b90:	20000044 	.word	0x20000044

08004b94 <cleanup_stdio>:
 8004b94:	6841      	ldr	r1, [r0, #4]
 8004b96:	4b0b      	ldr	r3, [pc, #44]	@ (8004bc4 <cleanup_stdio+0x30>)
 8004b98:	b510      	push	{r4, lr}
 8004b9a:	0004      	movs	r4, r0
 8004b9c:	4299      	cmp	r1, r3
 8004b9e:	d001      	beq.n	8004ba4 <cleanup_stdio+0x10>
 8004ba0:	f000 fafa 	bl	8005198 <_fflush_r>
 8004ba4:	68a1      	ldr	r1, [r4, #8]
 8004ba6:	4b08      	ldr	r3, [pc, #32]	@ (8004bc8 <cleanup_stdio+0x34>)
 8004ba8:	4299      	cmp	r1, r3
 8004baa:	d002      	beq.n	8004bb2 <cleanup_stdio+0x1e>
 8004bac:	0020      	movs	r0, r4
 8004bae:	f000 faf3 	bl	8005198 <_fflush_r>
 8004bb2:	68e1      	ldr	r1, [r4, #12]
 8004bb4:	4b05      	ldr	r3, [pc, #20]	@ (8004bcc <cleanup_stdio+0x38>)
 8004bb6:	4299      	cmp	r1, r3
 8004bb8:	d002      	beq.n	8004bc0 <cleanup_stdio+0x2c>
 8004bba:	0020      	movs	r0, r4
 8004bbc:	f000 faec 	bl	8005198 <_fflush_r>
 8004bc0:	bd10      	pop	{r4, pc}
 8004bc2:	46c0      	nop			@ (mov r8, r8)
 8004bc4:	20000730 	.word	0x20000730
 8004bc8:	20000798 	.word	0x20000798
 8004bcc:	20000800 	.word	0x20000800

08004bd0 <global_stdio_init.part.0>:
 8004bd0:	b510      	push	{r4, lr}
 8004bd2:	4b09      	ldr	r3, [pc, #36]	@ (8004bf8 <global_stdio_init.part.0+0x28>)
 8004bd4:	4a09      	ldr	r2, [pc, #36]	@ (8004bfc <global_stdio_init.part.0+0x2c>)
 8004bd6:	2104      	movs	r1, #4
 8004bd8:	601a      	str	r2, [r3, #0]
 8004bda:	4809      	ldr	r0, [pc, #36]	@ (8004c00 <global_stdio_init.part.0+0x30>)
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f7ff ff95 	bl	8004b0c <std>
 8004be2:	2201      	movs	r2, #1
 8004be4:	2109      	movs	r1, #9
 8004be6:	4807      	ldr	r0, [pc, #28]	@ (8004c04 <global_stdio_init.part.0+0x34>)
 8004be8:	f7ff ff90 	bl	8004b0c <std>
 8004bec:	2202      	movs	r2, #2
 8004bee:	2112      	movs	r1, #18
 8004bf0:	4805      	ldr	r0, [pc, #20]	@ (8004c08 <global_stdio_init.part.0+0x38>)
 8004bf2:	f7ff ff8b 	bl	8004b0c <std>
 8004bf6:	bd10      	pop	{r4, pc}
 8004bf8:	20000868 	.word	0x20000868
 8004bfc:	08004b79 	.word	0x08004b79
 8004c00:	20000730 	.word	0x20000730
 8004c04:	20000798 	.word	0x20000798
 8004c08:	20000800 	.word	0x20000800

08004c0c <__sfp_lock_acquire>:
 8004c0c:	b510      	push	{r4, lr}
 8004c0e:	4802      	ldr	r0, [pc, #8]	@ (8004c18 <__sfp_lock_acquire+0xc>)
 8004c10:	f000 f90d 	bl	8004e2e <__retarget_lock_acquire_recursive>
 8004c14:	bd10      	pop	{r4, pc}
 8004c16:	46c0      	nop			@ (mov r8, r8)
 8004c18:	20000871 	.word	0x20000871

08004c1c <__sfp_lock_release>:
 8004c1c:	b510      	push	{r4, lr}
 8004c1e:	4802      	ldr	r0, [pc, #8]	@ (8004c28 <__sfp_lock_release+0xc>)
 8004c20:	f000 f906 	bl	8004e30 <__retarget_lock_release_recursive>
 8004c24:	bd10      	pop	{r4, pc}
 8004c26:	46c0      	nop			@ (mov r8, r8)
 8004c28:	20000871 	.word	0x20000871

08004c2c <__sinit>:
 8004c2c:	b510      	push	{r4, lr}
 8004c2e:	0004      	movs	r4, r0
 8004c30:	f7ff ffec 	bl	8004c0c <__sfp_lock_acquire>
 8004c34:	6a23      	ldr	r3, [r4, #32]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d002      	beq.n	8004c40 <__sinit+0x14>
 8004c3a:	f7ff ffef 	bl	8004c1c <__sfp_lock_release>
 8004c3e:	bd10      	pop	{r4, pc}
 8004c40:	4b04      	ldr	r3, [pc, #16]	@ (8004c54 <__sinit+0x28>)
 8004c42:	6223      	str	r3, [r4, #32]
 8004c44:	4b04      	ldr	r3, [pc, #16]	@ (8004c58 <__sinit+0x2c>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d1f6      	bne.n	8004c3a <__sinit+0xe>
 8004c4c:	f7ff ffc0 	bl	8004bd0 <global_stdio_init.part.0>
 8004c50:	e7f3      	b.n	8004c3a <__sinit+0xe>
 8004c52:	46c0      	nop			@ (mov r8, r8)
 8004c54:	08004b95 	.word	0x08004b95
 8004c58:	20000868 	.word	0x20000868

08004c5c <_fwalk_sglue>:
 8004c5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c5e:	0014      	movs	r4, r2
 8004c60:	2600      	movs	r6, #0
 8004c62:	9000      	str	r0, [sp, #0]
 8004c64:	9101      	str	r1, [sp, #4]
 8004c66:	68a5      	ldr	r5, [r4, #8]
 8004c68:	6867      	ldr	r7, [r4, #4]
 8004c6a:	3f01      	subs	r7, #1
 8004c6c:	d504      	bpl.n	8004c78 <_fwalk_sglue+0x1c>
 8004c6e:	6824      	ldr	r4, [r4, #0]
 8004c70:	2c00      	cmp	r4, #0
 8004c72:	d1f8      	bne.n	8004c66 <_fwalk_sglue+0xa>
 8004c74:	0030      	movs	r0, r6
 8004c76:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004c78:	89ab      	ldrh	r3, [r5, #12]
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d908      	bls.n	8004c90 <_fwalk_sglue+0x34>
 8004c7e:	220e      	movs	r2, #14
 8004c80:	5eab      	ldrsh	r3, [r5, r2]
 8004c82:	3301      	adds	r3, #1
 8004c84:	d004      	beq.n	8004c90 <_fwalk_sglue+0x34>
 8004c86:	0029      	movs	r1, r5
 8004c88:	9800      	ldr	r0, [sp, #0]
 8004c8a:	9b01      	ldr	r3, [sp, #4]
 8004c8c:	4798      	blx	r3
 8004c8e:	4306      	orrs	r6, r0
 8004c90:	3568      	adds	r5, #104	@ 0x68
 8004c92:	e7ea      	b.n	8004c6a <_fwalk_sglue+0xe>

08004c94 <__sread>:
 8004c94:	b570      	push	{r4, r5, r6, lr}
 8004c96:	000c      	movs	r4, r1
 8004c98:	250e      	movs	r5, #14
 8004c9a:	5f49      	ldrsh	r1, [r1, r5]
 8004c9c:	f000 f874 	bl	8004d88 <_read_r>
 8004ca0:	2800      	cmp	r0, #0
 8004ca2:	db03      	blt.n	8004cac <__sread+0x18>
 8004ca4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004ca6:	181b      	adds	r3, r3, r0
 8004ca8:	6563      	str	r3, [r4, #84]	@ 0x54
 8004caa:	bd70      	pop	{r4, r5, r6, pc}
 8004cac:	89a3      	ldrh	r3, [r4, #12]
 8004cae:	4a02      	ldr	r2, [pc, #8]	@ (8004cb8 <__sread+0x24>)
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	81a3      	strh	r3, [r4, #12]
 8004cb4:	e7f9      	b.n	8004caa <__sread+0x16>
 8004cb6:	46c0      	nop			@ (mov r8, r8)
 8004cb8:	ffffefff 	.word	0xffffefff

08004cbc <__swrite>:
 8004cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cbe:	001f      	movs	r7, r3
 8004cc0:	898b      	ldrh	r3, [r1, #12]
 8004cc2:	0005      	movs	r5, r0
 8004cc4:	000c      	movs	r4, r1
 8004cc6:	0016      	movs	r6, r2
 8004cc8:	05db      	lsls	r3, r3, #23
 8004cca:	d505      	bpl.n	8004cd8 <__swrite+0x1c>
 8004ccc:	230e      	movs	r3, #14
 8004cce:	5ec9      	ldrsh	r1, [r1, r3]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	2302      	movs	r3, #2
 8004cd4:	f000 f844 	bl	8004d60 <_lseek_r>
 8004cd8:	89a3      	ldrh	r3, [r4, #12]
 8004cda:	4a05      	ldr	r2, [pc, #20]	@ (8004cf0 <__swrite+0x34>)
 8004cdc:	0028      	movs	r0, r5
 8004cde:	4013      	ands	r3, r2
 8004ce0:	81a3      	strh	r3, [r4, #12]
 8004ce2:	0032      	movs	r2, r6
 8004ce4:	230e      	movs	r3, #14
 8004ce6:	5ee1      	ldrsh	r1, [r4, r3]
 8004ce8:	003b      	movs	r3, r7
 8004cea:	f000 f861 	bl	8004db0 <_write_r>
 8004cee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004cf0:	ffffefff 	.word	0xffffefff

08004cf4 <__sseek>:
 8004cf4:	b570      	push	{r4, r5, r6, lr}
 8004cf6:	000c      	movs	r4, r1
 8004cf8:	250e      	movs	r5, #14
 8004cfa:	5f49      	ldrsh	r1, [r1, r5]
 8004cfc:	f000 f830 	bl	8004d60 <_lseek_r>
 8004d00:	89a3      	ldrh	r3, [r4, #12]
 8004d02:	1c42      	adds	r2, r0, #1
 8004d04:	d103      	bne.n	8004d0e <__sseek+0x1a>
 8004d06:	4a05      	ldr	r2, [pc, #20]	@ (8004d1c <__sseek+0x28>)
 8004d08:	4013      	ands	r3, r2
 8004d0a:	81a3      	strh	r3, [r4, #12]
 8004d0c:	bd70      	pop	{r4, r5, r6, pc}
 8004d0e:	2280      	movs	r2, #128	@ 0x80
 8004d10:	0152      	lsls	r2, r2, #5
 8004d12:	4313      	orrs	r3, r2
 8004d14:	81a3      	strh	r3, [r4, #12]
 8004d16:	6560      	str	r0, [r4, #84]	@ 0x54
 8004d18:	e7f8      	b.n	8004d0c <__sseek+0x18>
 8004d1a:	46c0      	nop			@ (mov r8, r8)
 8004d1c:	ffffefff 	.word	0xffffefff

08004d20 <__sclose>:
 8004d20:	b510      	push	{r4, lr}
 8004d22:	230e      	movs	r3, #14
 8004d24:	5ec9      	ldrsh	r1, [r1, r3]
 8004d26:	f000 f809 	bl	8004d3c <_close_r>
 8004d2a:	bd10      	pop	{r4, pc}

08004d2c <memset>:
 8004d2c:	0003      	movs	r3, r0
 8004d2e:	1882      	adds	r2, r0, r2
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d100      	bne.n	8004d36 <memset+0xa>
 8004d34:	4770      	bx	lr
 8004d36:	7019      	strb	r1, [r3, #0]
 8004d38:	3301      	adds	r3, #1
 8004d3a:	e7f9      	b.n	8004d30 <memset+0x4>

08004d3c <_close_r>:
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	b570      	push	{r4, r5, r6, lr}
 8004d40:	4d06      	ldr	r5, [pc, #24]	@ (8004d5c <_close_r+0x20>)
 8004d42:	0004      	movs	r4, r0
 8004d44:	0008      	movs	r0, r1
 8004d46:	602b      	str	r3, [r5, #0]
 8004d48:	f7fd fa90 	bl	800226c <_close>
 8004d4c:	1c43      	adds	r3, r0, #1
 8004d4e:	d103      	bne.n	8004d58 <_close_r+0x1c>
 8004d50:	682b      	ldr	r3, [r5, #0]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d000      	beq.n	8004d58 <_close_r+0x1c>
 8004d56:	6023      	str	r3, [r4, #0]
 8004d58:	bd70      	pop	{r4, r5, r6, pc}
 8004d5a:	46c0      	nop			@ (mov r8, r8)
 8004d5c:	2000086c 	.word	0x2000086c

08004d60 <_lseek_r>:
 8004d60:	b570      	push	{r4, r5, r6, lr}
 8004d62:	0004      	movs	r4, r0
 8004d64:	0008      	movs	r0, r1
 8004d66:	0011      	movs	r1, r2
 8004d68:	001a      	movs	r2, r3
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	4d05      	ldr	r5, [pc, #20]	@ (8004d84 <_lseek_r+0x24>)
 8004d6e:	602b      	str	r3, [r5, #0]
 8004d70:	f7fd fa9d 	bl	80022ae <_lseek>
 8004d74:	1c43      	adds	r3, r0, #1
 8004d76:	d103      	bne.n	8004d80 <_lseek_r+0x20>
 8004d78:	682b      	ldr	r3, [r5, #0]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d000      	beq.n	8004d80 <_lseek_r+0x20>
 8004d7e:	6023      	str	r3, [r4, #0]
 8004d80:	bd70      	pop	{r4, r5, r6, pc}
 8004d82:	46c0      	nop			@ (mov r8, r8)
 8004d84:	2000086c 	.word	0x2000086c

08004d88 <_read_r>:
 8004d88:	b570      	push	{r4, r5, r6, lr}
 8004d8a:	0004      	movs	r4, r0
 8004d8c:	0008      	movs	r0, r1
 8004d8e:	0011      	movs	r1, r2
 8004d90:	001a      	movs	r2, r3
 8004d92:	2300      	movs	r3, #0
 8004d94:	4d05      	ldr	r5, [pc, #20]	@ (8004dac <_read_r+0x24>)
 8004d96:	602b      	str	r3, [r5, #0]
 8004d98:	f7fd fa2f 	bl	80021fa <_read>
 8004d9c:	1c43      	adds	r3, r0, #1
 8004d9e:	d103      	bne.n	8004da8 <_read_r+0x20>
 8004da0:	682b      	ldr	r3, [r5, #0]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d000      	beq.n	8004da8 <_read_r+0x20>
 8004da6:	6023      	str	r3, [r4, #0]
 8004da8:	bd70      	pop	{r4, r5, r6, pc}
 8004daa:	46c0      	nop			@ (mov r8, r8)
 8004dac:	2000086c 	.word	0x2000086c

08004db0 <_write_r>:
 8004db0:	b570      	push	{r4, r5, r6, lr}
 8004db2:	0004      	movs	r4, r0
 8004db4:	0008      	movs	r0, r1
 8004db6:	0011      	movs	r1, r2
 8004db8:	001a      	movs	r2, r3
 8004dba:	2300      	movs	r3, #0
 8004dbc:	4d05      	ldr	r5, [pc, #20]	@ (8004dd4 <_write_r+0x24>)
 8004dbe:	602b      	str	r3, [r5, #0]
 8004dc0:	f7fd fa38 	bl	8002234 <_write>
 8004dc4:	1c43      	adds	r3, r0, #1
 8004dc6:	d103      	bne.n	8004dd0 <_write_r+0x20>
 8004dc8:	682b      	ldr	r3, [r5, #0]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d000      	beq.n	8004dd0 <_write_r+0x20>
 8004dce:	6023      	str	r3, [r4, #0]
 8004dd0:	bd70      	pop	{r4, r5, r6, pc}
 8004dd2:	46c0      	nop			@ (mov r8, r8)
 8004dd4:	2000086c 	.word	0x2000086c

08004dd8 <__errno>:
 8004dd8:	4b01      	ldr	r3, [pc, #4]	@ (8004de0 <__errno+0x8>)
 8004dda:	6818      	ldr	r0, [r3, #0]
 8004ddc:	4770      	bx	lr
 8004dde:	46c0      	nop			@ (mov r8, r8)
 8004de0:	20000040 	.word	0x20000040

08004de4 <__libc_init_array>:
 8004de4:	b570      	push	{r4, r5, r6, lr}
 8004de6:	2600      	movs	r6, #0
 8004de8:	4c0c      	ldr	r4, [pc, #48]	@ (8004e1c <__libc_init_array+0x38>)
 8004dea:	4d0d      	ldr	r5, [pc, #52]	@ (8004e20 <__libc_init_array+0x3c>)
 8004dec:	1b64      	subs	r4, r4, r5
 8004dee:	10a4      	asrs	r4, r4, #2
 8004df0:	42a6      	cmp	r6, r4
 8004df2:	d109      	bne.n	8004e08 <__libc_init_array+0x24>
 8004df4:	2600      	movs	r6, #0
 8004df6:	f000 fe69 	bl	8005acc <_init>
 8004dfa:	4c0a      	ldr	r4, [pc, #40]	@ (8004e24 <__libc_init_array+0x40>)
 8004dfc:	4d0a      	ldr	r5, [pc, #40]	@ (8004e28 <__libc_init_array+0x44>)
 8004dfe:	1b64      	subs	r4, r4, r5
 8004e00:	10a4      	asrs	r4, r4, #2
 8004e02:	42a6      	cmp	r6, r4
 8004e04:	d105      	bne.n	8004e12 <__libc_init_array+0x2e>
 8004e06:	bd70      	pop	{r4, r5, r6, pc}
 8004e08:	00b3      	lsls	r3, r6, #2
 8004e0a:	58eb      	ldr	r3, [r5, r3]
 8004e0c:	4798      	blx	r3
 8004e0e:	3601      	adds	r6, #1
 8004e10:	e7ee      	b.n	8004df0 <__libc_init_array+0xc>
 8004e12:	00b3      	lsls	r3, r6, #2
 8004e14:	58eb      	ldr	r3, [r5, r3]
 8004e16:	4798      	blx	r3
 8004e18:	3601      	adds	r6, #1
 8004e1a:	e7f2      	b.n	8004e02 <__libc_init_array+0x1e>
 8004e1c:	08005ce0 	.word	0x08005ce0
 8004e20:	08005ce0 	.word	0x08005ce0
 8004e24:	08005ce4 	.word	0x08005ce4
 8004e28:	08005ce0 	.word	0x08005ce0

08004e2c <__retarget_lock_init_recursive>:
 8004e2c:	4770      	bx	lr

08004e2e <__retarget_lock_acquire_recursive>:
 8004e2e:	4770      	bx	lr

08004e30 <__retarget_lock_release_recursive>:
 8004e30:	4770      	bx	lr

08004e32 <memcpy>:
 8004e32:	2300      	movs	r3, #0
 8004e34:	b510      	push	{r4, lr}
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d100      	bne.n	8004e3c <memcpy+0xa>
 8004e3a:	bd10      	pop	{r4, pc}
 8004e3c:	5ccc      	ldrb	r4, [r1, r3]
 8004e3e:	54c4      	strb	r4, [r0, r3]
 8004e40:	3301      	adds	r3, #1
 8004e42:	e7f8      	b.n	8004e36 <memcpy+0x4>

08004e44 <__assert_func>:
 8004e44:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8004e46:	0014      	movs	r4, r2
 8004e48:	001a      	movs	r2, r3
 8004e4a:	4b09      	ldr	r3, [pc, #36]	@ (8004e70 <__assert_func+0x2c>)
 8004e4c:	0005      	movs	r5, r0
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	000e      	movs	r6, r1
 8004e52:	68d8      	ldr	r0, [r3, #12]
 8004e54:	4b07      	ldr	r3, [pc, #28]	@ (8004e74 <__assert_func+0x30>)
 8004e56:	2c00      	cmp	r4, #0
 8004e58:	d101      	bne.n	8004e5e <__assert_func+0x1a>
 8004e5a:	4b07      	ldr	r3, [pc, #28]	@ (8004e78 <__assert_func+0x34>)
 8004e5c:	001c      	movs	r4, r3
 8004e5e:	4907      	ldr	r1, [pc, #28]	@ (8004e7c <__assert_func+0x38>)
 8004e60:	9301      	str	r3, [sp, #4]
 8004e62:	9402      	str	r4, [sp, #8]
 8004e64:	002b      	movs	r3, r5
 8004e66:	9600      	str	r6, [sp, #0]
 8004e68:	f000 f9c2 	bl	80051f0 <fiprintf>
 8004e6c:	f000 f9e2 	bl	8005234 <abort>
 8004e70:	20000040 	.word	0x20000040
 8004e74:	08005c6f 	.word	0x08005c6f
 8004e78:	08005caa 	.word	0x08005caa
 8004e7c:	08005c7c 	.word	0x08005c7c

08004e80 <_free_r>:
 8004e80:	b570      	push	{r4, r5, r6, lr}
 8004e82:	0005      	movs	r5, r0
 8004e84:	1e0c      	subs	r4, r1, #0
 8004e86:	d010      	beq.n	8004eaa <_free_r+0x2a>
 8004e88:	3c04      	subs	r4, #4
 8004e8a:	6823      	ldr	r3, [r4, #0]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	da00      	bge.n	8004e92 <_free_r+0x12>
 8004e90:	18e4      	adds	r4, r4, r3
 8004e92:	0028      	movs	r0, r5
 8004e94:	f000 f8ea 	bl	800506c <__malloc_lock>
 8004e98:	4a1d      	ldr	r2, [pc, #116]	@ (8004f10 <_free_r+0x90>)
 8004e9a:	6813      	ldr	r3, [r2, #0]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d105      	bne.n	8004eac <_free_r+0x2c>
 8004ea0:	6063      	str	r3, [r4, #4]
 8004ea2:	6014      	str	r4, [r2, #0]
 8004ea4:	0028      	movs	r0, r5
 8004ea6:	f000 f8e9 	bl	800507c <__malloc_unlock>
 8004eaa:	bd70      	pop	{r4, r5, r6, pc}
 8004eac:	42a3      	cmp	r3, r4
 8004eae:	d908      	bls.n	8004ec2 <_free_r+0x42>
 8004eb0:	6820      	ldr	r0, [r4, #0]
 8004eb2:	1821      	adds	r1, r4, r0
 8004eb4:	428b      	cmp	r3, r1
 8004eb6:	d1f3      	bne.n	8004ea0 <_free_r+0x20>
 8004eb8:	6819      	ldr	r1, [r3, #0]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	1809      	adds	r1, r1, r0
 8004ebe:	6021      	str	r1, [r4, #0]
 8004ec0:	e7ee      	b.n	8004ea0 <_free_r+0x20>
 8004ec2:	001a      	movs	r2, r3
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d001      	beq.n	8004ece <_free_r+0x4e>
 8004eca:	42a3      	cmp	r3, r4
 8004ecc:	d9f9      	bls.n	8004ec2 <_free_r+0x42>
 8004ece:	6811      	ldr	r1, [r2, #0]
 8004ed0:	1850      	adds	r0, r2, r1
 8004ed2:	42a0      	cmp	r0, r4
 8004ed4:	d10b      	bne.n	8004eee <_free_r+0x6e>
 8004ed6:	6820      	ldr	r0, [r4, #0]
 8004ed8:	1809      	adds	r1, r1, r0
 8004eda:	1850      	adds	r0, r2, r1
 8004edc:	6011      	str	r1, [r2, #0]
 8004ede:	4283      	cmp	r3, r0
 8004ee0:	d1e0      	bne.n	8004ea4 <_free_r+0x24>
 8004ee2:	6818      	ldr	r0, [r3, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	1841      	adds	r1, r0, r1
 8004ee8:	6011      	str	r1, [r2, #0]
 8004eea:	6053      	str	r3, [r2, #4]
 8004eec:	e7da      	b.n	8004ea4 <_free_r+0x24>
 8004eee:	42a0      	cmp	r0, r4
 8004ef0:	d902      	bls.n	8004ef8 <_free_r+0x78>
 8004ef2:	230c      	movs	r3, #12
 8004ef4:	602b      	str	r3, [r5, #0]
 8004ef6:	e7d5      	b.n	8004ea4 <_free_r+0x24>
 8004ef8:	6820      	ldr	r0, [r4, #0]
 8004efa:	1821      	adds	r1, r4, r0
 8004efc:	428b      	cmp	r3, r1
 8004efe:	d103      	bne.n	8004f08 <_free_r+0x88>
 8004f00:	6819      	ldr	r1, [r3, #0]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	1809      	adds	r1, r1, r0
 8004f06:	6021      	str	r1, [r4, #0]
 8004f08:	6063      	str	r3, [r4, #4]
 8004f0a:	6054      	str	r4, [r2, #4]
 8004f0c:	e7ca      	b.n	8004ea4 <_free_r+0x24>
 8004f0e:	46c0      	nop			@ (mov r8, r8)
 8004f10:	20000878 	.word	0x20000878

08004f14 <malloc>:
 8004f14:	b510      	push	{r4, lr}
 8004f16:	4b03      	ldr	r3, [pc, #12]	@ (8004f24 <malloc+0x10>)
 8004f18:	0001      	movs	r1, r0
 8004f1a:	6818      	ldr	r0, [r3, #0]
 8004f1c:	f000 f826 	bl	8004f6c <_malloc_r>
 8004f20:	bd10      	pop	{r4, pc}
 8004f22:	46c0      	nop			@ (mov r8, r8)
 8004f24:	20000040 	.word	0x20000040

08004f28 <sbrk_aligned>:
 8004f28:	b570      	push	{r4, r5, r6, lr}
 8004f2a:	4e0f      	ldr	r6, [pc, #60]	@ (8004f68 <sbrk_aligned+0x40>)
 8004f2c:	000d      	movs	r5, r1
 8004f2e:	6831      	ldr	r1, [r6, #0]
 8004f30:	0004      	movs	r4, r0
 8004f32:	2900      	cmp	r1, #0
 8004f34:	d102      	bne.n	8004f3c <sbrk_aligned+0x14>
 8004f36:	f000 f96b 	bl	8005210 <_sbrk_r>
 8004f3a:	6030      	str	r0, [r6, #0]
 8004f3c:	0029      	movs	r1, r5
 8004f3e:	0020      	movs	r0, r4
 8004f40:	f000 f966 	bl	8005210 <_sbrk_r>
 8004f44:	1c43      	adds	r3, r0, #1
 8004f46:	d103      	bne.n	8004f50 <sbrk_aligned+0x28>
 8004f48:	2501      	movs	r5, #1
 8004f4a:	426d      	negs	r5, r5
 8004f4c:	0028      	movs	r0, r5
 8004f4e:	bd70      	pop	{r4, r5, r6, pc}
 8004f50:	2303      	movs	r3, #3
 8004f52:	1cc5      	adds	r5, r0, #3
 8004f54:	439d      	bics	r5, r3
 8004f56:	42a8      	cmp	r0, r5
 8004f58:	d0f8      	beq.n	8004f4c <sbrk_aligned+0x24>
 8004f5a:	1a29      	subs	r1, r5, r0
 8004f5c:	0020      	movs	r0, r4
 8004f5e:	f000 f957 	bl	8005210 <_sbrk_r>
 8004f62:	3001      	adds	r0, #1
 8004f64:	d1f2      	bne.n	8004f4c <sbrk_aligned+0x24>
 8004f66:	e7ef      	b.n	8004f48 <sbrk_aligned+0x20>
 8004f68:	20000874 	.word	0x20000874

08004f6c <_malloc_r>:
 8004f6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f6e:	2203      	movs	r2, #3
 8004f70:	1ccb      	adds	r3, r1, #3
 8004f72:	4393      	bics	r3, r2
 8004f74:	3308      	adds	r3, #8
 8004f76:	0005      	movs	r5, r0
 8004f78:	001f      	movs	r7, r3
 8004f7a:	2b0c      	cmp	r3, #12
 8004f7c:	d234      	bcs.n	8004fe8 <_malloc_r+0x7c>
 8004f7e:	270c      	movs	r7, #12
 8004f80:	42b9      	cmp	r1, r7
 8004f82:	d833      	bhi.n	8004fec <_malloc_r+0x80>
 8004f84:	0028      	movs	r0, r5
 8004f86:	f000 f871 	bl	800506c <__malloc_lock>
 8004f8a:	4e37      	ldr	r6, [pc, #220]	@ (8005068 <_malloc_r+0xfc>)
 8004f8c:	6833      	ldr	r3, [r6, #0]
 8004f8e:	001c      	movs	r4, r3
 8004f90:	2c00      	cmp	r4, #0
 8004f92:	d12f      	bne.n	8004ff4 <_malloc_r+0x88>
 8004f94:	0039      	movs	r1, r7
 8004f96:	0028      	movs	r0, r5
 8004f98:	f7ff ffc6 	bl	8004f28 <sbrk_aligned>
 8004f9c:	0004      	movs	r4, r0
 8004f9e:	1c43      	adds	r3, r0, #1
 8004fa0:	d15f      	bne.n	8005062 <_malloc_r+0xf6>
 8004fa2:	6834      	ldr	r4, [r6, #0]
 8004fa4:	9400      	str	r4, [sp, #0]
 8004fa6:	9b00      	ldr	r3, [sp, #0]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d14a      	bne.n	8005042 <_malloc_r+0xd6>
 8004fac:	2c00      	cmp	r4, #0
 8004fae:	d052      	beq.n	8005056 <_malloc_r+0xea>
 8004fb0:	6823      	ldr	r3, [r4, #0]
 8004fb2:	0028      	movs	r0, r5
 8004fb4:	18e3      	adds	r3, r4, r3
 8004fb6:	9900      	ldr	r1, [sp, #0]
 8004fb8:	9301      	str	r3, [sp, #4]
 8004fba:	f000 f929 	bl	8005210 <_sbrk_r>
 8004fbe:	9b01      	ldr	r3, [sp, #4]
 8004fc0:	4283      	cmp	r3, r0
 8004fc2:	d148      	bne.n	8005056 <_malloc_r+0xea>
 8004fc4:	6823      	ldr	r3, [r4, #0]
 8004fc6:	0028      	movs	r0, r5
 8004fc8:	1aff      	subs	r7, r7, r3
 8004fca:	0039      	movs	r1, r7
 8004fcc:	f7ff ffac 	bl	8004f28 <sbrk_aligned>
 8004fd0:	3001      	adds	r0, #1
 8004fd2:	d040      	beq.n	8005056 <_malloc_r+0xea>
 8004fd4:	6823      	ldr	r3, [r4, #0]
 8004fd6:	19db      	adds	r3, r3, r7
 8004fd8:	6023      	str	r3, [r4, #0]
 8004fda:	6833      	ldr	r3, [r6, #0]
 8004fdc:	685a      	ldr	r2, [r3, #4]
 8004fde:	2a00      	cmp	r2, #0
 8004fe0:	d133      	bne.n	800504a <_malloc_r+0xde>
 8004fe2:	9b00      	ldr	r3, [sp, #0]
 8004fe4:	6033      	str	r3, [r6, #0]
 8004fe6:	e019      	b.n	800501c <_malloc_r+0xb0>
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	dac9      	bge.n	8004f80 <_malloc_r+0x14>
 8004fec:	230c      	movs	r3, #12
 8004fee:	602b      	str	r3, [r5, #0]
 8004ff0:	2000      	movs	r0, #0
 8004ff2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004ff4:	6821      	ldr	r1, [r4, #0]
 8004ff6:	1bc9      	subs	r1, r1, r7
 8004ff8:	d420      	bmi.n	800503c <_malloc_r+0xd0>
 8004ffa:	290b      	cmp	r1, #11
 8004ffc:	d90a      	bls.n	8005014 <_malloc_r+0xa8>
 8004ffe:	19e2      	adds	r2, r4, r7
 8005000:	6027      	str	r7, [r4, #0]
 8005002:	42a3      	cmp	r3, r4
 8005004:	d104      	bne.n	8005010 <_malloc_r+0xa4>
 8005006:	6032      	str	r2, [r6, #0]
 8005008:	6863      	ldr	r3, [r4, #4]
 800500a:	6011      	str	r1, [r2, #0]
 800500c:	6053      	str	r3, [r2, #4]
 800500e:	e005      	b.n	800501c <_malloc_r+0xb0>
 8005010:	605a      	str	r2, [r3, #4]
 8005012:	e7f9      	b.n	8005008 <_malloc_r+0x9c>
 8005014:	6862      	ldr	r2, [r4, #4]
 8005016:	42a3      	cmp	r3, r4
 8005018:	d10e      	bne.n	8005038 <_malloc_r+0xcc>
 800501a:	6032      	str	r2, [r6, #0]
 800501c:	0028      	movs	r0, r5
 800501e:	f000 f82d 	bl	800507c <__malloc_unlock>
 8005022:	0020      	movs	r0, r4
 8005024:	2207      	movs	r2, #7
 8005026:	300b      	adds	r0, #11
 8005028:	1d23      	adds	r3, r4, #4
 800502a:	4390      	bics	r0, r2
 800502c:	1ac2      	subs	r2, r0, r3
 800502e:	4298      	cmp	r0, r3
 8005030:	d0df      	beq.n	8004ff2 <_malloc_r+0x86>
 8005032:	1a1b      	subs	r3, r3, r0
 8005034:	50a3      	str	r3, [r4, r2]
 8005036:	e7dc      	b.n	8004ff2 <_malloc_r+0x86>
 8005038:	605a      	str	r2, [r3, #4]
 800503a:	e7ef      	b.n	800501c <_malloc_r+0xb0>
 800503c:	0023      	movs	r3, r4
 800503e:	6864      	ldr	r4, [r4, #4]
 8005040:	e7a6      	b.n	8004f90 <_malloc_r+0x24>
 8005042:	9c00      	ldr	r4, [sp, #0]
 8005044:	6863      	ldr	r3, [r4, #4]
 8005046:	9300      	str	r3, [sp, #0]
 8005048:	e7ad      	b.n	8004fa6 <_malloc_r+0x3a>
 800504a:	001a      	movs	r2, r3
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	42a3      	cmp	r3, r4
 8005050:	d1fb      	bne.n	800504a <_malloc_r+0xde>
 8005052:	2300      	movs	r3, #0
 8005054:	e7da      	b.n	800500c <_malloc_r+0xa0>
 8005056:	230c      	movs	r3, #12
 8005058:	0028      	movs	r0, r5
 800505a:	602b      	str	r3, [r5, #0]
 800505c:	f000 f80e 	bl	800507c <__malloc_unlock>
 8005060:	e7c6      	b.n	8004ff0 <_malloc_r+0x84>
 8005062:	6007      	str	r7, [r0, #0]
 8005064:	e7da      	b.n	800501c <_malloc_r+0xb0>
 8005066:	46c0      	nop			@ (mov r8, r8)
 8005068:	20000878 	.word	0x20000878

0800506c <__malloc_lock>:
 800506c:	b510      	push	{r4, lr}
 800506e:	4802      	ldr	r0, [pc, #8]	@ (8005078 <__malloc_lock+0xc>)
 8005070:	f7ff fedd 	bl	8004e2e <__retarget_lock_acquire_recursive>
 8005074:	bd10      	pop	{r4, pc}
 8005076:	46c0      	nop			@ (mov r8, r8)
 8005078:	20000870 	.word	0x20000870

0800507c <__malloc_unlock>:
 800507c:	b510      	push	{r4, lr}
 800507e:	4802      	ldr	r0, [pc, #8]	@ (8005088 <__malloc_unlock+0xc>)
 8005080:	f7ff fed6 	bl	8004e30 <__retarget_lock_release_recursive>
 8005084:	bd10      	pop	{r4, pc}
 8005086:	46c0      	nop			@ (mov r8, r8)
 8005088:	20000870 	.word	0x20000870

0800508c <__sflush_r>:
 800508c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800508e:	220c      	movs	r2, #12
 8005090:	5e8b      	ldrsh	r3, [r1, r2]
 8005092:	0005      	movs	r5, r0
 8005094:	000c      	movs	r4, r1
 8005096:	071a      	lsls	r2, r3, #28
 8005098:	d456      	bmi.n	8005148 <__sflush_r+0xbc>
 800509a:	684a      	ldr	r2, [r1, #4]
 800509c:	2a00      	cmp	r2, #0
 800509e:	dc02      	bgt.n	80050a6 <__sflush_r+0x1a>
 80050a0:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80050a2:	2a00      	cmp	r2, #0
 80050a4:	dd4e      	ble.n	8005144 <__sflush_r+0xb8>
 80050a6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80050a8:	2f00      	cmp	r7, #0
 80050aa:	d04b      	beq.n	8005144 <__sflush_r+0xb8>
 80050ac:	2200      	movs	r2, #0
 80050ae:	2080      	movs	r0, #128	@ 0x80
 80050b0:	682e      	ldr	r6, [r5, #0]
 80050b2:	602a      	str	r2, [r5, #0]
 80050b4:	001a      	movs	r2, r3
 80050b6:	0140      	lsls	r0, r0, #5
 80050b8:	6a21      	ldr	r1, [r4, #32]
 80050ba:	4002      	ands	r2, r0
 80050bc:	4203      	tst	r3, r0
 80050be:	d033      	beq.n	8005128 <__sflush_r+0x9c>
 80050c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80050c2:	89a3      	ldrh	r3, [r4, #12]
 80050c4:	075b      	lsls	r3, r3, #29
 80050c6:	d506      	bpl.n	80050d6 <__sflush_r+0x4a>
 80050c8:	6863      	ldr	r3, [r4, #4]
 80050ca:	1ad2      	subs	r2, r2, r3
 80050cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d001      	beq.n	80050d6 <__sflush_r+0x4a>
 80050d2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80050d4:	1ad2      	subs	r2, r2, r3
 80050d6:	2300      	movs	r3, #0
 80050d8:	0028      	movs	r0, r5
 80050da:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80050dc:	6a21      	ldr	r1, [r4, #32]
 80050de:	47b8      	blx	r7
 80050e0:	89a2      	ldrh	r2, [r4, #12]
 80050e2:	1c43      	adds	r3, r0, #1
 80050e4:	d106      	bne.n	80050f4 <__sflush_r+0x68>
 80050e6:	6829      	ldr	r1, [r5, #0]
 80050e8:	291d      	cmp	r1, #29
 80050ea:	d846      	bhi.n	800517a <__sflush_r+0xee>
 80050ec:	4b29      	ldr	r3, [pc, #164]	@ (8005194 <__sflush_r+0x108>)
 80050ee:	40cb      	lsrs	r3, r1
 80050f0:	07db      	lsls	r3, r3, #31
 80050f2:	d542      	bpl.n	800517a <__sflush_r+0xee>
 80050f4:	2300      	movs	r3, #0
 80050f6:	6063      	str	r3, [r4, #4]
 80050f8:	6923      	ldr	r3, [r4, #16]
 80050fa:	6023      	str	r3, [r4, #0]
 80050fc:	04d2      	lsls	r2, r2, #19
 80050fe:	d505      	bpl.n	800510c <__sflush_r+0x80>
 8005100:	1c43      	adds	r3, r0, #1
 8005102:	d102      	bne.n	800510a <__sflush_r+0x7e>
 8005104:	682b      	ldr	r3, [r5, #0]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d100      	bne.n	800510c <__sflush_r+0x80>
 800510a:	6560      	str	r0, [r4, #84]	@ 0x54
 800510c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800510e:	602e      	str	r6, [r5, #0]
 8005110:	2900      	cmp	r1, #0
 8005112:	d017      	beq.n	8005144 <__sflush_r+0xb8>
 8005114:	0023      	movs	r3, r4
 8005116:	3344      	adds	r3, #68	@ 0x44
 8005118:	4299      	cmp	r1, r3
 800511a:	d002      	beq.n	8005122 <__sflush_r+0x96>
 800511c:	0028      	movs	r0, r5
 800511e:	f7ff feaf 	bl	8004e80 <_free_r>
 8005122:	2300      	movs	r3, #0
 8005124:	6363      	str	r3, [r4, #52]	@ 0x34
 8005126:	e00d      	b.n	8005144 <__sflush_r+0xb8>
 8005128:	2301      	movs	r3, #1
 800512a:	0028      	movs	r0, r5
 800512c:	47b8      	blx	r7
 800512e:	0002      	movs	r2, r0
 8005130:	1c43      	adds	r3, r0, #1
 8005132:	d1c6      	bne.n	80050c2 <__sflush_r+0x36>
 8005134:	682b      	ldr	r3, [r5, #0]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d0c3      	beq.n	80050c2 <__sflush_r+0x36>
 800513a:	2b1d      	cmp	r3, #29
 800513c:	d001      	beq.n	8005142 <__sflush_r+0xb6>
 800513e:	2b16      	cmp	r3, #22
 8005140:	d11a      	bne.n	8005178 <__sflush_r+0xec>
 8005142:	602e      	str	r6, [r5, #0]
 8005144:	2000      	movs	r0, #0
 8005146:	e01e      	b.n	8005186 <__sflush_r+0xfa>
 8005148:	690e      	ldr	r6, [r1, #16]
 800514a:	2e00      	cmp	r6, #0
 800514c:	d0fa      	beq.n	8005144 <__sflush_r+0xb8>
 800514e:	680f      	ldr	r7, [r1, #0]
 8005150:	600e      	str	r6, [r1, #0]
 8005152:	1bba      	subs	r2, r7, r6
 8005154:	9201      	str	r2, [sp, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	079b      	lsls	r3, r3, #30
 800515a:	d100      	bne.n	800515e <__sflush_r+0xd2>
 800515c:	694a      	ldr	r2, [r1, #20]
 800515e:	60a2      	str	r2, [r4, #8]
 8005160:	9b01      	ldr	r3, [sp, #4]
 8005162:	2b00      	cmp	r3, #0
 8005164:	ddee      	ble.n	8005144 <__sflush_r+0xb8>
 8005166:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005168:	0032      	movs	r2, r6
 800516a:	001f      	movs	r7, r3
 800516c:	0028      	movs	r0, r5
 800516e:	9b01      	ldr	r3, [sp, #4]
 8005170:	6a21      	ldr	r1, [r4, #32]
 8005172:	47b8      	blx	r7
 8005174:	2800      	cmp	r0, #0
 8005176:	dc07      	bgt.n	8005188 <__sflush_r+0xfc>
 8005178:	89a2      	ldrh	r2, [r4, #12]
 800517a:	2340      	movs	r3, #64	@ 0x40
 800517c:	2001      	movs	r0, #1
 800517e:	4313      	orrs	r3, r2
 8005180:	b21b      	sxth	r3, r3
 8005182:	81a3      	strh	r3, [r4, #12]
 8005184:	4240      	negs	r0, r0
 8005186:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005188:	9b01      	ldr	r3, [sp, #4]
 800518a:	1836      	adds	r6, r6, r0
 800518c:	1a1b      	subs	r3, r3, r0
 800518e:	9301      	str	r3, [sp, #4]
 8005190:	e7e6      	b.n	8005160 <__sflush_r+0xd4>
 8005192:	46c0      	nop			@ (mov r8, r8)
 8005194:	20400001 	.word	0x20400001

08005198 <_fflush_r>:
 8005198:	690b      	ldr	r3, [r1, #16]
 800519a:	b570      	push	{r4, r5, r6, lr}
 800519c:	0005      	movs	r5, r0
 800519e:	000c      	movs	r4, r1
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d102      	bne.n	80051aa <_fflush_r+0x12>
 80051a4:	2500      	movs	r5, #0
 80051a6:	0028      	movs	r0, r5
 80051a8:	bd70      	pop	{r4, r5, r6, pc}
 80051aa:	2800      	cmp	r0, #0
 80051ac:	d004      	beq.n	80051b8 <_fflush_r+0x20>
 80051ae:	6a03      	ldr	r3, [r0, #32]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d101      	bne.n	80051b8 <_fflush_r+0x20>
 80051b4:	f7ff fd3a 	bl	8004c2c <__sinit>
 80051b8:	220c      	movs	r2, #12
 80051ba:	5ea3      	ldrsh	r3, [r4, r2]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d0f1      	beq.n	80051a4 <_fflush_r+0xc>
 80051c0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80051c2:	07d2      	lsls	r2, r2, #31
 80051c4:	d404      	bmi.n	80051d0 <_fflush_r+0x38>
 80051c6:	059b      	lsls	r3, r3, #22
 80051c8:	d402      	bmi.n	80051d0 <_fflush_r+0x38>
 80051ca:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80051cc:	f7ff fe2f 	bl	8004e2e <__retarget_lock_acquire_recursive>
 80051d0:	0028      	movs	r0, r5
 80051d2:	0021      	movs	r1, r4
 80051d4:	f7ff ff5a 	bl	800508c <__sflush_r>
 80051d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80051da:	0005      	movs	r5, r0
 80051dc:	07db      	lsls	r3, r3, #31
 80051de:	d4e2      	bmi.n	80051a6 <_fflush_r+0xe>
 80051e0:	89a3      	ldrh	r3, [r4, #12]
 80051e2:	059b      	lsls	r3, r3, #22
 80051e4:	d4df      	bmi.n	80051a6 <_fflush_r+0xe>
 80051e6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80051e8:	f7ff fe22 	bl	8004e30 <__retarget_lock_release_recursive>
 80051ec:	e7db      	b.n	80051a6 <_fflush_r+0xe>
	...

080051f0 <fiprintf>:
 80051f0:	b40e      	push	{r1, r2, r3}
 80051f2:	b517      	push	{r0, r1, r2, r4, lr}
 80051f4:	4c05      	ldr	r4, [pc, #20]	@ (800520c <fiprintf+0x1c>)
 80051f6:	ab05      	add	r3, sp, #20
 80051f8:	cb04      	ldmia	r3!, {r2}
 80051fa:	0001      	movs	r1, r0
 80051fc:	6820      	ldr	r0, [r4, #0]
 80051fe:	9301      	str	r3, [sp, #4]
 8005200:	f000 f846 	bl	8005290 <_vfiprintf_r>
 8005204:	bc1e      	pop	{r1, r2, r3, r4}
 8005206:	bc08      	pop	{r3}
 8005208:	b003      	add	sp, #12
 800520a:	4718      	bx	r3
 800520c:	20000040 	.word	0x20000040

08005210 <_sbrk_r>:
 8005210:	2300      	movs	r3, #0
 8005212:	b570      	push	{r4, r5, r6, lr}
 8005214:	4d06      	ldr	r5, [pc, #24]	@ (8005230 <_sbrk_r+0x20>)
 8005216:	0004      	movs	r4, r0
 8005218:	0008      	movs	r0, r1
 800521a:	602b      	str	r3, [r5, #0]
 800521c:	f7fd f852 	bl	80022c4 <_sbrk>
 8005220:	1c43      	adds	r3, r0, #1
 8005222:	d103      	bne.n	800522c <_sbrk_r+0x1c>
 8005224:	682b      	ldr	r3, [r5, #0]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d000      	beq.n	800522c <_sbrk_r+0x1c>
 800522a:	6023      	str	r3, [r4, #0]
 800522c:	bd70      	pop	{r4, r5, r6, pc}
 800522e:	46c0      	nop			@ (mov r8, r8)
 8005230:	2000086c 	.word	0x2000086c

08005234 <abort>:
 8005234:	2006      	movs	r0, #6
 8005236:	b510      	push	{r4, lr}
 8005238:	f000 fb8c 	bl	8005954 <raise>
 800523c:	2001      	movs	r0, #1
 800523e:	f7fc ffcf 	bl	80021e0 <_exit>

08005242 <__sfputc_r>:
 8005242:	6893      	ldr	r3, [r2, #8]
 8005244:	b510      	push	{r4, lr}
 8005246:	3b01      	subs	r3, #1
 8005248:	6093      	str	r3, [r2, #8]
 800524a:	2b00      	cmp	r3, #0
 800524c:	da04      	bge.n	8005258 <__sfputc_r+0x16>
 800524e:	6994      	ldr	r4, [r2, #24]
 8005250:	42a3      	cmp	r3, r4
 8005252:	db07      	blt.n	8005264 <__sfputc_r+0x22>
 8005254:	290a      	cmp	r1, #10
 8005256:	d005      	beq.n	8005264 <__sfputc_r+0x22>
 8005258:	6813      	ldr	r3, [r2, #0]
 800525a:	1c58      	adds	r0, r3, #1
 800525c:	6010      	str	r0, [r2, #0]
 800525e:	7019      	strb	r1, [r3, #0]
 8005260:	0008      	movs	r0, r1
 8005262:	bd10      	pop	{r4, pc}
 8005264:	f000 faac 	bl	80057c0 <__swbuf_r>
 8005268:	0001      	movs	r1, r0
 800526a:	e7f9      	b.n	8005260 <__sfputc_r+0x1e>

0800526c <__sfputs_r>:
 800526c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800526e:	0006      	movs	r6, r0
 8005270:	000f      	movs	r7, r1
 8005272:	0014      	movs	r4, r2
 8005274:	18d5      	adds	r5, r2, r3
 8005276:	42ac      	cmp	r4, r5
 8005278:	d101      	bne.n	800527e <__sfputs_r+0x12>
 800527a:	2000      	movs	r0, #0
 800527c:	e007      	b.n	800528e <__sfputs_r+0x22>
 800527e:	7821      	ldrb	r1, [r4, #0]
 8005280:	003a      	movs	r2, r7
 8005282:	0030      	movs	r0, r6
 8005284:	f7ff ffdd 	bl	8005242 <__sfputc_r>
 8005288:	3401      	adds	r4, #1
 800528a:	1c43      	adds	r3, r0, #1
 800528c:	d1f3      	bne.n	8005276 <__sfputs_r+0xa>
 800528e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005290 <_vfiprintf_r>:
 8005290:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005292:	b0a1      	sub	sp, #132	@ 0x84
 8005294:	000f      	movs	r7, r1
 8005296:	0015      	movs	r5, r2
 8005298:	001e      	movs	r6, r3
 800529a:	9003      	str	r0, [sp, #12]
 800529c:	2800      	cmp	r0, #0
 800529e:	d004      	beq.n	80052aa <_vfiprintf_r+0x1a>
 80052a0:	6a03      	ldr	r3, [r0, #32]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d101      	bne.n	80052aa <_vfiprintf_r+0x1a>
 80052a6:	f7ff fcc1 	bl	8004c2c <__sinit>
 80052aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052ac:	07db      	lsls	r3, r3, #31
 80052ae:	d405      	bmi.n	80052bc <_vfiprintf_r+0x2c>
 80052b0:	89bb      	ldrh	r3, [r7, #12]
 80052b2:	059b      	lsls	r3, r3, #22
 80052b4:	d402      	bmi.n	80052bc <_vfiprintf_r+0x2c>
 80052b6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80052b8:	f7ff fdb9 	bl	8004e2e <__retarget_lock_acquire_recursive>
 80052bc:	89bb      	ldrh	r3, [r7, #12]
 80052be:	071b      	lsls	r3, r3, #28
 80052c0:	d502      	bpl.n	80052c8 <_vfiprintf_r+0x38>
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d113      	bne.n	80052f0 <_vfiprintf_r+0x60>
 80052c8:	0039      	movs	r1, r7
 80052ca:	9803      	ldr	r0, [sp, #12]
 80052cc:	f000 faba 	bl	8005844 <__swsetup_r>
 80052d0:	2800      	cmp	r0, #0
 80052d2:	d00d      	beq.n	80052f0 <_vfiprintf_r+0x60>
 80052d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052d6:	07db      	lsls	r3, r3, #31
 80052d8:	d503      	bpl.n	80052e2 <_vfiprintf_r+0x52>
 80052da:	2001      	movs	r0, #1
 80052dc:	4240      	negs	r0, r0
 80052de:	b021      	add	sp, #132	@ 0x84
 80052e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052e2:	89bb      	ldrh	r3, [r7, #12]
 80052e4:	059b      	lsls	r3, r3, #22
 80052e6:	d4f8      	bmi.n	80052da <_vfiprintf_r+0x4a>
 80052e8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80052ea:	f7ff fda1 	bl	8004e30 <__retarget_lock_release_recursive>
 80052ee:	e7f4      	b.n	80052da <_vfiprintf_r+0x4a>
 80052f0:	2300      	movs	r3, #0
 80052f2:	ac08      	add	r4, sp, #32
 80052f4:	6163      	str	r3, [r4, #20]
 80052f6:	3320      	adds	r3, #32
 80052f8:	7663      	strb	r3, [r4, #25]
 80052fa:	3310      	adds	r3, #16
 80052fc:	76a3      	strb	r3, [r4, #26]
 80052fe:	9607      	str	r6, [sp, #28]
 8005300:	002e      	movs	r6, r5
 8005302:	7833      	ldrb	r3, [r6, #0]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d001      	beq.n	800530c <_vfiprintf_r+0x7c>
 8005308:	2b25      	cmp	r3, #37	@ 0x25
 800530a:	d148      	bne.n	800539e <_vfiprintf_r+0x10e>
 800530c:	1b73      	subs	r3, r6, r5
 800530e:	9305      	str	r3, [sp, #20]
 8005310:	42ae      	cmp	r6, r5
 8005312:	d00b      	beq.n	800532c <_vfiprintf_r+0x9c>
 8005314:	002a      	movs	r2, r5
 8005316:	0039      	movs	r1, r7
 8005318:	9803      	ldr	r0, [sp, #12]
 800531a:	f7ff ffa7 	bl	800526c <__sfputs_r>
 800531e:	3001      	adds	r0, #1
 8005320:	d100      	bne.n	8005324 <_vfiprintf_r+0x94>
 8005322:	e0ae      	b.n	8005482 <_vfiprintf_r+0x1f2>
 8005324:	6963      	ldr	r3, [r4, #20]
 8005326:	9a05      	ldr	r2, [sp, #20]
 8005328:	189b      	adds	r3, r3, r2
 800532a:	6163      	str	r3, [r4, #20]
 800532c:	7833      	ldrb	r3, [r6, #0]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d100      	bne.n	8005334 <_vfiprintf_r+0xa4>
 8005332:	e0a6      	b.n	8005482 <_vfiprintf_r+0x1f2>
 8005334:	2201      	movs	r2, #1
 8005336:	2300      	movs	r3, #0
 8005338:	4252      	negs	r2, r2
 800533a:	6062      	str	r2, [r4, #4]
 800533c:	a904      	add	r1, sp, #16
 800533e:	3254      	adds	r2, #84	@ 0x54
 8005340:	1852      	adds	r2, r2, r1
 8005342:	1c75      	adds	r5, r6, #1
 8005344:	6023      	str	r3, [r4, #0]
 8005346:	60e3      	str	r3, [r4, #12]
 8005348:	60a3      	str	r3, [r4, #8]
 800534a:	7013      	strb	r3, [r2, #0]
 800534c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800534e:	4b59      	ldr	r3, [pc, #356]	@ (80054b4 <_vfiprintf_r+0x224>)
 8005350:	2205      	movs	r2, #5
 8005352:	0018      	movs	r0, r3
 8005354:	7829      	ldrb	r1, [r5, #0]
 8005356:	9305      	str	r3, [sp, #20]
 8005358:	f000 fb1c 	bl	8005994 <memchr>
 800535c:	1c6e      	adds	r6, r5, #1
 800535e:	2800      	cmp	r0, #0
 8005360:	d11f      	bne.n	80053a2 <_vfiprintf_r+0x112>
 8005362:	6822      	ldr	r2, [r4, #0]
 8005364:	06d3      	lsls	r3, r2, #27
 8005366:	d504      	bpl.n	8005372 <_vfiprintf_r+0xe2>
 8005368:	2353      	movs	r3, #83	@ 0x53
 800536a:	a904      	add	r1, sp, #16
 800536c:	185b      	adds	r3, r3, r1
 800536e:	2120      	movs	r1, #32
 8005370:	7019      	strb	r1, [r3, #0]
 8005372:	0713      	lsls	r3, r2, #28
 8005374:	d504      	bpl.n	8005380 <_vfiprintf_r+0xf0>
 8005376:	2353      	movs	r3, #83	@ 0x53
 8005378:	a904      	add	r1, sp, #16
 800537a:	185b      	adds	r3, r3, r1
 800537c:	212b      	movs	r1, #43	@ 0x2b
 800537e:	7019      	strb	r1, [r3, #0]
 8005380:	782b      	ldrb	r3, [r5, #0]
 8005382:	2b2a      	cmp	r3, #42	@ 0x2a
 8005384:	d016      	beq.n	80053b4 <_vfiprintf_r+0x124>
 8005386:	002e      	movs	r6, r5
 8005388:	2100      	movs	r1, #0
 800538a:	200a      	movs	r0, #10
 800538c:	68e3      	ldr	r3, [r4, #12]
 800538e:	7832      	ldrb	r2, [r6, #0]
 8005390:	1c75      	adds	r5, r6, #1
 8005392:	3a30      	subs	r2, #48	@ 0x30
 8005394:	2a09      	cmp	r2, #9
 8005396:	d950      	bls.n	800543a <_vfiprintf_r+0x1aa>
 8005398:	2900      	cmp	r1, #0
 800539a:	d111      	bne.n	80053c0 <_vfiprintf_r+0x130>
 800539c:	e017      	b.n	80053ce <_vfiprintf_r+0x13e>
 800539e:	3601      	adds	r6, #1
 80053a0:	e7af      	b.n	8005302 <_vfiprintf_r+0x72>
 80053a2:	9b05      	ldr	r3, [sp, #20]
 80053a4:	6822      	ldr	r2, [r4, #0]
 80053a6:	1ac0      	subs	r0, r0, r3
 80053a8:	2301      	movs	r3, #1
 80053aa:	4083      	lsls	r3, r0
 80053ac:	4313      	orrs	r3, r2
 80053ae:	0035      	movs	r5, r6
 80053b0:	6023      	str	r3, [r4, #0]
 80053b2:	e7cc      	b.n	800534e <_vfiprintf_r+0xbe>
 80053b4:	9b07      	ldr	r3, [sp, #28]
 80053b6:	1d19      	adds	r1, r3, #4
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	9107      	str	r1, [sp, #28]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	db01      	blt.n	80053c4 <_vfiprintf_r+0x134>
 80053c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80053c2:	e004      	b.n	80053ce <_vfiprintf_r+0x13e>
 80053c4:	425b      	negs	r3, r3
 80053c6:	60e3      	str	r3, [r4, #12]
 80053c8:	2302      	movs	r3, #2
 80053ca:	4313      	orrs	r3, r2
 80053cc:	6023      	str	r3, [r4, #0]
 80053ce:	7833      	ldrb	r3, [r6, #0]
 80053d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80053d2:	d10c      	bne.n	80053ee <_vfiprintf_r+0x15e>
 80053d4:	7873      	ldrb	r3, [r6, #1]
 80053d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80053d8:	d134      	bne.n	8005444 <_vfiprintf_r+0x1b4>
 80053da:	9b07      	ldr	r3, [sp, #28]
 80053dc:	3602      	adds	r6, #2
 80053de:	1d1a      	adds	r2, r3, #4
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	9207      	str	r2, [sp, #28]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	da01      	bge.n	80053ec <_vfiprintf_r+0x15c>
 80053e8:	2301      	movs	r3, #1
 80053ea:	425b      	negs	r3, r3
 80053ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80053ee:	4d32      	ldr	r5, [pc, #200]	@ (80054b8 <_vfiprintf_r+0x228>)
 80053f0:	2203      	movs	r2, #3
 80053f2:	0028      	movs	r0, r5
 80053f4:	7831      	ldrb	r1, [r6, #0]
 80053f6:	f000 facd 	bl	8005994 <memchr>
 80053fa:	2800      	cmp	r0, #0
 80053fc:	d006      	beq.n	800540c <_vfiprintf_r+0x17c>
 80053fe:	2340      	movs	r3, #64	@ 0x40
 8005400:	1b40      	subs	r0, r0, r5
 8005402:	4083      	lsls	r3, r0
 8005404:	6822      	ldr	r2, [r4, #0]
 8005406:	3601      	adds	r6, #1
 8005408:	4313      	orrs	r3, r2
 800540a:	6023      	str	r3, [r4, #0]
 800540c:	7831      	ldrb	r1, [r6, #0]
 800540e:	2206      	movs	r2, #6
 8005410:	482a      	ldr	r0, [pc, #168]	@ (80054bc <_vfiprintf_r+0x22c>)
 8005412:	1c75      	adds	r5, r6, #1
 8005414:	7621      	strb	r1, [r4, #24]
 8005416:	f000 fabd 	bl	8005994 <memchr>
 800541a:	2800      	cmp	r0, #0
 800541c:	d040      	beq.n	80054a0 <_vfiprintf_r+0x210>
 800541e:	4b28      	ldr	r3, [pc, #160]	@ (80054c0 <_vfiprintf_r+0x230>)
 8005420:	2b00      	cmp	r3, #0
 8005422:	d122      	bne.n	800546a <_vfiprintf_r+0x1da>
 8005424:	2207      	movs	r2, #7
 8005426:	9b07      	ldr	r3, [sp, #28]
 8005428:	3307      	adds	r3, #7
 800542a:	4393      	bics	r3, r2
 800542c:	3308      	adds	r3, #8
 800542e:	9307      	str	r3, [sp, #28]
 8005430:	6963      	ldr	r3, [r4, #20]
 8005432:	9a04      	ldr	r2, [sp, #16]
 8005434:	189b      	adds	r3, r3, r2
 8005436:	6163      	str	r3, [r4, #20]
 8005438:	e762      	b.n	8005300 <_vfiprintf_r+0x70>
 800543a:	4343      	muls	r3, r0
 800543c:	002e      	movs	r6, r5
 800543e:	2101      	movs	r1, #1
 8005440:	189b      	adds	r3, r3, r2
 8005442:	e7a4      	b.n	800538e <_vfiprintf_r+0xfe>
 8005444:	2300      	movs	r3, #0
 8005446:	200a      	movs	r0, #10
 8005448:	0019      	movs	r1, r3
 800544a:	3601      	adds	r6, #1
 800544c:	6063      	str	r3, [r4, #4]
 800544e:	7832      	ldrb	r2, [r6, #0]
 8005450:	1c75      	adds	r5, r6, #1
 8005452:	3a30      	subs	r2, #48	@ 0x30
 8005454:	2a09      	cmp	r2, #9
 8005456:	d903      	bls.n	8005460 <_vfiprintf_r+0x1d0>
 8005458:	2b00      	cmp	r3, #0
 800545a:	d0c8      	beq.n	80053ee <_vfiprintf_r+0x15e>
 800545c:	9109      	str	r1, [sp, #36]	@ 0x24
 800545e:	e7c6      	b.n	80053ee <_vfiprintf_r+0x15e>
 8005460:	4341      	muls	r1, r0
 8005462:	002e      	movs	r6, r5
 8005464:	2301      	movs	r3, #1
 8005466:	1889      	adds	r1, r1, r2
 8005468:	e7f1      	b.n	800544e <_vfiprintf_r+0x1be>
 800546a:	aa07      	add	r2, sp, #28
 800546c:	9200      	str	r2, [sp, #0]
 800546e:	0021      	movs	r1, r4
 8005470:	003a      	movs	r2, r7
 8005472:	4b14      	ldr	r3, [pc, #80]	@ (80054c4 <_vfiprintf_r+0x234>)
 8005474:	9803      	ldr	r0, [sp, #12]
 8005476:	e000      	b.n	800547a <_vfiprintf_r+0x1ea>
 8005478:	bf00      	nop
 800547a:	9004      	str	r0, [sp, #16]
 800547c:	9b04      	ldr	r3, [sp, #16]
 800547e:	3301      	adds	r3, #1
 8005480:	d1d6      	bne.n	8005430 <_vfiprintf_r+0x1a0>
 8005482:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005484:	07db      	lsls	r3, r3, #31
 8005486:	d405      	bmi.n	8005494 <_vfiprintf_r+0x204>
 8005488:	89bb      	ldrh	r3, [r7, #12]
 800548a:	059b      	lsls	r3, r3, #22
 800548c:	d402      	bmi.n	8005494 <_vfiprintf_r+0x204>
 800548e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005490:	f7ff fcce 	bl	8004e30 <__retarget_lock_release_recursive>
 8005494:	89bb      	ldrh	r3, [r7, #12]
 8005496:	065b      	lsls	r3, r3, #25
 8005498:	d500      	bpl.n	800549c <_vfiprintf_r+0x20c>
 800549a:	e71e      	b.n	80052da <_vfiprintf_r+0x4a>
 800549c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800549e:	e71e      	b.n	80052de <_vfiprintf_r+0x4e>
 80054a0:	aa07      	add	r2, sp, #28
 80054a2:	9200      	str	r2, [sp, #0]
 80054a4:	0021      	movs	r1, r4
 80054a6:	003a      	movs	r2, r7
 80054a8:	4b06      	ldr	r3, [pc, #24]	@ (80054c4 <_vfiprintf_r+0x234>)
 80054aa:	9803      	ldr	r0, [sp, #12]
 80054ac:	f000 f87c 	bl	80055a8 <_printf_i>
 80054b0:	e7e3      	b.n	800547a <_vfiprintf_r+0x1ea>
 80054b2:	46c0      	nop			@ (mov r8, r8)
 80054b4:	08005cab 	.word	0x08005cab
 80054b8:	08005cb1 	.word	0x08005cb1
 80054bc:	08005cb5 	.word	0x08005cb5
 80054c0:	00000000 	.word	0x00000000
 80054c4:	0800526d 	.word	0x0800526d

080054c8 <_printf_common>:
 80054c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80054ca:	0016      	movs	r6, r2
 80054cc:	9301      	str	r3, [sp, #4]
 80054ce:	688a      	ldr	r2, [r1, #8]
 80054d0:	690b      	ldr	r3, [r1, #16]
 80054d2:	000c      	movs	r4, r1
 80054d4:	9000      	str	r0, [sp, #0]
 80054d6:	4293      	cmp	r3, r2
 80054d8:	da00      	bge.n	80054dc <_printf_common+0x14>
 80054da:	0013      	movs	r3, r2
 80054dc:	0022      	movs	r2, r4
 80054de:	6033      	str	r3, [r6, #0]
 80054e0:	3243      	adds	r2, #67	@ 0x43
 80054e2:	7812      	ldrb	r2, [r2, #0]
 80054e4:	2a00      	cmp	r2, #0
 80054e6:	d001      	beq.n	80054ec <_printf_common+0x24>
 80054e8:	3301      	adds	r3, #1
 80054ea:	6033      	str	r3, [r6, #0]
 80054ec:	6823      	ldr	r3, [r4, #0]
 80054ee:	069b      	lsls	r3, r3, #26
 80054f0:	d502      	bpl.n	80054f8 <_printf_common+0x30>
 80054f2:	6833      	ldr	r3, [r6, #0]
 80054f4:	3302      	adds	r3, #2
 80054f6:	6033      	str	r3, [r6, #0]
 80054f8:	6822      	ldr	r2, [r4, #0]
 80054fa:	2306      	movs	r3, #6
 80054fc:	0015      	movs	r5, r2
 80054fe:	401d      	ands	r5, r3
 8005500:	421a      	tst	r2, r3
 8005502:	d027      	beq.n	8005554 <_printf_common+0x8c>
 8005504:	0023      	movs	r3, r4
 8005506:	3343      	adds	r3, #67	@ 0x43
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	1e5a      	subs	r2, r3, #1
 800550c:	4193      	sbcs	r3, r2
 800550e:	6822      	ldr	r2, [r4, #0]
 8005510:	0692      	lsls	r2, r2, #26
 8005512:	d430      	bmi.n	8005576 <_printf_common+0xae>
 8005514:	0022      	movs	r2, r4
 8005516:	9901      	ldr	r1, [sp, #4]
 8005518:	9800      	ldr	r0, [sp, #0]
 800551a:	9d08      	ldr	r5, [sp, #32]
 800551c:	3243      	adds	r2, #67	@ 0x43
 800551e:	47a8      	blx	r5
 8005520:	3001      	adds	r0, #1
 8005522:	d025      	beq.n	8005570 <_printf_common+0xa8>
 8005524:	2206      	movs	r2, #6
 8005526:	6823      	ldr	r3, [r4, #0]
 8005528:	2500      	movs	r5, #0
 800552a:	4013      	ands	r3, r2
 800552c:	2b04      	cmp	r3, #4
 800552e:	d105      	bne.n	800553c <_printf_common+0x74>
 8005530:	6833      	ldr	r3, [r6, #0]
 8005532:	68e5      	ldr	r5, [r4, #12]
 8005534:	1aed      	subs	r5, r5, r3
 8005536:	43eb      	mvns	r3, r5
 8005538:	17db      	asrs	r3, r3, #31
 800553a:	401d      	ands	r5, r3
 800553c:	68a3      	ldr	r3, [r4, #8]
 800553e:	6922      	ldr	r2, [r4, #16]
 8005540:	4293      	cmp	r3, r2
 8005542:	dd01      	ble.n	8005548 <_printf_common+0x80>
 8005544:	1a9b      	subs	r3, r3, r2
 8005546:	18ed      	adds	r5, r5, r3
 8005548:	2600      	movs	r6, #0
 800554a:	42b5      	cmp	r5, r6
 800554c:	d120      	bne.n	8005590 <_printf_common+0xc8>
 800554e:	2000      	movs	r0, #0
 8005550:	e010      	b.n	8005574 <_printf_common+0xac>
 8005552:	3501      	adds	r5, #1
 8005554:	68e3      	ldr	r3, [r4, #12]
 8005556:	6832      	ldr	r2, [r6, #0]
 8005558:	1a9b      	subs	r3, r3, r2
 800555a:	42ab      	cmp	r3, r5
 800555c:	ddd2      	ble.n	8005504 <_printf_common+0x3c>
 800555e:	0022      	movs	r2, r4
 8005560:	2301      	movs	r3, #1
 8005562:	9901      	ldr	r1, [sp, #4]
 8005564:	9800      	ldr	r0, [sp, #0]
 8005566:	9f08      	ldr	r7, [sp, #32]
 8005568:	3219      	adds	r2, #25
 800556a:	47b8      	blx	r7
 800556c:	3001      	adds	r0, #1
 800556e:	d1f0      	bne.n	8005552 <_printf_common+0x8a>
 8005570:	2001      	movs	r0, #1
 8005572:	4240      	negs	r0, r0
 8005574:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005576:	2030      	movs	r0, #48	@ 0x30
 8005578:	18e1      	adds	r1, r4, r3
 800557a:	3143      	adds	r1, #67	@ 0x43
 800557c:	7008      	strb	r0, [r1, #0]
 800557e:	0021      	movs	r1, r4
 8005580:	1c5a      	adds	r2, r3, #1
 8005582:	3145      	adds	r1, #69	@ 0x45
 8005584:	7809      	ldrb	r1, [r1, #0]
 8005586:	18a2      	adds	r2, r4, r2
 8005588:	3243      	adds	r2, #67	@ 0x43
 800558a:	3302      	adds	r3, #2
 800558c:	7011      	strb	r1, [r2, #0]
 800558e:	e7c1      	b.n	8005514 <_printf_common+0x4c>
 8005590:	0022      	movs	r2, r4
 8005592:	2301      	movs	r3, #1
 8005594:	9901      	ldr	r1, [sp, #4]
 8005596:	9800      	ldr	r0, [sp, #0]
 8005598:	9f08      	ldr	r7, [sp, #32]
 800559a:	321a      	adds	r2, #26
 800559c:	47b8      	blx	r7
 800559e:	3001      	adds	r0, #1
 80055a0:	d0e6      	beq.n	8005570 <_printf_common+0xa8>
 80055a2:	3601      	adds	r6, #1
 80055a4:	e7d1      	b.n	800554a <_printf_common+0x82>
	...

080055a8 <_printf_i>:
 80055a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055aa:	b08b      	sub	sp, #44	@ 0x2c
 80055ac:	9206      	str	r2, [sp, #24]
 80055ae:	000a      	movs	r2, r1
 80055b0:	3243      	adds	r2, #67	@ 0x43
 80055b2:	9307      	str	r3, [sp, #28]
 80055b4:	9005      	str	r0, [sp, #20]
 80055b6:	9203      	str	r2, [sp, #12]
 80055b8:	7e0a      	ldrb	r2, [r1, #24]
 80055ba:	000c      	movs	r4, r1
 80055bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80055be:	2a78      	cmp	r2, #120	@ 0x78
 80055c0:	d809      	bhi.n	80055d6 <_printf_i+0x2e>
 80055c2:	2a62      	cmp	r2, #98	@ 0x62
 80055c4:	d80b      	bhi.n	80055de <_printf_i+0x36>
 80055c6:	2a00      	cmp	r2, #0
 80055c8:	d100      	bne.n	80055cc <_printf_i+0x24>
 80055ca:	e0ba      	b.n	8005742 <_printf_i+0x19a>
 80055cc:	497a      	ldr	r1, [pc, #488]	@ (80057b8 <_printf_i+0x210>)
 80055ce:	9104      	str	r1, [sp, #16]
 80055d0:	2a58      	cmp	r2, #88	@ 0x58
 80055d2:	d100      	bne.n	80055d6 <_printf_i+0x2e>
 80055d4:	e08e      	b.n	80056f4 <_printf_i+0x14c>
 80055d6:	0025      	movs	r5, r4
 80055d8:	3542      	adds	r5, #66	@ 0x42
 80055da:	702a      	strb	r2, [r5, #0]
 80055dc:	e022      	b.n	8005624 <_printf_i+0x7c>
 80055de:	0010      	movs	r0, r2
 80055e0:	3863      	subs	r0, #99	@ 0x63
 80055e2:	2815      	cmp	r0, #21
 80055e4:	d8f7      	bhi.n	80055d6 <_printf_i+0x2e>
 80055e6:	f7fa fd8d 	bl	8000104 <__gnu_thumb1_case_shi>
 80055ea:	0016      	.short	0x0016
 80055ec:	fff6001f 	.word	0xfff6001f
 80055f0:	fff6fff6 	.word	0xfff6fff6
 80055f4:	001ffff6 	.word	0x001ffff6
 80055f8:	fff6fff6 	.word	0xfff6fff6
 80055fc:	fff6fff6 	.word	0xfff6fff6
 8005600:	0036009f 	.word	0x0036009f
 8005604:	fff6007e 	.word	0xfff6007e
 8005608:	00b0fff6 	.word	0x00b0fff6
 800560c:	0036fff6 	.word	0x0036fff6
 8005610:	fff6fff6 	.word	0xfff6fff6
 8005614:	0082      	.short	0x0082
 8005616:	0025      	movs	r5, r4
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	3542      	adds	r5, #66	@ 0x42
 800561c:	1d11      	adds	r1, r2, #4
 800561e:	6019      	str	r1, [r3, #0]
 8005620:	6813      	ldr	r3, [r2, #0]
 8005622:	702b      	strb	r3, [r5, #0]
 8005624:	2301      	movs	r3, #1
 8005626:	e09e      	b.n	8005766 <_printf_i+0x1be>
 8005628:	6818      	ldr	r0, [r3, #0]
 800562a:	6809      	ldr	r1, [r1, #0]
 800562c:	1d02      	adds	r2, r0, #4
 800562e:	060d      	lsls	r5, r1, #24
 8005630:	d50b      	bpl.n	800564a <_printf_i+0xa2>
 8005632:	6806      	ldr	r6, [r0, #0]
 8005634:	601a      	str	r2, [r3, #0]
 8005636:	2e00      	cmp	r6, #0
 8005638:	da03      	bge.n	8005642 <_printf_i+0x9a>
 800563a:	232d      	movs	r3, #45	@ 0x2d
 800563c:	9a03      	ldr	r2, [sp, #12]
 800563e:	4276      	negs	r6, r6
 8005640:	7013      	strb	r3, [r2, #0]
 8005642:	4b5d      	ldr	r3, [pc, #372]	@ (80057b8 <_printf_i+0x210>)
 8005644:	270a      	movs	r7, #10
 8005646:	9304      	str	r3, [sp, #16]
 8005648:	e018      	b.n	800567c <_printf_i+0xd4>
 800564a:	6806      	ldr	r6, [r0, #0]
 800564c:	601a      	str	r2, [r3, #0]
 800564e:	0649      	lsls	r1, r1, #25
 8005650:	d5f1      	bpl.n	8005636 <_printf_i+0x8e>
 8005652:	b236      	sxth	r6, r6
 8005654:	e7ef      	b.n	8005636 <_printf_i+0x8e>
 8005656:	6808      	ldr	r0, [r1, #0]
 8005658:	6819      	ldr	r1, [r3, #0]
 800565a:	c940      	ldmia	r1!, {r6}
 800565c:	0605      	lsls	r5, r0, #24
 800565e:	d402      	bmi.n	8005666 <_printf_i+0xbe>
 8005660:	0640      	lsls	r0, r0, #25
 8005662:	d500      	bpl.n	8005666 <_printf_i+0xbe>
 8005664:	b2b6      	uxth	r6, r6
 8005666:	6019      	str	r1, [r3, #0]
 8005668:	4b53      	ldr	r3, [pc, #332]	@ (80057b8 <_printf_i+0x210>)
 800566a:	270a      	movs	r7, #10
 800566c:	9304      	str	r3, [sp, #16]
 800566e:	2a6f      	cmp	r2, #111	@ 0x6f
 8005670:	d100      	bne.n	8005674 <_printf_i+0xcc>
 8005672:	3f02      	subs	r7, #2
 8005674:	0023      	movs	r3, r4
 8005676:	2200      	movs	r2, #0
 8005678:	3343      	adds	r3, #67	@ 0x43
 800567a:	701a      	strb	r2, [r3, #0]
 800567c:	6863      	ldr	r3, [r4, #4]
 800567e:	60a3      	str	r3, [r4, #8]
 8005680:	2b00      	cmp	r3, #0
 8005682:	db06      	blt.n	8005692 <_printf_i+0xea>
 8005684:	2104      	movs	r1, #4
 8005686:	6822      	ldr	r2, [r4, #0]
 8005688:	9d03      	ldr	r5, [sp, #12]
 800568a:	438a      	bics	r2, r1
 800568c:	6022      	str	r2, [r4, #0]
 800568e:	4333      	orrs	r3, r6
 8005690:	d00c      	beq.n	80056ac <_printf_i+0x104>
 8005692:	9d03      	ldr	r5, [sp, #12]
 8005694:	0030      	movs	r0, r6
 8005696:	0039      	movs	r1, r7
 8005698:	f7fa fdc4 	bl	8000224 <__aeabi_uidivmod>
 800569c:	9b04      	ldr	r3, [sp, #16]
 800569e:	3d01      	subs	r5, #1
 80056a0:	5c5b      	ldrb	r3, [r3, r1]
 80056a2:	702b      	strb	r3, [r5, #0]
 80056a4:	0033      	movs	r3, r6
 80056a6:	0006      	movs	r6, r0
 80056a8:	429f      	cmp	r7, r3
 80056aa:	d9f3      	bls.n	8005694 <_printf_i+0xec>
 80056ac:	2f08      	cmp	r7, #8
 80056ae:	d109      	bne.n	80056c4 <_printf_i+0x11c>
 80056b0:	6823      	ldr	r3, [r4, #0]
 80056b2:	07db      	lsls	r3, r3, #31
 80056b4:	d506      	bpl.n	80056c4 <_printf_i+0x11c>
 80056b6:	6862      	ldr	r2, [r4, #4]
 80056b8:	6923      	ldr	r3, [r4, #16]
 80056ba:	429a      	cmp	r2, r3
 80056bc:	dc02      	bgt.n	80056c4 <_printf_i+0x11c>
 80056be:	2330      	movs	r3, #48	@ 0x30
 80056c0:	3d01      	subs	r5, #1
 80056c2:	702b      	strb	r3, [r5, #0]
 80056c4:	9b03      	ldr	r3, [sp, #12]
 80056c6:	1b5b      	subs	r3, r3, r5
 80056c8:	6123      	str	r3, [r4, #16]
 80056ca:	9b07      	ldr	r3, [sp, #28]
 80056cc:	0021      	movs	r1, r4
 80056ce:	9300      	str	r3, [sp, #0]
 80056d0:	9805      	ldr	r0, [sp, #20]
 80056d2:	9b06      	ldr	r3, [sp, #24]
 80056d4:	aa09      	add	r2, sp, #36	@ 0x24
 80056d6:	f7ff fef7 	bl	80054c8 <_printf_common>
 80056da:	3001      	adds	r0, #1
 80056dc:	d148      	bne.n	8005770 <_printf_i+0x1c8>
 80056de:	2001      	movs	r0, #1
 80056e0:	4240      	negs	r0, r0
 80056e2:	b00b      	add	sp, #44	@ 0x2c
 80056e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056e6:	2220      	movs	r2, #32
 80056e8:	6809      	ldr	r1, [r1, #0]
 80056ea:	430a      	orrs	r2, r1
 80056ec:	6022      	str	r2, [r4, #0]
 80056ee:	2278      	movs	r2, #120	@ 0x78
 80056f0:	4932      	ldr	r1, [pc, #200]	@ (80057bc <_printf_i+0x214>)
 80056f2:	9104      	str	r1, [sp, #16]
 80056f4:	0021      	movs	r1, r4
 80056f6:	3145      	adds	r1, #69	@ 0x45
 80056f8:	700a      	strb	r2, [r1, #0]
 80056fa:	6819      	ldr	r1, [r3, #0]
 80056fc:	6822      	ldr	r2, [r4, #0]
 80056fe:	c940      	ldmia	r1!, {r6}
 8005700:	0610      	lsls	r0, r2, #24
 8005702:	d402      	bmi.n	800570a <_printf_i+0x162>
 8005704:	0650      	lsls	r0, r2, #25
 8005706:	d500      	bpl.n	800570a <_printf_i+0x162>
 8005708:	b2b6      	uxth	r6, r6
 800570a:	6019      	str	r1, [r3, #0]
 800570c:	07d3      	lsls	r3, r2, #31
 800570e:	d502      	bpl.n	8005716 <_printf_i+0x16e>
 8005710:	2320      	movs	r3, #32
 8005712:	4313      	orrs	r3, r2
 8005714:	6023      	str	r3, [r4, #0]
 8005716:	2e00      	cmp	r6, #0
 8005718:	d001      	beq.n	800571e <_printf_i+0x176>
 800571a:	2710      	movs	r7, #16
 800571c:	e7aa      	b.n	8005674 <_printf_i+0xcc>
 800571e:	2220      	movs	r2, #32
 8005720:	6823      	ldr	r3, [r4, #0]
 8005722:	4393      	bics	r3, r2
 8005724:	6023      	str	r3, [r4, #0]
 8005726:	e7f8      	b.n	800571a <_printf_i+0x172>
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	680d      	ldr	r5, [r1, #0]
 800572c:	1d10      	adds	r0, r2, #4
 800572e:	6949      	ldr	r1, [r1, #20]
 8005730:	6018      	str	r0, [r3, #0]
 8005732:	6813      	ldr	r3, [r2, #0]
 8005734:	062e      	lsls	r6, r5, #24
 8005736:	d501      	bpl.n	800573c <_printf_i+0x194>
 8005738:	6019      	str	r1, [r3, #0]
 800573a:	e002      	b.n	8005742 <_printf_i+0x19a>
 800573c:	066d      	lsls	r5, r5, #25
 800573e:	d5fb      	bpl.n	8005738 <_printf_i+0x190>
 8005740:	8019      	strh	r1, [r3, #0]
 8005742:	2300      	movs	r3, #0
 8005744:	9d03      	ldr	r5, [sp, #12]
 8005746:	6123      	str	r3, [r4, #16]
 8005748:	e7bf      	b.n	80056ca <_printf_i+0x122>
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	1d11      	adds	r1, r2, #4
 800574e:	6019      	str	r1, [r3, #0]
 8005750:	6815      	ldr	r5, [r2, #0]
 8005752:	2100      	movs	r1, #0
 8005754:	0028      	movs	r0, r5
 8005756:	6862      	ldr	r2, [r4, #4]
 8005758:	f000 f91c 	bl	8005994 <memchr>
 800575c:	2800      	cmp	r0, #0
 800575e:	d001      	beq.n	8005764 <_printf_i+0x1bc>
 8005760:	1b40      	subs	r0, r0, r5
 8005762:	6060      	str	r0, [r4, #4]
 8005764:	6863      	ldr	r3, [r4, #4]
 8005766:	6123      	str	r3, [r4, #16]
 8005768:	2300      	movs	r3, #0
 800576a:	9a03      	ldr	r2, [sp, #12]
 800576c:	7013      	strb	r3, [r2, #0]
 800576e:	e7ac      	b.n	80056ca <_printf_i+0x122>
 8005770:	002a      	movs	r2, r5
 8005772:	6923      	ldr	r3, [r4, #16]
 8005774:	9906      	ldr	r1, [sp, #24]
 8005776:	9805      	ldr	r0, [sp, #20]
 8005778:	9d07      	ldr	r5, [sp, #28]
 800577a:	47a8      	blx	r5
 800577c:	3001      	adds	r0, #1
 800577e:	d0ae      	beq.n	80056de <_printf_i+0x136>
 8005780:	6823      	ldr	r3, [r4, #0]
 8005782:	079b      	lsls	r3, r3, #30
 8005784:	d415      	bmi.n	80057b2 <_printf_i+0x20a>
 8005786:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005788:	68e0      	ldr	r0, [r4, #12]
 800578a:	4298      	cmp	r0, r3
 800578c:	daa9      	bge.n	80056e2 <_printf_i+0x13a>
 800578e:	0018      	movs	r0, r3
 8005790:	e7a7      	b.n	80056e2 <_printf_i+0x13a>
 8005792:	0022      	movs	r2, r4
 8005794:	2301      	movs	r3, #1
 8005796:	9906      	ldr	r1, [sp, #24]
 8005798:	9805      	ldr	r0, [sp, #20]
 800579a:	9e07      	ldr	r6, [sp, #28]
 800579c:	3219      	adds	r2, #25
 800579e:	47b0      	blx	r6
 80057a0:	3001      	adds	r0, #1
 80057a2:	d09c      	beq.n	80056de <_printf_i+0x136>
 80057a4:	3501      	adds	r5, #1
 80057a6:	68e3      	ldr	r3, [r4, #12]
 80057a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80057aa:	1a9b      	subs	r3, r3, r2
 80057ac:	42ab      	cmp	r3, r5
 80057ae:	dcf0      	bgt.n	8005792 <_printf_i+0x1ea>
 80057b0:	e7e9      	b.n	8005786 <_printf_i+0x1de>
 80057b2:	2500      	movs	r5, #0
 80057b4:	e7f7      	b.n	80057a6 <_printf_i+0x1fe>
 80057b6:	46c0      	nop			@ (mov r8, r8)
 80057b8:	08005cbc 	.word	0x08005cbc
 80057bc:	08005ccd 	.word	0x08005ccd

080057c0 <__swbuf_r>:
 80057c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057c2:	0006      	movs	r6, r0
 80057c4:	000d      	movs	r5, r1
 80057c6:	0014      	movs	r4, r2
 80057c8:	2800      	cmp	r0, #0
 80057ca:	d004      	beq.n	80057d6 <__swbuf_r+0x16>
 80057cc:	6a03      	ldr	r3, [r0, #32]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d101      	bne.n	80057d6 <__swbuf_r+0x16>
 80057d2:	f7ff fa2b 	bl	8004c2c <__sinit>
 80057d6:	69a3      	ldr	r3, [r4, #24]
 80057d8:	60a3      	str	r3, [r4, #8]
 80057da:	89a3      	ldrh	r3, [r4, #12]
 80057dc:	071b      	lsls	r3, r3, #28
 80057de:	d502      	bpl.n	80057e6 <__swbuf_r+0x26>
 80057e0:	6923      	ldr	r3, [r4, #16]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d109      	bne.n	80057fa <__swbuf_r+0x3a>
 80057e6:	0021      	movs	r1, r4
 80057e8:	0030      	movs	r0, r6
 80057ea:	f000 f82b 	bl	8005844 <__swsetup_r>
 80057ee:	2800      	cmp	r0, #0
 80057f0:	d003      	beq.n	80057fa <__swbuf_r+0x3a>
 80057f2:	2501      	movs	r5, #1
 80057f4:	426d      	negs	r5, r5
 80057f6:	0028      	movs	r0, r5
 80057f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057fa:	6923      	ldr	r3, [r4, #16]
 80057fc:	6820      	ldr	r0, [r4, #0]
 80057fe:	b2ef      	uxtb	r7, r5
 8005800:	1ac0      	subs	r0, r0, r3
 8005802:	6963      	ldr	r3, [r4, #20]
 8005804:	b2ed      	uxtb	r5, r5
 8005806:	4283      	cmp	r3, r0
 8005808:	dc05      	bgt.n	8005816 <__swbuf_r+0x56>
 800580a:	0021      	movs	r1, r4
 800580c:	0030      	movs	r0, r6
 800580e:	f7ff fcc3 	bl	8005198 <_fflush_r>
 8005812:	2800      	cmp	r0, #0
 8005814:	d1ed      	bne.n	80057f2 <__swbuf_r+0x32>
 8005816:	68a3      	ldr	r3, [r4, #8]
 8005818:	3001      	adds	r0, #1
 800581a:	3b01      	subs	r3, #1
 800581c:	60a3      	str	r3, [r4, #8]
 800581e:	6823      	ldr	r3, [r4, #0]
 8005820:	1c5a      	adds	r2, r3, #1
 8005822:	6022      	str	r2, [r4, #0]
 8005824:	701f      	strb	r7, [r3, #0]
 8005826:	6963      	ldr	r3, [r4, #20]
 8005828:	4283      	cmp	r3, r0
 800582a:	d004      	beq.n	8005836 <__swbuf_r+0x76>
 800582c:	89a3      	ldrh	r3, [r4, #12]
 800582e:	07db      	lsls	r3, r3, #31
 8005830:	d5e1      	bpl.n	80057f6 <__swbuf_r+0x36>
 8005832:	2d0a      	cmp	r5, #10
 8005834:	d1df      	bne.n	80057f6 <__swbuf_r+0x36>
 8005836:	0021      	movs	r1, r4
 8005838:	0030      	movs	r0, r6
 800583a:	f7ff fcad 	bl	8005198 <_fflush_r>
 800583e:	2800      	cmp	r0, #0
 8005840:	d0d9      	beq.n	80057f6 <__swbuf_r+0x36>
 8005842:	e7d6      	b.n	80057f2 <__swbuf_r+0x32>

08005844 <__swsetup_r>:
 8005844:	4b2d      	ldr	r3, [pc, #180]	@ (80058fc <__swsetup_r+0xb8>)
 8005846:	b570      	push	{r4, r5, r6, lr}
 8005848:	0005      	movs	r5, r0
 800584a:	6818      	ldr	r0, [r3, #0]
 800584c:	000c      	movs	r4, r1
 800584e:	2800      	cmp	r0, #0
 8005850:	d004      	beq.n	800585c <__swsetup_r+0x18>
 8005852:	6a03      	ldr	r3, [r0, #32]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d101      	bne.n	800585c <__swsetup_r+0x18>
 8005858:	f7ff f9e8 	bl	8004c2c <__sinit>
 800585c:	220c      	movs	r2, #12
 800585e:	5ea3      	ldrsh	r3, [r4, r2]
 8005860:	071a      	lsls	r2, r3, #28
 8005862:	d423      	bmi.n	80058ac <__swsetup_r+0x68>
 8005864:	06da      	lsls	r2, r3, #27
 8005866:	d407      	bmi.n	8005878 <__swsetup_r+0x34>
 8005868:	2209      	movs	r2, #9
 800586a:	602a      	str	r2, [r5, #0]
 800586c:	2240      	movs	r2, #64	@ 0x40
 800586e:	2001      	movs	r0, #1
 8005870:	4313      	orrs	r3, r2
 8005872:	81a3      	strh	r3, [r4, #12]
 8005874:	4240      	negs	r0, r0
 8005876:	e03a      	b.n	80058ee <__swsetup_r+0xaa>
 8005878:	075b      	lsls	r3, r3, #29
 800587a:	d513      	bpl.n	80058a4 <__swsetup_r+0x60>
 800587c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800587e:	2900      	cmp	r1, #0
 8005880:	d008      	beq.n	8005894 <__swsetup_r+0x50>
 8005882:	0023      	movs	r3, r4
 8005884:	3344      	adds	r3, #68	@ 0x44
 8005886:	4299      	cmp	r1, r3
 8005888:	d002      	beq.n	8005890 <__swsetup_r+0x4c>
 800588a:	0028      	movs	r0, r5
 800588c:	f7ff faf8 	bl	8004e80 <_free_r>
 8005890:	2300      	movs	r3, #0
 8005892:	6363      	str	r3, [r4, #52]	@ 0x34
 8005894:	2224      	movs	r2, #36	@ 0x24
 8005896:	89a3      	ldrh	r3, [r4, #12]
 8005898:	4393      	bics	r3, r2
 800589a:	81a3      	strh	r3, [r4, #12]
 800589c:	2300      	movs	r3, #0
 800589e:	6063      	str	r3, [r4, #4]
 80058a0:	6923      	ldr	r3, [r4, #16]
 80058a2:	6023      	str	r3, [r4, #0]
 80058a4:	2308      	movs	r3, #8
 80058a6:	89a2      	ldrh	r2, [r4, #12]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	81a3      	strh	r3, [r4, #12]
 80058ac:	6923      	ldr	r3, [r4, #16]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d10b      	bne.n	80058ca <__swsetup_r+0x86>
 80058b2:	21a0      	movs	r1, #160	@ 0xa0
 80058b4:	2280      	movs	r2, #128	@ 0x80
 80058b6:	89a3      	ldrh	r3, [r4, #12]
 80058b8:	0089      	lsls	r1, r1, #2
 80058ba:	0092      	lsls	r2, r2, #2
 80058bc:	400b      	ands	r3, r1
 80058be:	4293      	cmp	r3, r2
 80058c0:	d003      	beq.n	80058ca <__swsetup_r+0x86>
 80058c2:	0021      	movs	r1, r4
 80058c4:	0028      	movs	r0, r5
 80058c6:	f000 f89b 	bl	8005a00 <__smakebuf_r>
 80058ca:	220c      	movs	r2, #12
 80058cc:	5ea3      	ldrsh	r3, [r4, r2]
 80058ce:	2101      	movs	r1, #1
 80058d0:	001a      	movs	r2, r3
 80058d2:	400a      	ands	r2, r1
 80058d4:	420b      	tst	r3, r1
 80058d6:	d00b      	beq.n	80058f0 <__swsetup_r+0xac>
 80058d8:	2200      	movs	r2, #0
 80058da:	60a2      	str	r2, [r4, #8]
 80058dc:	6962      	ldr	r2, [r4, #20]
 80058de:	4252      	negs	r2, r2
 80058e0:	61a2      	str	r2, [r4, #24]
 80058e2:	2000      	movs	r0, #0
 80058e4:	6922      	ldr	r2, [r4, #16]
 80058e6:	4282      	cmp	r2, r0
 80058e8:	d101      	bne.n	80058ee <__swsetup_r+0xaa>
 80058ea:	061a      	lsls	r2, r3, #24
 80058ec:	d4be      	bmi.n	800586c <__swsetup_r+0x28>
 80058ee:	bd70      	pop	{r4, r5, r6, pc}
 80058f0:	0799      	lsls	r1, r3, #30
 80058f2:	d400      	bmi.n	80058f6 <__swsetup_r+0xb2>
 80058f4:	6962      	ldr	r2, [r4, #20]
 80058f6:	60a2      	str	r2, [r4, #8]
 80058f8:	e7f3      	b.n	80058e2 <__swsetup_r+0x9e>
 80058fa:	46c0      	nop			@ (mov r8, r8)
 80058fc:	20000040 	.word	0x20000040

08005900 <_raise_r>:
 8005900:	b570      	push	{r4, r5, r6, lr}
 8005902:	0004      	movs	r4, r0
 8005904:	000d      	movs	r5, r1
 8005906:	291f      	cmp	r1, #31
 8005908:	d904      	bls.n	8005914 <_raise_r+0x14>
 800590a:	2316      	movs	r3, #22
 800590c:	6003      	str	r3, [r0, #0]
 800590e:	2001      	movs	r0, #1
 8005910:	4240      	negs	r0, r0
 8005912:	bd70      	pop	{r4, r5, r6, pc}
 8005914:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8005916:	2b00      	cmp	r3, #0
 8005918:	d004      	beq.n	8005924 <_raise_r+0x24>
 800591a:	008a      	lsls	r2, r1, #2
 800591c:	189b      	adds	r3, r3, r2
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	2a00      	cmp	r2, #0
 8005922:	d108      	bne.n	8005936 <_raise_r+0x36>
 8005924:	0020      	movs	r0, r4
 8005926:	f000 f831 	bl	800598c <_getpid_r>
 800592a:	002a      	movs	r2, r5
 800592c:	0001      	movs	r1, r0
 800592e:	0020      	movs	r0, r4
 8005930:	f000 f81a 	bl	8005968 <_kill_r>
 8005934:	e7ed      	b.n	8005912 <_raise_r+0x12>
 8005936:	2a01      	cmp	r2, #1
 8005938:	d009      	beq.n	800594e <_raise_r+0x4e>
 800593a:	1c51      	adds	r1, r2, #1
 800593c:	d103      	bne.n	8005946 <_raise_r+0x46>
 800593e:	2316      	movs	r3, #22
 8005940:	6003      	str	r3, [r0, #0]
 8005942:	2001      	movs	r0, #1
 8005944:	e7e5      	b.n	8005912 <_raise_r+0x12>
 8005946:	2100      	movs	r1, #0
 8005948:	0028      	movs	r0, r5
 800594a:	6019      	str	r1, [r3, #0]
 800594c:	4790      	blx	r2
 800594e:	2000      	movs	r0, #0
 8005950:	e7df      	b.n	8005912 <_raise_r+0x12>
	...

08005954 <raise>:
 8005954:	b510      	push	{r4, lr}
 8005956:	4b03      	ldr	r3, [pc, #12]	@ (8005964 <raise+0x10>)
 8005958:	0001      	movs	r1, r0
 800595a:	6818      	ldr	r0, [r3, #0]
 800595c:	f7ff ffd0 	bl	8005900 <_raise_r>
 8005960:	bd10      	pop	{r4, pc}
 8005962:	46c0      	nop			@ (mov r8, r8)
 8005964:	20000040 	.word	0x20000040

08005968 <_kill_r>:
 8005968:	2300      	movs	r3, #0
 800596a:	b570      	push	{r4, r5, r6, lr}
 800596c:	4d06      	ldr	r5, [pc, #24]	@ (8005988 <_kill_r+0x20>)
 800596e:	0004      	movs	r4, r0
 8005970:	0008      	movs	r0, r1
 8005972:	0011      	movs	r1, r2
 8005974:	602b      	str	r3, [r5, #0]
 8005976:	f7fc fc23 	bl	80021c0 <_kill>
 800597a:	1c43      	adds	r3, r0, #1
 800597c:	d103      	bne.n	8005986 <_kill_r+0x1e>
 800597e:	682b      	ldr	r3, [r5, #0]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d000      	beq.n	8005986 <_kill_r+0x1e>
 8005984:	6023      	str	r3, [r4, #0]
 8005986:	bd70      	pop	{r4, r5, r6, pc}
 8005988:	2000086c 	.word	0x2000086c

0800598c <_getpid_r>:
 800598c:	b510      	push	{r4, lr}
 800598e:	f7fc fc11 	bl	80021b4 <_getpid>
 8005992:	bd10      	pop	{r4, pc}

08005994 <memchr>:
 8005994:	b2c9      	uxtb	r1, r1
 8005996:	1882      	adds	r2, r0, r2
 8005998:	4290      	cmp	r0, r2
 800599a:	d101      	bne.n	80059a0 <memchr+0xc>
 800599c:	2000      	movs	r0, #0
 800599e:	4770      	bx	lr
 80059a0:	7803      	ldrb	r3, [r0, #0]
 80059a2:	428b      	cmp	r3, r1
 80059a4:	d0fb      	beq.n	800599e <memchr+0xa>
 80059a6:	3001      	adds	r0, #1
 80059a8:	e7f6      	b.n	8005998 <memchr+0x4>
	...

080059ac <__swhatbuf_r>:
 80059ac:	b570      	push	{r4, r5, r6, lr}
 80059ae:	000e      	movs	r6, r1
 80059b0:	001d      	movs	r5, r3
 80059b2:	230e      	movs	r3, #14
 80059b4:	5ec9      	ldrsh	r1, [r1, r3]
 80059b6:	0014      	movs	r4, r2
 80059b8:	b096      	sub	sp, #88	@ 0x58
 80059ba:	2900      	cmp	r1, #0
 80059bc:	da0c      	bge.n	80059d8 <__swhatbuf_r+0x2c>
 80059be:	89b2      	ldrh	r2, [r6, #12]
 80059c0:	2380      	movs	r3, #128	@ 0x80
 80059c2:	0011      	movs	r1, r2
 80059c4:	4019      	ands	r1, r3
 80059c6:	421a      	tst	r2, r3
 80059c8:	d114      	bne.n	80059f4 <__swhatbuf_r+0x48>
 80059ca:	2380      	movs	r3, #128	@ 0x80
 80059cc:	00db      	lsls	r3, r3, #3
 80059ce:	2000      	movs	r0, #0
 80059d0:	6029      	str	r1, [r5, #0]
 80059d2:	6023      	str	r3, [r4, #0]
 80059d4:	b016      	add	sp, #88	@ 0x58
 80059d6:	bd70      	pop	{r4, r5, r6, pc}
 80059d8:	466a      	mov	r2, sp
 80059da:	f000 f853 	bl	8005a84 <_fstat_r>
 80059de:	2800      	cmp	r0, #0
 80059e0:	dbed      	blt.n	80059be <__swhatbuf_r+0x12>
 80059e2:	23f0      	movs	r3, #240	@ 0xf0
 80059e4:	9901      	ldr	r1, [sp, #4]
 80059e6:	021b      	lsls	r3, r3, #8
 80059e8:	4019      	ands	r1, r3
 80059ea:	4b04      	ldr	r3, [pc, #16]	@ (80059fc <__swhatbuf_r+0x50>)
 80059ec:	18c9      	adds	r1, r1, r3
 80059ee:	424b      	negs	r3, r1
 80059f0:	4159      	adcs	r1, r3
 80059f2:	e7ea      	b.n	80059ca <__swhatbuf_r+0x1e>
 80059f4:	2100      	movs	r1, #0
 80059f6:	2340      	movs	r3, #64	@ 0x40
 80059f8:	e7e9      	b.n	80059ce <__swhatbuf_r+0x22>
 80059fa:	46c0      	nop			@ (mov r8, r8)
 80059fc:	ffffe000 	.word	0xffffe000

08005a00 <__smakebuf_r>:
 8005a00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a02:	2602      	movs	r6, #2
 8005a04:	898b      	ldrh	r3, [r1, #12]
 8005a06:	0005      	movs	r5, r0
 8005a08:	000c      	movs	r4, r1
 8005a0a:	b085      	sub	sp, #20
 8005a0c:	4233      	tst	r3, r6
 8005a0e:	d007      	beq.n	8005a20 <__smakebuf_r+0x20>
 8005a10:	0023      	movs	r3, r4
 8005a12:	3347      	adds	r3, #71	@ 0x47
 8005a14:	6023      	str	r3, [r4, #0]
 8005a16:	6123      	str	r3, [r4, #16]
 8005a18:	2301      	movs	r3, #1
 8005a1a:	6163      	str	r3, [r4, #20]
 8005a1c:	b005      	add	sp, #20
 8005a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a20:	ab03      	add	r3, sp, #12
 8005a22:	aa02      	add	r2, sp, #8
 8005a24:	f7ff ffc2 	bl	80059ac <__swhatbuf_r>
 8005a28:	9f02      	ldr	r7, [sp, #8]
 8005a2a:	9001      	str	r0, [sp, #4]
 8005a2c:	0039      	movs	r1, r7
 8005a2e:	0028      	movs	r0, r5
 8005a30:	f7ff fa9c 	bl	8004f6c <_malloc_r>
 8005a34:	2800      	cmp	r0, #0
 8005a36:	d108      	bne.n	8005a4a <__smakebuf_r+0x4a>
 8005a38:	220c      	movs	r2, #12
 8005a3a:	5ea3      	ldrsh	r3, [r4, r2]
 8005a3c:	059a      	lsls	r2, r3, #22
 8005a3e:	d4ed      	bmi.n	8005a1c <__smakebuf_r+0x1c>
 8005a40:	2203      	movs	r2, #3
 8005a42:	4393      	bics	r3, r2
 8005a44:	431e      	orrs	r6, r3
 8005a46:	81a6      	strh	r6, [r4, #12]
 8005a48:	e7e2      	b.n	8005a10 <__smakebuf_r+0x10>
 8005a4a:	2380      	movs	r3, #128	@ 0x80
 8005a4c:	89a2      	ldrh	r2, [r4, #12]
 8005a4e:	6020      	str	r0, [r4, #0]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	81a3      	strh	r3, [r4, #12]
 8005a54:	9b03      	ldr	r3, [sp, #12]
 8005a56:	6120      	str	r0, [r4, #16]
 8005a58:	6167      	str	r7, [r4, #20]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d00c      	beq.n	8005a78 <__smakebuf_r+0x78>
 8005a5e:	0028      	movs	r0, r5
 8005a60:	230e      	movs	r3, #14
 8005a62:	5ee1      	ldrsh	r1, [r4, r3]
 8005a64:	f000 f820 	bl	8005aa8 <_isatty_r>
 8005a68:	2800      	cmp	r0, #0
 8005a6a:	d005      	beq.n	8005a78 <__smakebuf_r+0x78>
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	89a2      	ldrh	r2, [r4, #12]
 8005a70:	439a      	bics	r2, r3
 8005a72:	3b02      	subs	r3, #2
 8005a74:	4313      	orrs	r3, r2
 8005a76:	81a3      	strh	r3, [r4, #12]
 8005a78:	89a3      	ldrh	r3, [r4, #12]
 8005a7a:	9a01      	ldr	r2, [sp, #4]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	81a3      	strh	r3, [r4, #12]
 8005a80:	e7cc      	b.n	8005a1c <__smakebuf_r+0x1c>
	...

08005a84 <_fstat_r>:
 8005a84:	2300      	movs	r3, #0
 8005a86:	b570      	push	{r4, r5, r6, lr}
 8005a88:	4d06      	ldr	r5, [pc, #24]	@ (8005aa4 <_fstat_r+0x20>)
 8005a8a:	0004      	movs	r4, r0
 8005a8c:	0008      	movs	r0, r1
 8005a8e:	0011      	movs	r1, r2
 8005a90:	602b      	str	r3, [r5, #0]
 8005a92:	f7fc fbf5 	bl	8002280 <_fstat>
 8005a96:	1c43      	adds	r3, r0, #1
 8005a98:	d103      	bne.n	8005aa2 <_fstat_r+0x1e>
 8005a9a:	682b      	ldr	r3, [r5, #0]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d000      	beq.n	8005aa2 <_fstat_r+0x1e>
 8005aa0:	6023      	str	r3, [r4, #0]
 8005aa2:	bd70      	pop	{r4, r5, r6, pc}
 8005aa4:	2000086c 	.word	0x2000086c

08005aa8 <_isatty_r>:
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	b570      	push	{r4, r5, r6, lr}
 8005aac:	4d06      	ldr	r5, [pc, #24]	@ (8005ac8 <_isatty_r+0x20>)
 8005aae:	0004      	movs	r4, r0
 8005ab0:	0008      	movs	r0, r1
 8005ab2:	602b      	str	r3, [r5, #0]
 8005ab4:	f7fc fbf2 	bl	800229c <_isatty>
 8005ab8:	1c43      	adds	r3, r0, #1
 8005aba:	d103      	bne.n	8005ac4 <_isatty_r+0x1c>
 8005abc:	682b      	ldr	r3, [r5, #0]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d000      	beq.n	8005ac4 <_isatty_r+0x1c>
 8005ac2:	6023      	str	r3, [r4, #0]
 8005ac4:	bd70      	pop	{r4, r5, r6, pc}
 8005ac6:	46c0      	nop			@ (mov r8, r8)
 8005ac8:	2000086c 	.word	0x2000086c

08005acc <_init>:
 8005acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ace:	46c0      	nop			@ (mov r8, r8)
 8005ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ad2:	bc08      	pop	{r3}
 8005ad4:	469e      	mov	lr, r3
 8005ad6:	4770      	bx	lr

08005ad8 <_fini>:
 8005ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ada:	46c0      	nop			@ (mov r8, r8)
 8005adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ade:	bc08      	pop	{r3}
 8005ae0:	469e      	mov	lr, r3
 8005ae2:	4770      	bx	lr
