[07/12 15:14:02      0s] 
[07/12 15:14:02      0s] Cadence Innovus(TM) Implementation System.
[07/12 15:14:02      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/12 15:14:02      0s] 
[07/12 15:14:02      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[07/12 15:14:02      0s] Options:	
[07/12 15:14:02      0s] Date:		Fri Jul 12 15:14:02 2024
[07/12 15:14:02      0s] Host:		c2s (x86_64 w/Linux 4.18.0-513.24.1.el8_9.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-1620 v3 @ 3.50GHz 10240KB)
[07/12 15:14:02      0s] OS:		Red Hat Enterprise Linux 8.9 (Ootpa)
[07/12 15:14:02      0s] 
[07/12 15:14:02      0s] License:
[07/12 15:14:02      0s] 		[15:14:02.275817] Configured Lic search path (21.01-s002): 5280@14.139.1.126

[07/12 15:14:03      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[07/12 15:14:03      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/12 15:14:17     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[07/12 15:14:20     14s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[07/12 15:14:20     14s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[07/12 15:14:20     14s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[07/12 15:14:20     14s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[07/12 15:14:20     14s] @(#)CDS: CPE v21.18-s053
[07/12 15:14:20     14s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[07/12 15:14:20     14s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[07/12 15:14:20     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/12 15:14:20     14s] @(#)CDS: RCDB 11.15.0
[07/12 15:14:20     14s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[07/12 15:14:20     14s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[07/12 15:14:20     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1632230_c2s_user1_WLiUaX.

[07/12 15:14:20     14s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[07/12 15:14:22     16s] 
[07/12 15:14:22     16s] **INFO:  MMMC transition support version v31-84 
[07/12 15:14:22     16s] 
[07/12 15:14:22     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/12 15:14:22     16s] <CMD> suppressMessage ENCEXT-2799
[07/12 15:14:22     16s] <CMD> win
[07/12 15:14:25     16s] <CMD> zoomBox -0.02500 -0.02200 0.13000 0.11700
[07/12 15:14:40     17s] <CMD> encMessage warning 0
[07/12 15:14:40     17s] Suppress "**WARN ..." messages.
[07/12 15:14:40     17s] <CMD> encMessage debug 0
[07/12 15:14:40     17s] <CMD> is_common_ui_mode
[07/12 15:14:40     17s] <CMD> restoreDesign /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat single_port_ram
[07/12 15:14:40     17s] #% Begin load design ... (date=07/12 15:14:40, mem=1024.2M)
[07/12 15:14:40     18s] Loading design 'single_port_ram' saved by 'Innovus' '21.18-s099_1' on 'Fri Jul 12 15:13:01 2024'.
[07/12 15:14:40     18s] % Begin Load MMMC data ... (date=07/12 15:14:40, mem=1027.3M)
[07/12 15:14:40     18s] % End Load MMMC data ... (date=07/12 15:14:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1027.4M, current mem=1027.4M)
[07/12 15:14:40     18s] 
[07/12 15:14:40     18s] Loading LEF file /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/lef/tsl180l4.lef ...
[07/12 15:14:40     18s] 
[07/12 15:14:40     18s] Loading LEF file /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/lef/tsl18fs120_scl.lef ...
[07/12 15:14:40     18s] Set DBUPerIGU to M2 pitch 560.
[07/12 15:14:40     18s] 
[07/12 15:14:40     18s] Loading LEF file /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/lef/tsl18cio150_4lm.lef ...
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:14:40     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:14:40     18s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[07/12 15:14:40     18s] To increase the message display limit, refer to the product command reference manual.
[07/12 15:14:40     18s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[07/12 15:14:40     18s] Loading view definition file from /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/viewDefinition.tcl
[07/12 15:14:40     18s] Reading max_timing timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
[07/12 15:14:41     18s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 104953)
[07/12 15:14:41     18s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 157476)
[07/12 15:14:41     18s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 288762)
[07/12 15:14:41     18s] Read 534 cells in library 'tsl18fs120_scl_ss' 
[07/12 15:14:41     18s] Reading max_timing timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib' ...
[07/12 15:14:41     18s] Read 93 cells in library 'tsl18cio150_max' 
[07/12 15:14:41     18s] Reading min_timing timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
[07/12 15:14:41     19s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 104965)
[07/12 15:14:41     19s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 157496)
[07/12 15:14:42     19s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 288805)
[07/12 15:14:42     19s] Read 534 cells in library 'tsl18fs120_scl_ff' 
[07/12 15:14:42     19s] Reading min_timing timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_min.lib' ...
[07/12 15:14:42     19s] Read 93 cells in library 'tsl18cio150_min' 
[07/12 15:14:42     19s] Starting consistency checks on late and early library sets of delay corner 'max_delay'
[07/12 15:14:42     19s] late library set: max_timing
[07/12 15:14:42     19s] early library set: min_timing
[07/12 15:14:42     19s] Completed consistency checks. Status: Successful
[07/12 15:14:42     19s] Starting consistency checks on late and early library sets of delay corner 'min_delay'
[07/12 15:14:42     19s] late library set: max_timing
[07/12 15:14:42     19s] early library set: min_timing
[07/12 15:14:42     19s] Completed consistency checks. Status: Successful
[07/12 15:14:42     19s] Ending "PreSetAnalysisView" (total cpu=0:00:01.3, real=0:00:02.0, peak res=1129.6M, current mem=1052.7M)
[07/12 15:14:42     19s] *** End library_loading (cpu=0.02min, real=0.03min, mem=35.9M, fe_cpu=0.33min, fe_real=0.67min, fe_mem=1120.0M) ***
[07/12 15:14:42     19s] % Begin Load netlist data ... (date=07/12 15:14:42, mem=1052.7M)
[07/12 15:14:42     19s] *** Begin netlist parsing (mem=1120.0M) ***
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[07/12 15:14:42     19s] Type 'man IMPVL-159' for more detail.
[07/12 15:14:42     19s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[07/12 15:14:42     19s] To increase the message display limit, refer to the product command reference manual.
[07/12 15:14:42     19s] Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:14:42     19s] Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:14:42     19s] Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:14:42     19s] Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:14:42     19s] Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:14:42     19s] Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:14:42     19s] Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:14:42     19s] Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:14:42     19s] Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:14:42     19s] Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:14:42     19s] Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:14:42     19s] Created 627 new cells from 4 timing libraries.
[07/12 15:14:42     19s] Reading netlist ...
[07/12 15:14:42     19s] Backslashed names will retain backslash and a trailing blank character.
[07/12 15:14:42     19s] Reading verilogBinary netlist '/run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/single_port_ram.v.bin'
[07/12 15:14:42     19s] 
[07/12 15:14:42     19s] *** Memory Usage v#1 (Current mem = 1125.984M, initial mem = 486.988M) ***
[07/12 15:14:42     19s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1126.0M) ***
[07/12 15:14:42     19s] % End Load netlist data ... (date=07/12 15:14:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1071.4M, current mem=1071.4M)
[07/12 15:14:42     19s] Top level cell is single_port_ram.
[07/12 15:14:42     19s] Starting consistency checks on late and early library sets of delay corner 'max_delay'
[07/12 15:14:42     19s] late library set: max_timing
[07/12 15:14:42     19s] early library set: min_timing
[07/12 15:14:42     19s] Completed consistency checks. Status: Successful
[07/12 15:14:42     19s] Starting consistency checks on late and early library sets of delay corner 'min_delay'
[07/12 15:14:42     19s] late library set: max_timing
[07/12 15:14:42     19s] early library set: min_timing
[07/12 15:14:42     19s] Completed consistency checks. Status: Successful
[07/12 15:14:42     19s] Hooked 1254 DB cells to tlib cells.
[07/12 15:14:42     19s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1080.7M, current mem=1080.7M)
[07/12 15:14:42     19s] Starting recursive module instantiation check.
[07/12 15:14:42     19s] No recursion found.
[07/12 15:14:42     19s] Building hierarchical netlist for Cell single_port_ram ...
[07/12 15:14:42     19s] *** Netlist is unique.
[07/12 15:14:42     19s] Setting Std. cell height to 5600 DBU (smallest netlist inst).
[07/12 15:14:42     19s] ** info: there are 1286 modules.
[07/12 15:14:42     19s] ** info: there are 420 stdCell insts.
[07/12 15:14:42     19s] ** info: there are 32 Pad insts.
[07/12 15:14:42     19s] 
[07/12 15:14:42     19s] *** Memory Usage v#1 (Current mem = 1172.398M, initial mem = 486.988M) ***
[07/12 15:14:42     19s] *info: set bottom ioPad orient R0
[07/12 15:14:42     19s] Reading IO assignment file "/run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/iofile/ram.io" ...
[07/12 15:14:42     19s] Adjusting Core to Left to: 215.3600. Core to Bottom to: 215.3600.
[07/12 15:14:42     19s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/12 15:14:42     19s] Type 'man IMPFP-3961' for more detail.
[07/12 15:14:42     19s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/12 15:14:42     19s] Type 'man IMPFP-3961' for more detail.
[07/12 15:14:42     19s] Horizontal Layer M1 offset = 0 (derived)
[07/12 15:14:42     19s] Vertical Layer M2 offset = 280 (derived)
[07/12 15:14:42     19s] Start create_tracks
[07/12 15:14:42     19s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[07/12 15:14:42     19s] Pre-connect netlist-defined P/G connections...
[07/12 15:14:42     19s]   Updated 16 instances.
[07/12 15:14:42     19s] Loading preference file /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/gui.pref.tcl ...
[07/12 15:14:42     19s] addRing command will ignore shorts while creating rings.
[07/12 15:14:42     19s] addRing command will disallow rings to go over rows.
[07/12 15:14:42     19s] addRing command will consider rows while creating rings.
[07/12 15:14:42     19s] The ring targets are set to core/block ring wires.
[07/12 15:14:42     19s] addStripe will allow jog to connect padcore ring and block ring.
[07/12 15:14:42     19s] 
[07/12 15:14:42     19s] Stripes will not extend to closest target.
[07/12 15:14:42     19s] When breaking rings, the power planner will consider the existence of blocks.
[07/12 15:14:42     19s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/12 15:14:42     19s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/12 15:14:42     19s] Stripes will not be created over regions without power planning wires.
[07/12 15:14:42     19s] Offset for stripe breaking is set to 0.
[07/12 15:14:42     19s] Stripes will stop at the boundary of the specified area.
[07/12 15:14:42     19s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/12 15:14:42     19s] Change floorplan default-technical-site to 'CoreSite'.
[07/12 15:14:42     20s] Extraction setup Delayed 
[07/12 15:14:42     20s] *Info: initialize multi-corner CTS.
[07/12 15:14:42     20s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1366.5M, current mem=1104.9M)
[07/12 15:14:42     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/12 15:14:42     20s] 
[07/12 15:14:42     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/12 15:14:42     20s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:14:42     20s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:14:42     20s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:14:42     20s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:14:42     20s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:14:42     20s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:14:42     20s] Summary for sequential cells identification: 
[07/12 15:14:42     20s]   Identified SBFF number: 114
[07/12 15:14:42     20s]   Identified MBFF number: 0
[07/12 15:14:42     20s]   Identified SB Latch number: 0
[07/12 15:14:42     20s]   Identified MB Latch number: 0
[07/12 15:14:42     20s]   Not identified SBFF number: 6
[07/12 15:14:42     20s]   Not identified MBFF number: 0
[07/12 15:14:42     20s]   Not identified SB Latch number: 0
[07/12 15:14:42     20s]   Not identified MB Latch number: 0
[07/12 15:14:42     20s]   Number of sequential cells which are not FFs: 83
[07/12 15:14:42     20s] Total number of combinational cells: 321
[07/12 15:14:42     20s] Total number of sequential cells: 203
[07/12 15:14:42     20s] Total number of tristate cells: 10
[07/12 15:14:42     20s] Total number of level shifter cells: 0
[07/12 15:14:42     20s] Total number of power gating cells: 0
[07/12 15:14:42     20s] Total number of isolation cells: 0
[07/12 15:14:42     20s] Total number of power switch cells: 0
[07/12 15:14:42     20s] Total number of pulse generator cells: 0
[07/12 15:14:42     20s] Total number of always on buffers: 0
[07/12 15:14:42     20s] Total number of retention cells: 0
[07/12 15:14:42     20s] Total number of physical cells: 0
[07/12 15:14:42     20s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[07/12 15:14:42     20s] Total number of usable buffers: 13
[07/12 15:14:42     20s] List of unusable buffers:
[07/12 15:14:42     20s] Total number of unusable buffers: 0
[07/12 15:14:42     20s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[07/12 15:14:42     20s] Total number of usable inverters: 12
[07/12 15:14:42     20s] List of unusable inverters:
[07/12 15:14:42     20s] Total number of unusable inverters: 0
[07/12 15:14:42     20s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[07/12 15:14:42     20s] Total number of identified usable delay cells: 13
[07/12 15:14:42     20s] List of identified unusable delay cells:
[07/12 15:14:42     20s] Total number of identified unusable delay cells: 0
[07/12 15:14:42     20s] 
[07/12 15:14:42     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/12 15:14:42     20s] 
[07/12 15:14:42     20s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:14:42     20s] 
[07/12 15:14:42     20s] TimeStamp Deleting Cell Server End ...
[07/12 15:14:42     20s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1389.6M, current mem=1389.5M)
[07/12 15:14:42     20s] 
[07/12 15:14:42     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[07/12 15:14:42     20s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:14:42     20s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:14:42     20s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:14:42     20s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:14:42     20s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:14:42     20s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:14:42     20s] Summary for sequential cells identification: 
[07/12 15:14:42     20s]   Identified SBFF number: 114
[07/12 15:14:42     20s]   Identified MBFF number: 0
[07/12 15:14:42     20s]   Identified SB Latch number: 0
[07/12 15:14:42     20s]   Identified MB Latch number: 0
[07/12 15:14:42     20s]   Not identified SBFF number: 6
[07/12 15:14:42     20s]   Not identified MBFF number: 0
[07/12 15:14:42     20s]   Not identified SB Latch number: 0
[07/12 15:14:42     20s]   Not identified MB Latch number: 0
[07/12 15:14:42     20s]   Number of sequential cells which are not FFs: 83
[07/12 15:14:42     20s] 
[07/12 15:14:42     20s] Trim Metal Layers:
[07/12 15:14:42     20s]  Visiting view : worst
[07/12 15:14:42     20s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[07/12 15:14:42     20s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:14:42     20s]  Visiting view : best
[07/12 15:14:42     20s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 1
[07/12 15:14:42     20s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:14:42     20s] 
[07/12 15:14:42     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[07/12 15:14:42     20s] 
[07/12 15:14:42     20s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:14:42     20s] 
[07/12 15:14:42     20s] TimeStamp Deleting Cell Server End ...
[07/12 15:14:42     20s] Reading floorplan file - /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/single_port_ram.fp.gz (mem = 1455.9M).
[07/12 15:14:42     20s] % Begin Load floorplan data ... (date=07/12 15:14:42, mem=1391.7M)
[07/12 15:14:43     20s] *info: reset 455 existing net BottomPreferredLayer and AvoidDetour
[07/12 15:14:43     20s] Pre-connect netlist-defined P/G connections...
[07/12 15:14:43     20s]   Updated 16 instances.
[07/12 15:14:43     20s] Deleting old partition specification.
[07/12 15:14:43     20s] Set FPlanBox to (0 0 1649760 1649760)
[07/12 15:14:43     20s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/12 15:14:43     20s] Type 'man IMPFP-3961' for more detail.
[07/12 15:14:43     20s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/12 15:14:43     20s] Type 'man IMPFP-3961' for more detail.
[07/12 15:14:43     20s] Horizontal Layer M1 offset = 0 (derived)
[07/12 15:14:43     20s] Vertical Layer M2 offset = 280 (derived)
[07/12 15:14:43     20s] Start create_tracks
[07/12 15:14:43     20s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[07/12 15:14:43     20s]  ... processed partition successfully.
[07/12 15:14:43     20s] Reading binary special route file /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/single_port_ram.fp.spr.gz (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:13:01 2024, version: 1)
[07/12 15:14:43     20s] Convert 0 swires and 0 svias from compressed groups
[07/12 15:14:43     20s] 51 swires and 116 svias were compressed
[07/12 15:14:43     20s] 51 swires and 116 svias were decompressed from small or sparse groups
[07/12 15:14:43     20s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1391.7M, current mem=1391.7M)
[07/12 15:14:43     20s] There are 192 io inst loaded
[07/12 15:14:43     20s] Extracting standard cell pins and blockage ...... 
[07/12 15:14:43     20s] Pin and blockage extraction finished
[07/12 15:14:43     20s] % End Load floorplan data ... (date=07/12 15:14:43, total cpu=0:00:00.0, real=0:00:01.0, peak res=1394.2M, current mem=1394.2M)
[07/12 15:14:43     20s] Reading congestion map file /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/single_port_ram.route.congmap.gz ...
[07/12 15:14:43     20s] % Begin Load SymbolTable ... (date=07/12 15:14:43, mem=1394.4M)
[07/12 15:14:43     20s] % End Load SymbolTable ... (date=07/12 15:14:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.1M, current mem=1395.1M)
[07/12 15:14:43     20s] Loading place ...
[07/12 15:14:43     20s] % Begin Load placement data ... (date=07/12 15:14:43, mem=1395.1M)
[07/12 15:14:43     20s] Reading placement file - /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/single_port_ram.place.gz.
[07/12 15:14:43     20s] ** Reading stdCellPlacement_binary (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:13:01 2024, version# 2) ...
[07/12 15:14:43     20s] Read Views for adaptive view pruning ...
[07/12 15:14:43     20s] Read 0 views from Binary DB for adaptive view pruning
[07/12 15:14:43     20s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1459.9M) ***
[07/12 15:14:43     20s] Total net length = 4.172e+03 (1.972e+03 2.201e+03) (ext = 0.000e+00)
[07/12 15:14:43     20s] % End Load placement data ... (date=07/12 15:14:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.2M, current mem=1395.2M)
[07/12 15:14:43     20s] Reading PG file /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/single_port_ram.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on       Fri Jul 12 15:13:01 2024)
[07/12 15:14:43     20s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1456.9M) ***
[07/12 15:14:43     20s] % Begin Load routing data ... (date=07/12 15:14:43, mem=1395.4M)
[07/12 15:14:43     20s] Reading routing file - /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/single_port_ram.route.gz.
[07/12 15:14:43     20s] Reading Innovus routing data (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:13:01 2024 Format: 20.1) ...
[07/12 15:14:43     20s] *** Total 455 nets are successfully restored.
[07/12 15:14:43     20s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1456.9M) ***
[07/12 15:14:43     20s] % End Load routing data ... (date=07/12 15:14:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1396.2M, current mem=1395.6M)
[07/12 15:14:43     20s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[07/12 15:14:43     20s] Reading property file /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/single_port_ram.prop
[07/12 15:14:43     20s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1459.9M) ***
[07/12 15:14:44     20s] eee: readRCCornerMetaData, file read unsuccessful: /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/extraction/extractionMetaData.gz
[07/12 15:14:44     20s] Extraction setup Started 
[07/12 15:14:44     20s] 
[07/12 15:14:44     20s] Trim Metal Layers:
[07/12 15:14:44     20s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/12 15:14:44     20s] Reading Capacitance Table File /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl ...
[07/12 15:14:44     20s] Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
[07/12 15:14:44     20s] **WARN: (IMPEXT-2662):	Cap table /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[07/12 15:14:44     20s] Reading Capacitance Table File /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl ...
[07/12 15:14:44     20s] Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
[07/12 15:14:44     20s] **WARN: (IMPEXT-2662):	Cap table /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[07/12 15:14:44     20s] Summary of Active RC-Corners : 
[07/12 15:14:44     20s]  
[07/12 15:14:44     20s]  Analysis View: worst
[07/12 15:14:44     20s]     RC-Corner Name        : rc_worst
[07/12 15:14:44     20s]     RC-Corner Index       : 0
[07/12 15:14:44     20s]     RC-Corner Temperature : 125 Celsius
[07/12 15:14:44     20s]     RC-Corner Cap Table   : '/run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl'
[07/12 15:14:44     20s]     RC-Corner PreRoute Res Factor         : 1
[07/12 15:14:44     20s]     RC-Corner PreRoute Cap Factor         : 1
[07/12 15:14:44     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/12 15:14:44     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/12 15:14:44     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/12 15:14:44     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/12 15:14:44     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/12 15:14:44     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/12 15:14:44     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/12 15:14:44     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/12 15:14:44     20s]  
[07/12 15:14:44     20s]  Analysis View: best
[07/12 15:14:44     20s]     RC-Corner Name        : rc_best
[07/12 15:14:44     20s]     RC-Corner Index       : 1
[07/12 15:14:44     20s]     RC-Corner Temperature : -40 Celsius
[07/12 15:14:44     20s]     RC-Corner Cap Table   : '/run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl'
[07/12 15:14:44     20s]     RC-Corner PreRoute Res Factor         : 1
[07/12 15:14:44     20s]     RC-Corner PreRoute Cap Factor         : 1
[07/12 15:14:44     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/12 15:14:44     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/12 15:14:44     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/12 15:14:44     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/12 15:14:44     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/12 15:14:44     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/12 15:14:44     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/12 15:14:44     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/12 15:14:44     20s] 
[07/12 15:14:44     20s] Trim Metal Layers:
[07/12 15:14:44     20s] LayerId::1 widthSet size::4
[07/12 15:14:44     20s] LayerId::2 widthSet size::4
[07/12 15:14:44     20s] LayerId::3 widthSet size::4
[07/12 15:14:44     20s] LayerId::4 widthSet size::3
[07/12 15:14:44     20s] Updating RC grid for preRoute extraction ...
[07/12 15:14:44     20s] eee: pegSigSF::1.070000
[07/12 15:14:44     20s] Initializing multi-corner resistance tables ...
[07/12 15:14:44     20s] eee: l::1 avDens::0.074332 usedTrk::2527.285004 availTrk::34000.000000 sigTrk::2527.285004
[07/12 15:14:44     20s] eee: l::2 avDens::0.011136 usedTrk::91.718750 availTrk::8236.095667 sigTrk::91.718750
[07/12 15:14:44     20s] eee: l::3 avDens::0.006780 usedTrk::14.831786 availTrk::2187.418336 sigTrk::14.831786
[07/12 15:14:44     20s] eee: l::4 avDens::0.030038 usedTrk::287.341429 availTrk::9565.811494 sigTrk::287.341429
[07/12 15:14:44     20s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.600000 newSi=0.000000 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:14:44     20s] Start generating vias ..
[07/12 15:14:44     20s] #create default rule from bind_ndr_rule rule=0x7f52cf7af190 0x7f52b5c4c018
[07/12 15:14:44     20s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1170551622 routing_via=1
[07/12 15:14:44     20s] #Skip building auto via since it is not turned on.
[07/12 15:14:44     20s] Extracting standard cell pins and blockage ...... 
[07/12 15:14:44     20s] Pin and blockage extraction finished
[07/12 15:14:44     20s] Via generation completed.
[07/12 15:14:44     20s] % Begin Load power constraints ... (date=07/12 15:14:44, mem=1404.1M)
[07/12 15:14:44     20s] % End Load power constraints ... (date=07/12 15:14:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1404.1M, current mem=1404.1M)
[07/12 15:14:44     20s] % Begin load AAE data ... (date=07/12 15:14:44, mem=1421.4M)
[07/12 15:14:44     20s] % End load AAE data ... (date=07/12 15:14:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1421.4M, current mem=1421.4M)
[07/12 15:14:44     20s] 
[07/12 15:14:44     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/12 15:14:44     20s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:14:44     20s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:14:44     20s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:14:44     20s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:14:44     20s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:14:44     20s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:14:44     20s] Summary for sequential cells identification: 
[07/12 15:14:44     20s]   Identified SBFF number: 114
[07/12 15:14:44     20s]   Identified MBFF number: 0
[07/12 15:14:44     20s]   Identified SB Latch number: 0
[07/12 15:14:44     20s]   Identified MB Latch number: 0
[07/12 15:14:44     20s]   Not identified SBFF number: 6
[07/12 15:14:44     20s]   Not identified MBFF number: 0
[07/12 15:14:44     20s]   Not identified SB Latch number: 0
[07/12 15:14:44     20s]   Not identified MB Latch number: 0
[07/12 15:14:44     20s]   Number of sequential cells which are not FFs: 83
[07/12 15:14:44     20s] Total number of combinational cells: 321
[07/12 15:14:44     20s] Total number of sequential cells: 203
[07/12 15:14:44     20s] Total number of tristate cells: 10
[07/12 15:14:44     20s] Total number of level shifter cells: 0
[07/12 15:14:44     20s] Total number of power gating cells: 0
[07/12 15:14:44     20s] Total number of isolation cells: 0
[07/12 15:14:44     20s] Total number of power switch cells: 0
[07/12 15:14:44     20s] Total number of pulse generator cells: 0
[07/12 15:14:44     20s] Total number of always on buffers: 0
[07/12 15:14:44     20s] Total number of retention cells: 0
[07/12 15:14:44     20s] Total number of physical cells: 0
[07/12 15:14:44     20s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[07/12 15:14:44     20s] Total number of usable buffers: 13
[07/12 15:14:44     20s] List of unusable buffers:
[07/12 15:14:44     20s] Total number of unusable buffers: 0
[07/12 15:14:44     20s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[07/12 15:14:44     20s] Total number of usable inverters: 12
[07/12 15:14:44     20s] List of unusable inverters:
[07/12 15:14:44     20s] Total number of unusable inverters: 0
[07/12 15:14:44     20s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[07/12 15:14:44     20s] Total number of identified usable delay cells: 13
[07/12 15:14:44     20s] List of identified unusable delay cells:
[07/12 15:14:44     20s] Total number of identified unusable delay cells: 0
[07/12 15:14:44     20s] 
[07/12 15:14:44     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/12 15:14:44     20s] 
[07/12 15:14:44     20s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:14:44     20s] 
[07/12 15:14:44     20s] TimeStamp Deleting Cell Server End ...
[07/12 15:14:44     20s] #% End load design ... (date=07/12 15:14:44, total cpu=0:00:03.0, real=0:00:04.0, peak res=1451.5M, current mem=1421.7M)
[07/12 15:14:44     20s] 
[07/12 15:14:44     20s] *** Summary of all messages that are not suppressed in this session:
[07/12 15:14:44     20s] Severity  ID               Count  Summary                                  
[07/12 15:14:44     20s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/12 15:14:44     20s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[07/12 15:14:44     20s] WARNING   IMPEXT-2662          2  Cap table %s does not have the EXTENDED ...
[07/12 15:14:44     20s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[07/12 15:14:44     20s] *** Message Summary: 1490 warning(s), 0 error(s)
[07/12 15:14:44     20s] 
[07/12 15:14:44     20s] <CMD> setDrawView fplan
[07/12 15:14:44     20s] <CMD> encMessage warning 1
[07/12 15:14:44     20s] Un-suppress "**WARN ..." messages.
[07/12 15:14:44     20s] <CMD> encMessage debug 0
[07/12 15:14:47     21s] <CMD> setDrawView place
[07/12 15:15:32     25s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/12 15:15:32     25s] <CMD> setEndCapMode -reset
[07/12 15:15:32     25s] <CMD> setEndCapMode -boundary_tap false
[07/12 15:15:32     25s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[07/12 15:15:32     25s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[07/12 15:15:32     25s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/12 15:15:32     25s] <CMD> setPlaceMode -reset
[07/12 15:15:32     25s] <CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[07/12 15:15:37     26s] <CMD> setPlaceMode -fp false
[07/12 15:15:37     26s] <CMD> place_design
[07/12 15:15:37     26s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:26.1/0:01:31.6 (0.3), mem = 1545.8M
[07/12 15:15:37     26s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 136, percentage of missing scan cell = 0.00% (0 / 136)
[07/12 15:15:37     26s] #Start colorize_geometry on Fri Jul 12 15:15:37 2024
[07/12 15:15:37     26s] #
[07/12 15:15:37     26s] ### Time Record (colorize_geometry) is installed.
[07/12 15:15:37     26s] ### Time Record (Pre Callback) is installed.
[07/12 15:15:37     26s] ### Time Record (Pre Callback) is uninstalled.
[07/12 15:15:37     26s] ### Time Record (DB Import) is installed.
[07/12 15:15:37     26s] #create default rule from bind_ndr_rule rule=0x7f52cf7af190 0x7f52b3f50018
[07/12 15:15:37     26s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1462419948 placement=1339152306 pin_access=1 inst_pattern=1 via=1170551622 routing_via=1
[07/12 15:15:37     26s] ### Time Record (DB Import) is uninstalled.
[07/12 15:15:37     26s] ### Time Record (DB Export) is installed.
[07/12 15:15:37     26s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1462419948 placement=1339152306 pin_access=1 inst_pattern=1 via=1170551622 routing_via=1
[07/12 15:15:37     26s] ### Time Record (DB Export) is uninstalled.
[07/12 15:15:37     26s] ### Time Record (Post Callback) is installed.
[07/12 15:15:37     26s] ### Time Record (Post Callback) is uninstalled.
[07/12 15:15:37     26s] #
[07/12 15:15:37     26s] #colorize_geometry statistics:
[07/12 15:15:37     26s] #Cpu time = 00:00:00
[07/12 15:15:37     26s] #Elapsed time = 00:00:00
[07/12 15:15:37     26s] #Increased memory = 28.19 (MB)
[07/12 15:15:37     26s] #Total memory = 1485.91 (MB)
[07/12 15:15:37     26s] #Peak memory = 1486.78 (MB)
[07/12 15:15:37     26s] #Number of warnings = 0
[07/12 15:15:37     26s] #Total number of warnings = 0
[07/12 15:15:37     26s] #Number of fails = 0
[07/12 15:15:37     26s] #Total number of fails = 0
[07/12 15:15:37     26s] #Complete colorize_geometry on Fri Jul 12 15:15:37 2024
[07/12 15:15:37     26s] #
[07/12 15:15:37     26s] ### Time Record (colorize_geometry) is uninstalled.
[07/12 15:15:37     26s] ### 
[07/12 15:15:37     26s] ###   Scalability Statistics
[07/12 15:15:37     26s] ### 
[07/12 15:15:37     26s] ### ------------------------+----------------+----------------+----------------+
[07/12 15:15:37     26s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[07/12 15:15:37     26s] ### ------------------------+----------------+----------------+----------------+
[07/12 15:15:37     26s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[07/12 15:15:37     26s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[07/12 15:15:37     26s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[07/12 15:15:37     26s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[07/12 15:15:37     26s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[07/12 15:15:37     26s] ### ------------------------+----------------+----------------+----------------+
[07/12 15:15:37     26s] ### 
[07/12 15:15:37     26s] *** Starting placeDesign default flow ***
[07/12 15:15:37     26s] ### Creating LA Mngr. totSessionCpu=0:00:26.5 mem=1590.8M
[07/12 15:15:37     26s] ### Creating LA Mngr, finished. totSessionCpu=0:00:26.5 mem=1590.8M
[07/12 15:15:37     26s] *** Start deleteBufferTree ***
[07/12 15:15:37     26s] Info: Detect buffers to remove automatically.
[07/12 15:15:37     26s] Analyzing netlist ...
[07/12 15:15:37     26s] Updating netlist
[07/12 15:15:37     26s] 
[07/12 15:15:37     26s] *summary: 2 instances (buffers/inverters) removed
[07/12 15:15:37     26s] *** Finish deleteBufferTree (0:00:00.2) ***
[07/12 15:15:37     26s] **INFO: Enable pre-place timing setting for timing analysis
[07/12 15:15:37     26s] Set Using Default Delay Limit as 101.
[07/12 15:15:37     26s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/12 15:15:37     26s] Set Default Net Delay as 0 ps.
[07/12 15:15:37     26s] Set Default Net Load as 0 pF. 
[07/12 15:15:37     26s] Set Default Input Pin Transition as 1 ps.
[07/12 15:15:37     26s] **INFO: Analyzing IO path groups for slack adjustment
[07/12 15:15:37     26s] Effort level <high> specified for reg2reg_tmp.1632230 path_group
[07/12 15:15:37     26s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/12 15:15:38     27s] AAE DB initialization (MEM=1733.45 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/12 15:15:38     27s] #################################################################################
[07/12 15:15:38     27s] # Design Stage: PreRoute
[07/12 15:15:38     27s] # Design Name: single_port_ram
[07/12 15:15:38     27s] # Design Mode: 90nm
[07/12 15:15:38     27s] # Analysis Mode: MMMC Non-OCV 
[07/12 15:15:38     27s] # Parasitics Mode: No SPEF/RCDB 
[07/12 15:15:38     27s] # Signoff Settings: SI Off 
[07/12 15:15:38     27s] #################################################################################
[07/12 15:15:38     27s] Calculate delays in BcWc mode...
[07/12 15:15:38     27s] Topological Sorting (REAL = 0:00:00.0, MEM = 1748.0M, InitMEM = 1747.0M)
[07/12 15:15:38     27s] Start delay calculation (fullDC) (1 T). (MEM=1747.98)
[07/12 15:15:38     27s] Start AAE Lib Loading. (MEM=1747.98)
[07/12 15:15:38     27s] End AAE Lib Loading. (MEM=1786.13 CPU=0:00:00.0 Real=0:00:00.0)
[07/12 15:15:38     27s] End AAE Lib Interpolated Model. (MEM=1786.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:15:38     27s] Total number of fetched objects 457
[07/12 15:15:38     27s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:15:38     27s] End delay calculation. (MEM=1893.07 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:15:38     27s] End delay calculation (fullDC). (MEM=1893.07 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:15:38     27s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1893.1M) ***
[07/12 15:15:38     27s] **INFO: Disable pre-place timing setting for timing analysis
[07/12 15:15:38     27s] Set Using Default Delay Limit as 1000.
[07/12 15:15:38     27s] Set Default Net Delay as 1000 ps.
[07/12 15:15:38     27s] Set Default Input Pin Transition as 0.1 ps.
[07/12 15:15:38     27s] Set Default Net Load as 0.5 pF. 
[07/12 15:15:38     27s] **INFO: Pre-place timing setting for timing analysis already disabled
[07/12 15:15:38     27s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[07/12 15:15:38     27s] ThreeLayerMode is on. Timing-driven placement option disabled.
[07/12 15:15:38     27s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1875.6M, EPOCH TIME: 1720777538.506378
[07/12 15:15:38     27s] Deleted 0 physical inst  (cell - / prefix -).
[07/12 15:15:38     27s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1875.6M, EPOCH TIME: 1720777538.506496
[07/12 15:15:38     27s] INFO: #ExclusiveGroups=0
[07/12 15:15:38     27s] INFO: There are no Exclusive Groups.
[07/12 15:15:38     27s] *** Starting "NanoPlace(TM) placement v#4 (mem=1875.6M)" ...
[07/12 15:15:38     27s] No user-set net weight.
[07/12 15:15:38     27s] Net fanout histogram:
[07/12 15:15:38     27s] 2		: 232 (51.7%) nets
[07/12 15:15:38     27s] 3		: 150 (33.4%) nets
[07/12 15:15:38     27s] 4     -	14	: 58 (12.9%) nets
[07/12 15:15:38     27s] 15    -	39	: 8 (1.8%) nets
[07/12 15:15:38     27s] 40    -	79	: 0 (0.0%) nets
[07/12 15:15:38     27s] 80    -	159	: 1 (0.2%) nets
[07/12 15:15:38     27s] 160   -	319	: 0 (0.0%) nets
[07/12 15:15:38     27s] 320   -	639	: 0 (0.0%) nets
[07/12 15:15:38     27s] 640   -	1279	: 0 (0.0%) nets
[07/12 15:15:38     27s] 1280  -	2559	: 0 (0.0%) nets
[07/12 15:15:38     27s] 2560  -	5119	: 0 (0.0%) nets
[07/12 15:15:38     27s] 5120+		: 0 (0.0%) nets
[07/12 15:15:38     27s] no activity file in design. spp won't run.
[07/12 15:15:38     27s] Options: clkGateAware pinGuide congEffort=high gpeffort=medium 
[07/12 15:15:38     27s] # Init pin-track-align, new floorplan.
[07/12 15:15:38     27s] Processing tracks to init pin-track alignment.
[07/12 15:15:38     27s] z: 2, totalTracks: 1
[07/12 15:15:38     27s] z: 4, totalTracks: 1
[07/12 15:15:38     27s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:15:38     27s] All LLGs are deleted
[07/12 15:15:38     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:38     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:38     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1875.6M, EPOCH TIME: 1720777538.559862
[07/12 15:15:38     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1875.6M, EPOCH TIME: 1720777538.560017
[07/12 15:15:38     27s] # Building single_port_ram llgBox search-tree.
[07/12 15:15:38     27s] #std cell=418 (0 fixed + 418 movable) #buf cell=0 #inv cell=10 #block=0 (0 floating + 0 preplaced)
[07/12 15:15:38     27s] #ioInst=192 #net=449 #term=1611 #term/net=3.59, #fixedIo=192, #floatIo=0, #fixedPin=15, #floatPin=0
[07/12 15:15:38     27s] stdCell: 418 single + 0 double + 0 multi
[07/12 15:15:38     27s] Total standard cell length = 2.4713 (mm), area = 0.0138 (mm^2)
[07/12 15:15:38     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1875.6M, EPOCH TIME: 1720777538.560309
[07/12 15:15:38     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:38     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:38     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1875.6M, EPOCH TIME: 1720777538.560449
[07/12 15:15:38     27s] Max number of tech site patterns supported in site array is 256.
[07/12 15:15:38     27s] Core basic site is CoreSite
[07/12 15:15:38     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1875.6M, EPOCH TIME: 1720777538.570435
[07/12 15:15:38     27s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7f52d2b0c900.
[07/12 15:15:38     27s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/12 15:15:38     27s] After signature check, allow fast init is false, keep pre-filter is false.
[07/12 15:15:38     27s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/12 15:15:38     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.002, MEM:2003.6M, EPOCH TIME: 1720777538.572650
[07/12 15:15:38     27s] Use non-trimmed site array because memory saving is not enough.
[07/12 15:15:38     27s] SiteArray: non-trimmed site array dimensions = 128 x 1285
[07/12 15:15:38     27s] SiteArray: use 983,040 bytes
[07/12 15:15:38     27s] SiteArray: current memory after site array memory allocation 2004.5M
[07/12 15:15:38     27s] SiteArray: FP blocked sites are writable
[07/12 15:15:38     27s] Estimated cell power/ground rail width = 0.700 um
[07/12 15:15:38     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 15:15:38     27s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2004.5M, EPOCH TIME: 1720777538.575007
[07/12 15:15:38     27s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2004.5M, EPOCH TIME: 1720777538.575220
[07/12 15:15:38     27s] SiteArray: number of non floorplan blocked sites for llg default is 164480
[07/12 15:15:38     27s] Atter site array init, number of instance map data is 0.
[07/12 15:15:38     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:2004.5M, EPOCH TIME: 1720777538.576693
[07/12 15:15:38     27s] 
[07/12 15:15:38     27s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:15:38     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:2004.5M, EPOCH TIME: 1720777538.577867
[07/12 15:15:38     27s] 
[07/12 15:15:38     27s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:15:38     27s] Average module density = 0.027.
[07/12 15:15:38     27s] Density for the design = 0.027.
[07/12 15:15:38     27s]        = stdcell_area 4413 sites (13839 um^2) / alloc_area 164480 sites (515809 um^2).
[07/12 15:15:38     27s] Pin Density = 0.009795.
[07/12 15:15:38     27s]             = total # of pins 1611 / total area 164480.
[07/12 15:15:38     27s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2004.5M, EPOCH TIME: 1720777538.579624
[07/12 15:15:38     27s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.001, REAL:0.001, MEM:2004.5M, EPOCH TIME: 1720777538.580548
[07/12 15:15:38     27s] OPERPROF: Starting pre-place ADS at level 1, MEM:2004.5M, EPOCH TIME: 1720777538.580879
[07/12 15:15:38     27s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2004.5M, EPOCH TIME: 1720777538.583508
[07/12 15:15:38     27s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2004.5M, EPOCH TIME: 1720777538.583550
[07/12 15:15:38     27s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2004.5M, EPOCH TIME: 1720777538.583592
[07/12 15:15:38     27s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2004.5M, EPOCH TIME: 1720777538.583625
[07/12 15:15:38     27s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2004.5M, EPOCH TIME: 1720777538.583654
[07/12 15:15:38     27s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2004.5M, EPOCH TIME: 1720777538.583804
[07/12 15:15:38     27s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2004.5M, EPOCH TIME: 1720777538.583840
[07/12 15:15:38     27s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2004.5M, EPOCH TIME: 1720777538.584002
[07/12 15:15:38     27s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2004.5M, EPOCH TIME: 1720777538.584036
[07/12 15:15:38     27s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:2004.5M, EPOCH TIME: 1720777538.584138
[07/12 15:15:38     27s] ADSU 0.027 -> 0.027. site 164480.000 -> 164480.000. GS 44.800
[07/12 15:15:38     27s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.005, REAL:0.005, MEM:2004.5M, EPOCH TIME: 1720777538.586269
[07/12 15:15:38     27s] OPERPROF: Starting spMPad at level 1, MEM:1960.5M, EPOCH TIME: 1720777538.586915
[07/12 15:15:38     27s] OPERPROF:   Starting spContextMPad at level 2, MEM:1960.5M, EPOCH TIME: 1720777538.586977
[07/12 15:15:38     27s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1960.5M, EPOCH TIME: 1720777538.587011
[07/12 15:15:38     27s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1960.5M, EPOCH TIME: 1720777538.587041
[07/12 15:15:38     27s] Initial padding reaches pin density 0.461 for top
[07/12 15:15:38     27s] InitPadU 0.027 -> 0.033 for top
[07/12 15:15:38     27s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1960.5M, EPOCH TIME: 1720777538.591658
[07/12 15:15:38     27s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.001, REAL:0.001, MEM:1960.5M, EPOCH TIME: 1720777538.592741
[07/12 15:15:38     27s] === lastAutoLevel = 8 
[07/12 15:15:38     27s] OPERPROF: Starting spInitNetWt at level 1, MEM:1960.5M, EPOCH TIME: 1720777538.593436
[07/12 15:15:38     27s] no activity file in design. spp won't run.
[07/12 15:15:38     27s] [spp] 0
[07/12 15:15:38     27s] [adp] 0:1:1:3
[07/12 15:15:38     27s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1960.5M, EPOCH TIME: 1720777538.593577
[07/12 15:15:38     27s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[07/12 15:15:38     27s] OPERPROF: Starting npMain at level 1, MEM:1960.5M, EPOCH TIME: 1720777538.593743
[07/12 15:15:39     27s] OPERPROF:   Starting npPlace at level 2, MEM:1984.5M, EPOCH TIME: 1720777539.597466
[07/12 15:15:39     27s] Iteration  1: Total net bbox = 3.337e+04 (1.74e+04 1.59e+04)
[07/12 15:15:39     27s]               Est.  stn bbox = 4.223e+04 (2.19e+04 2.04e+04)
[07/12 15:15:39     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1987.5M
[07/12 15:15:39     27s] Iteration  2: Total net bbox = 3.337e+04 (1.74e+04 1.59e+04)
[07/12 15:15:39     27s]               Est.  stn bbox = 4.223e+04 (2.19e+04 2.04e+04)
[07/12 15:15:39     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1987.5M
[07/12 15:15:39     27s] exp_mt_sequential is set from setPlaceMode option to 1
[07/12 15:15:39     27s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[07/12 15:15:39     27s] place_exp_mt_interval set to default 32
[07/12 15:15:39     27s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/12 15:15:39     27s] Iteration  3: Total net bbox = 2.607e+04 (1.35e+04 1.26e+04)
[07/12 15:15:39     27s]               Est.  stn bbox = 3.449e+04 (1.77e+04 1.68e+04)
[07/12 15:15:39     27s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2006.9M
[07/12 15:15:39     27s] Iteration  4: Total net bbox = 2.460e+04 (1.27e+04 1.19e+04)
[07/12 15:15:39     27s]               Est.  stn bbox = 3.271e+04 (1.67e+04 1.60e+04)
[07/12 15:15:39     27s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2006.9M
[07/12 15:15:39     27s] Iteration  5: Total net bbox = 2.234e+04 (1.14e+04 1.09e+04)
[07/12 15:15:39     27s]               Est.  stn bbox = 3.003e+04 (1.52e+04 1.48e+04)
[07/12 15:15:39     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2006.9M
[07/12 15:15:39     27s] OPERPROF:   Finished npPlace at level 2, CPU:0.165, REAL:0.166, MEM:2006.9M, EPOCH TIME: 1720777539.763637
[07/12 15:15:39     27s] OPERPROF: Finished npMain at level 1, CPU:0.170, REAL:1.171, MEM:2006.9M, EPOCH TIME: 1720777539.764418
[07/12 15:15:39     27s] OPERPROF: Starting npMain at level 1, MEM:2006.9M, EPOCH TIME: 1720777539.766668
[07/12 15:15:39     27s] OPERPROF:   Starting npPlace at level 2, MEM:2006.9M, EPOCH TIME: 1720777539.768979
[07/12 15:15:39     27s] Iteration  6: Total net bbox = 2.491e+04 (1.42e+04 1.07e+04)
[07/12 15:15:39     27s]               Est.  stn bbox = 3.316e+04 (1.86e+04 1.46e+04)
[07/12 15:15:39     27s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2023.9M
[07/12 15:15:39     27s] OPERPROF:   Finished npPlace at level 2, CPU:0.113, REAL:0.114, MEM:2023.9M, EPOCH TIME: 1720777539.883018
[07/12 15:15:39     27s] OPERPROF: Finished npMain at level 1, CPU:0.116, REAL:0.117, MEM:2023.9M, EPOCH TIME: 1720777539.883872
[07/12 15:15:39     27s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2023.9M, EPOCH TIME: 1720777539.884043
[07/12 15:15:39     27s] Starting Early Global Route rough congestion estimation: mem = 2023.9M
[07/12 15:15:39     27s] (I)      ======================= Layers =======================
[07/12 15:15:39     27s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:15:39     27s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[07/12 15:15:39     27s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:15:39     27s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[07/12 15:15:39     27s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[07/12 15:15:39     27s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[07/12 15:15:39     27s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[07/12 15:15:39     27s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[07/12 15:15:39     27s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[07/12 15:15:39     27s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[07/12 15:15:39     27s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:15:39     27s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[07/12 15:15:39     27s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[07/12 15:15:39     27s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:15:39     27s] (I)      Started Import and model ( Curr Mem: 2023.91 MB )
[07/12 15:15:39     27s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:15:39     27s] (I)      == Non-default Options ==
[07/12 15:15:39     27s] (I)      Print mode                                         : 2
[07/12 15:15:39     27s] (I)      Stop if highly congested                           : false
[07/12 15:15:39     27s] (I)      Maximum routing layer                              : 4
[07/12 15:15:39     27s] (I)      Assign partition pins                              : false
[07/12 15:15:39     27s] (I)      Support large GCell                                : true
[07/12 15:15:39     27s] (I)      Number of threads                                  : 1
[07/12 15:15:39     27s] (I)      Number of rows per GCell                           : 9
[07/12 15:15:39     27s] (I)      Max num rows per GCell                             : 32
[07/12 15:15:39     27s] (I)      Method to set GCell size                           : row
[07/12 15:15:39     27s] (I)      Counted 794 PG shapes. We will not process PG shapes layer by layer.
[07/12 15:15:39     27s] (I)      Use row-based GCell size
[07/12 15:15:39     27s] (I)      Use row-based GCell align
[07/12 15:15:39     27s] (I)      layer 0 area = 202000
[07/12 15:15:39     27s] (I)      layer 1 area = 202000
[07/12 15:15:39     27s] (I)      layer 2 area = 202000
[07/12 15:15:39     27s] (I)      layer 3 area = 562000
[07/12 15:15:39     27s] (I)      GCell unit size   : 5600
[07/12 15:15:39     27s] (I)      GCell multiplier  : 9
[07/12 15:15:39     27s] (I)      GCell row height  : 5600
[07/12 15:15:39     27s] (I)      Actual row height : 5600
[07/12 15:15:39     27s] (I)      GCell align ref   : 465040 465040
[07/12 15:15:39     27s] [NR-eGR] Track table information for default rule: 
[07/12 15:15:39     27s] [NR-eGR] M1 has single uniform track structure
[07/12 15:15:39     27s] [NR-eGR] M2 has single uniform track structure
[07/12 15:15:39     27s] [NR-eGR] M3 has single uniform track structure
[07/12 15:15:39     27s] [NR-eGR] TOP_M has single uniform track structure
[07/12 15:15:39     27s] (I)      ============== Default via ===============
[07/12 15:15:39     27s] (I)      +---+------------------+-----------------+
[07/12 15:15:39     27s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/12 15:15:39     27s] (I)      +---+------------------+-----------------+
[07/12 15:15:39     27s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[07/12 15:15:39     27s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[07/12 15:15:39     27s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[07/12 15:15:39     27s] (I)      +---+------------------+-----------------+
[07/12 15:15:39     27s] [NR-eGR] Read 471 PG shapes
[07/12 15:15:39     27s] [NR-eGR] Read 0 clock shapes
[07/12 15:15:39     27s] [NR-eGR] Read 0 other shapes
[07/12 15:15:39     27s] [NR-eGR] #Routing Blockages  : 0
[07/12 15:15:39     27s] [NR-eGR] #Instance Blockages : 2678
[07/12 15:15:39     27s] [NR-eGR] #PG Blockages       : 471
[07/12 15:15:39     27s] [NR-eGR] #Halo Blockages     : 0
[07/12 15:15:39     27s] [NR-eGR] #Boundary Blockages : 0
[07/12 15:15:39     27s] [NR-eGR] #Clock Blockages    : 0
[07/12 15:15:39     27s] [NR-eGR] #Other Blockages    : 0
[07/12 15:15:39     27s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/12 15:15:39     27s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/12 15:15:39     27s] [NR-eGR] Read 449 nets ( ignored 0 )
[07/12 15:15:39     27s] (I)      early_global_route_priority property id does not exist.
[07/12 15:15:39     27s] (I)      Read Num Blocks=3149  Num Prerouted Wires=0  Num CS=0
[07/12 15:15:39     27s] (I)      Layer 1 (V) : #blockages 1256 : #preroutes 0
[07/12 15:15:39     27s] (I)      Layer 2 (H) : #blockages 1236 : #preroutes 0
[07/12 15:15:39     27s] (I)      Layer 3 (V) : #blockages 657 : #preroutes 0
[07/12 15:15:39     27s] (I)      Number of ignored nets                =      0
[07/12 15:15:39     27s] (I)      Number of connected nets              =      0
[07/12 15:15:39     27s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/12 15:15:39     27s] (I)      Number of clock nets                  =      3.  Ignored: No
[07/12 15:15:39     27s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/12 15:15:39     27s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/12 15:15:39     27s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/12 15:15:39     27s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/12 15:15:39     27s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/12 15:15:39     27s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/12 15:15:39     27s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 15:15:39     27s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/12 15:15:39     27s] (I)      Ndr track 0 does not exist
[07/12 15:15:39     27s] (I)      ---------------------Grid Graph Info--------------------
[07/12 15:15:39     27s] (I)      Routing area        : (0, 0) - (1649760, 1649760)
[07/12 15:15:39     27s] (I)      Core area           : (465040, 465040) - (1184720, 1184720)
[07/12 15:15:39     27s] (I)      Site width          :   560  (dbu)
[07/12 15:15:39     27s] (I)      Row height          :  5600  (dbu)
[07/12 15:15:39     27s] (I)      GCell row height    :  5600  (dbu)
[07/12 15:15:39     27s] (I)      GCell width         : 50400  (dbu)
[07/12 15:15:39     27s] (I)      GCell height        : 50400  (dbu)
[07/12 15:15:39     27s] (I)      Grid                :    33    33     4
[07/12 15:15:39     27s] (I)      Layer numbers       :     1     2     3     4
[07/12 15:15:39     27s] (I)      Vertical capacity   :     0 50400     0 50400
[07/12 15:15:39     27s] (I)      Horizontal capacity :     0     0 50400     0
[07/12 15:15:39     27s] (I)      Default wire width  :   230   280   280   440
[07/12 15:15:39     27s] (I)      Default wire space  :   230   280   280   460
[07/12 15:15:39     27s] (I)      Default wire pitch  :   460   560   560   900
[07/12 15:15:39     27s] (I)      Default pitch size  :   460   560   560  1120
[07/12 15:15:39     27s] (I)      First track coord   :   800   520   800  1640
[07/12 15:15:39     27s] (I)      Num tracks per GCell: 109.57 90.00 90.00 45.00
[07/12 15:15:39     27s] (I)      Total num of tracks :  2945  2945  2945  1472
[07/12 15:15:39     27s] (I)      Num of masks        :     1     1     1     1
[07/12 15:15:39     27s] (I)      Num of trim masks   :     0     0     0     0
[07/12 15:15:39     27s] (I)      --------------------------------------------------------
[07/12 15:15:39     27s] 
[07/12 15:15:39     27s] [NR-eGR] ============ Routing rule table ============
[07/12 15:15:39     27s] [NR-eGR] Rule id: 0  Nets: 434
[07/12 15:15:39     27s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/12 15:15:39     27s] (I)                    Layer    2    3     4 
[07/12 15:15:39     27s] (I)                    Pitch  560  560  1120 
[07/12 15:15:39     27s] (I)             #Used tracks    1    1     1 
[07/12 15:15:39     27s] (I)       #Fully used tracks    1    1     1 
[07/12 15:15:39     27s] [NR-eGR] ========================================
[07/12 15:15:39     27s] [NR-eGR] 
[07/12 15:15:39     27s] (I)      =============== Blocked Tracks ===============
[07/12 15:15:39     27s] (I)      +-------+---------+----------+---------------+
[07/12 15:15:39     27s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/12 15:15:39     27s] (I)      +-------+---------+----------+---------------+
[07/12 15:15:39     27s] (I)      |     1 |       0 |        0 |         0.00% |
[07/12 15:15:39     27s] (I)      |     2 |   97185 |    58815 |        60.52% |
[07/12 15:15:39     27s] (I)      |     3 |   97185 |    55999 |        57.62% |
[07/12 15:15:39     27s] (I)      |     4 |   48576 |    30149 |        62.07% |
[07/12 15:15:39     27s] (I)      +-------+---------+----------+---------------+
[07/12 15:15:39     27s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2023.91 MB )
[07/12 15:15:39     27s] (I)      Reset routing kernel
[07/12 15:15:39     27s] (I)      numLocalWires=2005  numGlobalNetBranches=511  numLocalNetBranches=492
[07/12 15:15:39     27s] (I)      totalPins=1581  totalGlobalPin=263 (16.64%)
[07/12 15:15:39     27s] (I)      total 2D Cap : 107571 = (45286 H, 62285 V)
[07/12 15:15:39     27s] (I)      
[07/12 15:15:39     27s] (I)      ============  Phase 1a Route ============
[07/12 15:15:39     27s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/12 15:15:39     27s] (I)      Usage: 514 = (300 H, 214 V) = (0.66% H, 0.34% V) = (1.512e+04um H, 1.079e+04um V)
[07/12 15:15:39     27s] (I)      
[07/12 15:15:39     27s] (I)      ============  Phase 1b Route ============
[07/12 15:15:39     27s] (I)      Usage: 514 = (300 H, 214 V) = (0.66% H, 0.34% V) = (1.512e+04um H, 1.079e+04um V)
[07/12 15:15:39     27s] (I)      eGR overflow: 0.00% H + 0.00% V
[07/12 15:15:39     27s] 
[07/12 15:15:39     27s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/12 15:15:39     27s] Finished Early Global Route rough congestion estimation: mem = 2023.9M
[07/12 15:15:39     27s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.014, REAL:0.014, MEM:2023.9M, EPOCH TIME: 1720777539.898459
[07/12 15:15:39     27s] earlyGlobalRoute rough estimation gcell size 9 row height
[07/12 15:15:39     27s] OPERPROF: Starting CDPad at level 1, MEM:2023.9M, EPOCH TIME: 1720777539.898527
[07/12 15:15:39     27s] CDPadU 0.033 -> 0.032. R=0.027, N=418, GS=50.400
[07/12 15:15:39     27s] OPERPROF: Finished CDPad at level 1, CPU:0.008, REAL:0.008, MEM:2023.9M, EPOCH TIME: 1720777539.907020
[07/12 15:15:39     27s] OPERPROF: Starting npMain at level 1, MEM:2023.9M, EPOCH TIME: 1720777539.907194
[07/12 15:15:39     27s] OPERPROF:   Starting npPlace at level 2, MEM:2023.9M, EPOCH TIME: 1720777539.909630
[07/12 15:15:39     27s] OPERPROF:   Finished npPlace at level 2, CPU:0.009, REAL:0.009, MEM:2023.9M, EPOCH TIME: 1720777539.918526
[07/12 15:15:39     27s] OPERPROF: Finished npMain at level 1, CPU:0.012, REAL:0.012, MEM:2023.9M, EPOCH TIME: 1720777539.919390
[07/12 15:15:39     27s] Global placement CDP skipped at cutLevel 7.
[07/12 15:15:39     27s] Iteration  7: Total net bbox = 2.589e+04 (1.50e+04 1.09e+04)
[07/12 15:15:39     27s]               Est.  stn bbox = 3.414e+04 (1.94e+04 1.47e+04)
[07/12 15:15:39     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2023.9M
[07/12 15:15:39     27s] Iteration  8: Total net bbox = 2.589e+04 (1.50e+04 1.09e+04)
[07/12 15:15:39     27s]               Est.  stn bbox = 3.414e+04 (1.94e+04 1.47e+04)
[07/12 15:15:39     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2023.9M
[07/12 15:15:39     27s] OPERPROF: Starting npMain at level 1, MEM:2023.9M, EPOCH TIME: 1720777539.921943
[07/12 15:15:39     27s] OPERPROF:   Starting npPlace at level 2, MEM:2023.9M, EPOCH TIME: 1720777539.924295
[07/12 15:15:40     28s] OPERPROF:   Finished npPlace at level 2, CPU:0.292, REAL:0.295, MEM:2023.9M, EPOCH TIME: 1720777540.219552
[07/12 15:15:40     28s] OPERPROF: Finished npMain at level 1, CPU:0.295, REAL:0.298, MEM:2023.9M, EPOCH TIME: 1720777540.220426
[07/12 15:15:40     28s] Legalizing MH Cells... 0 / 0 (level 5)
[07/12 15:15:40     28s] No instances found in the vector
[07/12 15:15:40     28s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2023.9M, DRC: 0)
[07/12 15:15:40     28s] 0 (out of 0) MH cells were successfully legalized.
[07/12 15:15:40     28s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2023.9M, EPOCH TIME: 1720777540.220635
[07/12 15:15:40     28s] Starting Early Global Route rough congestion estimation: mem = 2023.9M
[07/12 15:15:40     28s] (I)      ======================= Layers =======================
[07/12 15:15:40     28s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:15:40     28s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[07/12 15:15:40     28s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:15:40     28s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[07/12 15:15:40     28s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[07/12 15:15:40     28s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[07/12 15:15:40     28s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[07/12 15:15:40     28s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[07/12 15:15:40     28s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[07/12 15:15:40     28s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[07/12 15:15:40     28s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:15:40     28s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[07/12 15:15:40     28s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[07/12 15:15:40     28s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:15:40     28s] (I)      Started Import and model ( Curr Mem: 2023.91 MB )
[07/12 15:15:40     28s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:15:40     28s] (I)      == Non-default Options ==
[07/12 15:15:40     28s] (I)      Print mode                                         : 2
[07/12 15:15:40     28s] (I)      Stop if highly congested                           : false
[07/12 15:15:40     28s] (I)      Maximum routing layer                              : 4
[07/12 15:15:40     28s] (I)      Assign partition pins                              : false
[07/12 15:15:40     28s] (I)      Support large GCell                                : true
[07/12 15:15:40     28s] (I)      Number of threads                                  : 1
[07/12 15:15:40     28s] (I)      Number of rows per GCell                           : 5
[07/12 15:15:40     28s] (I)      Max num rows per GCell                             : 32
[07/12 15:15:40     28s] (I)      Method to set GCell size                           : row
[07/12 15:15:40     28s] (I)      Counted 794 PG shapes. We will not process PG shapes layer by layer.
[07/12 15:15:40     28s] (I)      Use row-based GCell size
[07/12 15:15:40     28s] (I)      Use row-based GCell align
[07/12 15:15:40     28s] (I)      layer 0 area = 202000
[07/12 15:15:40     28s] (I)      layer 1 area = 202000
[07/12 15:15:40     28s] (I)      layer 2 area = 202000
[07/12 15:15:40     28s] (I)      layer 3 area = 562000
[07/12 15:15:40     28s] (I)      GCell unit size   : 5600
[07/12 15:15:40     28s] (I)      GCell multiplier  : 5
[07/12 15:15:40     28s] (I)      GCell row height  : 5600
[07/12 15:15:40     28s] (I)      Actual row height : 5600
[07/12 15:15:40     28s] (I)      GCell align ref   : 465040 465040
[07/12 15:15:40     28s] [NR-eGR] Track table information for default rule: 
[07/12 15:15:40     28s] [NR-eGR] M1 has single uniform track structure
[07/12 15:15:40     28s] [NR-eGR] M2 has single uniform track structure
[07/12 15:15:40     28s] [NR-eGR] M3 has single uniform track structure
[07/12 15:15:40     28s] [NR-eGR] TOP_M has single uniform track structure
[07/12 15:15:40     28s] (I)      ============== Default via ===============
[07/12 15:15:40     28s] (I)      +---+------------------+-----------------+
[07/12 15:15:40     28s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/12 15:15:40     28s] (I)      +---+------------------+-----------------+
[07/12 15:15:40     28s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[07/12 15:15:40     28s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[07/12 15:15:40     28s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[07/12 15:15:40     28s] (I)      +---+------------------+-----------------+
[07/12 15:15:40     28s] [NR-eGR] Read 471 PG shapes
[07/12 15:15:40     28s] [NR-eGR] Read 0 clock shapes
[07/12 15:15:40     28s] [NR-eGR] Read 0 other shapes
[07/12 15:15:40     28s] [NR-eGR] #Routing Blockages  : 0
[07/12 15:15:40     28s] [NR-eGR] #Instance Blockages : 2678
[07/12 15:15:40     28s] [NR-eGR] #PG Blockages       : 471
[07/12 15:15:40     28s] [NR-eGR] #Halo Blockages     : 0
[07/12 15:15:40     28s] [NR-eGR] #Boundary Blockages : 0
[07/12 15:15:40     28s] [NR-eGR] #Clock Blockages    : 0
[07/12 15:15:40     28s] [NR-eGR] #Other Blockages    : 0
[07/12 15:15:40     28s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/12 15:15:40     28s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/12 15:15:40     28s] [NR-eGR] Read 449 nets ( ignored 0 )
[07/12 15:15:40     28s] (I)      early_global_route_priority property id does not exist.
[07/12 15:15:40     28s] (I)      Read Num Blocks=3149  Num Prerouted Wires=0  Num CS=0
[07/12 15:15:40     28s] (I)      Layer 1 (V) : #blockages 1256 : #preroutes 0
[07/12 15:15:40     28s] (I)      Layer 2 (H) : #blockages 1236 : #preroutes 0
[07/12 15:15:40     28s] (I)      Layer 3 (V) : #blockages 657 : #preroutes 0
[07/12 15:15:40     28s] (I)      Number of ignored nets                =      0
[07/12 15:15:40     28s] (I)      Number of connected nets              =      0
[07/12 15:15:40     28s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/12 15:15:40     28s] (I)      Number of clock nets                  =      3.  Ignored: No
[07/12 15:15:40     28s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/12 15:15:40     28s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/12 15:15:40     28s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/12 15:15:40     28s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/12 15:15:40     28s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/12 15:15:40     28s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/12 15:15:40     28s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 15:15:40     28s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/12 15:15:40     28s] (I)      Ndr track 0 does not exist
[07/12 15:15:40     28s] (I)      ---------------------Grid Graph Info--------------------
[07/12 15:15:40     28s] (I)      Routing area        : (0, 0) - (1649760, 1649760)
[07/12 15:15:40     28s] (I)      Core area           : (465040, 465040) - (1184720, 1184720)
[07/12 15:15:40     28s] (I)      Site width          :   560  (dbu)
[07/12 15:15:40     28s] (I)      Row height          :  5600  (dbu)
[07/12 15:15:40     28s] (I)      GCell row height    :  5600  (dbu)
[07/12 15:15:40     28s] (I)      GCell width         : 28000  (dbu)
[07/12 15:15:40     28s] (I)      GCell height        : 28000  (dbu)
[07/12 15:15:40     28s] (I)      Grid                :    59    59     4
[07/12 15:15:40     28s] (I)      Layer numbers       :     1     2     3     4
[07/12 15:15:40     28s] (I)      Vertical capacity   :     0 28000     0 28000
[07/12 15:15:40     28s] (I)      Horizontal capacity :     0     0 28000     0
[07/12 15:15:40     28s] (I)      Default wire width  :   230   280   280   440
[07/12 15:15:40     28s] (I)      Default wire space  :   230   280   280   460
[07/12 15:15:40     28s] (I)      Default wire pitch  :   460   560   560   900
[07/12 15:15:40     28s] (I)      Default pitch size  :   460   560   560  1120
[07/12 15:15:40     28s] (I)      First track coord   :   800   520   800  1640
[07/12 15:15:40     28s] (I)      Num tracks per GCell: 60.87 50.00 50.00 25.00
[07/12 15:15:40     28s] (I)      Total num of tracks :  2945  2945  2945  1472
[07/12 15:15:40     28s] (I)      Num of masks        :     1     1     1     1
[07/12 15:15:40     28s] (I)      Num of trim masks   :     0     0     0     0
[07/12 15:15:40     28s] (I)      --------------------------------------------------------
[07/12 15:15:40     28s] 
[07/12 15:15:40     28s] [NR-eGR] ============ Routing rule table ============
[07/12 15:15:40     28s] [NR-eGR] Rule id: 0  Nets: 434
[07/12 15:15:40     28s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/12 15:15:40     28s] (I)                    Layer    2    3     4 
[07/12 15:15:40     28s] (I)                    Pitch  560  560  1120 
[07/12 15:15:40     28s] (I)             #Used tracks    1    1     1 
[07/12 15:15:40     28s] (I)       #Fully used tracks    1    1     1 
[07/12 15:15:40     28s] [NR-eGR] ========================================
[07/12 15:15:40     28s] [NR-eGR] 
[07/12 15:15:40     28s] (I)      =============== Blocked Tracks ===============
[07/12 15:15:40     28s] (I)      +-------+---------+----------+---------------+
[07/12 15:15:40     28s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/12 15:15:40     28s] (I)      +-------+---------+----------+---------------+
[07/12 15:15:40     28s] (I)      |     1 |       0 |        0 |         0.00% |
[07/12 15:15:40     28s] (I)      |     2 |  173755 |   101850 |        58.62% |
[07/12 15:15:40     28s] (I)      |     3 |  173755 |    96472 |        55.52% |
[07/12 15:15:40     28s] (I)      |     4 |   86848 |    52441 |        60.38% |
[07/12 15:15:40     28s] (I)      +-------+---------+----------+---------------+
[07/12 15:15:40     28s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2023.91 MB )
[07/12 15:15:40     28s] (I)      Reset routing kernel
[07/12 15:15:40     28s] (I)      numLocalWires=1522  numGlobalNetBranches=394  numLocalNetBranches=368
[07/12 15:15:40     28s] (I)      totalPins=1581  totalGlobalPin=569 (35.99%)
[07/12 15:15:40     28s] (I)      total 2D Cap : 193906 = (81529 H, 112377 V)
[07/12 15:15:40     28s] (I)      
[07/12 15:15:40     28s] (I)      ============  Phase 1a Route ============
[07/12 15:15:40     28s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/12 15:15:40     28s] (I)      Usage: 1104 = (579 H, 525 V) = (0.71% H, 0.47% V) = (1.621e+04um H, 1.470e+04um V)
[07/12 15:15:40     28s] (I)      
[07/12 15:15:40     28s] (I)      ============  Phase 1b Route ============
[07/12 15:15:40     28s] (I)      Usage: 1104 = (579 H, 525 V) = (0.71% H, 0.47% V) = (1.621e+04um H, 1.470e+04um V)
[07/12 15:15:40     28s] (I)      eGR overflow: 0.00% H + 0.00% V
[07/12 15:15:40     28s] 
[07/12 15:15:40     28s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/12 15:15:40     28s] Finished Early Global Route rough congestion estimation: mem = 2023.9M
[07/12 15:15:40     28s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.014, REAL:0.014, MEM:2023.9M, EPOCH TIME: 1720777540.234417
[07/12 15:15:40     28s] earlyGlobalRoute rough estimation gcell size 5 row height
[07/12 15:15:40     28s] OPERPROF: Starting CDPad at level 1, MEM:2023.9M, EPOCH TIME: 1720777540.234471
[07/12 15:15:40     28s] CDPadU 0.032 -> 0.032. R=0.027, N=418, GS=28.000
[07/12 15:15:40     28s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.010, MEM:2023.9M, EPOCH TIME: 1720777540.244264
[07/12 15:15:40     28s] OPERPROF: Starting npMain at level 1, MEM:2023.9M, EPOCH TIME: 1720777540.244425
[07/12 15:15:40     28s] OPERPROF:   Starting npPlace at level 2, MEM:2023.9M, EPOCH TIME: 1720777540.246693
[07/12 15:15:40     28s] OPERPROF:   Finished npPlace at level 2, CPU:0.009, REAL:0.009, MEM:2023.9M, EPOCH TIME: 1720777540.255448
[07/12 15:15:40     28s] OPERPROF: Finished npMain at level 1, CPU:0.012, REAL:0.012, MEM:2023.9M, EPOCH TIME: 1720777540.256303
[07/12 15:15:40     28s] Global placement CDP skipped at cutLevel 9.
[07/12 15:15:40     28s] Iteration  9: Total net bbox = 2.789e+04 (1.54e+04 1.25e+04)
[07/12 15:15:40     28s]               Est.  stn bbox = 3.676e+04 (2.00e+04 1.68e+04)
[07/12 15:15:40     28s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2023.9M
[07/12 15:15:40     28s] Iteration 10: Total net bbox = 2.789e+04 (1.54e+04 1.25e+04)
[07/12 15:15:40     28s]               Est.  stn bbox = 3.676e+04 (2.00e+04 1.68e+04)
[07/12 15:15:40     28s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2023.9M
[07/12 15:15:40     28s] Legalizing MH Cells... 0 / 0 (level 8)
[07/12 15:15:40     28s] No instances found in the vector
[07/12 15:15:40     28s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2023.9M, DRC: 0)
[07/12 15:15:40     28s] 0 (out of 0) MH cells were successfully legalized.
[07/12 15:15:40     28s] OPERPROF: Starting npMain at level 1, MEM:2023.9M, EPOCH TIME: 1720777540.259365
[07/12 15:15:40     28s] OPERPROF:   Starting npPlace at level 2, MEM:2023.9M, EPOCH TIME: 1720777540.261750
[07/12 15:15:40     28s] GP RA stats: MHOnly 0 nrInst 418 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/12 15:15:40     28s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2043.3M, EPOCH TIME: 1720777540.753842
[07/12 15:15:40     28s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2043.3M, EPOCH TIME: 1720777540.753940
[07/12 15:15:40     28s] OPERPROF:   Finished npPlace at level 2, CPU:0.483, REAL:0.492, MEM:2043.3M, EPOCH TIME: 1720777540.754147
[07/12 15:15:40     28s] OPERPROF: Finished npMain at level 1, CPU:0.486, REAL:0.496, MEM:2027.3M, EPOCH TIME: 1720777540.755066
[07/12 15:15:40     28s] Iteration 11: Total net bbox = 3.103e+04 (1.60e+04 1.50e+04)
[07/12 15:15:40     28s]               Est.  stn bbox = 4.011e+04 (2.06e+04 1.95e+04)
[07/12 15:15:40     28s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2027.3M
[07/12 15:15:40     28s] [adp] clock
[07/12 15:15:40     28s] [adp] weight, nr nets, wire length
[07/12 15:15:40     28s] [adp]      0        3  980.077000
[07/12 15:15:40     28s] [adp] data
[07/12 15:15:40     28s] [adp] weight, nr nets, wire length
[07/12 15:15:40     28s] [adp]      0      446  30051.790000
[07/12 15:15:40     28s] [adp] 0.000000|0.000000|0.000000
[07/12 15:15:40     28s] Iteration 12: Total net bbox = 3.103e+04 (1.60e+04 1.50e+04)
[07/12 15:15:40     28s]               Est.  stn bbox = 4.011e+04 (2.06e+04 1.95e+04)
[07/12 15:15:40     28s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2027.3M
[07/12 15:15:40     28s] *** cost = 3.103e+04 (1.60e+04 1.50e+04) (cpu for global=0:00:01.2) real=0:00:02.0***
[07/12 15:15:40     28s] Saved padding area to DB
[07/12 15:15:40     28s] All LLGs are deleted
[07/12 15:15:40     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2027.3M, EPOCH TIME: 1720777540.757488
[07/12 15:15:40     28s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2027.3M, EPOCH TIME: 1720777540.757610
[07/12 15:15:40     28s] Solver runtime cpu: 0:00:01.0 real: 0:00:01.0
[07/12 15:15:40     28s] Core Placement runtime cpu: 0:00:01.1 real: 0:00:02.0
[07/12 15:15:40     28s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/12 15:15:40     28s] Type 'man IMPSP-9025' for more detail.
[07/12 15:15:40     28s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2027.3M, EPOCH TIME: 1720777540.759016
[07/12 15:15:40     28s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2027.3M, EPOCH TIME: 1720777540.759101
[07/12 15:15:40     28s] Processing tracks to init pin-track alignment.
[07/12 15:15:40     28s] z: 2, totalTracks: 1
[07/12 15:15:40     28s] z: 4, totalTracks: 1
[07/12 15:15:40     28s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:15:40     28s] All LLGs are deleted
[07/12 15:15:40     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2027.3M, EPOCH TIME: 1720777540.761461
[07/12 15:15:40     28s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2027.3M, EPOCH TIME: 1720777540.761565
[07/12 15:15:40     28s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2027.3M, EPOCH TIME: 1720777540.761709
[07/12 15:15:40     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2027.3M, EPOCH TIME: 1720777540.761850
[07/12 15:15:40     28s] Max number of tech site patterns supported in site array is 256.
[07/12 15:15:40     28s] Core basic site is CoreSite
[07/12 15:15:40     28s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2027.3M, EPOCH TIME: 1720777540.771647
[07/12 15:15:40     28s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:15:40     28s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:15:40     28s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:2027.3M, EPOCH TIME: 1720777540.771870
[07/12 15:15:40     28s] Fast DP-INIT is on for default
[07/12 15:15:40     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 15:15:40     28s] Atter site array init, number of instance map data is 0.
[07/12 15:15:40     28s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.012, REAL:0.012, MEM:2027.3M, EPOCH TIME: 1720777540.773873
[07/12 15:15:40     28s] 
[07/12 15:15:40     28s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:15:40     28s] OPERPROF:       Starting CMU at level 4, MEM:2027.3M, EPOCH TIME: 1720777540.774612
[07/12 15:15:40     28s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2027.3M, EPOCH TIME: 1720777540.774837
[07/12 15:15:40     28s] 
[07/12 15:15:40     28s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:15:40     28s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.014, MEM:2027.3M, EPOCH TIME: 1720777540.775241
[07/12 15:15:40     28s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2027.3M, EPOCH TIME: 1720777540.775282
[07/12 15:15:40     28s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2027.3M, EPOCH TIME: 1720777540.775484
[07/12 15:15:40     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2027.3MB).
[07/12 15:15:40     28s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.018, REAL:0.018, MEM:2027.3M, EPOCH TIME: 1720777540.776770
[07/12 15:15:40     28s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.018, REAL:0.018, MEM:2027.3M, EPOCH TIME: 1720777540.776807
[07/12 15:15:40     28s] TDRefine: refinePlace mode is spiral
[07/12 15:15:40     28s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1632230.1
[07/12 15:15:40     28s] OPERPROF: Starting RefinePlace at level 1, MEM:2027.3M, EPOCH TIME: 1720777540.776888
[07/12 15:15:40     28s] *** Starting refinePlace (0:00:28.6 mem=2027.3M) ***
[07/12 15:15:40     28s] Total net bbox length = 3.103e+04 (1.602e+04 1.501e+04) (ext = 1.648e+04)
[07/12 15:15:40     28s] 
[07/12 15:15:40     28s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:15:40     28s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/12 15:15:40     28s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:15:40     28s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:15:40     28s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2027.3M, EPOCH TIME: 1720777540.779496
[07/12 15:15:40     28s] Starting refinePlace ...
[07/12 15:15:40     28s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:15:40     28s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:15:40     28s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2027.3M, EPOCH TIME: 1720777540.783241
[07/12 15:15:40     28s] DDP initSite1 nrRow 128 nrJob 128
[07/12 15:15:40     28s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2027.3M, EPOCH TIME: 1720777540.783296
[07/12 15:15:40     28s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2027.3M, EPOCH TIME: 1720777540.783481
[07/12 15:15:40     28s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2027.3M, EPOCH TIME: 1720777540.783518
[07/12 15:15:40     28s] DDP markSite nrRow 128 nrJob 128
[07/12 15:15:40     28s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2027.3M, EPOCH TIME: 1720777540.783846
[07/12 15:15:40     28s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2027.3M, EPOCH TIME: 1720777540.783887
[07/12 15:15:40     28s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2027.3M, EPOCH TIME: 1720777540.784060
[07/12 15:15:40     28s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2027.3M, EPOCH TIME: 1720777540.784094
[07/12 15:15:40     28s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:2027.3M, EPOCH TIME: 1720777540.786390
[07/12 15:15:40     28s] ** Cut row section cpu time 0:00:00.0.
[07/12 15:15:40     28s]  ** Cut row section real time 0:00:00.0.
[07/12 15:15:40     28s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:2027.3M, EPOCH TIME: 1720777540.786475
[07/12 15:15:40     28s]   Spread Effort: high, standalone mode, useDDP on.
[07/12 15:15:40     28s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2027.3MB) @(0:00:28.6 - 0:00:28.7).
[07/12 15:15:40     28s] Move report: preRPlace moves 418 insts, mean move: 0.27 um, max move: 1.43 um 
[07/12 15:15:40     28s] 	Max move on inst (ram_1/g3800__1617): (624.82, 606.29) --> (624.64, 605.04)
[07/12 15:15:40     28s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: nr02d1
[07/12 15:15:40     28s] wireLenOptFixPriorityInst 0 inst fixed
[07/12 15:15:40     28s] Placement tweakage begins.
[07/12 15:15:40     28s] wire length = 3.653e+04
[07/12 15:15:40     28s] wire length = 3.551e+04
[07/12 15:15:40     28s] Placement tweakage ends.
[07/12 15:15:40     28s] Move report: tweak moves 51 insts, mean move: 7.96 um, max move: 15.68 um 
[07/12 15:15:40     28s] 	Max move on inst (ram_1/mem_reg[3][5]): (692.96, 621.84) --> (688.48, 633.04)
[07/12 15:15:40     28s] 
[07/12 15:15:40     28s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[07/12 15:15:40     28s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f52d2b0c900.
[07/12 15:15:40     28s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/12 15:15:40     28s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/12 15:15:40     28s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:15:40     28s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:15:40     28s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1995.3MB) @(0:00:28.7 - 0:00:28.7).
[07/12 15:15:40     28s] Move report: Detail placement moves 418 insts, mean move: 1.22 um, max move: 15.85 um 
[07/12 15:15:40     28s] 	Max move on inst (ram_1/mem_reg[4][6]): (688.28, 633.01) --> (692.96, 621.84)
[07/12 15:15:40     28s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1995.3MB
[07/12 15:15:40     28s] Statistics of distance of Instance movement in refine placement:
[07/12 15:15:40     28s]   maximum (X+Y) =        15.85 um
[07/12 15:15:40     28s]   inst (ram_1/mem_reg[4][6]) with max move: (688.279, 633.006) -> (692.96, 621.84)
[07/12 15:15:40     28s]   mean    (X+Y) =         1.22 um
[07/12 15:15:40     28s] Summary Report:
[07/12 15:15:40     28s] Instances move: 418 (out of 418 movable)
[07/12 15:15:40     28s] Instances flipped: 0
[07/12 15:15:40     28s] Mean displacement: 1.22 um
[07/12 15:15:40     28s] Max displacement: 15.85 um (Instance: ram_1/mem_reg[4][6]) (688.279, 633.006) -> (692.96, 621.84)
[07/12 15:15:40     28s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[07/12 15:15:40     28s] Total instances moved : 418
[07/12 15:15:40     28s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.049, MEM:1995.3M, EPOCH TIME: 1720777540.828818
[07/12 15:15:40     28s] Total net bbox length = 3.033e+04 (1.539e+04 1.494e+04) (ext = 1.649e+04)
[07/12 15:15:40     28s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1995.3MB
[07/12 15:15:40     28s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1995.3MB) @(0:00:28.6 - 0:00:28.7).
[07/12 15:15:40     28s] *** Finished refinePlace (0:00:28.7 mem=1995.3M) ***
[07/12 15:15:40     28s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1632230.1
[07/12 15:15:40     28s] OPERPROF: Finished RefinePlace at level 1, CPU:0.053, REAL:0.052, MEM:1995.3M, EPOCH TIME: 1720777540.829242
[07/12 15:15:40     28s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1995.3M, EPOCH TIME: 1720777540.829286
[07/12 15:15:40     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:418).
[07/12 15:15:40     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] All LLGs are deleted
[07/12 15:15:40     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1995.3M, EPOCH TIME: 1720777540.830133
[07/12 15:15:40     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1995.3M, EPOCH TIME: 1720777540.830230
[07/12 15:15:40     28s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1995.3M, EPOCH TIME: 1720777540.831409
[07/12 15:15:40     28s] *** End of Placement (cpu=0:00:01.3, real=0:00:02.0, mem=1995.3M) ***
[07/12 15:15:40     28s] Processing tracks to init pin-track alignment.
[07/12 15:15:40     28s] z: 2, totalTracks: 1
[07/12 15:15:40     28s] z: 4, totalTracks: 1
[07/12 15:15:40     28s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:15:40     28s] All LLGs are deleted
[07/12 15:15:40     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1995.3M, EPOCH TIME: 1720777540.833917
[07/12 15:15:40     28s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1995.3M, EPOCH TIME: 1720777540.834027
[07/12 15:15:40     28s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1995.3M, EPOCH TIME: 1720777540.834144
[07/12 15:15:40     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1995.3M, EPOCH TIME: 1720777540.834269
[07/12 15:15:40     28s] Max number of tech site patterns supported in site array is 256.
[07/12 15:15:40     28s] Core basic site is CoreSite
[07/12 15:15:40     28s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1995.3M, EPOCH TIME: 1720777540.844170
[07/12 15:15:40     28s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:15:40     28s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:15:40     28s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1995.3M, EPOCH TIME: 1720777540.844386
[07/12 15:15:40     28s] Fast DP-INIT is on for default
[07/12 15:15:40     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 15:15:40     28s] Atter site array init, number of instance map data is 0.
[07/12 15:15:40     28s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1995.3M, EPOCH TIME: 1720777540.846391
[07/12 15:15:40     28s] 
[07/12 15:15:40     28s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:15:40     28s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:1995.3M, EPOCH TIME: 1720777540.847477
[07/12 15:15:40     28s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1995.3M, EPOCH TIME: 1720777540.848691
[07/12 15:15:40     28s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1995.3M, EPOCH TIME: 1720777540.849091
[07/12 15:15:40     28s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.002, REAL:0.002, MEM:2011.3M, EPOCH TIME: 1720777540.850919
[07/12 15:15:40     28s] default core: bins with density > 0.750 =  0.00 % ( 0 / 169 )
[07/12 15:15:40     28s] Density distribution unevenness ratio = 92.274%
[07/12 15:15:40     28s] Density distribution unevenness ratio (U70) = 0.000%
[07/12 15:15:40     28s] Density distribution unevenness ratio (U80) = 0.000%
[07/12 15:15:40     28s] Density distribution unevenness ratio (U90) = 0.000%
[07/12 15:15:40     28s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.002, REAL:0.002, MEM:2011.3M, EPOCH TIME: 1720777540.851038
[07/12 15:15:40     28s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2011.3M, EPOCH TIME: 1720777540.851082
[07/12 15:15:40     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] All LLGs are deleted
[07/12 15:15:40     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:15:40     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2011.3M, EPOCH TIME: 1720777540.851790
[07/12 15:15:40     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2011.3M, EPOCH TIME: 1720777540.851885
[07/12 15:15:40     28s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2011.3M, EPOCH TIME: 1720777540.852725
[07/12 15:15:40     28s] **INFO: Enable pre-place timing setting for timing analysis
[07/12 15:15:40     28s] Set Using Default Delay Limit as 101.
[07/12 15:15:40     28s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/12 15:15:40     28s] Set Default Net Delay as 0 ps.
[07/12 15:15:40     28s] Set Default Net Load as 0 pF. 
[07/12 15:15:40     28s] **INFO: Analyzing IO path groups for slack adjustment
[07/12 15:15:40     28s] Effort level <high> specified for reg2reg_tmp.1632230 path_group
[07/12 15:15:40     28s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/12 15:15:40     28s] #################################################################################
[07/12 15:15:40     28s] # Design Stage: PreRoute
[07/12 15:15:40     28s] # Design Name: single_port_ram
[07/12 15:15:40     28s] # Design Mode: 90nm
[07/12 15:15:40     28s] # Analysis Mode: MMMC Non-OCV 
[07/12 15:15:40     28s] # Parasitics Mode: No SPEF/RCDB 
[07/12 15:15:40     28s] # Signoff Settings: SI Off 
[07/12 15:15:40     28s] #################################################################################
[07/12 15:15:40     28s] Calculate delays in BcWc mode...
[07/12 15:15:40     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 2038.2M, InitMEM = 2038.2M)
[07/12 15:15:40     28s] Start delay calculation (fullDC) (1 T). (MEM=2038.16)
[07/12 15:15:40     28s] End AAE Lib Interpolated Model. (MEM=2038.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:15:40     28s] Total number of fetched objects 457
[07/12 15:15:41     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[07/12 15:15:41     28s] End delay calculation. (MEM=2069.86 CPU=0:00:00.1 REAL=0:00:01.0)
[07/12 15:15:41     28s] End delay calculation (fullDC). (MEM=2069.86 CPU=0:00:00.1 REAL=0:00:01.0)
[07/12 15:15:41     28s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2069.9M) ***
[07/12 15:15:41     28s] **INFO: Disable pre-place timing setting for timing analysis
[07/12 15:15:41     28s] Set Using Default Delay Limit as 1000.
[07/12 15:15:41     28s] Set Default Net Delay as 1000 ps.
[07/12 15:15:41     28s] Set Default Net Load as 0.5 pF. 
[07/12 15:15:41     28s] Info: Disable timing driven in postCTS congRepair.
[07/12 15:15:41     28s] 
[07/12 15:15:41     28s] Starting congRepair ...
[07/12 15:15:41     28s] User Input Parameters:
[07/12 15:15:41     28s] - Congestion Driven    : On
[07/12 15:15:41     28s] - Timing Driven        : Off
[07/12 15:15:41     28s] - Area-Violation Based : On
[07/12 15:15:41     28s] - Start Rollback Level : -5
[07/12 15:15:41     28s] - Legalized            : On
[07/12 15:15:41     28s] - Window Based         : Off
[07/12 15:15:41     28s] - eDen incr mode       : Off
[07/12 15:15:41     28s] - Small incr mode      : Off
[07/12 15:15:41     28s] 
[07/12 15:15:41     28s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[07/12 15:15:41     28s] ThreeLayerMode is on. Timing-driven placement option disabled.
[07/12 15:15:41     28s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2060.3M, EPOCH TIME: 1720777541.075839
[07/12 15:15:41     28s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:2060.3M, EPOCH TIME: 1720777541.081909
[07/12 15:15:41     28s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2060.3M, EPOCH TIME: 1720777541.081973
[07/12 15:15:41     28s] Starting Early Global Route congestion estimation: mem = 2060.3M
[07/12 15:15:41     28s] (I)      ======================= Layers =======================
[07/12 15:15:41     28s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:15:41     28s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[07/12 15:15:41     28s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:15:41     28s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[07/12 15:15:41     28s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[07/12 15:15:41     28s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[07/12 15:15:41     28s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[07/12 15:15:41     28s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[07/12 15:15:41     28s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[07/12 15:15:41     28s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[07/12 15:15:41     28s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:15:41     28s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[07/12 15:15:41     28s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[07/12 15:15:41     28s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:15:41     28s] (I)      Started Import and model ( Curr Mem: 2060.34 MB )
[07/12 15:15:41     28s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:15:41     28s] (I)      == Non-default Options ==
[07/12 15:15:41     28s] (I)      Maximum routing layer                              : 4
[07/12 15:15:41     28s] (I)      Number of threads                                  : 1
[07/12 15:15:41     28s] (I)      Use non-blocking free Dbs wires                    : false
[07/12 15:15:41     28s] (I)      Method to set GCell size                           : row
[07/12 15:15:41     28s] (I)      Counted 794 PG shapes. We will not process PG shapes layer by layer.
[07/12 15:15:41     28s] (I)      Use row-based GCell size
[07/12 15:15:41     28s] (I)      Use row-based GCell align
[07/12 15:15:41     28s] (I)      layer 0 area = 202000
[07/12 15:15:41     28s] (I)      layer 1 area = 202000
[07/12 15:15:41     28s] (I)      layer 2 area = 202000
[07/12 15:15:41     28s] (I)      layer 3 area = 562000
[07/12 15:15:41     28s] (I)      GCell unit size   : 5600
[07/12 15:15:41     28s] (I)      GCell multiplier  : 1
[07/12 15:15:41     28s] (I)      GCell row height  : 5600
[07/12 15:15:41     28s] (I)      Actual row height : 5600
[07/12 15:15:41     28s] (I)      GCell align ref   : 465040 465040
[07/12 15:15:41     28s] [NR-eGR] Track table information for default rule: 
[07/12 15:15:41     28s] [NR-eGR] M1 has single uniform track structure
[07/12 15:15:41     28s] [NR-eGR] M2 has single uniform track structure
[07/12 15:15:41     28s] [NR-eGR] M3 has single uniform track structure
[07/12 15:15:41     28s] [NR-eGR] TOP_M has single uniform track structure
[07/12 15:15:41     28s] (I)      ============== Default via ===============
[07/12 15:15:41     28s] (I)      +---+------------------+-----------------+
[07/12 15:15:41     28s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/12 15:15:41     28s] (I)      +---+------------------+-----------------+
[07/12 15:15:41     28s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[07/12 15:15:41     28s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[07/12 15:15:41     28s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[07/12 15:15:41     28s] (I)      +---+------------------+-----------------+
[07/12 15:15:41     28s] [NR-eGR] Read 471 PG shapes
[07/12 15:15:41     28s] [NR-eGR] Read 0 clock shapes
[07/12 15:15:41     28s] [NR-eGR] Read 0 other shapes
[07/12 15:15:41     28s] [NR-eGR] #Routing Blockages  : 0
[07/12 15:15:41     28s] [NR-eGR] #Instance Blockages : 2678
[07/12 15:15:41     28s] [NR-eGR] #PG Blockages       : 471
[07/12 15:15:41     28s] [NR-eGR] #Halo Blockages     : 0
[07/12 15:15:41     28s] [NR-eGR] #Boundary Blockages : 0
[07/12 15:15:41     28s] [NR-eGR] #Clock Blockages    : 0
[07/12 15:15:41     28s] [NR-eGR] #Other Blockages    : 0
[07/12 15:15:41     28s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/12 15:15:41     28s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/12 15:15:41     28s] [NR-eGR] Read 449 nets ( ignored 0 )
[07/12 15:15:41     28s] (I)      early_global_route_priority property id does not exist.
[07/12 15:15:41     28s] (I)      Read Num Blocks=3149  Num Prerouted Wires=0  Num CS=0
[07/12 15:15:41     28s] (I)      Layer 1 (V) : #blockages 1256 : #preroutes 0
[07/12 15:15:41     28s] (I)      Layer 2 (H) : #blockages 1236 : #preroutes 0
[07/12 15:15:41     28s] (I)      Layer 3 (V) : #blockages 657 : #preroutes 0
[07/12 15:15:41     28s] (I)      Number of ignored nets                =      0
[07/12 15:15:41     28s] (I)      Number of connected nets              =      0
[07/12 15:15:41     28s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/12 15:15:41     28s] (I)      Number of clock nets                  =      3.  Ignored: No
[07/12 15:15:41     28s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/12 15:15:41     28s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/12 15:15:41     28s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/12 15:15:41     28s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/12 15:15:41     28s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/12 15:15:41     28s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/12 15:15:41     28s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 15:15:41     28s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/12 15:15:41     28s] (I)      Ndr track 0 does not exist
[07/12 15:15:41     28s] (I)      ---------------------Grid Graph Info--------------------
[07/12 15:15:41     28s] (I)      Routing area        : (0, 0) - (1649760, 1649760)
[07/12 15:15:41     28s] (I)      Core area           : (465040, 465040) - (1184720, 1184720)
[07/12 15:15:41     28s] (I)      Site width          :   560  (dbu)
[07/12 15:15:41     28s] (I)      Row height          :  5600  (dbu)
[07/12 15:15:41     28s] (I)      GCell row height    :  5600  (dbu)
[07/12 15:15:41     28s] (I)      GCell width         :  5600  (dbu)
[07/12 15:15:41     28s] (I)      GCell height        :  5600  (dbu)
[07/12 15:15:41     28s] (I)      Grid                :   295   295     4
[07/12 15:15:41     28s] (I)      Layer numbers       :     1     2     3     4
[07/12 15:15:41     28s] (I)      Vertical capacity   :     0  5600     0  5600
[07/12 15:15:41     28s] (I)      Horizontal capacity :     0     0  5600     0
[07/12 15:15:41     28s] (I)      Default wire width  :   230   280   280   440
[07/12 15:15:41     28s] (I)      Default wire space  :   230   280   280   460
[07/12 15:15:41     28s] (I)      Default wire pitch  :   460   560   560   900
[07/12 15:15:41     28s] (I)      Default pitch size  :   460   560   560  1120
[07/12 15:15:41     28s] (I)      First track coord   :   800   520   800  1640
[07/12 15:15:41     28s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[07/12 15:15:41     28s] (I)      Total num of tracks :  2945  2945  2945  1472
[07/12 15:15:41     28s] (I)      Num of masks        :     1     1     1     1
[07/12 15:15:41     28s] (I)      Num of trim masks   :     0     0     0     0
[07/12 15:15:41     28s] (I)      --------------------------------------------------------
[07/12 15:15:41     28s] 
[07/12 15:15:41     28s] [NR-eGR] ============ Routing rule table ============
[07/12 15:15:41     28s] [NR-eGR] Rule id: 0  Nets: 434
[07/12 15:15:41     28s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/12 15:15:41     28s] (I)                    Layer    2    3     4 
[07/12 15:15:41     28s] (I)                    Pitch  560  560  1120 
[07/12 15:15:41     28s] (I)             #Used tracks    1    1     1 
[07/12 15:15:41     28s] (I)       #Fully used tracks    1    1     1 
[07/12 15:15:41     28s] [NR-eGR] ========================================
[07/12 15:15:41     28s] [NR-eGR] 
[07/12 15:15:41     28s] (I)      =============== Blocked Tracks ===============
[07/12 15:15:41     28s] (I)      +-------+---------+----------+---------------+
[07/12 15:15:41     28s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/12 15:15:41     28s] (I)      +-------+---------+----------+---------------+
[07/12 15:15:41     28s] (I)      |     1 |       0 |        0 |         0.00% |
[07/12 15:15:41     28s] (I)      |     2 |  868775 |   489747 |        56.37% |
[07/12 15:15:41     28s] (I)      |     3 |  868775 |   461399 |        53.11% |
[07/12 15:15:41     28s] (I)      |     4 |  434240 |   253520 |        58.38% |
[07/12 15:15:41     28s] (I)      +-------+---------+----------+---------------+
[07/12 15:15:41     28s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2060.34 MB )
[07/12 15:15:41     28s] (I)      Reset routing kernel
[07/12 15:15:41     28s] (I)      Started Global Routing ( Curr Mem: 2060.34 MB )
[07/12 15:15:41     28s] (I)      totalPins=1581  totalGlobalPin=1553 (98.23%)
[07/12 15:15:41     28s] (I)      total 2D Cap : 974231 = (410460 H, 563771 V)
[07/12 15:15:41     28s] [NR-eGR] Layer group 1: route 434 net(s) in layer range [2, 4]
[07/12 15:15:41     28s] (I)      
[07/12 15:15:41     28s] (I)      ============  Phase 1a Route ============
[07/12 15:15:41     28s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/12 15:15:41     28s] (I)      Usage: 6190 = (3152 H, 3038 V) = (0.77% H, 0.54% V) = (1.765e+04um H, 1.701e+04um V)
[07/12 15:15:41     28s] (I)      
[07/12 15:15:41     28s] (I)      ============  Phase 1b Route ============
[07/12 15:15:41     28s] (I)      Usage: 6189 = (3152 H, 3037 V) = (0.77% H, 0.54% V) = (1.765e+04um H, 1.701e+04um V)
[07/12 15:15:41     28s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.465840e+04um
[07/12 15:15:41     28s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/12 15:15:41     28s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/12 15:15:41     28s] (I)      
[07/12 15:15:41     28s] (I)      ============  Phase 1c Route ============
[07/12 15:15:41     28s] (I)      Usage: 6189 = (3152 H, 3037 V) = (0.77% H, 0.54% V) = (1.765e+04um H, 1.701e+04um V)
[07/12 15:15:41     28s] (I)      
[07/12 15:15:41     28s] (I)      ============  Phase 1d Route ============
[07/12 15:15:41     28s] (I)      Usage: 6189 = (3152 H, 3037 V) = (0.77% H, 0.54% V) = (1.765e+04um H, 1.701e+04um V)
[07/12 15:15:41     28s] (I)      
[07/12 15:15:41     28s] (I)      ============  Phase 1e Route ============
[07/12 15:15:41     28s] (I)      Usage: 6189 = (3152 H, 3037 V) = (0.77% H, 0.54% V) = (1.765e+04um H, 1.701e+04um V)
[07/12 15:15:41     28s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.465840e+04um
[07/12 15:15:41     28s] (I)      
[07/12 15:15:41     28s] (I)      ============  Phase 1l Route ============
[07/12 15:15:41     29s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/12 15:15:41     29s] (I)      Layer  2:     381312      3479         0      473670      393630    (54.61%) 
[07/12 15:15:41     29s] (I)      Layer  3:     410300      3160         0      445380      421920    (51.35%) 
[07/12 15:15:41     29s] (I)      Layer  4:     181702        59         0      241355      192295    (55.66%) 
[07/12 15:15:41     29s] (I)      Total:        973314      6698         0     1160405     1007845    (53.52%) 
[07/12 15:15:41     29s] (I)      
[07/12 15:15:41     29s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/12 15:15:41     29s] [NR-eGR]                        OverCon            
[07/12 15:15:41     29s] [NR-eGR]                         #Gcell     %Gcell
[07/12 15:15:41     29s] [NR-eGR]        Layer             (1-0)    OverCon
[07/12 15:15:41     29s] [NR-eGR] ----------------------------------------------
[07/12 15:15:41     29s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/12 15:15:41     29s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/12 15:15:41     29s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/12 15:15:41     29s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[07/12 15:15:41     29s] [NR-eGR] ----------------------------------------------
[07/12 15:15:41     29s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/12 15:15:41     29s] [NR-eGR] 
[07/12 15:15:41     29s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2068.34 MB )
[07/12 15:15:41     29s] (I)      total 2D Cap : 974966 = (410780 H, 564186 V)
[07/12 15:15:41     29s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/12 15:15:41     29s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 2068.3M
[07/12 15:15:41     29s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.069, REAL:0.069, MEM:2068.3M, EPOCH TIME: 1720777541.151120
[07/12 15:15:41     29s] OPERPROF: Starting HotSpotCal at level 1, MEM:2068.3M, EPOCH TIME: 1720777541.151159
[07/12 15:15:41     29s] [hotspot] +------------+---------------+---------------+
[07/12 15:15:41     29s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 15:15:41     29s] [hotspot] +------------+---------------+---------------+
[07/12 15:15:41     29s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 15:15:41     29s] [hotspot] +------------+---------------+---------------+
[07/12 15:15:41     29s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 15:15:41     29s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 15:15:41     29s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2084.3M, EPOCH TIME: 1720777541.154567
[07/12 15:15:41     29s] Skipped repairing congestion.
[07/12 15:15:41     29s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2084.3M, EPOCH TIME: 1720777541.154642
[07/12 15:15:41     29s] Starting Early Global Route wiring: mem = 2084.3M
[07/12 15:15:41     29s] (I)      ============= Track Assignment ============
[07/12 15:15:41     29s] (I)      Started Track Assignment (1T) ( Curr Mem: 2084.34 MB )
[07/12 15:15:41     29s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[07/12 15:15:41     29s] (I)      Run Multi-thread track assignment
[07/12 15:15:41     29s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2084.34 MB )
[07/12 15:15:41     29s] (I)      Started Export ( Curr Mem: 2084.34 MB )
[07/12 15:15:41     29s] [NR-eGR]                Length (um)  Vias 
[07/12 15:15:41     29s] [NR-eGR] ---------------------------------
[07/12 15:15:41     29s] [NR-eGR]  M1     (1H)             0  1548 
[07/12 15:15:41     29s] [NR-eGR]  M2     (2V)         17117  2316 
[07/12 15:15:41     29s] [NR-eGR]  M3     (3H)         17887    10 
[07/12 15:15:41     29s] [NR-eGR]  TOP_M  (4V)           337     0 
[07/12 15:15:41     29s] [NR-eGR] ---------------------------------
[07/12 15:15:41     29s] [NR-eGR]         Total        35340  3874 
[07/12 15:15:41     29s] [NR-eGR] --------------------------------------------------------------------------
[07/12 15:15:41     29s] [NR-eGR] Total half perimeter of net bounding box: 30343um
[07/12 15:15:41     29s] [NR-eGR] Total length: 35340um, number of vias: 3874
[07/12 15:15:41     29s] [NR-eGR] --------------------------------------------------------------------------
[07/12 15:15:41     29s] [NR-eGR] Total eGR-routed clock nets wire length: 2164um, number of vias: 395
[07/12 15:15:41     29s] [NR-eGR] --------------------------------------------------------------------------
[07/12 15:15:41     29s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2084.34 MB )
[07/12 15:15:41     29s] Early Global Route wiring runtime: 0.02 seconds, mem = 2084.3M
[07/12 15:15:41     29s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.018, REAL:0.018, MEM:2084.3M, EPOCH TIME: 1720777541.172849
[07/12 15:15:41     29s] Tdgp not successfully inited but do clear! skip clearing
[07/12 15:15:41     29s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[07/12 15:15:41     29s] *** Finishing placeDesign default flow ***
[07/12 15:15:41     29s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 4, mem = 2028.3M **
[07/12 15:15:41     29s] Tdgp not successfully inited but do clear! skip clearing
[07/12 15:15:41     29s] 
[07/12 15:15:41     29s] *** Summary of all messages that are not suppressed in this session:
[07/12 15:15:41     29s] Severity  ID               Count  Summary                                  
[07/12 15:15:41     29s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/12 15:15:41     29s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[07/12 15:15:41     29s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/12 15:15:41     29s] *** Message Summary: 4 warning(s), 0 error(s)
[07/12 15:15:41     29s] 
[07/12 15:15:41     29s] *** placeDesign #1 [finish] : cpu/real = 0:00:03.0/0:00:04.0 (0.7), totSession cpu/real = 0:00:29.1/0:01:35.6 (0.3), mem = 2028.3M
[07/12 15:15:41     29s] 
[07/12 15:15:41     29s] =============================================================================================
[07/12 15:15:41     29s]  Final TAT Report : placeDesign #1                                              21.18-s099_1
[07/12 15:15:41     29s] =============================================================================================
[07/12 15:15:41     29s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:15:41     29s] ---------------------------------------------------------------------------------------------
[07/12 15:15:41     29s] [ TimingUpdate           ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[07/12 15:15:41     29s] [ FullDelayCalc          ]      2   0:00:00.2  (   5.8 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:15:41     29s] [ MISC                   ]          0:00:03.7  (  93.6 % )     0:00:03.7 /  0:00:02.7    0.7
[07/12 15:15:41     29s] ---------------------------------------------------------------------------------------------
[07/12 15:15:41     29s]  placeDesign #1 TOTAL               0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:03.0    0.7
[07/12 15:15:41     29s] ---------------------------------------------------------------------------------------------
[07/12 15:15:41     29s] 
[07/12 15:16:07     30s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/12 15:16:07     30s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 1000 -prefix single_port_ram_preCTS -outDir timingReports
[07/12 15:16:07     30s] AAE DB initialization (MEM=2003.82 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/12 15:16:07     30s] #optDebug: fT-S <1 1 0 0 0>
[07/12 15:16:07     30s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:30.6/0:02:01.7 (0.3), mem = 2003.8M
[07/12 15:16:07     30s] Setting timing_disable_library_data_to_data_checks to 'true'.
[07/12 15:16:07     30s] Setting timing_disable_user_data_to_data_checks to 'true'.
[07/12 15:16:07     30s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1999.8M, EPOCH TIME: 1720777567.332772
[07/12 15:16:07     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:07     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:07     30s] All LLGs are deleted
[07/12 15:16:07     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:07     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:07     30s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1999.8M, EPOCH TIME: 1720777567.332876
[07/12 15:16:07     30s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1999.8M, EPOCH TIME: 1720777567.332941
[07/12 15:16:07     30s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1999.8M, EPOCH TIME: 1720777567.332997
[07/12 15:16:07     30s] Start to check current routing status for nets...
[07/12 15:16:07     30s] **WARN: (IMPTR-2325):	There are 15 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
[07/12 15:16:07     30s] Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
[07/12 15:16:07     30s] Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
[07/12 15:16:07     30s] Type 'man IMPTR-2325' for more detail.
[07/12 15:16:07     30s] All nets are already routed correctly.
[07/12 15:16:07     30s] End to check current routing status for nets (mem=1999.8M)
[07/12 15:16:07     30s] Extraction called for design 'single_port_ram' of instances=610 and nets=453 using extraction engine 'preRoute' .
[07/12 15:16:07     30s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 15:16:07     30s] Type 'man IMPEXT-3530' for more detail.
[07/12 15:16:07     30s] PreRoute RC Extraction called for design single_port_ram.
[07/12 15:16:07     30s] RC Extraction called in multi-corner(2) mode.
[07/12 15:16:07     30s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[07/12 15:16:07     30s] Type 'man IMPEXT-6166' for more detail.
[07/12 15:16:07     30s] RCMode: PreRoute
[07/12 15:16:07     30s]       RC Corner Indexes            0       1   
[07/12 15:16:07     30s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/12 15:16:07     30s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/12 15:16:07     30s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/12 15:16:07     30s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/12 15:16:07     30s] Shrink Factor                : 1.00000
[07/12 15:16:07     30s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/12 15:16:07     30s] Using capacitance table file ...
[07/12 15:16:07     30s] 
[07/12 15:16:07     30s] Trim Metal Layers:
[07/12 15:16:07     30s] LayerId::1 widthSet size::4
[07/12 15:16:07     30s] LayerId::2 widthSet size::4
[07/12 15:16:07     30s] LayerId::3 widthSet size::4
[07/12 15:16:07     30s] LayerId::4 widthSet size::3
[07/12 15:16:07     30s] Updating RC grid for preRoute extraction ...
[07/12 15:16:07     30s] eee: pegSigSF::1.070000
[07/12 15:16:07     30s] Initializing multi-corner resistance tables ...
[07/12 15:16:07     30s] eee: l::1 avDens::0.074332 usedTrk::2527.285004 availTrk::34000.000000 sigTrk::2527.285004
[07/12 15:16:07     30s] eee: l::2 avDens::0.022995 usedTrk::397.373570 availTrk::17281.137973 sigTrk::397.373570
[07/12 15:16:07     30s] eee: l::3 avDens::0.021770 usedTrk::334.235447 availTrk::15353.184712 sigTrk::334.235447
[07/12 15:16:07     30s] eee: l::4 avDens::0.029600 usedTrk::293.361429 availTrk::9910.849020 sigTrk::293.361429
[07/12 15:16:07     30s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.237693 uaWl=1.000000 uaWlH=0.515663 aWlH=0.000000 lMod=0 pMax=0.899100 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:16:07     30s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1999.820M)
[07/12 15:16:07     30s] Effort level <high> specified for reg2reg path_group
[07/12 15:16:07     30s] All LLGs are deleted
[07/12 15:16:07     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:07     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:07     30s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2015.1M, EPOCH TIME: 1720777567.398464
[07/12 15:16:07     30s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2015.1M, EPOCH TIME: 1720777567.398622
[07/12 15:16:07     30s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2015.1M, EPOCH TIME: 1720777567.398797
[07/12 15:16:07     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:07     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:07     30s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2015.1M, EPOCH TIME: 1720777567.399087
[07/12 15:16:07     30s] Max number of tech site patterns supported in site array is 256.
[07/12 15:16:07     30s] Core basic site is CoreSite
[07/12 15:16:07     30s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2015.1M, EPOCH TIME: 1720777567.410443
[07/12 15:16:07     30s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:16:07     30s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:16:07     30s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2015.1M, EPOCH TIME: 1720777567.411348
[07/12 15:16:07     30s] Fast DP-INIT is on for default
[07/12 15:16:07     30s] Atter site array init, number of instance map data is 0.
[07/12 15:16:07     30s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.014, REAL:0.015, MEM:2015.1M, EPOCH TIME: 1720777567.413636
[07/12 15:16:07     30s] 
[07/12 15:16:07     30s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:16:07     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.016, MEM:2015.1M, EPOCH TIME: 1720777567.414843
[07/12 15:16:07     30s] All LLGs are deleted
[07/12 15:16:07     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:07     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:07     30s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2015.1M, EPOCH TIME: 1720777567.417261
[07/12 15:16:07     30s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2015.1M, EPOCH TIME: 1720777567.417371
[07/12 15:16:07     30s] Starting delay calculation for Setup views
[07/12 15:16:07     30s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/12 15:16:07     30s] #################################################################################
[07/12 15:16:07     30s] # Design Stage: PreRoute
[07/12 15:16:07     30s] # Design Name: single_port_ram
[07/12 15:16:07     30s] # Design Mode: 90nm
[07/12 15:16:07     30s] # Analysis Mode: MMMC Non-OCV 
[07/12 15:16:07     30s] # Parasitics Mode: No SPEF/RCDB 
[07/12 15:16:07     30s] # Signoff Settings: SI Off 
[07/12 15:16:07     30s] #################################################################################
[07/12 15:16:07     30s] Calculate delays in BcWc mode...
[07/12 15:16:07     30s] Topological Sorting (REAL = 0:00:00.0, MEM = 2024.7M, InitMEM = 2024.7M)
[07/12 15:16:07     30s] Start delay calculation (fullDC) (1 T). (MEM=2024.66)
[07/12 15:16:07     30s] Start AAE Lib Loading. (MEM=2024.66)
[07/12 15:16:07     30s] End AAE Lib Loading. (MEM=2043.73 CPU=0:00:00.0 Real=0:00:00.0)
[07/12 15:16:07     30s] End AAE Lib Interpolated Model. (MEM=2043.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:16:07     30s] Total number of fetched objects 457
[07/12 15:16:07     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:16:07     30s] End delay calculation. (MEM=2089.49 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:16:07     30s] End delay calculation (fullDC). (MEM=2089.49 CPU=0:00:00.2 REAL=0:00:00.0)
[07/12 15:16:07     30s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2089.5M) ***
[07/12 15:16:07     31s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:31.0 mem=2081.5M)
[07/12 15:16:09     31s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.377  | 11.670  |  2.377  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.459   |      1 (1)       |
|   max_tran     |      1 (1)       |   -1.334   |      1 (1)       |
|   max_fanout   |      1 (1)       |     -1     |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/12 15:16:09     31s] All LLGs are deleted
[07/12 15:16:09     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:09     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:09     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2058.6M, EPOCH TIME: 1720777569.270074
[07/12 15:16:09     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2058.6M, EPOCH TIME: 1720777569.270235
[07/12 15:16:09     31s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2058.6M, EPOCH TIME: 1720777569.270372
[07/12 15:16:09     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:09     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:09     31s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2058.6M, EPOCH TIME: 1720777569.270529
[07/12 15:16:09     31s] Max number of tech site patterns supported in site array is 256.
[07/12 15:16:09     31s] Core basic site is CoreSite
[07/12 15:16:09     31s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2058.6M, EPOCH TIME: 1720777569.280737
[07/12 15:16:09     31s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:16:09     31s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:16:09     31s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2058.6M, EPOCH TIME: 1720777569.281000
[07/12 15:16:09     31s] Fast DP-INIT is on for default
[07/12 15:16:09     31s] Atter site array init, number of instance map data is 0.
[07/12 15:16:09     31s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2058.6M, EPOCH TIME: 1720777569.283023
[07/12 15:16:09     31s] 
[07/12 15:16:09     31s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:16:09     31s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2058.6M, EPOCH TIME: 1720777569.284115
[07/12 15:16:09     31s] All LLGs are deleted
[07/12 15:16:09     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:09     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:09     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2058.6M, EPOCH TIME: 1720777569.285951
[07/12 15:16:09     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2058.6M, EPOCH TIME: 1720777569.286052
[07/12 15:16:09     31s] Density: 2.683%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/12 15:16:09     31s] All LLGs are deleted
[07/12 15:16:09     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:09     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:09     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2058.6M, EPOCH TIME: 1720777569.289473
[07/12 15:16:09     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2058.6M, EPOCH TIME: 1720777569.289630
[07/12 15:16:09     31s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2058.6M, EPOCH TIME: 1720777569.289767
[07/12 15:16:09     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:09     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:09     31s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2058.6M, EPOCH TIME: 1720777569.289909
[07/12 15:16:09     31s] Max number of tech site patterns supported in site array is 256.
[07/12 15:16:09     31s] Core basic site is CoreSite
[07/12 15:16:09     31s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2058.6M, EPOCH TIME: 1720777569.299995
[07/12 15:16:09     31s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:16:09     31s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:16:09     31s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2058.6M, EPOCH TIME: 1720777569.300235
[07/12 15:16:09     31s] Fast DP-INIT is on for default
[07/12 15:16:09     31s] Atter site array init, number of instance map data is 0.
[07/12 15:16:09     31s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2058.6M, EPOCH TIME: 1720777569.302274
[07/12 15:16:09     31s] 
[07/12 15:16:09     31s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:16:09     31s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2058.6M, EPOCH TIME: 1720777569.303363
[07/12 15:16:09     31s] All LLGs are deleted
[07/12 15:16:09     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:09     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:09     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2058.6M, EPOCH TIME: 1720777569.305159
[07/12 15:16:09     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2058.6M, EPOCH TIME: 1720777569.305256
[07/12 15:16:09     31s] Reported timing to dir timingReports
[07/12 15:16:09     31s] Total CPU time: 0.79 sec
[07/12 15:16:09     31s] Total Real time: 2.0 sec
[07/12 15:16:09     31s] Total Memory Usage: 2058.648438 Mbytes
[07/12 15:16:09     31s] Info: pop threads available for lower-level modules during optimization.
[07/12 15:16:09     31s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.8/0:00:02.1 (0.4), totSession cpu/real = 0:00:31.4/0:02:03.7 (0.3), mem = 2058.6M
[07/12 15:16:09     31s] 
[07/12 15:16:09     31s] =============================================================================================
[07/12 15:16:09     31s]  Final TAT Report : timeDesign #1                                               21.18-s099_1
[07/12 15:16:09     31s] =============================================================================================
[07/12 15:16:09     31s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:16:09     31s] ---------------------------------------------------------------------------------------------
[07/12 15:16:09     31s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:16:09     31s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.2 % )     0:00:01.9 /  0:00:00.7    0.3
[07/12 15:16:09     31s] [ DrvReport              ]      1   0:00:01.3  (  62.7 % )     0:00:01.3 /  0:00:00.0    0.0
[07/12 15:16:09     31s] [ ExtractRC              ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/12 15:16:09     31s] [ TimingUpdate           ]      1   0:00:00.1  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/12 15:16:09     31s] [ FullDelayCalc          ]      1   0:00:00.2  (   9.9 % )     0:00:00.2 /  0:00:00.2    0.9
[07/12 15:16:09     31s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[07/12 15:16:09     31s] [ GenerateReports        ]      1   0:00:00.3  (  13.2 % )     0:00:00.3 /  0:00:00.3    1.0
[07/12 15:16:09     31s] [ MISC                   ]          0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    0.7
[07/12 15:16:09     31s] ---------------------------------------------------------------------------------------------
[07/12 15:16:09     31s]  timeDesign #1 TOTAL                0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:00.8    0.4
[07/12 15:16:09     31s] ---------------------------------------------------------------------------------------------
[07/12 15:16:09     31s] 
[07/12 15:16:59     36s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[07/12 15:16:59     36s] <CMD> optDesign -preCTS
[07/12 15:16:59     36s] Executing: place_opt_design -opt
[07/12 15:16:59     36s] **INFO: User settings:
[07/12 15:16:59     36s] setExtractRCMode -engine                            preRoute
[07/12 15:16:59     36s] setUsefulSkewMode -maxAllowedDelay                  1
[07/12 15:16:59     36s] setUsefulSkewMode -noBoundary                       false
[07/12 15:16:59     36s] setDelayCalMode -enable_high_fanout                 true
[07/12 15:16:59     36s] setDelayCalMode -engine                             aae
[07/12 15:16:59     36s] setDelayCalMode -ignoreNetLoad                      false
[07/12 15:16:59     36s] setDelayCalMode -socv_accuracy_mode                 low
[07/12 15:16:59     36s] setOptMode -fixCap                                  true
[07/12 15:16:59     36s] setOptMode -fixFanoutLoad                           false
[07/12 15:16:59     36s] setOptMode -fixTran                                 true
[07/12 15:16:59     36s] setPlaceMode -place_design_floorplan_mode           false
[07/12 15:16:59     36s] setPlaceMode -place_detail_check_route              false
[07/12 15:16:59     36s] setPlaceMode -place_detail_preserve_routing         true
[07/12 15:16:59     36s] setPlaceMode -place_detail_remove_affected_routing  false
[07/12 15:16:59     36s] setPlaceMode -place_detail_swap_eeq_cells           false
[07/12 15:16:59     36s] setPlaceMode -place_global_clock_gate_aware         true
[07/12 15:16:59     36s] setPlaceMode -place_global_cong_effort              high
[07/12 15:16:59     36s] setPlaceMode -place_global_ignore_scan              true
[07/12 15:16:59     36s] setPlaceMode -place_global_ignore_spare             false
[07/12 15:16:59     36s] setPlaceMode -place_global_module_aware_spare       false
[07/12 15:16:59     36s] setPlaceMode -place_global_place_io_pins            false
[07/12 15:16:59     36s] setPlaceMode -place_global_reorder_scan             true
[07/12 15:16:59     36s] setPlaceMode -powerDriven                           false
[07/12 15:16:59     36s] setPlaceMode -timingDriven                          true
[07/12 15:16:59     36s] setAnalysisMode -analysisType                       bcwc
[07/12 15:16:59     36s] setAnalysisMode -checkType                          setup
[07/12 15:16:59     36s] setAnalysisMode -clkSrcPath                         true
[07/12 15:16:59     36s] setAnalysisMode -clockPropagation                   forcedIdeal
[07/12 15:16:59     36s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[07/12 15:16:59     36s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[07/12 15:16:59     36s] 
[07/12 15:16:59     36s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:36.7/0:02:53.5 (0.2), mem = 2062.7M
[07/12 15:16:59     36s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[07/12 15:16:59     36s] *** Starting GigaPlace ***
[07/12 15:16:59     36s] #optDebug: fT-E <X 2 3 1 0>
[07/12 15:16:59     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:2062.7M, EPOCH TIME: 1720777619.079611
[07/12 15:16:59     36s] Processing tracks to init pin-track alignment.
[07/12 15:16:59     36s] z: 2, totalTracks: 1
[07/12 15:16:59     36s] z: 4, totalTracks: 1
[07/12 15:16:59     36s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:16:59     36s] All LLGs are deleted
[07/12 15:16:59     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:59     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:59     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2062.7M, EPOCH TIME: 1720777619.082910
[07/12 15:16:59     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2061.8M, EPOCH TIME: 1720777619.083150
[07/12 15:16:59     36s] # Building single_port_ram llgBox search-tree.
[07/12 15:16:59     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2061.8M, EPOCH TIME: 1720777619.083331
[07/12 15:16:59     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:59     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:59     36s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2061.8M, EPOCH TIME: 1720777619.083554
[07/12 15:16:59     36s] Max number of tech site patterns supported in site array is 256.
[07/12 15:16:59     36s] Core basic site is CoreSite
[07/12 15:16:59     36s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2061.8M, EPOCH TIME: 1720777619.094238
[07/12 15:16:59     36s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:16:59     36s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/12 15:16:59     36s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2061.8M, EPOCH TIME: 1720777619.094516
[07/12 15:16:59     36s] SiteArray: non-trimmed site array dimensions = 128 x 1285
[07/12 15:16:59     36s] SiteArray: use 983,040 bytes
[07/12 15:16:59     36s] SiteArray: current memory after site array memory allocation 2062.7M
[07/12 15:16:59     36s] SiteArray: FP blocked sites are writable
[07/12 15:16:59     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 15:16:59     36s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2062.7M, EPOCH TIME: 1720777619.096766
[07/12 15:16:59     36s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2062.7M, EPOCH TIME: 1720777619.097022
[07/12 15:16:59     36s] SiteArray: number of non floorplan blocked sites for llg default is 164480
[07/12 15:16:59     36s] Atter site array init, number of instance map data is 0.
[07/12 15:16:59     36s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.015, REAL:0.015, MEM:2062.7M, EPOCH TIME: 1720777619.098334
[07/12 15:16:59     36s] 
[07/12 15:16:59     36s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:16:59     36s] OPERPROF:     Starting CMU at level 3, MEM:2062.7M, EPOCH TIME: 1720777619.099183
[07/12 15:16:59     36s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2062.7M, EPOCH TIME: 1720777619.099425
[07/12 15:16:59     36s] 
[07/12 15:16:59     36s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:16:59     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.017, MEM:2062.7M, EPOCH TIME: 1720777619.099841
[07/12 15:16:59     36s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2062.7M, EPOCH TIME: 1720777619.099900
[07/12 15:16:59     36s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2062.7M, EPOCH TIME: 1720777619.100196
[07/12 15:16:59     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2062.7MB).
[07/12 15:16:59     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.022, MEM:2062.7M, EPOCH TIME: 1720777619.101669
[07/12 15:16:59     36s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2062.7M, EPOCH TIME: 1720777619.101706
[07/12 15:16:59     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:59     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:59     36s] All LLGs are deleted
[07/12 15:16:59     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:59     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:59     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2062.7M, EPOCH TIME: 1720777619.103085
[07/12 15:16:59     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2062.7M, EPOCH TIME: 1720777619.103204
[07/12 15:16:59     36s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2058.7M, EPOCH TIME: 1720777619.104680
[07/12 15:16:59     36s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:36.7/0:02:53.5 (0.2), mem = 2058.7M
[07/12 15:16:59     36s] VSMManager cleared!
[07/12 15:16:59     36s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:36.7/0:02:53.5 (0.2), mem = 2058.7M
[07/12 15:16:59     36s] 
[07/12 15:16:59     36s] =============================================================================================
[07/12 15:16:59     36s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.18-s099_1
[07/12 15:16:59     36s] =============================================================================================
[07/12 15:16:59     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:16:59     36s] ---------------------------------------------------------------------------------------------
[07/12 15:16:59     36s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:16:59     36s] ---------------------------------------------------------------------------------------------
[07/12 15:16:59     36s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:16:59     36s] ---------------------------------------------------------------------------------------------
[07/12 15:16:59     36s] 
[07/12 15:16:59     36s] Enable CTE adjustment.
[07/12 15:16:59     36s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1705.4M, totSessionCpu=0:00:37 **
[07/12 15:16:59     36s] Info: 1 threads available for lower-level modules during optimization.
[07/12 15:16:59     36s] GigaOpt running with 1 threads.
[07/12 15:16:59     36s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:36.7/0:02:53.5 (0.2), mem = 2058.7M
[07/12 15:16:59     36s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/12 15:16:59     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:2058.7M, EPOCH TIME: 1720777619.120282
[07/12 15:16:59     36s] Processing tracks to init pin-track alignment.
[07/12 15:16:59     36s] z: 2, totalTracks: 1
[07/12 15:16:59     36s] z: 4, totalTracks: 1
[07/12 15:16:59     36s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:16:59     36s] All LLGs are deleted
[07/12 15:16:59     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:59     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:59     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2058.7M, EPOCH TIME: 1720777619.123068
[07/12 15:16:59     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2058.7M, EPOCH TIME: 1720777619.123205
[07/12 15:16:59     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2058.7M, EPOCH TIME: 1720777619.123355
[07/12 15:16:59     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:59     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:59     36s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2058.7M, EPOCH TIME: 1720777619.123515
[07/12 15:16:59     36s] Max number of tech site patterns supported in site array is 256.
[07/12 15:16:59     36s] Core basic site is CoreSite
[07/12 15:16:59     36s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2058.7M, EPOCH TIME: 1720777619.133832
[07/12 15:16:59     36s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:16:59     36s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:16:59     36s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2058.7M, EPOCH TIME: 1720777619.134070
[07/12 15:16:59     36s] Fast DP-INIT is on for default
[07/12 15:16:59     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 15:16:59     36s] Atter site array init, number of instance map data is 0.
[07/12 15:16:59     36s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2058.7M, EPOCH TIME: 1720777619.136191
[07/12 15:16:59     36s] 
[07/12 15:16:59     36s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:16:59     36s] OPERPROF:     Starting CMU at level 3, MEM:2058.7M, EPOCH TIME: 1720777619.136970
[07/12 15:16:59     36s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2058.7M, EPOCH TIME: 1720777619.137120
[07/12 15:16:59     36s] 
[07/12 15:16:59     36s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:16:59     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2058.7M, EPOCH TIME: 1720777619.137530
[07/12 15:16:59     36s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2058.7M, EPOCH TIME: 1720777619.137575
[07/12 15:16:59     36s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2058.7M, EPOCH TIME: 1720777619.137842
[07/12 15:16:59     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2058.7MB).
[07/12 15:16:59     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:2058.7M, EPOCH TIME: 1720777619.139218
[07/12 15:16:59     36s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2058.7M, EPOCH TIME: 1720777619.139343
[07/12 15:16:59     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:59     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:59     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:59     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:16:59     36s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2058.7M, EPOCH TIME: 1720777619.141425
[07/12 15:16:59     36s] 
[07/12 15:16:59     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/12 15:16:59     36s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:16:59     36s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:16:59     36s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:16:59     36s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:16:59     36s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:16:59     36s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:16:59     36s] Summary for sequential cells identification: 
[07/12 15:16:59     36s]   Identified SBFF number: 114
[07/12 15:16:59     36s]   Identified MBFF number: 0
[07/12 15:16:59     36s]   Identified SB Latch number: 0
[07/12 15:16:59     36s]   Identified MB Latch number: 0
[07/12 15:16:59     36s]   Not identified SBFF number: 6
[07/12 15:16:59     36s]   Not identified MBFF number: 0
[07/12 15:16:59     36s]   Not identified SB Latch number: 0
[07/12 15:16:59     36s]   Not identified MB Latch number: 0
[07/12 15:16:59     36s]   Number of sequential cells which are not FFs: 83
[07/12 15:16:59     36s]  Visiting view : worst
[07/12 15:16:59     36s]    : PowerDomain = none : Weighted F : unweighted  = 50.70 (1.000) with rcCorner = 0
[07/12 15:16:59     36s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:16:59     36s]  Visiting view : best
[07/12 15:16:59     36s]    : PowerDomain = none : Weighted F : unweighted  = 50.70 (1.000) with rcCorner = 1
[07/12 15:16:59     36s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:16:59     36s] TLC MultiMap info (StdDelay):
[07/12 15:16:59     36s]   : min_delay + max_timing + 1 + no RcCorner := 49.4ps
[07/12 15:16:59     36s]   : min_delay + max_timing + 1 + rc_best := 50.7ps
[07/12 15:16:59     36s]   : max_delay + max_timing + 1 + no RcCorner := 49.4ps
[07/12 15:16:59     36s]   : max_delay + max_timing + 1 + rc_worst := 50.7ps
[07/12 15:16:59     36s]  Setting StdDelay to: 50.7ps
[07/12 15:16:59     36s] 
[07/12 15:16:59     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/12 15:16:59     36s] 
[07/12 15:16:59     36s] Creating Lib Analyzer ...
[07/12 15:16:59     36s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[07/12 15:16:59     36s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[07/12 15:16:59     36s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[07/12 15:16:59     36s] 
[07/12 15:17:00     37s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:37.8 mem=2064.8M
[07/12 15:17:00     37s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:37.8 mem=2064.8M
[07/12 15:17:00     37s] Creating Lib Analyzer, finished. 
[07/12 15:17:00     37s] #optDebug: fT-S <1 2 3 1 0>
[07/12 15:17:00     37s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1713.3M, totSessionCpu=0:00:38 **
[07/12 15:17:00     37s] *** optDesign -preCTS ***
[07/12 15:17:00     37s] DRC Margin: user margin 0.0; extra margin 0.2
[07/12 15:17:00     37s] Setup Target Slack: user slack 0; extra slack 0.0
[07/12 15:17:00     37s] Hold Target Slack: user slack 0
[07/12 15:17:00     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2070.8M, EPOCH TIME: 1720777620.278299
[07/12 15:17:00     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:00     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:00     37s] 
[07/12 15:17:00     37s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:00     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2070.8M, EPOCH TIME: 1720777620.290317
[07/12 15:17:00     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:00     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:00     37s] 
[07/12 15:17:00     37s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:17:00     37s] Deleting Lib Analyzer.
[07/12 15:17:00     37s] 
[07/12 15:17:00     37s] TimeStamp Deleting Cell Server End ...
[07/12 15:17:00     37s] Multi-VT timing optimization disabled based on library information.
[07/12 15:17:00     37s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/12 15:17:00     37s] 
[07/12 15:17:00     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/12 15:17:00     37s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:17:00     37s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:17:00     37s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:17:00     37s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:17:00     37s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:17:00     37s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:17:00     37s] Summary for sequential cells identification: 
[07/12 15:17:00     37s]   Identified SBFF number: 114
[07/12 15:17:00     37s]   Identified MBFF number: 0
[07/12 15:17:00     37s]   Identified SB Latch number: 0
[07/12 15:17:00     37s]   Identified MB Latch number: 0
[07/12 15:17:00     37s]   Not identified SBFF number: 6
[07/12 15:17:00     37s]   Not identified MBFF number: 0
[07/12 15:17:00     37s]   Not identified SB Latch number: 0
[07/12 15:17:00     37s]   Not identified MB Latch number: 0
[07/12 15:17:00     37s]   Number of sequential cells which are not FFs: 83
[07/12 15:17:00     37s]  Visiting view : worst
[07/12 15:17:00     37s]    : PowerDomain = none : Weighted F : unweighted  = 50.70 (1.000) with rcCorner = 0
[07/12 15:17:00     37s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:17:00     37s]  Visiting view : best
[07/12 15:17:00     37s]    : PowerDomain = none : Weighted F : unweighted  = 50.70 (1.000) with rcCorner = 1
[07/12 15:17:00     37s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:17:00     37s] TLC MultiMap info (StdDelay):
[07/12 15:17:00     37s]   : min_delay + max_timing + 1 + no RcCorner := 49.4ps
[07/12 15:17:00     37s]   : min_delay + max_timing + 1 + rc_best := 50.7ps
[07/12 15:17:00     37s]   : max_delay + max_timing + 1 + no RcCorner := 49.4ps
[07/12 15:17:00     37s]   : max_delay + max_timing + 1 + rc_worst := 50.7ps
[07/12 15:17:00     37s]  Setting StdDelay to: 50.7ps
[07/12 15:17:00     37s] 
[07/12 15:17:00     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/12 15:17:00     37s] 
[07/12 15:17:00     37s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:17:00     37s] 
[07/12 15:17:00     37s] TimeStamp Deleting Cell Server End ...
[07/12 15:17:00     37s] 
[07/12 15:17:00     37s] Creating Lib Analyzer ...
[07/12 15:17:00     37s] 
[07/12 15:17:00     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/12 15:17:00     37s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:17:00     37s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:17:00     37s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:17:00     37s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:17:00     37s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:17:00     37s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:17:00     37s] Summary for sequential cells identification: 
[07/12 15:17:00     37s]   Identified SBFF number: 114
[07/12 15:17:00     37s]   Identified MBFF number: 0
[07/12 15:17:00     37s]   Identified SB Latch number: 0
[07/12 15:17:00     37s]   Identified MB Latch number: 0
[07/12 15:17:00     37s]   Not identified SBFF number: 6
[07/12 15:17:00     37s]   Not identified MBFF number: 0
[07/12 15:17:00     37s]   Not identified SB Latch number: 0
[07/12 15:17:00     37s]   Not identified MB Latch number: 0
[07/12 15:17:00     37s]   Number of sequential cells which are not FFs: 83
[07/12 15:17:00     37s]  Visiting view : worst
[07/12 15:17:00     37s]    : PowerDomain = none : Weighted F : unweighted  = 50.70 (1.000) with rcCorner = 0
[07/12 15:17:00     37s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:17:00     37s]  Visiting view : best
[07/12 15:17:00     37s]    : PowerDomain = none : Weighted F : unweighted  = 50.70 (1.000) with rcCorner = 1
[07/12 15:17:00     37s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:17:00     37s] TLC MultiMap info (StdDelay):
[07/12 15:17:00     37s]   : min_delay + max_timing + 1 + no RcCorner := 49.4ps
[07/12 15:17:00     37s]   : min_delay + max_timing + 1 + rc_best := 50.7ps
[07/12 15:17:00     37s]   : max_delay + max_timing + 1 + no RcCorner := 49.4ps
[07/12 15:17:00     37s]   : max_delay + max_timing + 1 + rc_worst := 50.7ps
[07/12 15:17:00     37s]  Setting StdDelay to: 50.7ps
[07/12 15:17:00     37s] 
[07/12 15:17:00     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/12 15:17:00     37s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[07/12 15:17:00     37s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[07/12 15:17:00     37s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[07/12 15:17:00     37s] 
[07/12 15:17:01     38s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:39.0 mem=2070.8M
[07/12 15:17:01     39s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:39.0 mem=2070.8M
[07/12 15:17:01     39s] Creating Lib Analyzer, finished. 
[07/12 15:17:01     39s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2070.8M, EPOCH TIME: 1720777621.405905
[07/12 15:17:01     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] All LLGs are deleted
[07/12 15:17:01     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2070.8M, EPOCH TIME: 1720777621.405981
[07/12 15:17:01     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2070.8M, EPOCH TIME: 1720777621.406024
[07/12 15:17:01     39s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2070.8M, EPOCH TIME: 1720777621.406183
[07/12 15:17:01     39s] {MMLU 0 0 449}
[07/12 15:17:01     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.0 mem=2070.8M
[07/12 15:17:01     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.0 mem=2070.8M
[07/12 15:17:01     39s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2070.76 MB )
[07/12 15:17:01     39s] (I)      ======================= Layers =======================
[07/12 15:17:01     39s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:01     39s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[07/12 15:17:01     39s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:01     39s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[07/12 15:17:01     39s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[07/12 15:17:01     39s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[07/12 15:17:01     39s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[07/12 15:17:01     39s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[07/12 15:17:01     39s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[07/12 15:17:01     39s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[07/12 15:17:01     39s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:01     39s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[07/12 15:17:01     39s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[07/12 15:17:01     39s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:01     39s] (I)      Started Import and model ( Curr Mem: 2070.76 MB )
[07/12 15:17:01     39s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:17:01     39s] (I)      Number of ignored instance 0
[07/12 15:17:01     39s] (I)      Number of inbound cells 140
[07/12 15:17:01     39s] (I)      Number of opened ILM blockages 0
[07/12 15:17:01     39s] (I)      Number of instances temporarily fixed by detailed placement 36
[07/12 15:17:01     39s] (I)      numMoveCells=418, numMacros=192  numPads=15  numMultiRowHeightInsts=0
[07/12 15:17:01     39s] (I)      cell height: 5600, count: 418
[07/12 15:17:01     39s] (I)      Number of nets = 449 ( 0 ignored )
[07/12 15:17:01     39s] (I)      Read rows... (mem=2070.8M)
[07/12 15:17:01     39s] (I)      rowRegion is not equal to core box, resetting core box
[07/12 15:17:01     39s] (I)      rowRegion : (465040, 465040) - (1184640, 1181840)
[07/12 15:17:01     39s] (I)      coreBox   : (465040, 465040) - (1184720, 1184720)
[07/12 15:17:01     39s] (I)      Done Read rows (cpu=0.000s, mem=2070.8M)
[07/12 15:17:01     39s] (I)      Identified Clock instances: Flop 136, Clock buffer/inverter 2, Gate 0, Logic 0
[07/12 15:17:01     39s] (I)      Read module constraints... (mem=2070.8M)
[07/12 15:17:01     39s] (I)      Done Read module constraints (cpu=0.000s, mem=2070.8M)
[07/12 15:17:01     39s] (I)      == Non-default Options ==
[07/12 15:17:01     39s] (I)      Maximum routing layer                              : 4
[07/12 15:17:01     39s] (I)      Buffering-aware routing                            : true
[07/12 15:17:01     39s] (I)      Spread congestion away from blockages              : true
[07/12 15:17:01     39s] (I)      Number of threads                                  : 1
[07/12 15:17:01     39s] (I)      Overflow penalty cost                              : 10
[07/12 15:17:01     39s] (I)      Source-to-sink ratio                               : 0.300000
[07/12 15:17:01     39s] (I)      Method to set GCell size                           : row
[07/12 15:17:01     39s] (I)      Counted 794 PG shapes. We will not process PG shapes layer by layer.
[07/12 15:17:01     39s] (I)      Use row-based GCell size
[07/12 15:17:01     39s] (I)      Use row-based GCell align
[07/12 15:17:01     39s] (I)      layer 0 area = 202000
[07/12 15:17:01     39s] (I)      layer 1 area = 202000
[07/12 15:17:01     39s] (I)      layer 2 area = 202000
[07/12 15:17:01     39s] (I)      layer 3 area = 562000
[07/12 15:17:01     39s] (I)      GCell unit size   : 5600
[07/12 15:17:01     39s] (I)      GCell multiplier  : 1
[07/12 15:17:01     39s] (I)      GCell row height  : 5600
[07/12 15:17:01     39s] (I)      Actual row height : 5600
[07/12 15:17:01     39s] (I)      GCell align ref   : 465040 465040
[07/12 15:17:01     39s] [NR-eGR] Track table information for default rule: 
[07/12 15:17:01     39s] [NR-eGR] M1 has single uniform track structure
[07/12 15:17:01     39s] [NR-eGR] M2 has single uniform track structure
[07/12 15:17:01     39s] [NR-eGR] M3 has single uniform track structure
[07/12 15:17:01     39s] [NR-eGR] TOP_M has single uniform track structure
[07/12 15:17:01     39s] (I)      ============== Default via ===============
[07/12 15:17:01     39s] (I)      +---+------------------+-----------------+
[07/12 15:17:01     39s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/12 15:17:01     39s] (I)      +---+------------------+-----------------+
[07/12 15:17:01     39s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[07/12 15:17:01     39s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[07/12 15:17:01     39s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[07/12 15:17:01     39s] (I)      +---+------------------+-----------------+
[07/12 15:17:01     39s] [NR-eGR] Read 471 PG shapes
[07/12 15:17:01     39s] [NR-eGR] Read 0 clock shapes
[07/12 15:17:01     39s] [NR-eGR] Read 0 other shapes
[07/12 15:17:01     39s] [NR-eGR] #Routing Blockages  : 0
[07/12 15:17:01     39s] [NR-eGR] #Instance Blockages : 2678
[07/12 15:17:01     39s] [NR-eGR] #PG Blockages       : 471
[07/12 15:17:01     39s] [NR-eGR] #Halo Blockages     : 0
[07/12 15:17:01     39s] [NR-eGR] #Boundary Blockages : 0
[07/12 15:17:01     39s] [NR-eGR] #Clock Blockages    : 0
[07/12 15:17:01     39s] [NR-eGR] #Other Blockages    : 0
[07/12 15:17:01     39s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/12 15:17:01     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/12 15:17:01     39s] [NR-eGR] Read 449 nets ( ignored 0 )
[07/12 15:17:01     39s] (I)      early_global_route_priority property id does not exist.
[07/12 15:17:01     39s] (I)      Read Num Blocks=3149  Num Prerouted Wires=0  Num CS=0
[07/12 15:17:01     39s] (I)      Layer 1 (V) : #blockages 1256 : #preroutes 0
[07/12 15:17:01     39s] (I)      Layer 2 (H) : #blockages 1236 : #preroutes 0
[07/12 15:17:01     39s] (I)      Layer 3 (V) : #blockages 657 : #preroutes 0
[07/12 15:17:01     39s] (I)      Number of ignored nets                =      0
[07/12 15:17:01     39s] (I)      Number of connected nets              =      0
[07/12 15:17:01     39s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/12 15:17:01     39s] (I)      Number of clock nets                  =      3.  Ignored: No
[07/12 15:17:01     39s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/12 15:17:01     39s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/12 15:17:01     39s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/12 15:17:01     39s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/12 15:17:01     39s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/12 15:17:01     39s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/12 15:17:01     39s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 15:17:01     39s] (I)      Constructing bin map
[07/12 15:17:01     39s] (I)      Initialize bin information with width=11200 height=11200
[07/12 15:17:01     39s] (I)      Done constructing bin map
[07/12 15:17:01     39s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/12 15:17:01     39s] (I)      Ndr track 0 does not exist
[07/12 15:17:01     39s] (I)      ---------------------Grid Graph Info--------------------
[07/12 15:17:01     39s] (I)      Routing area        : (0, 0) - (1649760, 1649760)
[07/12 15:17:01     39s] (I)      Core area           : (465040, 465040) - (1184640, 1181840)
[07/12 15:17:01     39s] (I)      Site width          :   560  (dbu)
[07/12 15:17:01     39s] (I)      Row height          :  5600  (dbu)
[07/12 15:17:01     39s] (I)      GCell row height    :  5600  (dbu)
[07/12 15:17:01     39s] (I)      GCell width         :  5600  (dbu)
[07/12 15:17:01     39s] (I)      GCell height        :  5600  (dbu)
[07/12 15:17:01     39s] (I)      Grid                :   295   295     4
[07/12 15:17:01     39s] (I)      Layer numbers       :     1     2     3     4
[07/12 15:17:01     39s] (I)      Vertical capacity   :     0  5600     0  5600
[07/12 15:17:01     39s] (I)      Horizontal capacity :     0     0  5600     0
[07/12 15:17:01     39s] (I)      Default wire width  :   230   280   280   440
[07/12 15:17:01     39s] (I)      Default wire space  :   230   280   280   460
[07/12 15:17:01     39s] (I)      Default wire pitch  :   460   560   560   900
[07/12 15:17:01     39s] (I)      Default pitch size  :   460   560   560  1120
[07/12 15:17:01     39s] (I)      First track coord   :   800   520   800  1640
[07/12 15:17:01     39s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[07/12 15:17:01     39s] (I)      Total num of tracks :  2945  2945  2945  1472
[07/12 15:17:01     39s] (I)      Num of masks        :     1     1     1     1
[07/12 15:17:01     39s] (I)      Num of trim masks   :     0     0     0     0
[07/12 15:17:01     39s] (I)      --------------------------------------------------------
[07/12 15:17:01     39s] 
[07/12 15:17:01     39s] [NR-eGR] ============ Routing rule table ============
[07/12 15:17:01     39s] [NR-eGR] Rule id: 0  Nets: 434
[07/12 15:17:01     39s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/12 15:17:01     39s] (I)                    Layer    2    3     4 
[07/12 15:17:01     39s] (I)                    Pitch  560  560  1120 
[07/12 15:17:01     39s] (I)             #Used tracks    1    1     1 
[07/12 15:17:01     39s] (I)       #Fully used tracks    1    1     1 
[07/12 15:17:01     39s] [NR-eGR] ========================================
[07/12 15:17:01     39s] [NR-eGR] 
[07/12 15:17:01     39s] (I)      =============== Blocked Tracks ===============
[07/12 15:17:01     39s] (I)      +-------+---------+----------+---------------+
[07/12 15:17:01     39s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/12 15:17:01     39s] (I)      +-------+---------+----------+---------------+
[07/12 15:17:01     39s] (I)      |     1 |       0 |        0 |         0.00% |
[07/12 15:17:01     39s] (I)      |     2 |  868775 |   489747 |        56.37% |
[07/12 15:17:01     39s] (I)      |     3 |  868775 |   461399 |        53.11% |
[07/12 15:17:01     39s] (I)      |     4 |  434240 |   253520 |        58.38% |
[07/12 15:17:01     39s] (I)      +-------+---------+----------+---------------+
[07/12 15:17:01     39s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2078.25 MB )
[07/12 15:17:01     39s] (I)      Reset routing kernel
[07/12 15:17:01     39s] (I)      Started Global Routing ( Curr Mem: 2078.25 MB )
[07/12 15:17:01     39s] (I)      totalPins=1581  totalGlobalPin=1553 (98.23%)
[07/12 15:17:01     39s] (I)      total 2D Cap : 974231 = (410460 H, 563771 V)
[07/12 15:17:01     39s] (I)      #blocked areas for congestion spreading : 13
[07/12 15:17:01     39s] [NR-eGR] Layer group 1: route 434 net(s) in layer range [2, 4]
[07/12 15:17:01     39s] (I)      
[07/12 15:17:01     39s] (I)      ============  Phase 1a Route ============
[07/12 15:17:01     39s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/12 15:17:01     39s] (I)      Usage: 6238 = (3196 H, 3042 V) = (0.78% H, 0.54% V) = (1.790e+04um H, 1.704e+04um V)
[07/12 15:17:01     39s] (I)      
[07/12 15:17:01     39s] (I)      ============  Phase 1b Route ============
[07/12 15:17:01     39s] (I)      Usage: 6237 = (3196 H, 3041 V) = (0.78% H, 0.54% V) = (1.790e+04um H, 1.703e+04um V)
[07/12 15:17:01     39s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.492720e+04um
[07/12 15:17:01     39s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/12 15:17:01     39s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/12 15:17:01     39s] (I)      
[07/12 15:17:01     39s] (I)      ============  Phase 1c Route ============
[07/12 15:17:01     39s] (I)      Usage: 6237 = (3196 H, 3041 V) = (0.78% H, 0.54% V) = (1.790e+04um H, 1.703e+04um V)
[07/12 15:17:01     39s] (I)      
[07/12 15:17:01     39s] (I)      ============  Phase 1d Route ============
[07/12 15:17:01     39s] (I)      Usage: 6237 = (3196 H, 3041 V) = (0.78% H, 0.54% V) = (1.790e+04um H, 1.703e+04um V)
[07/12 15:17:01     39s] (I)      
[07/12 15:17:01     39s] (I)      ============  Phase 1e Route ============
[07/12 15:17:01     39s] (I)      Usage: 6237 = (3196 H, 3041 V) = (0.78% H, 0.54% V) = (1.790e+04um H, 1.703e+04um V)
[07/12 15:17:01     39s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.492720e+04um
[07/12 15:17:01     39s] (I)      
[07/12 15:17:01     39s] (I)      ============  Phase 1l Route ============
[07/12 15:17:01     39s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/12 15:17:01     39s] (I)      Layer  2:     381312      3464         0      473670      393630    (54.61%) 
[07/12 15:17:01     39s] (I)      Layer  3:     410300      3220         0      445380      421920    (51.35%) 
[07/12 15:17:01     39s] (I)      Layer  4:     181702        81         0      241355      192295    (55.66%) 
[07/12 15:17:01     39s] (I)      Total:        973314      6765         0     1160405     1007845    (53.52%) 
[07/12 15:17:01     39s] (I)      
[07/12 15:17:01     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/12 15:17:01     39s] [NR-eGR]                        OverCon            
[07/12 15:17:01     39s] [NR-eGR]                         #Gcell     %Gcell
[07/12 15:17:01     39s] [NR-eGR]        Layer             (1-0)    OverCon
[07/12 15:17:01     39s] [NR-eGR] ----------------------------------------------
[07/12 15:17:01     39s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/12 15:17:01     39s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/12 15:17:01     39s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/12 15:17:01     39s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[07/12 15:17:01     39s] [NR-eGR] ----------------------------------------------
[07/12 15:17:01     39s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/12 15:17:01     39s] [NR-eGR] 
[07/12 15:17:01     39s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2080.25 MB )
[07/12 15:17:01     39s] (I)      total 2D Cap : 974966 = (410780 H, 564186 V)
[07/12 15:17:01     39s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/12 15:17:01     39s] (I)      ============= Track Assignment ============
[07/12 15:17:01     39s] (I)      Started Track Assignment (1T) ( Curr Mem: 2080.25 MB )
[07/12 15:17:01     39s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[07/12 15:17:01     39s] (I)      Run Multi-thread track assignment
[07/12 15:17:01     39s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2080.25 MB )
[07/12 15:17:01     39s] (I)      Started Export ( Curr Mem: 2080.25 MB )
[07/12 15:17:01     39s] [NR-eGR]                Length (um)  Vias 
[07/12 15:17:01     39s] [NR-eGR] ---------------------------------
[07/12 15:17:01     39s] [NR-eGR]  M1     (1H)             0  1548 
[07/12 15:17:01     39s] [NR-eGR]  M2     (2V)         17038  2350 
[07/12 15:17:01     39s] [NR-eGR]  M3     (3H)         18153    18 
[07/12 15:17:01     39s] [NR-eGR]  TOP_M  (4V)           457     0 
[07/12 15:17:01     39s] [NR-eGR] ---------------------------------
[07/12 15:17:01     39s] [NR-eGR]         Total        35647  3916 
[07/12 15:17:01     39s] [NR-eGR] --------------------------------------------------------------------------
[07/12 15:17:01     39s] [NR-eGR] Total half perimeter of net bounding box: 30331um
[07/12 15:17:01     39s] [NR-eGR] Total length: 35647um, number of vias: 3916
[07/12 15:17:01     39s] [NR-eGR] --------------------------------------------------------------------------
[07/12 15:17:01     39s] [NR-eGR] Total eGR-routed clock nets wire length: 2308um, number of vias: 397
[07/12 15:17:01     39s] [NR-eGR] --------------------------------------------------------------------------
[07/12 15:17:01     39s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2070.73 MB )
[07/12 15:17:01     39s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2070.73 MB )
[07/12 15:17:01     39s] (I)      ======================================= Runtime Summary =======================================
[07/12 15:17:01     39s] (I)       Step                                              %      Start     Finish      Real       CPU 
[07/12 15:17:01     39s] (I)      -----------------------------------------------------------------------------------------------
[07/12 15:17:01     39s] (I)       Early Global Route kernel                   100.00%  81.52 sec  81.65 sec  0.13 sec  0.13 sec 
[07/12 15:17:01     39s] (I)       +-Import and model                           19.07%  81.52 sec  81.55 sec  0.02 sec  0.02 sec 
[07/12 15:17:01     39s] (I)       | +-Create place DB                           1.26%  81.52 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | +-Import place data                       1.21%  81.52 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | +-Read instances and placement          0.39%  81.52 sec  81.52 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | +-Read nets                             0.48%  81.52 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | +-Create route DB                          12.86%  81.53 sec  81.54 sec  0.02 sec  0.02 sec 
[07/12 15:17:01     39s] (I)       | | +-Import route data (1T)                 12.63%  81.53 sec  81.54 sec  0.02 sec  0.02 sec 
[07/12 15:17:01     39s] (I)       | | | +-Read blockages ( Layer 2-4 )          0.67%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | | +-Read routing blockages              0.00%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | | +-Read instance blockages             0.21%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | | +-Read PG blockages                   0.05%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | | +-Read clock blockages                0.02%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | | +-Read other blockages                0.01%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | | +-Read halo blockages                 0.01%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | | +-Read boundary cut boxes             0.00%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | +-Read blackboxes                       0.01%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | +-Read prerouted                        0.03%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | +-Read unlegalized nets                 0.02%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | +-Read nets                             0.11%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | +-Set up via pillars                    0.00%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | +-Initialize 3D grid graph              0.60%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | +-Model blockage capacity              10.08%  81.53 sec  81.54 sec  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)       | | | | +-Initialize 3D capacity              9.24%  81.53 sec  81.54 sec  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)       | +-Read aux data                             0.33%  81.54 sec  81.54 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | +-Others data preparation                   0.20%  81.54 sec  81.54 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | +-Create route kernel                       4.11%  81.54 sec  81.55 sec  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)       +-Global Routing                             40.67%  81.55 sec  81.60 sec  0.05 sec  0.05 sec 
[07/12 15:17:01     39s] (I)       | +-Initialization                            1.60%  81.55 sec  81.55 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | +-Net group 1                              34.59%  81.55 sec  81.59 sec  0.04 sec  0.04 sec 
[07/12 15:17:01     39s] (I)       | | +-Generate topology                       0.41%  81.55 sec  81.55 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | +-Phase 1a                                3.75%  81.56 sec  81.57 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | +-Pattern routing (1T)                  1.60%  81.56 sec  81.56 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.05%  81.56 sec  81.56 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | +-Add via demand to 2D                  0.85%  81.56 sec  81.57 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | +-Phase 1b                                1.19%  81.57 sec  81.57 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | +-Monotonic routing (1T)                0.95%  81.57 sec  81.57 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | +-Phase 1c                                0.01%  81.57 sec  81.57 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | +-Phase 1d                                0.01%  81.57 sec  81.57 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | +-Phase 1e                               11.11%  81.57 sec  81.58 sec  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)       | | | +-Route legalization                   10.86%  81.57 sec  81.58 sec  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)       | | | | +-Legalize Blockage Violations        0.08%  81.57 sec  81.57 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | | | +-Legalize Reach Aware Violations    10.65%  81.57 sec  81.58 sec  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)       | | +-Phase 1l                               10.20%  81.58 sec  81.59 sec  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)       | | | +-Layer assignment (1T)                 7.02%  81.59 sec  81.59 sec  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)       | +-Clean cong LA                             0.00%  81.59 sec  81.59 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       +-Export 3D cong map                          7.13%  81.60 sec  81.61 sec  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)       | +-Export 2D cong map                        1.40%  81.61 sec  81.61 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       +-Extract Global 3D Wires                     0.13%  81.61 sec  81.61 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       +-Track Assignment (1T)                      11.74%  81.61 sec  81.62 sec  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)       | +-Initialization                            0.03%  81.61 sec  81.61 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | +-Track Assignment Kernel                  11.45%  81.61 sec  81.62 sec  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)       | +-Free Memory                               0.00%  81.62 sec  81.62 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       +-Export                                     18.82%  81.62 sec  81.65 sec  0.02 sec  0.02 sec 
[07/12 15:17:01     39s] (I)       | +-Export DB wires                           1.23%  81.62 sec  81.63 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | +-Export all nets                         0.92%  81.62 sec  81.63 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | | +-Set wire vias                           0.15%  81.63 sec  81.63 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | +-Report wirelength                         0.93%  81.63 sec  81.63 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | +-Update net boxes                          0.40%  81.63 sec  81.63 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)       | +-Update timing                            16.03%  81.63 sec  81.65 sec  0.02 sec  0.02 sec 
[07/12 15:17:01     39s] (I)       +-Postprocess design                          0.08%  81.65 sec  81.65 sec  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)      ======================= Summary by functions ========================
[07/12 15:17:01     39s] (I)       Lv  Step                                      %      Real       CPU 
[07/12 15:17:01     39s] (I)      ---------------------------------------------------------------------
[07/12 15:17:01     39s] (I)        0  Early Global Route kernel           100.00%  0.13 sec  0.13 sec 
[07/12 15:17:01     39s] (I)        1  Global Routing                       40.67%  0.05 sec  0.05 sec 
[07/12 15:17:01     39s] (I)        1  Import and model                     19.07%  0.02 sec  0.02 sec 
[07/12 15:17:01     39s] (I)        1  Export                               18.82%  0.02 sec  0.02 sec 
[07/12 15:17:01     39s] (I)        1  Track Assignment (1T)                11.74%  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)        1  Export 3D cong map                    7.13%  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)        1  Extract Global 3D Wires               0.13%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        1  Postprocess design                    0.08%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        2  Net group 1                          34.59%  0.04 sec  0.04 sec 
[07/12 15:17:01     39s] (I)        2  Update timing                        16.03%  0.02 sec  0.02 sec 
[07/12 15:17:01     39s] (I)        2  Create route DB                      12.86%  0.02 sec  0.02 sec 
[07/12 15:17:01     39s] (I)        2  Track Assignment Kernel              11.45%  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)        2  Create route kernel                   4.11%  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)        2  Initialization                        1.63%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        2  Export 2D cong map                    1.40%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        2  Create place DB                       1.26%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        2  Export DB wires                       1.23%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        2  Report wirelength                     0.93%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        2  Update net boxes                      0.40%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        2  Read aux data                         0.33%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        2  Others data preparation               0.20%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        3  Import route data (1T)               12.63%  0.02 sec  0.02 sec 
[07/12 15:17:01     39s] (I)        3  Phase 1e                             11.11%  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)        3  Phase 1l                             10.20%  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)        3  Phase 1a                              3.75%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        3  Import place data                     1.21%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        3  Phase 1b                              1.19%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        3  Export all nets                       0.92%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        3  Generate topology                     0.41%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        3  Set wire vias                         0.15%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        3  Phase 1c                              0.01%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        3  Phase 1d                              0.01%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        4  Route legalization                   10.86%  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)        4  Model blockage capacity              10.08%  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)        4  Layer assignment (1T)                 7.02%  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)        4  Pattern routing (1T)                  1.60%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        4  Pattern Routing Avoiding Blockages    1.05%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        4  Monotonic routing (1T)                0.95%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        4  Add via demand to 2D                  0.85%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        4  Read blockages ( Layer 2-4 )          0.67%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        4  Initialize 3D grid graph              0.60%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        4  Read nets                             0.60%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        4  Read instances and placement          0.39%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        4  Read prerouted                        0.03%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        4  Read unlegalized nets                 0.02%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        5  Legalize Reach Aware Violations      10.65%  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)        5  Initialize 3D capacity                9.24%  0.01 sec  0.01 sec 
[07/12 15:17:01     39s] (I)        5  Read instance blockages               0.21%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        5  Legalize Blockage Violations          0.08%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        5  Read PG blockages                     0.05%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/12 15:17:01     39s] Extraction called for design 'single_port_ram' of instances=610 and nets=453 using extraction engine 'preRoute' .
[07/12 15:17:01     39s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 15:17:01     39s] Type 'man IMPEXT-3530' for more detail.
[07/12 15:17:01     39s] PreRoute RC Extraction called for design single_port_ram.
[07/12 15:17:01     39s] RC Extraction called in multi-corner(2) mode.
[07/12 15:17:01     39s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[07/12 15:17:01     39s] Type 'man IMPEXT-6166' for more detail.
[07/12 15:17:01     39s] RCMode: PreRoute
[07/12 15:17:01     39s]       RC Corner Indexes            0       1   
[07/12 15:17:01     39s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/12 15:17:01     39s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/12 15:17:01     39s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/12 15:17:01     39s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/12 15:17:01     39s] Shrink Factor                : 1.00000
[07/12 15:17:01     39s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/12 15:17:01     39s] Using capacitance table file ...
[07/12 15:17:01     39s] 
[07/12 15:17:01     39s] Trim Metal Layers:
[07/12 15:17:01     39s] LayerId::1 widthSet size::4
[07/12 15:17:01     39s] LayerId::2 widthSet size::4
[07/12 15:17:01     39s] LayerId::3 widthSet size::4
[07/12 15:17:01     39s] LayerId::4 widthSet size::3
[07/12 15:17:01     39s] Updating RC grid for preRoute extraction ...
[07/12 15:17:01     39s] eee: pegSigSF::1.070000
[07/12 15:17:01     39s] Initializing multi-corner resistance tables ...
[07/12 15:17:01     39s] eee: l::1 avDens::0.074332 usedTrk::2527.285004 availTrk::34000.000000 sigTrk::2527.285004
[07/12 15:17:01     39s] eee: l::2 avDens::0.023181 usedTrk::395.963572 availTrk::17081.137973 sigTrk::395.963572
[07/12 15:17:01     39s] eee: l::3 avDens::0.021519 usedTrk::338.985448 availTrk::15753.184712 sigTrk::338.985448
[07/12 15:17:01     39s] eee: l::4 avDens::0.029816 usedTrk::295.501429 availTrk::9910.849020 sigTrk::295.501429
[07/12 15:17:01     39s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.230126 uaWl=1.000000 uaWlH=0.522047 aWlH=0.000000 lMod=0 pMax=0.900600 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:17:01     39s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2070.734M)
[07/12 15:17:01     39s] All LLGs are deleted
[07/12 15:17:01     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2070.7M, EPOCH TIME: 1720777621.571599
[07/12 15:17:01     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2070.7M, EPOCH TIME: 1720777621.571764
[07/12 15:17:01     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2070.7M, EPOCH TIME: 1720777621.571959
[07/12 15:17:01     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2070.7M, EPOCH TIME: 1720777621.572179
[07/12 15:17:01     39s] Max number of tech site patterns supported in site array is 256.
[07/12 15:17:01     39s] Core basic site is CoreSite
[07/12 15:17:01     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2070.7M, EPOCH TIME: 1720777621.586556
[07/12 15:17:01     39s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:17:01     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:17:01     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2070.7M, EPOCH TIME: 1720777621.586845
[07/12 15:17:01     39s] Fast DP-INIT is on for default
[07/12 15:17:01     39s] Atter site array init, number of instance map data is 0.
[07/12 15:17:01     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.017, REAL:0.017, MEM:2070.7M, EPOCH TIME: 1720777621.589226
[07/12 15:17:01     39s] 
[07/12 15:17:01     39s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:01     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.019, MEM:2070.7M, EPOCH TIME: 1720777621.590515
[07/12 15:17:01     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] Starting delay calculation for Setup views
[07/12 15:17:01     39s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/12 15:17:01     39s] #################################################################################
[07/12 15:17:01     39s] # Design Stage: PreRoute
[07/12 15:17:01     39s] # Design Name: single_port_ram
[07/12 15:17:01     39s] # Design Mode: 90nm
[07/12 15:17:01     39s] # Analysis Mode: MMMC Non-OCV 
[07/12 15:17:01     39s] # Parasitics Mode: No SPEF/RCDB 
[07/12 15:17:01     39s] # Signoff Settings: SI Off 
[07/12 15:17:01     39s] #################################################################################
[07/12 15:17:01     39s] Calculate delays in BcWc mode...
[07/12 15:17:01     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 2080.2M, InitMEM = 2080.2M)
[07/12 15:17:01     39s] Start delay calculation (fullDC) (1 T). (MEM=2080.25)
[07/12 15:17:01     39s] End AAE Lib Interpolated Model. (MEM=2080.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:17:01     39s] Total number of fetched objects 457
[07/12 15:17:01     39s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:17:01     39s] End delay calculation. (MEM=2111.95 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:17:01     39s] End delay calculation (fullDC). (MEM=2111.95 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:17:01     39s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2111.9M) ***
[07/12 15:17:01     39s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:39.4 mem=2111.9M)
[07/12 15:17:01     39s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.371  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   144   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.459   |      1 (1)       |
|   max_tran     |      1 (1)       |   -1.333   |      1 (1)       |
|   max_fanout   |      1 (1)       |     -1     |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2127.9M, EPOCH TIME: 1720777621.803204
[07/12 15:17:01     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] 
[07/12 15:17:01     39s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:01     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2127.9M, EPOCH TIME: 1720777621.815028
[07/12 15:17:01     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] Density: 2.683%
------------------------------------------------------------------

[07/12 15:17:01     39s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1733.4M, totSessionCpu=0:00:39 **
[07/12 15:17:01     39s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:00:39.4/0:02:56.2 (0.2), mem = 2077.9M
[07/12 15:17:01     39s] 
[07/12 15:17:01     39s] =============================================================================================
[07/12 15:17:01     39s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.18-s099_1
[07/12 15:17:01     39s] =============================================================================================
[07/12 15:17:01     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:17:01     39s] ---------------------------------------------------------------------------------------------
[07/12 15:17:01     39s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:01     39s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:17:01     39s] [ DrvReport              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:01     39s] [ CellServerInit         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/12 15:17:01     39s] [ LibAnalyzerInit        ]      2   0:00:02.1  (  77.4 % )     0:00:02.1 /  0:00:02.1    1.0
[07/12 15:17:01     39s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:01     39s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:01     39s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:17:01     39s] [ ExtractRC              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.5
[07/12 15:17:01     39s] [ TimingUpdate           ]      1   0:00:00.1  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:17:01     39s] [ FullDelayCalc          ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:17:01     39s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:01     39s] [ MISC                   ]          0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    1.1
[07/12 15:17:01     39s] ---------------------------------------------------------------------------------------------
[07/12 15:17:01     39s]  InitOpt #1 TOTAL                   0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[07/12 15:17:01     39s] ---------------------------------------------------------------------------------------------
[07/12 15:17:01     39s] 
[07/12 15:17:01     39s] ** INFO : this run is activating medium effort placeOptDesign flow
[07/12 15:17:01     39s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:17:01     39s] ### Creating PhyDesignMc. totSessionCpu=0:00:39.4 mem=2077.9M
[07/12 15:17:01     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:2077.9M, EPOCH TIME: 1720777621.821651
[07/12 15:17:01     39s] Processing tracks to init pin-track alignment.
[07/12 15:17:01     39s] z: 2, totalTracks: 1
[07/12 15:17:01     39s] z: 4, totalTracks: 1
[07/12 15:17:01     39s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:17:01     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2077.9M, EPOCH TIME: 1720777621.824161
[07/12 15:17:01     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] 
[07/12 15:17:01     39s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:01     39s] OPERPROF:     Starting CMU at level 3, MEM:2077.9M, EPOCH TIME: 1720777621.836323
[07/12 15:17:01     39s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2077.9M, EPOCH TIME: 1720777621.836595
[07/12 15:17:01     39s] 
[07/12 15:17:01     39s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:17:01     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2077.9M, EPOCH TIME: 1720777621.837098
[07/12 15:17:01     39s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2077.9M, EPOCH TIME: 1720777621.837169
[07/12 15:17:01     39s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2077.9M, EPOCH TIME: 1720777621.837541
[07/12 15:17:01     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2077.9MB).
[07/12 15:17:01     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2077.9M, EPOCH TIME: 1720777621.837779
[07/12 15:17:01     39s] TotalInstCnt at PhyDesignMc Initialization: 418
[07/12 15:17:01     39s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:39.4 mem=2077.9M
[07/12 15:17:01     39s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2077.9M, EPOCH TIME: 1720777621.839030
[07/12 15:17:01     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2077.9M, EPOCH TIME: 1720777621.841655
[07/12 15:17:01     39s] TotalInstCnt at PhyDesignMc Destruction: 418
[07/12 15:17:01     39s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:17:01     39s] ### Creating PhyDesignMc. totSessionCpu=0:00:39.4 mem=2077.9M
[07/12 15:17:01     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:2077.9M, EPOCH TIME: 1720777621.842074
[07/12 15:17:01     39s] Processing tracks to init pin-track alignment.
[07/12 15:17:01     39s] z: 2, totalTracks: 1
[07/12 15:17:01     39s] z: 4, totalTracks: 1
[07/12 15:17:01     39s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:17:01     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2077.9M, EPOCH TIME: 1720777621.844412
[07/12 15:17:01     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] 
[07/12 15:17:01     39s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:01     39s] OPERPROF:     Starting CMU at level 3, MEM:2077.9M, EPOCH TIME: 1720777621.855813
[07/12 15:17:01     39s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2077.9M, EPOCH TIME: 1720777621.855970
[07/12 15:17:01     39s] 
[07/12 15:17:01     39s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:17:01     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2077.9M, EPOCH TIME: 1720777621.856384
[07/12 15:17:01     39s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2077.9M, EPOCH TIME: 1720777621.856425
[07/12 15:17:01     39s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2077.9M, EPOCH TIME: 1720777621.856634
[07/12 15:17:01     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2077.9MB).
[07/12 15:17:01     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2077.9M, EPOCH TIME: 1720777621.856766
[07/12 15:17:01     39s] TotalInstCnt at PhyDesignMc Initialization: 418
[07/12 15:17:01     39s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:39.4 mem=2077.9M
[07/12 15:17:01     39s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2077.9M, EPOCH TIME: 1720777621.857380
[07/12 15:17:01     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:01     39s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2077.9M, EPOCH TIME: 1720777621.859278
[07/12 15:17:01     39s] TotalInstCnt at PhyDesignMc Destruction: 418
[07/12 15:17:01     39s] *** Starting optimizing excluded clock nets MEM= 2077.9M) ***
[07/12 15:17:01     39s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2077.9M) ***
[07/12 15:17:01     39s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[07/12 15:17:01     39s] Begin: GigaOpt Route Type Constraints Refinement
[07/12 15:17:01     39s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:39.4/0:02:56.3 (0.2), mem = 2077.9M
[07/12 15:17:01     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1632230.1
[07/12 15:17:01     39s] ### Creating RouteCongInterface, started
[07/12 15:17:01     39s] ### Creating TopoMgr, started
[07/12 15:17:01     39s] ### Creating TopoMgr, finished
[07/12 15:17:01     39s] #optDebug: Start CG creation (mem=2077.9M)
[07/12 15:17:01     39s]  ...initializing CG  maxDriveDist 3918.539000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 391.853000 
[07/12 15:17:02     39s] (cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     39s]  ...processing cgPrt (cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     39s]  ...processing cgEgp (cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     39s]  ...processing cgPbk (cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     39s]  ...processing cgNrb(cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     39s]  ...processing cgObs (cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     39s]  ...processing cgCon (cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     39s]  ...processing cgPdm (cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     39s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     39s] 
[07/12 15:17:02     39s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[07/12 15:17:02     39s] 
[07/12 15:17:02     39s] #optDebug: {0, 1.000}
[07/12 15:17:02     39s] ### Creating RouteCongInterface, finished
[07/12 15:17:02     39s] Updated routing constraints on 0 nets.
[07/12 15:17:02     39s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1632230.1
[07/12 15:17:02     39s] Bottom Preferred Layer:
[07/12 15:17:02     39s]     None
[07/12 15:17:02     39s] Via Pillar Rule:
[07/12 15:17:02     39s]     None
[07/12 15:17:02     39s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:39.6/0:02:56.4 (0.2), mem = 2160.8M
[07/12 15:17:02     39s] 
[07/12 15:17:02     39s] =============================================================================================
[07/12 15:17:02     39s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.18-s099_1
[07/12 15:17:02     39s] =============================================================================================
[07/12 15:17:02     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:17:02     39s] ---------------------------------------------------------------------------------------------
[07/12 15:17:02     39s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  94.8 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:17:02     39s] [ MISC                   ]          0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:02     39s] ---------------------------------------------------------------------------------------------
[07/12 15:17:02     39s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:17:02     39s] ---------------------------------------------------------------------------------------------
[07/12 15:17:02     39s] 
[07/12 15:17:02     39s] End: GigaOpt Route Type Constraints Refinement
[07/12 15:17:02     39s] The useful skew maximum allowed delay set by user is: 1
[07/12 15:17:02     39s] Deleting Lib Analyzer.
[07/12 15:17:02     39s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:39.7/0:02:56.5 (0.2), mem = 2160.8M
[07/12 15:17:02     39s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:17:02     39s] Info: 15 io nets excluded
[07/12 15:17:02     39s] Info: 3 clock nets excluded from IPO operation.
[07/12 15:17:02     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.7 mem=2160.8M
[07/12 15:17:02     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.7 mem=2160.8M
[07/12 15:17:02     39s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/12 15:17:02     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1632230.2
[07/12 15:17:02     39s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:17:02     39s] ### Creating PhyDesignMc. totSessionCpu=0:00:39.7 mem=2160.8M
[07/12 15:17:02     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:2160.8M, EPOCH TIME: 1720777622.121249
[07/12 15:17:02     39s] Processing tracks to init pin-track alignment.
[07/12 15:17:02     39s] z: 2, totalTracks: 1
[07/12 15:17:02     39s] z: 4, totalTracks: 1
[07/12 15:17:02     39s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:17:02     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2160.8M, EPOCH TIME: 1720777622.123953
[07/12 15:17:02     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:02     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:02     39s] 
[07/12 15:17:02     39s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:02     39s] OPERPROF:     Starting CMU at level 3, MEM:2160.8M, EPOCH TIME: 1720777622.135901
[07/12 15:17:02     39s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2160.8M, EPOCH TIME: 1720777622.136066
[07/12 15:17:02     39s] 
[07/12 15:17:02     39s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:17:02     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.013, MEM:2160.8M, EPOCH TIME: 1720777622.136467
[07/12 15:17:02     39s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2160.8M, EPOCH TIME: 1720777622.136508
[07/12 15:17:02     39s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2160.8M, EPOCH TIME: 1720777622.136718
[07/12 15:17:02     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2160.8MB).
[07/12 15:17:02     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2160.8M, EPOCH TIME: 1720777622.136864
[07/12 15:17:02     39s] TotalInstCnt at PhyDesignMc Initialization: 418
[07/12 15:17:02     39s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:39.7 mem=2160.8M
[07/12 15:17:02     39s] 
[07/12 15:17:02     39s] Footprint cell information for calculating maxBufDist
[07/12 15:17:02     39s] *info: There are 13 candidate Buffer cells
[07/12 15:17:02     39s] *info: There are 11 candidate Inverter cells
[07/12 15:17:02     39s] 
[07/12 15:17:02     39s] #optDebug: Start CG creation (mem=2160.8M)
[07/12 15:17:02     39s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 39.200000 
[07/12 15:17:02     40s] (cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     40s]  ...processing cgPrt (cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     40s]  ...processing cgEgp (cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     40s]  ...processing cgPbk (cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     40s]  ...processing cgNrb(cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     40s]  ...processing cgObs (cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     40s]  ...processing cgCon (cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     40s]  ...processing cgPdm (cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     40s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2160.8M)
[07/12 15:17:02     40s] ### Creating RouteCongInterface, started
[07/12 15:17:02     40s] 
[07/12 15:17:02     40s] Creating Lib Analyzer ...
[07/12 15:17:02     40s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[07/12 15:17:02     40s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[07/12 15:17:02     40s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[07/12 15:17:02     40s] 
[07/12 15:17:03     41s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:41.1 mem=2160.8M
[07/12 15:17:03     41s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:41.1 mem=2160.8M
[07/12 15:17:03     41s] Creating Lib Analyzer, finished. 
[07/12 15:17:03     41s] 
[07/12 15:17:03     41s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[07/12 15:17:03     41s] 
[07/12 15:17:03     41s] #optDebug: {0, 1.000}
[07/12 15:17:03     41s] ### Creating RouteCongInterface, finished
[07/12 15:17:03     41s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2198.9M, EPOCH TIME: 1720777623.664915
[07/12 15:17:03     41s] Found 0 hard placement blockage before merging.
[07/12 15:17:03     41s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2198.9M, EPOCH TIME: 1720777623.665012
[07/12 15:17:03     41s] 
[07/12 15:17:03     41s] Netlist preparation processing... 
[07/12 15:17:03     41s] Removed 0 instance
[07/12 15:17:03     41s] *info: Marking 0 isolation instances dont touch
[07/12 15:17:03     41s] *info: Marking 0 level shifter instances dont touch
[07/12 15:17:03     41s] Deleting 0 temporary hard placement blockage(s).
[07/12 15:17:03     41s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2214.9M, EPOCH TIME: 1720777623.669322
[07/12 15:17:03     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:418).
[07/12 15:17:03     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:03     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:03     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:03     41s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2141.9M, EPOCH TIME: 1720777623.671758
[07/12 15:17:03     41s] TotalInstCnt at PhyDesignMc Destruction: 418
[07/12 15:17:03     41s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1632230.2
[07/12 15:17:03     41s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:41.3/0:02:58.1 (0.2), mem = 2141.9M
[07/12 15:17:03     41s] 
[07/12 15:17:03     41s] =============================================================================================
[07/12 15:17:03     41s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.18-s099_1
[07/12 15:17:03     41s] =============================================================================================
[07/12 15:17:03     41s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:17:03     41s] ---------------------------------------------------------------------------------------------
[07/12 15:17:03     41s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  67.5 % )     0:00:01.1 /  0:00:01.1    1.0
[07/12 15:17:03     41s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:03     41s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[07/12 15:17:03     41s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:03     41s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:01.1 /  0:00:01.1    1.0
[07/12 15:17:03     41s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  18.2 % )     0:00:00.3 /  0:00:00.3    1.0
[07/12 15:17:03     41s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:03     41s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:03     41s] [ MISC                   ]          0:00:00.2  (  12.1 % )     0:00:00.2 /  0:00:00.2    0.9
[07/12 15:17:03     41s] ---------------------------------------------------------------------------------------------
[07/12 15:17:03     41s]  SimplifyNetlist #1 TOTAL           0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[07/12 15:17:03     41s] ---------------------------------------------------------------------------------------------
[07/12 15:17:03     41s] 
[07/12 15:17:03     41s] Deleting Lib Analyzer.
[07/12 15:17:03     41s] Begin: GigaOpt high fanout net optimization
[07/12 15:17:03     41s] GigaOpt HFN: use maxLocalDensity 1.2
[07/12 15:17:03     41s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/12 15:17:03     41s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:41.3/0:02:58.1 (0.2), mem = 2141.9M
[07/12 15:17:03     41s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:17:03     41s] Info: 15 io nets excluded
[07/12 15:17:03     41s] Info: 3 clock nets excluded from IPO operation.
[07/12 15:17:03     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1632230.3
[07/12 15:17:03     41s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:17:03     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.3 mem=2141.9M
[07/12 15:17:03     41s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/12 15:17:03     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:2141.9M, EPOCH TIME: 1720777623.742515
[07/12 15:17:03     41s] Processing tracks to init pin-track alignment.
[07/12 15:17:03     41s] z: 2, totalTracks: 1
[07/12 15:17:03     41s] z: 4, totalTracks: 1
[07/12 15:17:03     41s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:17:03     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2141.9M, EPOCH TIME: 1720777623.745171
[07/12 15:17:03     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:03     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:03     41s] 
[07/12 15:17:03     41s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:03     41s] OPERPROF:     Starting CMU at level 3, MEM:2141.9M, EPOCH TIME: 1720777623.757041
[07/12 15:17:03     41s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2141.9M, EPOCH TIME: 1720777623.757215
[07/12 15:17:03     41s] 
[07/12 15:17:03     41s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:17:03     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2141.9M, EPOCH TIME: 1720777623.757608
[07/12 15:17:03     41s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2141.9M, EPOCH TIME: 1720777623.757647
[07/12 15:17:03     41s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2141.9M, EPOCH TIME: 1720777623.757873
[07/12 15:17:03     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2141.9MB).
[07/12 15:17:03     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.016, MEM:2141.9M, EPOCH TIME: 1720777623.758017
[07/12 15:17:03     41s] TotalInstCnt at PhyDesignMc Initialization: 418
[07/12 15:17:03     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.4 mem=2141.9M
[07/12 15:17:03     41s] ### Creating RouteCongInterface, started
[07/12 15:17:03     41s] 
[07/12 15:17:03     41s] Creating Lib Analyzer ...
[07/12 15:17:03     41s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[07/12 15:17:03     41s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[07/12 15:17:03     41s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[07/12 15:17:03     41s] 
[07/12 15:17:04     42s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:42.4 mem=2141.9M
[07/12 15:17:04     42s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:42.4 mem=2141.9M
[07/12 15:17:04     42s] Creating Lib Analyzer, finished. 
[07/12 15:17:04     42s] 
[07/12 15:17:04     42s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[07/12 15:17:04     42s] 
[07/12 15:17:04     42s] #optDebug: {0, 1.000}
[07/12 15:17:04     42s] ### Creating RouteCongInterface, finished
[07/12 15:17:05     42s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 15:17:05     42s] Total-nets :: 449, Stn-nets :: 15, ratio :: 3.34076 %, Total-len 35647.3, Stn-len 0
[07/12 15:17:05     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2181.1M, EPOCH TIME: 1720777625.004962
[07/12 15:17:05     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:05     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:05     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:05     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:05     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2143.1M, EPOCH TIME: 1720777625.007294
[07/12 15:17:05     42s] TotalInstCnt at PhyDesignMc Destruction: 418
[07/12 15:17:05     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1632230.3
[07/12 15:17:05     42s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:42.6/0:02:59.4 (0.2), mem = 2143.1M
[07/12 15:17:05     42s] 
[07/12 15:17:05     42s] =============================================================================================
[07/12 15:17:05     42s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.18-s099_1
[07/12 15:17:05     42s] =============================================================================================
[07/12 15:17:05     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:17:05     42s] ---------------------------------------------------------------------------------------------
[07/12 15:17:05     42s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  85.1 % )     0:00:01.1 /  0:00:01.1    1.0
[07/12 15:17:05     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:05     42s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.5
[07/12 15:17:05     42s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:01.1 /  0:00:01.1    1.0
[07/12 15:17:05     42s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:05     42s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:05     42s] [ MISC                   ]          0:00:00.2  (  12.3 % )     0:00:00.2 /  0:00:00.1    1.0
[07/12 15:17:05     42s] ---------------------------------------------------------------------------------------------
[07/12 15:17:05     42s]  DrvOpt #1 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[07/12 15:17:05     42s] ---------------------------------------------------------------------------------------------
[07/12 15:17:05     42s] 
[07/12 15:17:05     42s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/12 15:17:05     42s] End: GigaOpt high fanout net optimization
[07/12 15:17:05     42s] Begin: GigaOpt DRV Optimization
[07/12 15:17:05     42s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/12 15:17:05     42s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.6/0:02:59.4 (0.2), mem = 2143.1M
[07/12 15:17:05     42s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:17:05     42s] Info: 15 io nets excluded
[07/12 15:17:05     42s] Info: 3 clock nets excluded from IPO operation.
[07/12 15:17:05     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1632230.4
[07/12 15:17:05     42s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:17:05     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.6 mem=2143.1M
[07/12 15:17:05     42s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/12 15:17:05     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2143.1M, EPOCH TIME: 1720777625.009984
[07/12 15:17:05     42s] Processing tracks to init pin-track alignment.
[07/12 15:17:05     42s] z: 2, totalTracks: 1
[07/12 15:17:05     42s] z: 4, totalTracks: 1
[07/12 15:17:05     42s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:17:05     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2143.1M, EPOCH TIME: 1720777625.012522
[07/12 15:17:05     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:05     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:05     42s] 
[07/12 15:17:05     42s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:05     42s] OPERPROF:     Starting CMU at level 3, MEM:2143.1M, EPOCH TIME: 1720777625.024207
[07/12 15:17:05     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2143.1M, EPOCH TIME: 1720777625.024369
[07/12 15:17:05     42s] 
[07/12 15:17:05     42s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:17:05     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2143.1M, EPOCH TIME: 1720777625.024780
[07/12 15:17:05     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2143.1M, EPOCH TIME: 1720777625.024821
[07/12 15:17:05     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2143.1M, EPOCH TIME: 1720777625.025060
[07/12 15:17:05     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2143.1MB).
[07/12 15:17:05     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2143.1M, EPOCH TIME: 1720777625.025196
[07/12 15:17:05     42s] TotalInstCnt at PhyDesignMc Initialization: 418
[07/12 15:17:05     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.6 mem=2143.1M
[07/12 15:17:05     42s] ### Creating RouteCongInterface, started
[07/12 15:17:05     42s] 
[07/12 15:17:05     42s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[07/12 15:17:05     42s] 
[07/12 15:17:05     42s] #optDebug: {0, 1.000}
[07/12 15:17:05     42s] ### Creating RouteCongInterface, finished
[07/12 15:17:05     42s] [GPS-DRV] Optimizer parameters ============================= 
[07/12 15:17:05     42s] [GPS-DRV] maxDensity (design): 0.95
[07/12 15:17:05     42s] [GPS-DRV] maxLocalDensity: 1.2
[07/12 15:17:05     42s] [GPS-DRV] MaxBufDistForPlaceBlk: 1120 Microns
[07/12 15:17:05     42s] [GPS-DRV] All active and enabled setup views
[07/12 15:17:05     42s] [GPS-DRV]     worst
[07/12 15:17:05     42s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/12 15:17:05     42s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/12 15:17:05     42s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/12 15:17:05     42s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/12 15:17:05     42s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/12 15:17:05     42s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2200.3M, EPOCH TIME: 1720777625.187639
[07/12 15:17:05     42s] Found 0 hard placement blockage before merging.
[07/12 15:17:05     42s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2200.3M, EPOCH TIME: 1720777625.187717
[07/12 15:17:05     42s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 15:17:05     42s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/12 15:17:05     42s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 15:17:05     42s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/12 15:17:05     42s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 15:17:05     42s] Info: violation cost 2.781137 (cap = 1.062679, tran = 1.718458, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 15:17:05     42s] |     9|     9|    -1.93|     3|     3|    -0.62|     1|     1|     0|     0|     2.37|     0.00|       0|       0|       0|  2.68%|          |         |
[07/12 15:17:05     42s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 15:17:05     42s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.30|     0.00|      10|       0|       0|  2.71%| 0:00:00.0|  2237.9M|
[07/12 15:17:05     42s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 15:17:05     42s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.30|     0.00|       0|       0|       0|  2.71%| 0:00:00.0|  2237.9M|
[07/12 15:17:05     42s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 15:17:05     42s] 
[07/12 15:17:05     42s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2237.9M) ***
[07/12 15:17:05     42s] 
[07/12 15:17:05     42s] Deleting 0 temporary hard placement blockage(s).
[07/12 15:17:05     42s] Total-nets :: 459, Stn-nets :: 18, ratio :: 3.92157 %, Total-len 35795, Stn-len 2987.87
[07/12 15:17:05     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2218.8M, EPOCH TIME: 1720777625.257251
[07/12 15:17:05     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:17:05     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:05     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:05     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:05     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2156.8M, EPOCH TIME: 1720777625.259645
[07/12 15:17:05     42s] TotalInstCnt at PhyDesignMc Destruction: 428
[07/12 15:17:05     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1632230.4
[07/12 15:17:05     42s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:42.8/0:02:59.7 (0.2), mem = 2156.8M
[07/12 15:17:05     42s] 
[07/12 15:17:05     42s] =============================================================================================
[07/12 15:17:05     42s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.18-s099_1
[07/12 15:17:05     42s] =============================================================================================
[07/12 15:17:05     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:17:05     42s] ---------------------------------------------------------------------------------------------
[07/12 15:17:05     42s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:05     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:05     42s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.1 % )     0:00:00.0 /  0:00:00.0    0.5
[07/12 15:17:05     42s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:05     42s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:05     42s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:05     42s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/12 15:17:05     42s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:17:05     42s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:05     42s] [ OptEval                ]      1   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    0.8
[07/12 15:17:05     42s] [ OptCommit              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:05     42s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[07/12 15:17:05     42s] [ IncrDelayCalc          ]      7   0:00:00.0  (  13.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/12 15:17:05     42s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:05     42s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:05     42s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:05     42s] [ MISC                   ]          0:00:00.2  (  61.5 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:17:05     42s] ---------------------------------------------------------------------------------------------
[07/12 15:17:05     42s]  DrvOpt #2 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/12 15:17:05     42s] ---------------------------------------------------------------------------------------------
[07/12 15:17:05     42s] 
[07/12 15:17:05     42s] End: GigaOpt DRV Optimization
[07/12 15:17:05     42s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/12 15:17:05     42s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1789.7M, totSessionCpu=0:00:43 **
[07/12 15:17:05     42s] 
[07/12 15:17:05     42s] Active setup views:
[07/12 15:17:05     42s]  worst
[07/12 15:17:05     42s]   Dominating endpoints: 0
[07/12 15:17:05     42s]   Dominating TNS: -0.000
[07/12 15:17:05     42s] 
[07/12 15:17:05     42s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/12 15:17:05     42s] Deleting Lib Analyzer.
[07/12 15:17:05     42s] Begin: GigaOpt Global Optimization
[07/12 15:17:05     42s] *info: use new DP (enabled)
[07/12 15:17:05     42s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/12 15:17:05     42s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:17:05     42s] Info: 15 io nets excluded
[07/12 15:17:05     42s] Info: 3 clock nets excluded from IPO operation.
[07/12 15:17:05     42s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.9/0:02:59.7 (0.2), mem = 2195.0M
[07/12 15:17:05     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1632230.5
[07/12 15:17:05     42s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:17:05     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.9 mem=2195.0M
[07/12 15:17:05     42s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/12 15:17:05     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2195.0M, EPOCH TIME: 1720777625.281201
[07/12 15:17:05     42s] Processing tracks to init pin-track alignment.
[07/12 15:17:05     42s] z: 2, totalTracks: 1
[07/12 15:17:05     42s] z: 4, totalTracks: 1
[07/12 15:17:05     42s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:17:05     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2195.0M, EPOCH TIME: 1720777625.283952
[07/12 15:17:05     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:05     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:05     42s] 
[07/12 15:17:05     42s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:05     42s] OPERPROF:     Starting CMU at level 3, MEM:2195.0M, EPOCH TIME: 1720777625.296045
[07/12 15:17:05     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2195.0M, EPOCH TIME: 1720777625.296242
[07/12 15:17:05     42s] 
[07/12 15:17:05     42s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:17:05     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2195.0M, EPOCH TIME: 1720777625.296639
[07/12 15:17:05     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2195.0M, EPOCH TIME: 1720777625.296679
[07/12 15:17:05     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2195.0M, EPOCH TIME: 1720777625.296900
[07/12 15:17:05     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2195.0MB).
[07/12 15:17:05     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2195.0M, EPOCH TIME: 1720777625.297040
[07/12 15:17:05     42s] TotalInstCnt at PhyDesignMc Initialization: 428
[07/12 15:17:05     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.9 mem=2195.0M
[07/12 15:17:05     42s] ### Creating RouteCongInterface, started
[07/12 15:17:05     42s] 
[07/12 15:17:05     42s] Creating Lib Analyzer ...
[07/12 15:17:05     42s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[07/12 15:17:05     42s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[07/12 15:17:05     42s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[07/12 15:17:05     42s] 
[07/12 15:17:06     43s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:44.0 mem=2195.0M
[07/12 15:17:06     43s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:44.0 mem=2195.0M
[07/12 15:17:06     43s] Creating Lib Analyzer, finished. 
[07/12 15:17:06     43s] 
[07/12 15:17:06     43s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[07/12 15:17:06     43s] 
[07/12 15:17:06     43s] #optDebug: {0, 1.000}
[07/12 15:17:06     43s] ### Creating RouteCongInterface, finished
[07/12 15:17:06     44s] *info: 15 io nets excluded
[07/12 15:17:06     44s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:17:06     44s] *info: 3 clock nets excluded
[07/12 15:17:06     44s] *info: 8 multi-driver nets excluded.
[07/12 15:17:06     44s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2233.1M, EPOCH TIME: 1720777626.572200
[07/12 15:17:06     44s] Found 0 hard placement blockage before merging.
[07/12 15:17:06     44s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2233.1M, EPOCH TIME: 1720777626.572294
[07/12 15:17:06     44s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[07/12 15:17:06     44s] +--------+--------+---------+------------+--------+----------+---------+------------------------+
[07/12 15:17:06     44s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[07/12 15:17:06     44s] +--------+--------+---------+------------+--------+----------+---------+------------------------+
[07/12 15:17:06     44s] |   0.000|   0.000|    2.71%|   0:00:00.0| 2233.1M|     worst|       NA| NA                     |
[07/12 15:17:06     44s] +--------+--------+---------+------------+--------+----------+---------+------------------------+
[07/12 15:17:06     44s] 
[07/12 15:17:06     44s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2233.1M) ***
[07/12 15:17:06     44s] 
[07/12 15:17:06     44s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2233.1M) ***
[07/12 15:17:06     44s] Deleting 0 temporary hard placement blockage(s).
[07/12 15:17:06     44s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/12 15:17:06     44s] Total-nets :: 459, Stn-nets :: 18, ratio :: 3.92157 %, Total-len 35795, Stn-len 2987.87
[07/12 15:17:06     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2214.1M, EPOCH TIME: 1720777626.725117
[07/12 15:17:06     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:17:06     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:06     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:06     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:06     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2165.1M, EPOCH TIME: 1720777626.727765
[07/12 15:17:06     44s] TotalInstCnt at PhyDesignMc Destruction: 428
[07/12 15:17:06     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1632230.5
[07/12 15:17:06     44s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:00:44.3/0:03:01.1 (0.2), mem = 2165.1M
[07/12 15:17:06     44s] 
[07/12 15:17:06     44s] =============================================================================================
[07/12 15:17:06     44s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.18-s099_1
[07/12 15:17:06     44s] =============================================================================================
[07/12 15:17:06     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:17:06     44s] ---------------------------------------------------------------------------------------------
[07/12 15:17:06     44s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:06     44s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  73.4 % )     0:00:01.1 /  0:00:01.1    1.0
[07/12 15:17:06     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:06     44s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[07/12 15:17:06     44s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:06     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:01.1 /  0:00:01.1    1.0
[07/12 15:17:06     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:06     44s] [ TransformInit          ]      1   0:00:00.2  (  13.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:17:06     44s] [ MISC                   ]          0:00:00.2  (  10.5 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:17:06     44s] ---------------------------------------------------------------------------------------------
[07/12 15:17:06     44s]  GlobalOpt #1 TOTAL                 0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[07/12 15:17:06     44s] ---------------------------------------------------------------------------------------------
[07/12 15:17:06     44s] 
[07/12 15:17:06     44s] End: GigaOpt Global Optimization
[07/12 15:17:06     44s] *** Timing Is met
[07/12 15:17:06     44s] *** Check timing (0:00:00.0)
[07/12 15:17:06     44s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/12 15:17:06     44s] Deleting Lib Analyzer.
[07/12 15:17:06     44s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/12 15:17:06     44s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:17:06     44s] Info: 15 io nets excluded
[07/12 15:17:06     44s] Info: 3 clock nets excluded from IPO operation.
[07/12 15:17:06     44s] ### Creating LA Mngr. totSessionCpu=0:00:44.3 mem=2165.1M
[07/12 15:17:06     44s] ### Creating LA Mngr, finished. totSessionCpu=0:00:44.3 mem=2165.1M
[07/12 15:17:06     44s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/12 15:17:06     44s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:17:06     44s] ### Creating PhyDesignMc. totSessionCpu=0:00:44.3 mem=2222.3M
[07/12 15:17:06     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:2222.3M, EPOCH TIME: 1720777626.744060
[07/12 15:17:06     44s] Processing tracks to init pin-track alignment.
[07/12 15:17:06     44s] z: 2, totalTracks: 1
[07/12 15:17:06     44s] z: 4, totalTracks: 1
[07/12 15:17:06     44s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:17:06     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2222.3M, EPOCH TIME: 1720777626.746561
[07/12 15:17:06     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:06     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:06     44s] 
[07/12 15:17:06     44s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:06     44s] OPERPROF:     Starting CMU at level 3, MEM:2222.3M, EPOCH TIME: 1720777626.758117
[07/12 15:17:06     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2222.3M, EPOCH TIME: 1720777626.758273
[07/12 15:17:06     44s] 
[07/12 15:17:06     44s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:17:06     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2222.3M, EPOCH TIME: 1720777626.758674
[07/12 15:17:06     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2222.3M, EPOCH TIME: 1720777626.758715
[07/12 15:17:06     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2222.3M, EPOCH TIME: 1720777626.758950
[07/12 15:17:06     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2222.3MB).
[07/12 15:17:06     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2222.3M, EPOCH TIME: 1720777626.759085
[07/12 15:17:06     44s] TotalInstCnt at PhyDesignMc Initialization: 428
[07/12 15:17:06     44s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:44.4 mem=2222.3M
[07/12 15:17:06     44s] Begin: Area Reclaim Optimization
[07/12 15:17:06     44s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.4/0:03:01.2 (0.2), mem = 2222.3M
[07/12 15:17:06     44s] 
[07/12 15:17:06     44s] Creating Lib Analyzer ...
[07/12 15:17:06     44s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[07/12 15:17:06     44s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[07/12 15:17:06     44s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[07/12 15:17:06     44s] 
[07/12 15:17:07     45s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:45.3 mem=2224.3M
[07/12 15:17:07     45s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:45.3 mem=2224.3M
[07/12 15:17:07     45s] Creating Lib Analyzer, finished. 
[07/12 15:17:07     45s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1632230.6
[07/12 15:17:07     45s] ### Creating RouteCongInterface, started
[07/12 15:17:07     45s] 
[07/12 15:17:07     45s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[07/12 15:17:07     45s] 
[07/12 15:17:07     45s] #optDebug: {0, 1.000}
[07/12 15:17:07     45s] ### Creating RouteCongInterface, finished
[07/12 15:17:07     45s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2224.3M, EPOCH TIME: 1720777627.885413
[07/12 15:17:07     45s] Found 0 hard placement blockage before merging.
[07/12 15:17:07     45s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2224.3M, EPOCH TIME: 1720777627.885509
[07/12 15:17:07     45s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.71
[07/12 15:17:07     45s] +---------+---------+--------+--------+------------+--------+
[07/12 15:17:07     45s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/12 15:17:07     45s] +---------+---------+--------+--------+------------+--------+
[07/12 15:17:07     45s] |    2.71%|        -|   0.000|   0.000|   0:00:00.0| 2224.3M|
[07/12 15:17:07     45s] |    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2225.3M|
[07/12 15:17:07     45s] #optDebug: <stH: 5.6000 MiSeL: 150.1980>
[07/12 15:17:07     45s] |    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2225.3M|
[07/12 15:17:07     45s] |    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2225.3M|
[07/12 15:17:07     45s] |    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2225.3M|
[07/12 15:17:07     45s] #optDebug: <stH: 5.6000 MiSeL: 150.1980>
[07/12 15:17:07     45s] |    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2225.3M|
[07/12 15:17:07     45s] +---------+---------+--------+--------+------------+--------+
[07/12 15:17:07     45s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.71
[07/12 15:17:07     45s] 
[07/12 15:17:07     45s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/12 15:17:07     45s] --------------------------------------------------------------
[07/12 15:17:07     45s] |                                   | Total     | Sequential |
[07/12 15:17:07     45s] --------------------------------------------------------------
[07/12 15:17:07     45s] | Num insts resized                 |       0  |       0    |
[07/12 15:17:07     45s] | Num insts undone                  |       0  |       0    |
[07/12 15:17:07     45s] | Num insts Downsized               |       0  |       0    |
[07/12 15:17:07     45s] | Num insts Samesized               |       0  |       0    |
[07/12 15:17:07     45s] | Num insts Upsized                 |       0  |       0    |
[07/12 15:17:07     45s] | Num multiple commits+uncommits    |       0  |       -    |
[07/12 15:17:07     45s] --------------------------------------------------------------
[07/12 15:17:07     45s] 
[07/12 15:17:07     45s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/12 15:17:07     45s] End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
[07/12 15:17:07     45s] Deleting 0 temporary hard placement blockage(s).
[07/12 15:17:07     45s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1632230.6
[07/12 15:17:07     45s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:45.5/0:03:02.3 (0.2), mem = 2225.3M
[07/12 15:17:07     45s] 
[07/12 15:17:07     45s] =============================================================================================
[07/12 15:17:07     45s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.18-s099_1
[07/12 15:17:07     45s] =============================================================================================
[07/12 15:17:07     45s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:17:07     45s] ---------------------------------------------------------------------------------------------
[07/12 15:17:07     45s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:07     45s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  81.8 % )     0:00:01.0 /  0:00:01.0    1.0
[07/12 15:17:07     45s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:07     45s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:07     45s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:07     45s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:07     45s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[07/12 15:17:07     45s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[07/12 15:17:07     45s] [ OptGetWeight           ]     30   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:07     45s] [ OptEval                ]     30   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.7
[07/12 15:17:07     45s] [ OptCommit              ]     30   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:07     45s] [ PostCommitDelayUpdate  ]     30   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:07     45s] [ MISC                   ]          0:00:00.1  (  12.5 % )     0:00:00.1 /  0:00:00.1    0.9
[07/12 15:17:07     45s] ---------------------------------------------------------------------------------------------
[07/12 15:17:07     45s]  AreaOpt #1 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[07/12 15:17:07     45s] ---------------------------------------------------------------------------------------------
[07/12 15:17:07     45s] 
[07/12 15:17:07     45s] Executing incremental physical updates
[07/12 15:17:07     45s] Executing incremental physical updates
[07/12 15:17:07     45s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2206.2M, EPOCH TIME: 1720777627.947035
[07/12 15:17:07     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:17:07     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:07     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:07     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:07     45s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2168.2M, EPOCH TIME: 1720777627.949445
[07/12 15:17:07     45s] TotalInstCnt at PhyDesignMc Destruction: 428
[07/12 15:17:07     45s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2168.23M, totSessionCpu=0:00:46).
[07/12 15:17:07     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2168.2M, EPOCH TIME: 1720777627.962155
[07/12 15:17:07     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:07     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:07     45s] 
[07/12 15:17:07     45s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:07     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2168.2M, EPOCH TIME: 1720777627.974245
[07/12 15:17:07     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:07     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:07     45s] **INFO: Flow update: Design is easy to close.
[07/12 15:17:07     45s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:45.6/0:03:02.4 (0.2), mem = 2168.2M
[07/12 15:17:07     45s] 
[07/12 15:17:07     45s] *** Start incrementalPlace ***
[07/12 15:17:07     45s] User Input Parameters:
[07/12 15:17:07     45s] - Congestion Driven    : On
[07/12 15:17:07     45s] - Timing Driven        : On
[07/12 15:17:07     45s] - Area-Violation Based : On
[07/12 15:17:07     45s] - Start Rollback Level : -5
[07/12 15:17:07     45s] - Legalized            : On
[07/12 15:17:07     45s] - Window Based         : Off
[07/12 15:17:07     45s] - eDen incr mode       : Off
[07/12 15:17:07     45s] - Small incr mode      : Off
[07/12 15:17:07     45s] 
[07/12 15:17:07     45s] no activity file in design. spp won't run.
[07/12 15:17:08     45s] Effort level <high> specified for reg2reg path_group
[07/12 15:17:08     45s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[07/12 15:17:08     45s] ThreeLayerMode is on. Timing-driven placement option disabled.
[07/12 15:17:08     45s] No Views given, use default active views for adaptive view pruning
[07/12 15:17:08     45s] SKP will enable view:
[07/12 15:17:08     45s]   worst
[07/12 15:17:08     45s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2170.2M, EPOCH TIME: 1720777628.034033
[07/12 15:17:08     45s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:2170.2M, EPOCH TIME: 1720777628.038319
[07/12 15:17:08     45s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2170.2M, EPOCH TIME: 1720777628.038374
[07/12 15:17:08     45s] Starting Early Global Route congestion estimation: mem = 2170.2M
[07/12 15:17:08     45s] (I)      ======================= Layers =======================
[07/12 15:17:08     45s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:08     45s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[07/12 15:17:08     45s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:08     45s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[07/12 15:17:08     45s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[07/12 15:17:08     45s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[07/12 15:17:08     45s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[07/12 15:17:08     45s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[07/12 15:17:08     45s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[07/12 15:17:08     45s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[07/12 15:17:08     45s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:08     45s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[07/12 15:17:08     45s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[07/12 15:17:08     45s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:08     45s] (I)      Started Import and model ( Curr Mem: 2170.23 MB )
[07/12 15:17:08     45s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:17:08     45s] (I)      == Non-default Options ==
[07/12 15:17:08     45s] (I)      Maximum routing layer                              : 4
[07/12 15:17:08     45s] (I)      Number of threads                                  : 1
[07/12 15:17:08     45s] (I)      Use non-blocking free Dbs wires                    : false
[07/12 15:17:08     45s] (I)      Method to set GCell size                           : row
[07/12 15:17:08     45s] (I)      Counted 794 PG shapes. We will not process PG shapes layer by layer.
[07/12 15:17:08     45s] (I)      Use row-based GCell size
[07/12 15:17:08     45s] (I)      Use row-based GCell align
[07/12 15:17:08     45s] (I)      layer 0 area = 202000
[07/12 15:17:08     45s] (I)      layer 1 area = 202000
[07/12 15:17:08     45s] (I)      layer 2 area = 202000
[07/12 15:17:08     45s] (I)      layer 3 area = 562000
[07/12 15:17:08     45s] (I)      GCell unit size   : 5600
[07/12 15:17:08     45s] (I)      GCell multiplier  : 1
[07/12 15:17:08     45s] (I)      GCell row height  : 5600
[07/12 15:17:08     45s] (I)      Actual row height : 5600
[07/12 15:17:08     45s] (I)      GCell align ref   : 465040 465040
[07/12 15:17:08     45s] [NR-eGR] Track table information for default rule: 
[07/12 15:17:08     45s] [NR-eGR] M1 has single uniform track structure
[07/12 15:17:08     45s] [NR-eGR] M2 has single uniform track structure
[07/12 15:17:08     45s] [NR-eGR] M3 has single uniform track structure
[07/12 15:17:08     45s] [NR-eGR] TOP_M has single uniform track structure
[07/12 15:17:08     45s] (I)      ============== Default via ===============
[07/12 15:17:08     45s] (I)      +---+------------------+-----------------+
[07/12 15:17:08     45s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/12 15:17:08     45s] (I)      +---+------------------+-----------------+
[07/12 15:17:08     45s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[07/12 15:17:08     45s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[07/12 15:17:08     45s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[07/12 15:17:08     45s] (I)      +---+------------------+-----------------+
[07/12 15:17:08     45s] [NR-eGR] Read 471 PG shapes
[07/12 15:17:08     45s] [NR-eGR] Read 0 clock shapes
[07/12 15:17:08     45s] [NR-eGR] Read 0 other shapes
[07/12 15:17:08     45s] [NR-eGR] #Routing Blockages  : 0
[07/12 15:17:08     45s] [NR-eGR] #Instance Blockages : 2678
[07/12 15:17:08     45s] [NR-eGR] #PG Blockages       : 471
[07/12 15:17:08     45s] [NR-eGR] #Halo Blockages     : 0
[07/12 15:17:08     45s] [NR-eGR] #Boundary Blockages : 0
[07/12 15:17:08     45s] [NR-eGR] #Clock Blockages    : 0
[07/12 15:17:08     45s] [NR-eGR] #Other Blockages    : 0
[07/12 15:17:08     45s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/12 15:17:08     45s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/12 15:17:08     45s] [NR-eGR] Read 459 nets ( ignored 0 )
[07/12 15:17:08     45s] (I)      early_global_route_priority property id does not exist.
[07/12 15:17:08     45s] (I)      Read Num Blocks=3149  Num Prerouted Wires=0  Num CS=0
[07/12 15:17:08     45s] (I)      Layer 1 (V) : #blockages 1256 : #preroutes 0
[07/12 15:17:08     45s] (I)      Layer 2 (H) : #blockages 1236 : #preroutes 0
[07/12 15:17:08     45s] (I)      Layer 3 (V) : #blockages 657 : #preroutes 0
[07/12 15:17:08     45s] (I)      Number of ignored nets                =      0
[07/12 15:17:08     45s] (I)      Number of connected nets              =      0
[07/12 15:17:08     45s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/12 15:17:08     45s] (I)      Number of clock nets                  =      3.  Ignored: No
[07/12 15:17:08     45s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/12 15:17:08     45s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/12 15:17:08     45s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/12 15:17:08     45s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/12 15:17:08     45s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/12 15:17:08     45s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/12 15:17:08     45s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 15:17:08     45s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/12 15:17:08     45s] (I)      Ndr track 0 does not exist
[07/12 15:17:08     45s] (I)      ---------------------Grid Graph Info--------------------
[07/12 15:17:08     45s] (I)      Routing area        : (0, 0) - (1649760, 1649760)
[07/12 15:17:08     45s] (I)      Core area           : (465040, 465040) - (1184720, 1184720)
[07/12 15:17:08     45s] (I)      Site width          :   560  (dbu)
[07/12 15:17:08     45s] (I)      Row height          :  5600  (dbu)
[07/12 15:17:08     45s] (I)      GCell row height    :  5600  (dbu)
[07/12 15:17:08     45s] (I)      GCell width         :  5600  (dbu)
[07/12 15:17:08     45s] (I)      GCell height        :  5600  (dbu)
[07/12 15:17:08     45s] (I)      Grid                :   295   295     4
[07/12 15:17:08     45s] (I)      Layer numbers       :     1     2     3     4
[07/12 15:17:08     45s] (I)      Vertical capacity   :     0  5600     0  5600
[07/12 15:17:08     45s] (I)      Horizontal capacity :     0     0  5600     0
[07/12 15:17:08     45s] (I)      Default wire width  :   230   280   280   440
[07/12 15:17:08     45s] (I)      Default wire space  :   230   280   280   460
[07/12 15:17:08     45s] (I)      Default wire pitch  :   460   560   560   900
[07/12 15:17:08     45s] (I)      Default pitch size  :   460   560   560  1120
[07/12 15:17:08     45s] (I)      First track coord   :   800   520   800  1640
[07/12 15:17:08     45s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[07/12 15:17:08     45s] (I)      Total num of tracks :  2945  2945  2945  1472
[07/12 15:17:08     45s] (I)      Num of masks        :     1     1     1     1
[07/12 15:17:08     45s] (I)      Num of trim masks   :     0     0     0     0
[07/12 15:17:08     45s] (I)      --------------------------------------------------------
[07/12 15:17:08     45s] 
[07/12 15:17:08     45s] [NR-eGR] ============ Routing rule table ============
[07/12 15:17:08     45s] [NR-eGR] Rule id: 0  Nets: 444
[07/12 15:17:08     45s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/12 15:17:08     45s] (I)                    Layer    2    3     4 
[07/12 15:17:08     45s] (I)                    Pitch  560  560  1120 
[07/12 15:17:08     45s] (I)             #Used tracks    1    1     1 
[07/12 15:17:08     45s] (I)       #Fully used tracks    1    1     1 
[07/12 15:17:08     45s] [NR-eGR] ========================================
[07/12 15:17:08     45s] [NR-eGR] 
[07/12 15:17:08     45s] (I)      =============== Blocked Tracks ===============
[07/12 15:17:08     45s] (I)      +-------+---------+----------+---------------+
[07/12 15:17:08     45s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/12 15:17:08     45s] (I)      +-------+---------+----------+---------------+
[07/12 15:17:08     45s] (I)      |     1 |       0 |        0 |         0.00% |
[07/12 15:17:08     45s] (I)      |     2 |  868775 |   489747 |        56.37% |
[07/12 15:17:08     45s] (I)      |     3 |  868775 |   461399 |        53.11% |
[07/12 15:17:08     45s] (I)      |     4 |  434240 |   253520 |        58.38% |
[07/12 15:17:08     45s] (I)      +-------+---------+----------+---------------+
[07/12 15:17:08     45s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2177.72 MB )
[07/12 15:17:08     45s] (I)      Reset routing kernel
[07/12 15:17:08     45s] (I)      Started Global Routing ( Curr Mem: 2177.72 MB )
[07/12 15:17:08     45s] (I)      totalPins=1601  totalGlobalPin=1573 (98.25%)
[07/12 15:17:08     45s] (I)      total 2D Cap : 974231 = (410460 H, 563771 V)
[07/12 15:17:08     45s] [NR-eGR] Layer group 1: route 444 net(s) in layer range [2, 4]
[07/12 15:17:08     45s] (I)      
[07/12 15:17:08     45s] (I)      ============  Phase 1a Route ============
[07/12 15:17:08     45s] (I)      Usage: 6169 = (3149 H, 3020 V) = (0.77% H, 0.54% V) = (1.763e+04um H, 1.691e+04um V)
[07/12 15:17:08     45s] (I)      
[07/12 15:17:08     45s] (I)      ============  Phase 1b Route ============
[07/12 15:17:08     45s] (I)      Usage: 6169 = (3149 H, 3020 V) = (0.77% H, 0.54% V) = (1.763e+04um H, 1.691e+04um V)
[07/12 15:17:08     45s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.454640e+04um
[07/12 15:17:08     45s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/12 15:17:08     45s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/12 15:17:08     45s] (I)      
[07/12 15:17:08     45s] (I)      ============  Phase 1c Route ============
[07/12 15:17:08     45s] (I)      Usage: 6169 = (3149 H, 3020 V) = (0.77% H, 0.54% V) = (1.763e+04um H, 1.691e+04um V)
[07/12 15:17:08     45s] (I)      
[07/12 15:17:08     45s] (I)      ============  Phase 1d Route ============
[07/12 15:17:08     45s] (I)      Usage: 6169 = (3149 H, 3020 V) = (0.77% H, 0.54% V) = (1.763e+04um H, 1.691e+04um V)
[07/12 15:17:08     45s] (I)      
[07/12 15:17:08     45s] (I)      ============  Phase 1e Route ============
[07/12 15:17:08     45s] (I)      Usage: 6169 = (3149 H, 3020 V) = (0.77% H, 0.54% V) = (1.763e+04um H, 1.691e+04um V)
[07/12 15:17:08     45s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.454640e+04um
[07/12 15:17:08     45s] (I)      
[07/12 15:17:08     45s] (I)      ============  Phase 1l Route ============
[07/12 15:17:08     45s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/12 15:17:08     45s] (I)      Layer  2:     381312      3466         0      473670      393630    (54.61%) 
[07/12 15:17:08     45s] (I)      Layer  3:     410300      3162         2      445380      421920    (51.35%) 
[07/12 15:17:08     45s] (I)      Layer  4:     181702        64         0      241355      192295    (55.66%) 
[07/12 15:17:08     45s] (I)      Total:        973314      6692         2     1160405     1007845    (53.52%) 
[07/12 15:17:08     45s] (I)      
[07/12 15:17:08     45s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/12 15:17:08     45s] [NR-eGR]                        OverCon            
[07/12 15:17:08     45s] [NR-eGR]                         #Gcell     %Gcell
[07/12 15:17:08     45s] [NR-eGR]        Layer             (1-2)    OverCon
[07/12 15:17:08     45s] [NR-eGR] ----------------------------------------------
[07/12 15:17:08     45s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/12 15:17:08     45s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/12 15:17:08     45s] [NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[07/12 15:17:08     45s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[07/12 15:17:08     45s] [NR-eGR] ----------------------------------------------
[07/12 15:17:08     45s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[07/12 15:17:08     45s] [NR-eGR] 
[07/12 15:17:08     45s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2179.72 MB )
[07/12 15:17:08     45s] (I)      total 2D Cap : 974966 = (410780 H, 564186 V)
[07/12 15:17:08     45s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/12 15:17:08     45s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 2179.7M
[07/12 15:17:08     45s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.061, REAL:0.062, MEM:2179.7M, EPOCH TIME: 1720777628.100003
[07/12 15:17:08     45s] OPERPROF: Starting HotSpotCal at level 1, MEM:2179.7M, EPOCH TIME: 1720777628.100038
[07/12 15:17:08     45s] [hotspot] +------------+---------------+---------------+
[07/12 15:17:08     45s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 15:17:08     45s] [hotspot] +------------+---------------+---------------+
[07/12 15:17:08     45s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 15:17:08     45s] [hotspot] +------------+---------------+---------------+
[07/12 15:17:08     45s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 15:17:08     45s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 15:17:08     45s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2179.7M, EPOCH TIME: 1720777628.103023
[07/12 15:17:08     45s] 
[07/12 15:17:08     45s] === incrementalPlace Internal Loop 1 ===
[07/12 15:17:08     45s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[07/12 15:17:08     45s] ThreeLayerMode is on. Timing-driven placement option disabled.
[07/12 15:17:08     45s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[07/12 15:17:08     45s] OPERPROF: Starting IPInitSPData at level 1, MEM:2179.7M, EPOCH TIME: 1720777628.103602
[07/12 15:17:08     45s] Processing tracks to init pin-track alignment.
[07/12 15:17:08     45s] z: 2, totalTracks: 1
[07/12 15:17:08     45s] z: 4, totalTracks: 1
[07/12 15:17:08     45s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:17:08     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2179.7M, EPOCH TIME: 1720777628.106124
[07/12 15:17:08     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:08     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:08     45s] 
[07/12 15:17:08     45s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:08     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2179.7M, EPOCH TIME: 1720777628.118017
[07/12 15:17:08     45s] OPERPROF:   Starting post-place ADS at level 2, MEM:2179.7M, EPOCH TIME: 1720777628.118070
[07/12 15:17:08     45s] ADSU 0.027 -> 0.027. site 164480.000 -> 164480.000. GS 44.800
[07/12 15:17:08     45s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.006, REAL:0.006, MEM:2179.7M, EPOCH TIME: 1720777628.124190
[07/12 15:17:08     45s] OPERPROF:   Starting spMPad at level 2, MEM:2173.7M, EPOCH TIME: 1720777628.124602
[07/12 15:17:08     45s] OPERPROF:     Starting spContextMPad at level 3, MEM:2173.7M, EPOCH TIME: 1720777628.124669
[07/12 15:17:08     45s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2173.7M, EPOCH TIME: 1720777628.124704
[07/12 15:17:08     45s] OPERPROF:   Finished spMPad at level 2, CPU:0.002, REAL:0.002, MEM:2173.7M, EPOCH TIME: 1720777628.126319
[07/12 15:17:08     45s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2173.7M, EPOCH TIME: 1720777628.127867
[07/12 15:17:08     45s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2173.7M, EPOCH TIME: 1720777628.127947
[07/12 15:17:08     45s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2173.7M, EPOCH TIME: 1720777628.128019
[07/12 15:17:08     45s] no activity file in design. spp won't run.
[07/12 15:17:08     45s] [spp] 0
[07/12 15:17:08     45s] [adp] 0:1:1:3
[07/12 15:17:08     45s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2173.7M, EPOCH TIME: 1720777628.128154
[07/12 15:17:08     45s] SP #FI/SF FL/PI 0/0 428/0
[07/12 15:17:08     45s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.024, REAL:0.025, MEM:2173.7M, EPOCH TIME: 1720777628.128253
[07/12 15:17:08     45s] PP off. flexM 0
[07/12 15:17:08     45s] OPERPROF: Starting CDPad at level 1, MEM:2173.7M, EPOCH TIME: 1720777628.130439
[07/12 15:17:08     45s] 3DP is on.
[07/12 15:17:08     45s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[07/12 15:17:08     45s] design sh 0.016. rd 0.200
[07/12 15:17:08     45s] design sh 0.016. rd 0.200
[07/12 15:17:08     45s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/12 15:17:08     45s] design sh 0.010. rd 0.200
[07/12 15:17:08     45s] CDPadU 0.046 -> 0.036. R=0.027, N=428, GS=5.600
[07/12 15:17:08     45s] OPERPROF: Finished CDPad at level 1, CPU:0.063, REAL:0.064, MEM:2173.7M, EPOCH TIME: 1720777628.194396
[07/12 15:17:08     45s] OPERPROF: Starting InitSKP at level 1, MEM:2173.7M, EPOCH TIME: 1720777628.194485
[07/12 15:17:08     45s] no activity file in design. spp won't run.
[07/12 15:17:08     45s] no activity file in design. spp won't run.
[07/12 15:17:08     45s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[07/12 15:17:08     45s] OPERPROF: Finished InitSKP at level 1, CPU:0.059, REAL:0.059, MEM:2173.7M, EPOCH TIME: 1720777628.253639
[07/12 15:17:08     45s] NP #FI/FS/SF FL/PI: 0/192/0 428/0
[07/12 15:17:08     45s] no activity file in design. spp won't run.
[07/12 15:17:08     45s] 
[07/12 15:17:08     45s] AB Est...
[07/12 15:17:08     45s] OPERPROF: Starting npPlace at level 1, MEM:2173.7M, EPOCH TIME: 1720777628.255216
[07/12 15:17:08     45s] OPERPROF: Finished npPlace at level 1, CPU:0.009, REAL:0.009, MEM:2159.1M, EPOCH TIME: 1720777628.264530
[07/12 15:17:08     45s] Iteration  4: Skipped, with CDP Off
[07/12 15:17:08     45s] 
[07/12 15:17:08     45s] AB Est...
[07/12 15:17:08     45s] OPERPROF: Starting npPlace at level 1, MEM:2159.1M, EPOCH TIME: 1720777628.265279
[07/12 15:17:08     45s] OPERPROF: Finished npPlace at level 1, CPU:0.008, REAL:0.008, MEM:2159.1M, EPOCH TIME: 1720777628.273073
[07/12 15:17:08     45s] Iteration  5: Skipped, with CDP Off
[07/12 15:17:08     45s] OPERPROF: Starting npPlace at level 1, MEM:2159.1M, EPOCH TIME: 1720777628.275410
[07/12 15:17:08     45s] Starting Early Global Route supply map. mem = 2159.1M
[07/12 15:17:08     45s] (I)      ======================= Layers =======================
[07/12 15:17:08     45s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:08     45s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[07/12 15:17:08     45s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:08     45s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[07/12 15:17:08     45s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[07/12 15:17:08     45s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[07/12 15:17:08     45s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[07/12 15:17:08     45s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[07/12 15:17:08     45s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[07/12 15:17:08     45s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[07/12 15:17:08     45s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:08     45s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[07/12 15:17:08     45s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[07/12 15:17:08     45s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:08     45s] Finished Early Global Route supply map. mem = 2168.0M
[07/12 15:17:08     45s] Iteration  6: Total net bbox = 2.832e+04 (1.43e+04 1.40e+04)
[07/12 15:17:08     45s]               Est.  stn bbox = 3.655e+04 (1.84e+04 1.81e+04)
[07/12 15:17:08     45s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2193.4M
[07/12 15:17:08     45s] OPERPROF: Finished npPlace at level 1, CPU:0.123, REAL:0.126, MEM:2193.4M, EPOCH TIME: 1720777628.401313
[07/12 15:17:08     45s] no activity file in design. spp won't run.
[07/12 15:17:08     45s] NP #FI/FS/SF FL/PI: 0/192/0 428/0
[07/12 15:17:08     45s] no activity file in design. spp won't run.
[07/12 15:17:08     45s] OPERPROF: Starting npPlace at level 1, MEM:2177.4M, EPOCH TIME: 1720777628.405569
[07/12 15:17:08     46s] Iteration  7: Total net bbox = 2.802e+04 (1.40e+04 1.41e+04)
[07/12 15:17:08     46s]               Est.  stn bbox = 3.626e+04 (1.81e+04 1.82e+04)
[07/12 15:17:08     46s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2177.4M
[07/12 15:17:08     46s] OPERPROF: Finished npPlace at level 1, CPU:0.251, REAL:0.260, MEM:2177.4M, EPOCH TIME: 1720777628.665330
[07/12 15:17:08     46s] Legalizing MH Cells... 0 / 0 (level 5)
[07/12 15:17:08     46s] No instances found in the vector
[07/12 15:17:08     46s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2177.4M, DRC: 0)
[07/12 15:17:08     46s] 0 (out of 0) MH cells were successfully legalized.
[07/12 15:17:08     46s] no activity file in design. spp won't run.
[07/12 15:17:08     46s] NP #FI/FS/SF FL/PI: 0/192/0 428/0
[07/12 15:17:08     46s] no activity file in design. spp won't run.
[07/12 15:17:08     46s] OPERPROF: Starting npPlace at level 1, MEM:2177.4M, EPOCH TIME: 1720777628.669479
[07/12 15:17:09     47s] Iteration  8: Total net bbox = 2.840e+04 (1.42e+04 1.42e+04)
[07/12 15:17:09     47s]               Est.  stn bbox = 3.670e+04 (1.83e+04 1.84e+04)
[07/12 15:17:09     47s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2177.4M
[07/12 15:17:09     47s] OPERPROF: Finished npPlace at level 1, CPU:0.888, REAL:0.904, MEM:2177.4M, EPOCH TIME: 1720777629.573427
[07/12 15:17:09     47s] Legalizing MH Cells... 0 / 0 (level 6)
[07/12 15:17:09     47s] No instances found in the vector
[07/12 15:17:09     47s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2177.4M, DRC: 0)
[07/12 15:17:09     47s] 0 (out of 0) MH cells were successfully legalized.
[07/12 15:17:09     47s] no activity file in design. spp won't run.
[07/12 15:17:09     47s] NP #FI/FS/SF FL/PI: 0/192/0 428/0
[07/12 15:17:09     47s] no activity file in design. spp won't run.
[07/12 15:17:09     47s] OPERPROF: Starting npPlace at level 1, MEM:2177.4M, EPOCH TIME: 1720777629.577620
[07/12 15:17:14     52s] Iteration  9: Total net bbox = 3.008e+04 (1.50e+04 1.51e+04)
[07/12 15:17:14     52s]               Est.  stn bbox = 3.842e+04 (1.91e+04 1.93e+04)
[07/12 15:17:14     52s]               cpu = 0:00:05.2 real = 0:00:05.0 mem = 2191.4M
[07/12 15:17:14     52s] OPERPROF: Finished npPlace at level 1, CPU:5.228, REAL:5.266, MEM:2191.4M, EPOCH TIME: 1720777634.843264
[07/12 15:17:14     52s] Legalizing MH Cells... 0 / 0 (level 7)
[07/12 15:17:14     52s] No instances found in the vector
[07/12 15:17:14     52s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2191.4M, DRC: 0)
[07/12 15:17:14     52s] 0 (out of 0) MH cells were successfully legalized.
[07/12 15:17:14     52s] no activity file in design. spp won't run.
[07/12 15:17:14     52s] NP #FI/FS/SF FL/PI: 0/192/0 428/0
[07/12 15:17:14     52s] no activity file in design. spp won't run.
[07/12 15:17:14     52s] OPERPROF: Starting npPlace at level 1, MEM:2191.4M, EPOCH TIME: 1720777634.847290
[07/12 15:17:14     52s] GP RA stats: MHOnly 0 nrInst 428 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/12 15:17:15     52s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2207.4M, EPOCH TIME: 1720777635.097224
[07/12 15:17:15     52s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2207.4M, EPOCH TIME: 1720777635.097298
[07/12 15:17:15     52s] Iteration 10: Total net bbox = 3.181e+04 (1.62e+04 1.56e+04)
[07/12 15:17:15     52s]               Est.  stn bbox = 4.020e+04 (2.04e+04 1.98e+04)
[07/12 15:17:15     52s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2207.4M
[07/12 15:17:15     52s] OPERPROF: Finished npPlace at level 1, CPU:0.243, REAL:0.250, MEM:2207.4M, EPOCH TIME: 1720777635.097689
[07/12 15:17:15     52s] Legalizing MH Cells... 0 / 0 (level 8)
[07/12 15:17:15     52s] No instances found in the vector
[07/12 15:17:15     52s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2191.4M, DRC: 0)
[07/12 15:17:15     52s] 0 (out of 0) MH cells were successfully legalized.
[07/12 15:17:15     52s] Move report: Timing Driven Placement moves 428 insts, mean move: 15.30 um, max move: 548.26 um 
[07/12 15:17:15     52s] 	Max move on inst (FE_OFC9_we): (636.40, 1176.24) --> (709.28, 700.86)
[07/12 15:17:15     52s] no activity file in design. spp won't run.
[07/12 15:17:15     52s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2191.4M, EPOCH TIME: 1720777635.099191
[07/12 15:17:15     52s] Saved padding area to DB
[07/12 15:17:15     52s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2191.4M, EPOCH TIME: 1720777635.099285
[07/12 15:17:15     52s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.001, REAL:0.001, MEM:2191.4M, EPOCH TIME: 1720777635.100470
[07/12 15:17:15     52s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2191.4M, EPOCH TIME: 1720777635.101329
[07/12 15:17:15     52s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 15:17:15     52s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2191.4M, EPOCH TIME: 1720777635.101487
[07/12 15:17:15     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2191.4M, EPOCH TIME: 1720777635.102290
[07/12 15:17:15     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2191.4M, EPOCH TIME: 1720777635.102407
[07/12 15:17:15     52s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.004, REAL:0.004, MEM:2191.4M, EPOCH TIME: 1720777635.103231
[07/12 15:17:15     52s] 
[07/12 15:17:15     52s] Finished Incremental Placement (cpu=0:00:06.9, real=0:00:07.0, mem=2191.4M)
[07/12 15:17:15     52s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/12 15:17:15     52s] Type 'man IMPSP-9025' for more detail.
[07/12 15:17:15     52s] CongRepair sets shifter mode to gplace
[07/12 15:17:15     52s] TDRefine: refinePlace mode is spiral
[07/12 15:17:15     52s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2191.4M, EPOCH TIME: 1720777635.104204
[07/12 15:17:15     52s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2191.4M, EPOCH TIME: 1720777635.104252
[07/12 15:17:15     52s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2191.4M, EPOCH TIME: 1720777635.104306
[07/12 15:17:15     52s] Processing tracks to init pin-track alignment.
[07/12 15:17:15     52s] z: 2, totalTracks: 1
[07/12 15:17:15     52s] z: 4, totalTracks: 1
[07/12 15:17:15     52s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:17:15     52s] All LLGs are deleted
[07/12 15:17:15     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     52s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2191.4M, EPOCH TIME: 1720777635.106656
[07/12 15:17:15     52s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2191.4M, EPOCH TIME: 1720777635.106772
[07/12 15:17:15     52s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2191.4M, EPOCH TIME: 1720777635.106923
[07/12 15:17:15     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     52s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2191.4M, EPOCH TIME: 1720777635.107071
[07/12 15:17:15     52s] Max number of tech site patterns supported in site array is 256.
[07/12 15:17:15     52s] Core basic site is CoreSite
[07/12 15:17:15     52s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2191.4M, EPOCH TIME: 1720777635.117129
[07/12 15:17:15     52s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:17:15     52s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:17:15     52s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2191.4M, EPOCH TIME: 1720777635.117372
[07/12 15:17:15     52s] Fast DP-INIT is on for default
[07/12 15:17:15     52s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 15:17:15     52s] Atter site array init, number of instance map data is 0.
[07/12 15:17:15     52s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.012, REAL:0.012, MEM:2191.4M, EPOCH TIME: 1720777635.119457
[07/12 15:17:15     52s] 
[07/12 15:17:15     52s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:15     52s] OPERPROF:         Starting CMU at level 5, MEM:2191.4M, EPOCH TIME: 1720777635.120212
[07/12 15:17:15     52s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2191.4M, EPOCH TIME: 1720777635.120340
[07/12 15:17:15     52s] 
[07/12 15:17:15     52s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:17:15     52s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.014, REAL:0.014, MEM:2191.4M, EPOCH TIME: 1720777635.120739
[07/12 15:17:15     52s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2191.4M, EPOCH TIME: 1720777635.120778
[07/12 15:17:15     52s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2191.4M, EPOCH TIME: 1720777635.120994
[07/12 15:17:15     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2191.4MB).
[07/12 15:17:15     52s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.017, REAL:0.017, MEM:2191.4M, EPOCH TIME: 1720777635.121129
[07/12 15:17:15     52s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.017, REAL:0.017, MEM:2191.4M, EPOCH TIME: 1720777635.121159
[07/12 15:17:15     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1632230.2
[07/12 15:17:15     52s] OPERPROF:   Starting RefinePlace at level 2, MEM:2191.4M, EPOCH TIME: 1720777635.121210
[07/12 15:17:15     52s] *** Starting refinePlace (0:00:52.6 mem=2191.4M) ***
[07/12 15:17:15     52s] Total net bbox length = 3.237e+04 (1.669e+04 1.567e+04) (ext = 1.472e+04)
[07/12 15:17:15     52s] 
[07/12 15:17:15     52s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:15     52s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/12 15:17:15     52s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:17:15     52s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:17:15     52s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2191.4M, EPOCH TIME: 1720777635.123829
[07/12 15:17:15     52s] Starting refinePlace ...
[07/12 15:17:15     52s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:17:15     52s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:17:15     52s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2191.4M, EPOCH TIME: 1720777635.127569
[07/12 15:17:15     52s] DDP initSite1 nrRow 128 nrJob 128
[07/12 15:17:15     52s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2191.4M, EPOCH TIME: 1720777635.127630
[07/12 15:17:15     52s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2191.4M, EPOCH TIME: 1720777635.127806
[07/12 15:17:15     52s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2191.4M, EPOCH TIME: 1720777635.127841
[07/12 15:17:15     52s] DDP markSite nrRow 128 nrJob 128
[07/12 15:17:15     52s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2191.4M, EPOCH TIME: 1720777635.128193
[07/12 15:17:15     52s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2191.4M, EPOCH TIME: 1720777635.128227
[07/12 15:17:15     52s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/12 15:17:15     52s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2191.4M, EPOCH TIME: 1720777635.129106
[07/12 15:17:15     52s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2191.4M, EPOCH TIME: 1720777635.129141
[07/12 15:17:15     52s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:2191.4M, EPOCH TIME: 1720777635.131380
[07/12 15:17:15     52s] ** Cut row section cpu time 0:00:00.0.
[07/12 15:17:15     52s]  ** Cut row section real time 0:00:00.0.
[07/12 15:17:15     52s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.002, MEM:2191.4M, EPOCH TIME: 1720777635.131446
[07/12 15:17:15     52s]   Spread Effort: high, pre-route mode, useDDP on.
[07/12 15:17:15     52s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2191.4MB) @(0:00:52.6 - 0:00:52.6).
[07/12 15:17:15     52s] Move report: preRPlace moves 428 insts, mean move: 0.29 um, max move: 1.16 um 
[07/12 15:17:15     52s] 	Max move on inst (ram_1/g3721__6161): (657.13, 603.89) --> (657.12, 605.04)
[07/12 15:17:15     52s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: aoi22d1
[07/12 15:17:15     52s] wireLenOptFixPriorityInst 0 inst fixed
[07/12 15:17:15     52s] Placement tweakage begins.
[07/12 15:17:15     52s] wire length = 3.725e+04
[07/12 15:17:15     52s] wire length = 3.630e+04
[07/12 15:17:15     52s] Placement tweakage ends.
[07/12 15:17:15     52s] Move report: tweak moves 54 insts, mean move: 8.58 um, max move: 15.68 um 
[07/12 15:17:15     52s] 	Max move on inst (ram_1/g3695__9945): (649.84, 588.24) --> (665.52, 588.24)
[07/12 15:17:15     52s] 
[07/12 15:17:15     52s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[07/12 15:17:15     52s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f52d2b0c900.
[07/12 15:17:15     52s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/12 15:17:15     52s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/12 15:17:15     52s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:17:15     52s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:17:15     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2159.4MB) @(0:00:52.7 - 0:00:52.7).
[07/12 15:17:15     52s] Move report: Detail placement moves 428 insts, mean move: 1.36 um, max move: 15.71 um 
[07/12 15:17:15     52s] 	Max move on inst (ram_1/g3695__9945): (649.92, 588.35) --> (665.52, 588.24)
[07/12 15:17:15     52s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2159.4MB
[07/12 15:17:15     52s] Statistics of distance of Instance movement in refine placement:
[07/12 15:17:15     52s]   maximum (X+Y) =        15.71 um
[07/12 15:17:15     52s]   inst (ram_1/g3695__9945) with max move: (649.921, 588.354) -> (665.52, 588.24)
[07/12 15:17:15     52s]   mean    (X+Y) =         1.36 um
[07/12 15:17:15     52s] Summary Report:
[07/12 15:17:15     52s] Instances move: 428 (out of 428 movable)
[07/12 15:17:15     52s] Instances flipped: 0
[07/12 15:17:15     52s] Mean displacement: 1.36 um
[07/12 15:17:15     52s] Max displacement: 15.71 um (Instance: ram_1/g3695__9945) (649.921, 588.354) -> (665.52, 588.24)
[07/12 15:17:15     52s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: aoi22d1
[07/12 15:17:15     52s] Total instances moved : 428
[07/12 15:17:15     52s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.042, REAL:0.042, MEM:2159.4M, EPOCH TIME: 1720777635.165492
[07/12 15:17:15     52s] Total net bbox length = 3.163e+04 (1.601e+04 1.562e+04) (ext = 1.472e+04)
[07/12 15:17:15     52s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2159.4MB
[07/12 15:17:15     52s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2159.4MB) @(0:00:52.6 - 0:00:52.7).
[07/12 15:17:15     52s] *** Finished refinePlace (0:00:52.7 mem=2159.4M) ***
[07/12 15:17:15     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1632230.2
[07/12 15:17:15     52s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.045, REAL:0.045, MEM:2159.4M, EPOCH TIME: 1720777635.165867
[07/12 15:17:15     52s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2159.4M, EPOCH TIME: 1720777635.165914
[07/12 15:17:15     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:17:15     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     52s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.003, REAL:0.003, MEM:2153.4M, EPOCH TIME: 1720777635.168628
[07/12 15:17:15     52s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.065, REAL:0.064, MEM:2153.4M, EPOCH TIME: 1720777635.168688
[07/12 15:17:15     52s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[07/12 15:17:15     52s] ThreeLayerMode is on. Timing-driven placement option disabled.
[07/12 15:17:15     52s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2153.4M, EPOCH TIME: 1720777635.169196
[07/12 15:17:15     52s] Starting Early Global Route congestion estimation: mem = 2153.4M
[07/12 15:17:15     52s] (I)      ======================= Layers =======================
[07/12 15:17:15     52s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:15     52s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[07/12 15:17:15     52s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:15     52s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[07/12 15:17:15     52s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[07/12 15:17:15     52s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[07/12 15:17:15     52s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[07/12 15:17:15     52s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[07/12 15:17:15     52s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[07/12 15:17:15     52s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[07/12 15:17:15     52s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:15     52s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[07/12 15:17:15     52s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[07/12 15:17:15     52s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:15     52s] (I)      Started Import and model ( Curr Mem: 2153.44 MB )
[07/12 15:17:15     52s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:17:15     52s] (I)      == Non-default Options ==
[07/12 15:17:15     52s] (I)      Maximum routing layer                              : 4
[07/12 15:17:15     52s] (I)      Number of threads                                  : 1
[07/12 15:17:15     52s] (I)      Use non-blocking free Dbs wires                    : false
[07/12 15:17:15     52s] (I)      Method to set GCell size                           : row
[07/12 15:17:15     52s] (I)      Counted 794 PG shapes. We will not process PG shapes layer by layer.
[07/12 15:17:15     52s] (I)      Use row-based GCell size
[07/12 15:17:15     52s] (I)      Use row-based GCell align
[07/12 15:17:15     52s] (I)      layer 0 area = 202000
[07/12 15:17:15     52s] (I)      layer 1 area = 202000
[07/12 15:17:15     52s] (I)      layer 2 area = 202000
[07/12 15:17:15     52s] (I)      layer 3 area = 562000
[07/12 15:17:15     52s] (I)      GCell unit size   : 5600
[07/12 15:17:15     52s] (I)      GCell multiplier  : 1
[07/12 15:17:15     52s] (I)      GCell row height  : 5600
[07/12 15:17:15     52s] (I)      Actual row height : 5600
[07/12 15:17:15     52s] (I)      GCell align ref   : 465040 465040
[07/12 15:17:15     52s] [NR-eGR] Track table information for default rule: 
[07/12 15:17:15     52s] [NR-eGR] M1 has single uniform track structure
[07/12 15:17:15     52s] [NR-eGR] M2 has single uniform track structure
[07/12 15:17:15     52s] [NR-eGR] M3 has single uniform track structure
[07/12 15:17:15     52s] [NR-eGR] TOP_M has single uniform track structure
[07/12 15:17:15     52s] (I)      ============== Default via ===============
[07/12 15:17:15     52s] (I)      +---+------------------+-----------------+
[07/12 15:17:15     52s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/12 15:17:15     52s] (I)      +---+------------------+-----------------+
[07/12 15:17:15     52s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[07/12 15:17:15     52s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[07/12 15:17:15     52s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[07/12 15:17:15     52s] (I)      +---+------------------+-----------------+
[07/12 15:17:15     52s] [NR-eGR] Read 471 PG shapes
[07/12 15:17:15     52s] [NR-eGR] Read 0 clock shapes
[07/12 15:17:15     52s] [NR-eGR] Read 0 other shapes
[07/12 15:17:15     52s] [NR-eGR] #Routing Blockages  : 0
[07/12 15:17:15     52s] [NR-eGR] #Instance Blockages : 2678
[07/12 15:17:15     52s] [NR-eGR] #PG Blockages       : 471
[07/12 15:17:15     52s] [NR-eGR] #Halo Blockages     : 0
[07/12 15:17:15     52s] [NR-eGR] #Boundary Blockages : 0
[07/12 15:17:15     52s] [NR-eGR] #Clock Blockages    : 0
[07/12 15:17:15     52s] [NR-eGR] #Other Blockages    : 0
[07/12 15:17:15     52s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/12 15:17:15     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/12 15:17:15     52s] [NR-eGR] Read 459 nets ( ignored 0 )
[07/12 15:17:15     52s] (I)      early_global_route_priority property id does not exist.
[07/12 15:17:15     52s] (I)      Read Num Blocks=3149  Num Prerouted Wires=0  Num CS=0
[07/12 15:17:15     52s] (I)      Layer 1 (V) : #blockages 1256 : #preroutes 0
[07/12 15:17:15     52s] (I)      Layer 2 (H) : #blockages 1236 : #preroutes 0
[07/12 15:17:15     52s] (I)      Layer 3 (V) : #blockages 657 : #preroutes 0
[07/12 15:17:15     52s] (I)      Number of ignored nets                =      0
[07/12 15:17:15     52s] (I)      Number of connected nets              =      0
[07/12 15:17:15     52s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/12 15:17:15     52s] (I)      Number of clock nets                  =      3.  Ignored: No
[07/12 15:17:15     52s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/12 15:17:15     52s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/12 15:17:15     52s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/12 15:17:15     52s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/12 15:17:15     52s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/12 15:17:15     52s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/12 15:17:15     52s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 15:17:15     52s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/12 15:17:15     52s] (I)      Ndr track 0 does not exist
[07/12 15:17:15     52s] (I)      ---------------------Grid Graph Info--------------------
[07/12 15:17:15     52s] (I)      Routing area        : (0, 0) - (1649760, 1649760)
[07/12 15:17:15     52s] (I)      Core area           : (465040, 465040) - (1184720, 1184720)
[07/12 15:17:15     52s] (I)      Site width          :   560  (dbu)
[07/12 15:17:15     52s] (I)      Row height          :  5600  (dbu)
[07/12 15:17:15     52s] (I)      GCell row height    :  5600  (dbu)
[07/12 15:17:15     52s] (I)      GCell width         :  5600  (dbu)
[07/12 15:17:15     52s] (I)      GCell height        :  5600  (dbu)
[07/12 15:17:15     52s] (I)      Grid                :   295   295     4
[07/12 15:17:15     52s] (I)      Layer numbers       :     1     2     3     4
[07/12 15:17:15     52s] (I)      Vertical capacity   :     0  5600     0  5600
[07/12 15:17:15     52s] (I)      Horizontal capacity :     0     0  5600     0
[07/12 15:17:15     52s] (I)      Default wire width  :   230   280   280   440
[07/12 15:17:15     52s] (I)      Default wire space  :   230   280   280   460
[07/12 15:17:15     52s] (I)      Default wire pitch  :   460   560   560   900
[07/12 15:17:15     52s] (I)      Default pitch size  :   460   560   560  1120
[07/12 15:17:15     52s] (I)      First track coord   :   800   520   800  1640
[07/12 15:17:15     52s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[07/12 15:17:15     52s] (I)      Total num of tracks :  2945  2945  2945  1472
[07/12 15:17:15     52s] (I)      Num of masks        :     1     1     1     1
[07/12 15:17:15     52s] (I)      Num of trim masks   :     0     0     0     0
[07/12 15:17:15     52s] (I)      --------------------------------------------------------
[07/12 15:17:15     52s] 
[07/12 15:17:15     52s] [NR-eGR] ============ Routing rule table ============
[07/12 15:17:15     52s] [NR-eGR] Rule id: 0  Nets: 444
[07/12 15:17:15     52s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/12 15:17:15     52s] (I)                    Layer    2    3     4 
[07/12 15:17:15     52s] (I)                    Pitch  560  560  1120 
[07/12 15:17:15     52s] (I)             #Used tracks    1    1     1 
[07/12 15:17:15     52s] (I)       #Fully used tracks    1    1     1 
[07/12 15:17:15     52s] [NR-eGR] ========================================
[07/12 15:17:15     52s] [NR-eGR] 
[07/12 15:17:15     52s] (I)      =============== Blocked Tracks ===============
[07/12 15:17:15     52s] (I)      +-------+---------+----------+---------------+
[07/12 15:17:15     52s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/12 15:17:15     52s] (I)      +-------+---------+----------+---------------+
[07/12 15:17:15     52s] (I)      |     1 |       0 |        0 |         0.00% |
[07/12 15:17:15     52s] (I)      |     2 |  868775 |   489747 |        56.37% |
[07/12 15:17:15     52s] (I)      |     3 |  868775 |   461399 |        53.11% |
[07/12 15:17:15     52s] (I)      |     4 |  434240 |   253520 |        58.38% |
[07/12 15:17:15     52s] (I)      +-------+---------+----------+---------------+
[07/12 15:17:15     52s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2156.93 MB )
[07/12 15:17:15     52s] (I)      Reset routing kernel
[07/12 15:17:15     52s] (I)      Started Global Routing ( Curr Mem: 2156.93 MB )
[07/12 15:17:15     52s] (I)      totalPins=1601  totalGlobalPin=1582 (98.81%)
[07/12 15:17:15     52s] (I)      total 2D Cap : 974231 = (410460 H, 563771 V)
[07/12 15:17:15     52s] [NR-eGR] Layer group 1: route 444 net(s) in layer range [2, 4]
[07/12 15:17:15     52s] (I)      
[07/12 15:17:15     52s] (I)      ============  Phase 1a Route ============
[07/12 15:17:15     52s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/12 15:17:15     52s] (I)      Usage: 6356 = (3290 H, 3066 V) = (0.80% H, 0.54% V) = (1.842e+04um H, 1.717e+04um V)
[07/12 15:17:15     52s] (I)      
[07/12 15:17:15     52s] (I)      ============  Phase 1b Route ============
[07/12 15:17:15     52s] (I)      Usage: 6356 = (3290 H, 3066 V) = (0.80% H, 0.54% V) = (1.842e+04um H, 1.717e+04um V)
[07/12 15:17:15     52s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.559360e+04um
[07/12 15:17:15     52s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/12 15:17:15     52s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/12 15:17:15     52s] (I)      
[07/12 15:17:15     52s] (I)      ============  Phase 1c Route ============
[07/12 15:17:15     52s] (I)      Usage: 6356 = (3290 H, 3066 V) = (0.80% H, 0.54% V) = (1.842e+04um H, 1.717e+04um V)
[07/12 15:17:15     52s] (I)      
[07/12 15:17:15     52s] (I)      ============  Phase 1d Route ============
[07/12 15:17:15     52s] (I)      Usage: 6356 = (3290 H, 3066 V) = (0.80% H, 0.54% V) = (1.842e+04um H, 1.717e+04um V)
[07/12 15:17:15     52s] (I)      
[07/12 15:17:15     52s] (I)      ============  Phase 1e Route ============
[07/12 15:17:15     52s] (I)      Usage: 6356 = (3290 H, 3066 V) = (0.80% H, 0.54% V) = (1.842e+04um H, 1.717e+04um V)
[07/12 15:17:15     52s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.559360e+04um
[07/12 15:17:15     52s] (I)      
[07/12 15:17:15     52s] (I)      ============  Phase 1l Route ============
[07/12 15:17:15     52s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/12 15:17:15     52s] (I)      Layer  2:     381312      3535         0      473670      393630    (54.61%) 
[07/12 15:17:15     52s] (I)      Layer  3:     410300      3297         0      445380      421920    (51.35%) 
[07/12 15:17:15     52s] (I)      Layer  4:     181702        51         0      241355      192295    (55.66%) 
[07/12 15:17:15     52s] (I)      Total:        973314      6883         0     1160405     1007845    (53.52%) 
[07/12 15:17:15     52s] (I)      
[07/12 15:17:15     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/12 15:17:15     52s] [NR-eGR]                        OverCon            
[07/12 15:17:15     52s] [NR-eGR]                         #Gcell     %Gcell
[07/12 15:17:15     52s] [NR-eGR]        Layer             (1-0)    OverCon
[07/12 15:17:15     52s] [NR-eGR] ----------------------------------------------
[07/12 15:17:15     52s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/12 15:17:15     52s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/12 15:17:15     52s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/12 15:17:15     52s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[07/12 15:17:15     52s] [NR-eGR] ----------------------------------------------
[07/12 15:17:15     52s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/12 15:17:15     52s] [NR-eGR] 
[07/12 15:17:15     52s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2164.93 MB )
[07/12 15:17:15     52s] (I)      total 2D Cap : 974966 = (410780 H, 564186 V)
[07/12 15:17:15     52s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/12 15:17:15     52s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 2164.9M
[07/12 15:17:15     52s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.064, REAL:0.064, MEM:2164.9M, EPOCH TIME: 1720777635.233217
[07/12 15:17:15     52s] OPERPROF: Starting HotSpotCal at level 1, MEM:2164.9M, EPOCH TIME: 1720777635.233255
[07/12 15:17:15     52s] [hotspot] +------------+---------------+---------------+
[07/12 15:17:15     52s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 15:17:15     52s] [hotspot] +------------+---------------+---------------+
[07/12 15:17:15     52s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 15:17:15     52s] [hotspot] +------------+---------------+---------------+
[07/12 15:17:15     52s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 15:17:15     52s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 15:17:15     52s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2180.9M, EPOCH TIME: 1720777635.236515
[07/12 15:17:15     52s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2180.9M, EPOCH TIME: 1720777635.236616
[07/12 15:17:15     52s] Starting Early Global Route wiring: mem = 2180.9M
[07/12 15:17:15     52s] (I)      ============= Track Assignment ============
[07/12 15:17:15     52s] (I)      Started Track Assignment (1T) ( Curr Mem: 2180.93 MB )
[07/12 15:17:15     52s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[07/12 15:17:15     52s] (I)      Run Multi-thread track assignment
[07/12 15:17:15     52s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2180.93 MB )
[07/12 15:17:15     52s] (I)      Started Export ( Curr Mem: 2180.93 MB )
[07/12 15:17:15     52s] [NR-eGR]                Length (um)  Vias 
[07/12 15:17:15     52s] [NR-eGR] ---------------------------------
[07/12 15:17:15     52s] [NR-eGR]  M1     (1H)             0  1568 
[07/12 15:17:15     52s] [NR-eGR]  M2     (2V)         17328  2307 
[07/12 15:17:15     52s] [NR-eGR]  M3     (3H)         18598    18 
[07/12 15:17:15     52s] [NR-eGR]  TOP_M  (4V)           294     0 
[07/12 15:17:15     52s] [NR-eGR] ---------------------------------
[07/12 15:17:15     52s] [NR-eGR]         Total        36221  3893 
[07/12 15:17:15     52s] [NR-eGR] --------------------------------------------------------------------------
[07/12 15:17:15     52s] [NR-eGR] Total half perimeter of net bounding box: 31633um
[07/12 15:17:15     52s] [NR-eGR] Total length: 36221um, number of vias: 3893
[07/12 15:17:15     52s] [NR-eGR] --------------------------------------------------------------------------
[07/12 15:17:15     52s] [NR-eGR] Total eGR-routed clock nets wire length: 2187um, number of vias: 365
[07/12 15:17:15     52s] [NR-eGR] --------------------------------------------------------------------------
[07/12 15:17:15     52s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2180.93 MB )
[07/12 15:17:15     52s] Early Global Route wiring runtime: 0.02 seconds, mem = 2180.9M
[07/12 15:17:15     52s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.019, REAL:0.019, MEM:2180.9M, EPOCH TIME: 1720777635.255513
[07/12 15:17:15     52s] 0 delay mode for cte disabled.
[07/12 15:17:15     52s] SKP cleared!
[07/12 15:17:15     52s] 
[07/12 15:17:15     52s] *** Finished incrementalPlace (cpu=0:00:07.2, real=0:00:08.0)***
[07/12 15:17:15     52s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2180.9M, EPOCH TIME: 1720777635.267640
[07/12 15:17:15     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     52s] All LLGs are deleted
[07/12 15:17:15     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2180.9M, EPOCH TIME: 1720777635.267726
[07/12 15:17:15     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2180.9M, EPOCH TIME: 1720777635.267767
[07/12 15:17:15     52s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2174.9M, EPOCH TIME: 1720777635.268663
[07/12 15:17:15     52s] Start to check current routing status for nets...
[07/12 15:17:15     52s] All nets are already routed correctly.
[07/12 15:17:15     52s] End to check current routing status for nets (mem=2174.9M)
[07/12 15:17:15     52s] Extraction called for design 'single_port_ram' of instances=620 and nets=463 using extraction engine 'preRoute' .
[07/12 15:17:15     52s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 15:17:15     52s] Type 'man IMPEXT-3530' for more detail.
[07/12 15:17:15     52s] PreRoute RC Extraction called for design single_port_ram.
[07/12 15:17:15     52s] RC Extraction called in multi-corner(2) mode.
[07/12 15:17:15     52s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[07/12 15:17:15     52s] Type 'man IMPEXT-6166' for more detail.
[07/12 15:17:15     52s] RCMode: PreRoute
[07/12 15:17:15     52s]       RC Corner Indexes            0       1   
[07/12 15:17:15     52s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/12 15:17:15     52s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/12 15:17:15     52s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/12 15:17:15     52s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/12 15:17:15     52s] Shrink Factor                : 1.00000
[07/12 15:17:15     52s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/12 15:17:15     52s] Using capacitance table file ...
[07/12 15:17:15     52s] 
[07/12 15:17:15     52s] Trim Metal Layers:
[07/12 15:17:15     52s] LayerId::1 widthSet size::4
[07/12 15:17:15     52s] LayerId::2 widthSet size::4
[07/12 15:17:15     52s] LayerId::3 widthSet size::4
[07/12 15:17:15     52s] LayerId::4 widthSet size::3
[07/12 15:17:15     52s] Updating RC grid for preRoute extraction ...
[07/12 15:17:15     52s] eee: pegSigSF::1.070000
[07/12 15:17:15     52s] Initializing multi-corner resistance tables ...
[07/12 15:17:15     52s] eee: l::1 avDens::0.074332 usedTrk::2527.285004 availTrk::34000.000000 sigTrk::2527.285004
[07/12 15:17:15     52s] eee: l::2 avDens::0.022376 usedTrk::401.153573 availTrk::17927.566558 sigTrk::401.153573
[07/12 15:17:15     52s] eee: l::3 avDens::0.023727 usedTrk::346.945445 availTrk::14622.627068 sigTrk::346.945445
[07/12 15:17:15     52s] eee: l::4 avDens::0.029522 usedTrk::292.591429 availTrk::9910.849020 sigTrk::292.591429
[07/12 15:17:15     52s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.221214 uaWl=1.000000 uaWlH=0.521590 aWlH=0.000000 lMod=0 pMax=0.900500 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:17:15     52s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2174.930M)
[07/12 15:17:15     52s] Compute RC Scale Done ...
[07/12 15:17:15     52s] **optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1785.6M, totSessionCpu=0:00:53 **
[07/12 15:17:15     52s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/12 15:17:15     52s] #################################################################################
[07/12 15:17:15     52s] # Design Stage: PreRoute
[07/12 15:17:15     52s] # Design Name: single_port_ram
[07/12 15:17:15     52s] # Design Mode: 90nm
[07/12 15:17:15     52s] # Analysis Mode: MMMC Non-OCV 
[07/12 15:17:15     52s] # Parasitics Mode: No SPEF/RCDB 
[07/12 15:17:15     52s] # Signoff Settings: SI Off 
[07/12 15:17:15     52s] #################################################################################
[07/12 15:17:15     52s] Calculate delays in BcWc mode...
[07/12 15:17:15     52s] Topological Sorting (REAL = 0:00:00.0, MEM = 2180.5M, InitMEM = 2180.5M)
[07/12 15:17:15     52s] Start delay calculation (fullDC) (1 T). (MEM=2180.54)
[07/12 15:17:15     52s] End AAE Lib Interpolated Model. (MEM=2180.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:17:15     52s] Total number of fetched objects 467
[07/12 15:17:15     52s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:17:15     52s] End delay calculation. (MEM=2212.23 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:17:15     52s] End delay calculation (fullDC). (MEM=2212.23 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:17:15     52s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2212.2M) ***
[07/12 15:17:15     53s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.4/0:00:07.5 (1.0), totSession cpu/real = 0:00:53.0/0:03:09.9 (0.3), mem = 2212.2M
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s] =============================================================================================
[07/12 15:17:15     53s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.18-s099_1
[07/12 15:17:15     53s] =============================================================================================
[07/12 15:17:15     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:17:15     53s] ---------------------------------------------------------------------------------------------
[07/12 15:17:15     53s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:15     53s] [ ExtractRC              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/12 15:17:15     53s] [ TimingUpdate           ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/12 15:17:15     53s] [ FullDelayCalc          ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:17:15     53s] [ MISC                   ]          0:00:07.3  (  97.6 % )     0:00:07.3 /  0:00:07.3    1.0
[07/12 15:17:15     53s] ---------------------------------------------------------------------------------------------
[07/12 15:17:15     53s]  IncrReplace #1 TOTAL               0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:07.4    1.0
[07/12 15:17:15     53s] ---------------------------------------------------------------------------------------------
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s] *** Timing Is met
[07/12 15:17:15     53s] *** Check timing (0:00:00.0)
[07/12 15:17:15     53s] *** Timing Is met
[07/12 15:17:15     53s] *** Check timing (0:00:00.0)
[07/12 15:17:15     53s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[07/12 15:17:15     53s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:17:15     53s] Info: 15 io nets excluded
[07/12 15:17:15     53s] Info: 3 clock nets excluded from IPO operation.
[07/12 15:17:15     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.0 mem=2228.2M
[07/12 15:17:15     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.0 mem=2228.2M
[07/12 15:17:15     53s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:17:15     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.0 mem=2247.3M
[07/12 15:17:15     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:2247.3M, EPOCH TIME: 1720777635.542472
[07/12 15:17:15     53s] Processing tracks to init pin-track alignment.
[07/12 15:17:15     53s] z: 2, totalTracks: 1
[07/12 15:17:15     53s] z: 4, totalTracks: 1
[07/12 15:17:15     53s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:17:15     53s] All LLGs are deleted
[07/12 15:17:15     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2247.3M, EPOCH TIME: 1720777635.544897
[07/12 15:17:15     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2247.3M, EPOCH TIME: 1720777635.545031
[07/12 15:17:15     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2247.3M, EPOCH TIME: 1720777635.545182
[07/12 15:17:15     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     53s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2247.3M, EPOCH TIME: 1720777635.545328
[07/12 15:17:15     53s] Max number of tech site patterns supported in site array is 256.
[07/12 15:17:15     53s] Core basic site is CoreSite
[07/12 15:17:15     53s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2247.3M, EPOCH TIME: 1720777635.555364
[07/12 15:17:15     53s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:17:15     53s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:17:15     53s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2247.3M, EPOCH TIME: 1720777635.555612
[07/12 15:17:15     53s] Fast DP-INIT is on for default
[07/12 15:17:15     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 15:17:15     53s] Atter site array init, number of instance map data is 0.
[07/12 15:17:15     53s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:2247.3M, EPOCH TIME: 1720777635.557690
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:15     53s] OPERPROF:     Starting CMU at level 3, MEM:2247.3M, EPOCH TIME: 1720777635.558447
[07/12 15:17:15     53s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2247.3M, EPOCH TIME: 1720777635.558574
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:17:15     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2247.3M, EPOCH TIME: 1720777635.558977
[07/12 15:17:15     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2247.3M, EPOCH TIME: 1720777635.559018
[07/12 15:17:15     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2263.3M, EPOCH TIME: 1720777635.559397
[07/12 15:17:15     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2263.3MB).
[07/12 15:17:15     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:2263.3M, EPOCH TIME: 1720777635.559544
[07/12 15:17:15     53s] TotalInstCnt at PhyDesignMc Initialization: 428
[07/12 15:17:15     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.1 mem=2263.3M
[07/12 15:17:15     53s] Begin: Area Reclaim Optimization
[07/12 15:17:15     53s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.1/0:03:10.0 (0.3), mem = 2263.3M
[07/12 15:17:15     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1632230.7
[07/12 15:17:15     53s] ### Creating RouteCongInterface, started
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s] #optDebug: {0, 1.000}
[07/12 15:17:15     53s] ### Creating RouteCongInterface, finished
[07/12 15:17:15     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.1 mem=2263.3M
[07/12 15:17:15     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.1 mem=2263.3M
[07/12 15:17:15     53s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2263.3M, EPOCH TIME: 1720777635.712938
[07/12 15:17:15     53s] Found 0 hard placement blockage before merging.
[07/12 15:17:15     53s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2263.3M, EPOCH TIME: 1720777635.713022
[07/12 15:17:15     53s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.71
[07/12 15:17:15     53s] +---------+---------+--------+--------+------------+--------+
[07/12 15:17:15     53s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/12 15:17:15     53s] +---------+---------+--------+--------+------------+--------+
[07/12 15:17:15     53s] |    2.71%|        -|   0.000|   0.000|   0:00:00.0| 2263.3M|
[07/12 15:17:15     53s] #optDebug: <stH: 5.6000 MiSeL: 150.1980>
[07/12 15:17:15     53s] |    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2282.4M|
[07/12 15:17:15     53s] #optDebug: <stH: 5.6000 MiSeL: 150.1980>
[07/12 15:17:15     53s] +---------+---------+--------+--------+------------+--------+
[07/12 15:17:15     53s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.71
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/12 15:17:15     53s] --------------------------------------------------------------
[07/12 15:17:15     53s] |                                   | Total     | Sequential |
[07/12 15:17:15     53s] --------------------------------------------------------------
[07/12 15:17:15     53s] | Num insts resized                 |       0  |       0    |
[07/12 15:17:15     53s] | Num insts undone                  |       0  |       0    |
[07/12 15:17:15     53s] | Num insts Downsized               |       0  |       0    |
[07/12 15:17:15     53s] | Num insts Samesized               |       0  |       0    |
[07/12 15:17:15     53s] | Num insts Upsized                 |       0  |       0    |
[07/12 15:17:15     53s] | Num multiple commits+uncommits    |       0  |       -    |
[07/12 15:17:15     53s] --------------------------------------------------------------
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/12 15:17:15     53s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[07/12 15:17:15     53s] Deleting 0 temporary hard placement blockage(s).
[07/12 15:17:15     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1632230.7
[07/12 15:17:15     53s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:53.3/0:03:10.1 (0.3), mem = 2282.4M
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s] =============================================================================================
[07/12 15:17:15     53s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.18-s099_1
[07/12 15:17:15     53s] =============================================================================================
[07/12 15:17:15     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:17:15     53s] ---------------------------------------------------------------------------------------------
[07/12 15:17:15     53s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:15     53s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:15     53s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:15     53s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:15     53s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:15     53s] [ OptimizationStep       ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.1    1.3
[07/12 15:17:15     53s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.4
[07/12 15:17:15     53s] [ OptGetWeight           ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:15     53s] [ OptEval                ]     10   0:00:00.0  (  17.7 % )     0:00:00.0 /  0:00:00.0    1.2
[07/12 15:17:15     53s] [ OptCommit              ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:15     53s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:15     53s] [ MISC                   ]          0:00:00.1  (  73.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:17:15     53s] ---------------------------------------------------------------------------------------------
[07/12 15:17:15     53s]  AreaOpt #2 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:17:15     53s] ---------------------------------------------------------------------------------------------
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2263.3M, EPOCH TIME: 1720777635.758434
[07/12 15:17:15     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:17:15     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2195.3M, EPOCH TIME: 1720777635.761269
[07/12 15:17:15     53s] TotalInstCnt at PhyDesignMc Destruction: 428
[07/12 15:17:15     53s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2195.31M, totSessionCpu=0:00:53).
[07/12 15:17:15     53s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/12 15:17:15     53s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:17:15     53s] Info: 15 io nets excluded
[07/12 15:17:15     53s] Info: 3 clock nets excluded from IPO operation.
[07/12 15:17:15     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.3 mem=2195.3M
[07/12 15:17:15     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.3 mem=2195.3M
[07/12 15:17:15     53s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:17:15     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.3 mem=2252.5M
[07/12 15:17:15     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:2252.5M, EPOCH TIME: 1720777635.764977
[07/12 15:17:15     53s] Processing tracks to init pin-track alignment.
[07/12 15:17:15     53s] z: 2, totalTracks: 1
[07/12 15:17:15     53s] z: 4, totalTracks: 1
[07/12 15:17:15     53s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:17:15     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2252.5M, EPOCH TIME: 1720777635.767482
[07/12 15:17:15     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:15     53s] OPERPROF:     Starting CMU at level 3, MEM:2252.5M, EPOCH TIME: 1720777635.779301
[07/12 15:17:15     53s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2252.5M, EPOCH TIME: 1720777635.779526
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:17:15     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2252.5M, EPOCH TIME: 1720777635.780042
[07/12 15:17:15     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2252.5M, EPOCH TIME: 1720777635.780098
[07/12 15:17:15     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2252.5M, EPOCH TIME: 1720777635.780337
[07/12 15:17:15     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2252.5MB).
[07/12 15:17:15     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2252.5M, EPOCH TIME: 1720777635.780555
[07/12 15:17:15     53s] TotalInstCnt at PhyDesignMc Initialization: 428
[07/12 15:17:15     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.3 mem=2252.5M
[07/12 15:17:15     53s] Begin: Area Reclaim Optimization
[07/12 15:17:15     53s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.3/0:03:10.2 (0.3), mem = 2252.5M
[07/12 15:17:15     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1632230.8
[07/12 15:17:15     53s] ### Creating RouteCongInterface, started
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s] #optDebug: {0, 1.000}
[07/12 15:17:15     53s] ### Creating RouteCongInterface, finished
[07/12 15:17:15     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.3 mem=2252.5M
[07/12 15:17:15     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.3 mem=2252.5M
[07/12 15:17:15     53s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2252.5M, EPOCH TIME: 1720777635.937681
[07/12 15:17:15     53s] Found 0 hard placement blockage before merging.
[07/12 15:17:15     53s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2252.5M, EPOCH TIME: 1720777635.937777
[07/12 15:17:15     53s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.71
[07/12 15:17:15     53s] +---------+---------+--------+--------+------------+--------+
[07/12 15:17:15     53s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/12 15:17:15     53s] +---------+---------+--------+--------+------------+--------+
[07/12 15:17:15     53s] |    2.71%|        -|   0.000|   0.000|   0:00:00.0| 2252.5M|
[07/12 15:17:15     53s] #optDebug: <stH: 5.6000 MiSeL: 150.1980>
[07/12 15:17:15     53s] |    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2252.5M|
[07/12 15:17:15     53s] |    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2252.5M|
[07/12 15:17:15     53s] |    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2252.5M|
[07/12 15:17:15     53s] #optDebug: <stH: 5.6000 MiSeL: 150.1980>
[07/12 15:17:15     53s] #optDebug: RTR_SNLTF <10.0000 5.6000> <56.0000> 
[07/12 15:17:15     53s] |    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2252.5M|
[07/12 15:17:15     53s] +---------+---------+--------+--------+------------+--------+
[07/12 15:17:15     53s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.71
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/12 15:17:15     53s] --------------------------------------------------------------
[07/12 15:17:15     53s] |                                   | Total     | Sequential |
[07/12 15:17:15     53s] --------------------------------------------------------------
[07/12 15:17:15     53s] | Num insts resized                 |       0  |       0    |
[07/12 15:17:15     53s] | Num insts undone                  |       0  |       0    |
[07/12 15:17:15     53s] | Num insts Downsized               |       0  |       0    |
[07/12 15:17:15     53s] | Num insts Samesized               |       0  |       0    |
[07/12 15:17:15     53s] | Num insts Upsized                 |       0  |       0    |
[07/12 15:17:15     53s] | Num multiple commits+uncommits    |       0  |       -    |
[07/12 15:17:15     53s] --------------------------------------------------------------
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/12 15:17:15     53s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[07/12 15:17:15     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2252.5M, EPOCH TIME: 1720777635.983232
[07/12 15:17:15     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:17:15     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2252.5M, EPOCH TIME: 1720777635.985452
[07/12 15:17:15     53s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2252.5M, EPOCH TIME: 1720777635.986258
[07/12 15:17:15     53s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2252.5M, EPOCH TIME: 1720777635.986332
[07/12 15:17:15     53s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2252.5M, EPOCH TIME: 1720777635.988556
[07/12 15:17:15     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:15     53s] 
[07/12 15:17:15     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:16     53s] OPERPROF:       Starting CMU at level 4, MEM:2252.5M, EPOCH TIME: 1720777636.000005
[07/12 15:17:16     53s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2252.5M, EPOCH TIME: 1720777636.000154
[07/12 15:17:16     53s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:2252.5M, EPOCH TIME: 1720777636.000547
[07/12 15:17:16     53s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2252.5M, EPOCH TIME: 1720777636.000587
[07/12 15:17:16     53s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2252.5M, EPOCH TIME: 1720777636.000833
[07/12 15:17:16     53s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2252.5M, EPOCH TIME: 1720777636.000937
[07/12 15:17:16     53s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2252.5M, EPOCH TIME: 1720777636.001007
[07/12 15:17:16     53s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.015, MEM:2252.5M, EPOCH TIME: 1720777636.001067
[07/12 15:17:16     53s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.015, MEM:2252.5M, EPOCH TIME: 1720777636.001095
[07/12 15:17:16     53s] TDRefine: refinePlace mode is spiral
[07/12 15:17:16     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1632230.3
[07/12 15:17:16     53s] OPERPROF: Starting RefinePlace at level 1, MEM:2252.5M, EPOCH TIME: 1720777636.001172
[07/12 15:17:16     53s] *** Starting refinePlace (0:00:53.5 mem=2252.5M) ***
[07/12 15:17:16     53s] Total net bbox length = 3.163e+04 (1.601e+04 1.562e+04) (ext = 1.472e+04)
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:16     53s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/12 15:17:16     53s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:17:16     53s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:17:16     53s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2252.5M, EPOCH TIME: 1720777636.003716
[07/12 15:17:16     53s] Starting refinePlace ...
[07/12 15:17:16     53s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:17:16     53s] One DDP V2 for no tweak run.
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[07/12 15:17:16     53s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f52d2b0c900.
[07/12 15:17:16     53s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/12 15:17:16     53s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/12 15:17:16     53s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:17:16     53s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:17:16     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2236.5MB) @(0:00:53.5 - 0:00:53.5).
[07/12 15:17:16     53s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/12 15:17:16     53s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2236.5MB
[07/12 15:17:16     53s] Statistics of distance of Instance movement in refine placement:
[07/12 15:17:16     53s]   maximum (X+Y) =         0.00 um
[07/12 15:17:16     53s]   mean    (X+Y) =         0.00 um
[07/12 15:17:16     53s] Summary Report:
[07/12 15:17:16     53s] Instances move: 0 (out of 428 movable)
[07/12 15:17:16     53s] Instances flipped: 0
[07/12 15:17:16     53s] Mean displacement: 0.00 um
[07/12 15:17:16     53s] Max displacement: 0.00 um 
[07/12 15:17:16     53s] Total instances moved : 0
[07/12 15:17:16     53s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.011, REAL:0.010, MEM:2236.5M, EPOCH TIME: 1720777636.013924
[07/12 15:17:16     53s] Total net bbox length = 3.163e+04 (1.601e+04 1.562e+04) (ext = 1.472e+04)
[07/12 15:17:16     53s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2236.5MB
[07/12 15:17:16     53s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2236.5MB) @(0:00:53.5 - 0:00:53.5).
[07/12 15:17:16     53s] *** Finished refinePlace (0:00:53.5 mem=2236.5M) ***
[07/12 15:17:16     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1632230.3
[07/12 15:17:16     53s] OPERPROF: Finished RefinePlace at level 1, CPU:0.014, REAL:0.013, MEM:2236.5M, EPOCH TIME: 1720777636.014285
[07/12 15:17:16     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2236.5M, EPOCH TIME: 1720777636.015809
[07/12 15:17:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:17:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2236.5M, EPOCH TIME: 1720777636.017974
[07/12 15:17:16     53s] *** maximum move = 0.00 um ***
[07/12 15:17:16     53s] *** Finished re-routing un-routed nets (2236.5M) ***
[07/12 15:17:16     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:2255.6M, EPOCH TIME: 1720777636.024694
[07/12 15:17:16     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2255.6M, EPOCH TIME: 1720777636.027341
[07/12 15:17:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:16     53s] OPERPROF:     Starting CMU at level 3, MEM:2255.6M, EPOCH TIME: 1720777636.038729
[07/12 15:17:16     53s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2255.6M, EPOCH TIME: 1720777636.038887
[07/12 15:17:16     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2255.6M, EPOCH TIME: 1720777636.039285
[07/12 15:17:16     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2255.6M, EPOCH TIME: 1720777636.039325
[07/12 15:17:16     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2271.6M, EPOCH TIME: 1720777636.039726
[07/12 15:17:16     53s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2271.6M, EPOCH TIME: 1720777636.039837
[07/12 15:17:16     53s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2271.6M, EPOCH TIME: 1720777636.039916
[07/12 15:17:16     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2271.6M, EPOCH TIME: 1720777636.039976
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=2271.6M) ***
[07/12 15:17:16     53s] Deleting 0 temporary hard placement blockage(s).
[07/12 15:17:16     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1632230.8
[07/12 15:17:16     53s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:53.6/0:03:10.4 (0.3), mem = 2271.6M
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] =============================================================================================
[07/12 15:17:16     53s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.18-s099_1
[07/12 15:17:16     53s] =============================================================================================
[07/12 15:17:16     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:17:16     53s] ---------------------------------------------------------------------------------------------
[07/12 15:17:16     53s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ OptimizationStep       ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/12 15:17:16     53s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[07/12 15:17:16     53s] [ OptGetWeight           ]     20   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ OptEval                ]     20   0:00:00.0  (  11.2 % )     0:00:00.0 /  0:00:00.0    0.7
[07/12 15:17:16     53s] [ OptCommit              ]     20   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ PostCommitDelayUpdate  ]     20   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ RefinePlace            ]      1   0:00:00.1  (  24.2 % )     0:00:00.1 /  0:00:00.1    1.1
[07/12 15:17:16     53s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ MISC                   ]          0:00:00.1  (  55.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:17:16     53s] ---------------------------------------------------------------------------------------------
[07/12 15:17:16     53s]  AreaOpt #3 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/12 15:17:16     53s] ---------------------------------------------------------------------------------------------
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2252.5M, EPOCH TIME: 1720777636.046322
[07/12 15:17:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2195.5M, EPOCH TIME: 1720777636.048716
[07/12 15:17:16     53s] TotalInstCnt at PhyDesignMc Destruction: 428
[07/12 15:17:16     53s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2195.55M, totSessionCpu=0:00:54).
[07/12 15:17:16     53s] **INFO: Flow update: Design timing is met.
[07/12 15:17:16     53s] OPTC: user 20.0
[07/12 15:17:16     53s] Begin: GigaOpt postEco DRV Optimization
[07/12 15:17:16     53s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[07/12 15:17:16     53s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.6/0:03:10.5 (0.3), mem = 2195.5M
[07/12 15:17:16     53s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:17:16     53s] Info: 15 io nets excluded
[07/12 15:17:16     53s] Info: 3 clock nets excluded from IPO operation.
[07/12 15:17:16     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1632230.9
[07/12 15:17:16     53s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:17:16     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.6 mem=2195.5M
[07/12 15:17:16     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:2195.5M, EPOCH TIME: 1720777636.070901
[07/12 15:17:16     53s] Processing tracks to init pin-track alignment.
[07/12 15:17:16     53s] z: 2, totalTracks: 1
[07/12 15:17:16     53s] z: 4, totalTracks: 1
[07/12 15:17:16     53s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:17:16     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2195.5M, EPOCH TIME: 1720777636.073310
[07/12 15:17:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:16     53s] OPERPROF:     Starting CMU at level 3, MEM:2195.5M, EPOCH TIME: 1720777636.084728
[07/12 15:17:16     53s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2195.5M, EPOCH TIME: 1720777636.084890
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:17:16     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2195.5M, EPOCH TIME: 1720777636.085295
[07/12 15:17:16     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2195.5M, EPOCH TIME: 1720777636.085336
[07/12 15:17:16     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2195.5M, EPOCH TIME: 1720777636.085554
[07/12 15:17:16     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2195.5MB).
[07/12 15:17:16     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2195.5M, EPOCH TIME: 1720777636.085700
[07/12 15:17:16     53s] TotalInstCnt at PhyDesignMc Initialization: 428
[07/12 15:17:16     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.6 mem=2195.5M
[07/12 15:17:16     53s] ### Creating RouteCongInterface, started
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] #optDebug: {0, 1.000}
[07/12 15:17:16     53s] ### Creating RouteCongInterface, finished
[07/12 15:17:16     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.6 mem=2195.5M
[07/12 15:17:16     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.6 mem=2195.5M
[07/12 15:17:16     53s] [GPS-DRV] Optimizer parameters ============================= 
[07/12 15:17:16     53s] [GPS-DRV] maxDensity (design): 0.95
[07/12 15:17:16     53s] [GPS-DRV] maxLocalDensity: 0.98
[07/12 15:17:16     53s] [GPS-DRV] MaxBufDistForPlaceBlk: 1120 Microns
[07/12 15:17:16     53s] [GPS-DRV] All active and enabled setup views
[07/12 15:17:16     53s] [GPS-DRV]     worst
[07/12 15:17:16     53s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/12 15:17:16     53s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/12 15:17:16     53s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/12 15:17:16     53s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/12 15:17:16     53s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/12 15:17:16     53s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2252.8M, EPOCH TIME: 1720777636.244110
[07/12 15:17:16     53s] Found 0 hard placement blockage before merging.
[07/12 15:17:16     53s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2252.8M, EPOCH TIME: 1720777636.244188
[07/12 15:17:16     53s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 15:17:16     53s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/12 15:17:16     53s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 15:17:16     53s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/12 15:17:16     53s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 15:17:16     53s] Info: violation cost 0.056875 (cap = 0.000000, tran = 0.056875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 15:17:16     53s] |     1|     1|    -0.14|     0|     0|     0.00|     0|     0|     0|     0|     2.25|     0.00|       0|       0|       0|  2.71%|          |         |
[07/12 15:17:16     53s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 15:17:16     53s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.33|     0.00|       0|       0|       1|  2.71%| 0:00:00.0|  2278.4M|
[07/12 15:17:16     53s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 15:17:16     53s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.33|     0.00|       0|       0|       0|  2.71%| 0:00:00.0|  2278.4M|
[07/12 15:17:16     53s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2278.4M) ***
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] Deleting 0 temporary hard placement blockage(s).
[07/12 15:17:16     53s] Total-nets :: 459, Stn-nets :: 15, ratio :: 3.26797 %, Total-len 36220.7, Stn-len 0
[07/12 15:17:16     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2259.3M, EPOCH TIME: 1720777636.272376
[07/12 15:17:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:17:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.003, MEM:2198.3M, EPOCH TIME: 1720777636.274901
[07/12 15:17:16     53s] TotalInstCnt at PhyDesignMc Destruction: 428
[07/12 15:17:16     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1632230.9
[07/12 15:17:16     53s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:53.8/0:03:10.7 (0.3), mem = 2198.3M
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] =============================================================================================
[07/12 15:17:16     53s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.18-s099_1
[07/12 15:17:16     53s] =============================================================================================
[07/12 15:17:16     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:17:16     53s] ---------------------------------------------------------------------------------------------
[07/12 15:17:16     53s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   9.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/12 15:17:16     53s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[07/12 15:17:16     53s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/12 15:17:16     53s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ OptEval                ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ OptCommit              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[07/12 15:17:16     53s] [ IncrDelayCalc          ]      4   0:00:00.0  (   5.8 % )     0:00:00.0 /  0:00:00.0    1.7
[07/12 15:17:16     53s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:16     53s] [ MISC                   ]          0:00:00.2  (  73.3 % )     0:00:00.2 /  0:00:00.1    0.9
[07/12 15:17:16     53s] ---------------------------------------------------------------------------------------------
[07/12 15:17:16     53s]  DrvOpt #3 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:17:16     53s] ---------------------------------------------------------------------------------------------
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] End: GigaOpt postEco DRV Optimization
[07/12 15:17:16     53s] **INFO: Flow update: Design timing is met.
[07/12 15:17:16     53s] Running refinePlace -preserveRouting true -hardFence false
[07/12 15:17:16     53s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[07/12 15:17:16     53s] ThreeLayerMode is on. Timing-driven placement option disabled.
[07/12 15:17:16     53s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2198.3M, EPOCH TIME: 1720777636.278024
[07/12 15:17:16     53s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2198.3M, EPOCH TIME: 1720777636.278074
[07/12 15:17:16     53s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2198.3M, EPOCH TIME: 1720777636.278128
[07/12 15:17:16     53s] Processing tracks to init pin-track alignment.
[07/12 15:17:16     53s] z: 2, totalTracks: 1
[07/12 15:17:16     53s] z: 4, totalTracks: 1
[07/12 15:17:16     53s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:17:16     53s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2198.3M, EPOCH TIME: 1720777636.280541
[07/12 15:17:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:16     53s] OPERPROF:         Starting CMU at level 5, MEM:2198.3M, EPOCH TIME: 1720777636.292170
[07/12 15:17:16     53s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2198.3M, EPOCH TIME: 1720777636.292327
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:17:16     53s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.012, REAL:0.012, MEM:2198.3M, EPOCH TIME: 1720777636.292727
[07/12 15:17:16     53s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2198.3M, EPOCH TIME: 1720777636.292766
[07/12 15:17:16     53s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2198.3M, EPOCH TIME: 1720777636.292985
[07/12 15:17:16     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2198.3MB).
[07/12 15:17:16     53s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.015, REAL:0.015, MEM:2198.3M, EPOCH TIME: 1720777636.293131
[07/12 15:17:16     53s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.015, REAL:0.015, MEM:2198.3M, EPOCH TIME: 1720777636.293161
[07/12 15:17:16     53s] TDRefine: refinePlace mode is spiral
[07/12 15:17:16     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1632230.4
[07/12 15:17:16     53s] OPERPROF:   Starting RefinePlace at level 2, MEM:2198.3M, EPOCH TIME: 1720777636.293215
[07/12 15:17:16     53s] *** Starting refinePlace (0:00:53.8 mem=2198.3M) ***
[07/12 15:17:16     53s] Total net bbox length = 3.163e+04 (1.601e+04 1.562e+04) (ext = 1.472e+04)
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:16     53s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:17:16     53s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] Starting Small incrNP...
[07/12 15:17:16     53s] User Input Parameters:
[07/12 15:17:16     53s] - Congestion Driven    : Off
[07/12 15:17:16     53s] - Timing Driven        : Off
[07/12 15:17:16     53s] - Area-Violation Based : Off
[07/12 15:17:16     53s] - Start Rollback Level : -5
[07/12 15:17:16     53s] - Legalized            : On
[07/12 15:17:16     53s] - Window Based         : Off
[07/12 15:17:16     53s] - eDen incr mode       : Off
[07/12 15:17:16     53s] - Small incr mode      : On
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2198.3M, EPOCH TIME: 1720777636.295913
[07/12 15:17:16     53s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2198.3M, EPOCH TIME: 1720777636.296311
[07/12 15:17:16     53s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.001, REAL:0.001, MEM:2198.3M, EPOCH TIME: 1720777636.297396
[07/12 15:17:16     53s] default core: bins with density > 0.750 =  0.00 % ( 0 / 169 )
[07/12 15:17:16     53s] Density distribution unevenness ratio = 90.211%
[07/12 15:17:16     53s] Density distribution unevenness ratio (U70) = 0.000%
[07/12 15:17:16     53s] Density distribution unevenness ratio (U80) = 0.000%
[07/12 15:17:16     53s] Density distribution unevenness ratio (U90) = 0.000%
[07/12 15:17:16     53s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.002, REAL:0.002, MEM:2198.3M, EPOCH TIME: 1720777636.297479
[07/12 15:17:16     53s] cost 0.670000, thresh 1.000000
[07/12 15:17:16     53s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2198.3M)
[07/12 15:17:16     53s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:17:16     53s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2198.3M, EPOCH TIME: 1720777636.297592
[07/12 15:17:16     53s] Starting refinePlace ...
[07/12 15:17:16     53s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:17:16     53s] One DDP V2 for no tweak run.
[07/12 15:17:16     53s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:17:16     53s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2198.3M, EPOCH TIME: 1720777636.301323
[07/12 15:17:16     53s] DDP initSite1 nrRow 128 nrJob 128
[07/12 15:17:16     53s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2198.3M, EPOCH TIME: 1720777636.301380
[07/12 15:17:16     53s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2198.3M, EPOCH TIME: 1720777636.301554
[07/12 15:17:16     53s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2198.3M, EPOCH TIME: 1720777636.301590
[07/12 15:17:16     53s] DDP markSite nrRow 128 nrJob 128
[07/12 15:17:16     53s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2198.3M, EPOCH TIME: 1720777636.301951
[07/12 15:17:16     53s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2198.3M, EPOCH TIME: 1720777636.301987
[07/12 15:17:16     53s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/12 15:17:16     53s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2198.3M, EPOCH TIME: 1720777636.302873
[07/12 15:17:16     53s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2198.3M, EPOCH TIME: 1720777636.302910
[07/12 15:17:16     53s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:2198.3M, EPOCH TIME: 1720777636.305062
[07/12 15:17:16     53s] ** Cut row section cpu time 0:00:00.0.
[07/12 15:17:16     53s]  ** Cut row section real time 0:00:00.0.
[07/12 15:17:16     53s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.002, MEM:2198.3M, EPOCH TIME: 1720777636.305147
[07/12 15:17:16     53s]   Spread Effort: high, pre-route mode, useDDP on.
[07/12 15:17:16     53s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2198.3MB) @(0:00:53.8 - 0:00:53.8).
[07/12 15:17:16     53s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/12 15:17:16     53s] wireLenOptFixPriorityInst 136 inst fixed
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[07/12 15:17:16     53s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f52d2b0c900.
[07/12 15:17:16     53s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/12 15:17:16     53s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/12 15:17:16     53s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:17:16     53s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:17:16     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2166.3MB) @(0:00:53.8 - 0:00:53.8).
[07/12 15:17:16     53s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/12 15:17:16     53s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2166.3MB
[07/12 15:17:16     53s] Statistics of distance of Instance movement in refine placement:
[07/12 15:17:16     53s]   maximum (X+Y) =         0.00 um
[07/12 15:17:16     53s]   mean    (X+Y) =         0.00 um
[07/12 15:17:16     53s] Summary Report:
[07/12 15:17:16     53s] Instances move: 0 (out of 428 movable)
[07/12 15:17:16     53s] Instances flipped: 0
[07/12 15:17:16     53s] Mean displacement: 0.00 um
[07/12 15:17:16     53s] Max displacement: 0.00 um 
[07/12 15:17:16     53s] Total instances moved : 0
[07/12 15:17:16     53s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.023, REAL:0.023, MEM:2166.3M, EPOCH TIME: 1720777636.320224
[07/12 15:17:16     53s] Total net bbox length = 3.163e+04 (1.601e+04 1.562e+04) (ext = 1.472e+04)
[07/12 15:17:16     53s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2166.3MB
[07/12 15:17:16     53s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2166.3MB) @(0:00:53.8 - 0:00:53.8).
[07/12 15:17:16     53s] *** Finished refinePlace (0:00:53.8 mem=2166.3M) ***
[07/12 15:17:16     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1632230.4
[07/12 15:17:16     53s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.028, REAL:0.027, MEM:2166.3M, EPOCH TIME: 1720777636.320582
[07/12 15:17:16     53s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2166.3M, EPOCH TIME: 1720777636.320624
[07/12 15:17:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:17:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     53s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:2166.3M, EPOCH TIME: 1720777636.322948
[07/12 15:17:16     53s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.046, REAL:0.045, MEM:2166.3M, EPOCH TIME: 1720777636.323006
[07/12 15:17:16     53s] **INFO: Flow update: Design timing is met.
[07/12 15:17:16     53s] **INFO: Flow update: Design timing is met.
[07/12 15:17:16     53s] **INFO: Flow update: Design timing is met.
[07/12 15:17:16     53s] Register exp ratio and priority group on 0 nets on 459 nets : 
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] Active setup views:
[07/12 15:17:16     53s]  worst
[07/12 15:17:16     53s]   Dominating endpoints: 0
[07/12 15:17:16     53s]   Dominating TNS: -0.000
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] Extraction called for design 'single_port_ram' of instances=620 and nets=463 using extraction engine 'preRoute' .
[07/12 15:17:16     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 15:17:16     53s] Type 'man IMPEXT-3530' for more detail.
[07/12 15:17:16     53s] PreRoute RC Extraction called for design single_port_ram.
[07/12 15:17:16     53s] RC Extraction called in multi-corner(2) mode.
[07/12 15:17:16     53s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[07/12 15:17:16     53s] Type 'man IMPEXT-6166' for more detail.
[07/12 15:17:16     53s] RCMode: PreRoute
[07/12 15:17:16     53s]       RC Corner Indexes            0       1   
[07/12 15:17:16     53s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/12 15:17:16     53s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/12 15:17:16     53s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/12 15:17:16     53s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/12 15:17:16     53s] Shrink Factor                : 1.00000
[07/12 15:17:16     53s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/12 15:17:16     53s] Using capacitance table file ...
[07/12 15:17:16     53s] RC Grid backup saved.
[07/12 15:17:16     53s] 
[07/12 15:17:16     53s] Trim Metal Layers:
[07/12 15:17:16     53s] LayerId::1 widthSet size::4
[07/12 15:17:16     53s] LayerId::2 widthSet size::4
[07/12 15:17:16     53s] LayerId::3 widthSet size::4
[07/12 15:17:16     53s] LayerId::4 widthSet size::3
[07/12 15:17:16     53s] Skipped RC grid update for preRoute extraction.
[07/12 15:17:16     53s] eee: pegSigSF::1.070000
[07/12 15:17:16     53s] Initializing multi-corner resistance tables ...
[07/12 15:17:16     53s] eee: l::1 avDens::0.074332 usedTrk::2527.285004 availTrk::34000.000000 sigTrk::2527.285004
[07/12 15:17:16     53s] eee: l::2 avDens::0.022376 usedTrk::401.153573 availTrk::17927.566558 sigTrk::401.153573
[07/12 15:17:16     53s] eee: l::3 avDens::0.023727 usedTrk::346.945445 availTrk::14622.627068 sigTrk::346.945445
[07/12 15:17:16     53s] eee: l::4 avDens::0.029522 usedTrk::292.591429 availTrk::9910.849020 sigTrk::292.591429
[07/12 15:17:16     53s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.221214 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.900500 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:17:16     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2226.945M)
[07/12 15:17:16     53s] Skewing Data Summary (End_of_FINAL)
[07/12 15:17:16     53s] --------------------------------------------------
[07/12 15:17:16     53s]  Total skewed count:0
[07/12 15:17:16     53s] --------------------------------------------------
[07/12 15:17:16     53s] Starting delay calculation for Setup views
[07/12 15:17:16     53s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/12 15:17:16     53s] #################################################################################
[07/12 15:17:16     53s] # Design Stage: PreRoute
[07/12 15:17:16     53s] # Design Name: single_port_ram
[07/12 15:17:16     53s] # Design Mode: 90nm
[07/12 15:17:16     53s] # Analysis Mode: MMMC Non-OCV 
[07/12 15:17:16     53s] # Parasitics Mode: No SPEF/RCDB 
[07/12 15:17:16     53s] # Signoff Settings: SI Off 
[07/12 15:17:16     53s] #################################################################################
[07/12 15:17:16     53s] Calculate delays in BcWc mode...
[07/12 15:17:16     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 2236.5M, InitMEM = 2236.5M)
[07/12 15:17:16     53s] Start delay calculation (fullDC) (1 T). (MEM=2236.46)
[07/12 15:17:16     53s] End AAE Lib Interpolated Model. (MEM=2236.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:17:16     54s] Total number of fetched objects 467
[07/12 15:17:16     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:17:16     54s] End delay calculation. (MEM=2223.54 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:17:16     54s] End delay calculation (fullDC). (MEM=2223.54 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:17:16     54s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2223.5M) ***
[07/12 15:17:16     54s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:54.1 mem=2223.5M)
[07/12 15:17:16     54s] OPTC: user 20.0
[07/12 15:17:16     54s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2223.54 MB )
[07/12 15:17:16     54s] (I)      ======================= Layers =======================
[07/12 15:17:16     54s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:16     54s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[07/12 15:17:16     54s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:16     54s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[07/12 15:17:16     54s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[07/12 15:17:16     54s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[07/12 15:17:16     54s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[07/12 15:17:16     54s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[07/12 15:17:16     54s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[07/12 15:17:16     54s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[07/12 15:17:16     54s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:16     54s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[07/12 15:17:16     54s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[07/12 15:17:16     54s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:17:16     54s] (I)      Started Import and model ( Curr Mem: 2223.54 MB )
[07/12 15:17:16     54s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:17:16     54s] (I)      == Non-default Options ==
[07/12 15:17:16     54s] (I)      Build term to term wires                           : false
[07/12 15:17:16     54s] (I)      Maximum routing layer                              : 4
[07/12 15:17:16     54s] (I)      Number of threads                                  : 1
[07/12 15:17:16     54s] (I)      Method to set GCell size                           : row
[07/12 15:17:16     54s] (I)      Counted 794 PG shapes. We will not process PG shapes layer by layer.
[07/12 15:17:16     54s] (I)      Use row-based GCell size
[07/12 15:17:16     54s] (I)      Use row-based GCell align
[07/12 15:17:16     54s] (I)      layer 0 area = 202000
[07/12 15:17:16     54s] (I)      layer 1 area = 202000
[07/12 15:17:16     54s] (I)      layer 2 area = 202000
[07/12 15:17:16     54s] (I)      layer 3 area = 562000
[07/12 15:17:16     54s] (I)      GCell unit size   : 5600
[07/12 15:17:16     54s] (I)      GCell multiplier  : 1
[07/12 15:17:16     54s] (I)      GCell row height  : 5600
[07/12 15:17:16     54s] (I)      Actual row height : 5600
[07/12 15:17:16     54s] (I)      GCell align ref   : 465040 465040
[07/12 15:17:16     54s] [NR-eGR] Track table information for default rule: 
[07/12 15:17:16     54s] [NR-eGR] M1 has single uniform track structure
[07/12 15:17:16     54s] [NR-eGR] M2 has single uniform track structure
[07/12 15:17:16     54s] [NR-eGR] M3 has single uniform track structure
[07/12 15:17:16     54s] [NR-eGR] TOP_M has single uniform track structure
[07/12 15:17:16     54s] (I)      ============== Default via ===============
[07/12 15:17:16     54s] (I)      +---+------------------+-----------------+
[07/12 15:17:16     54s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/12 15:17:16     54s] (I)      +---+------------------+-----------------+
[07/12 15:17:16     54s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[07/12 15:17:16     54s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[07/12 15:17:16     54s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[07/12 15:17:16     54s] (I)      +---+------------------+-----------------+
[07/12 15:17:16     54s] [NR-eGR] Read 471 PG shapes
[07/12 15:17:16     54s] [NR-eGR] Read 0 clock shapes
[07/12 15:17:16     54s] [NR-eGR] Read 0 other shapes
[07/12 15:17:16     54s] [NR-eGR] #Routing Blockages  : 0
[07/12 15:17:16     54s] [NR-eGR] #Instance Blockages : 2678
[07/12 15:17:16     54s] [NR-eGR] #PG Blockages       : 471
[07/12 15:17:16     54s] [NR-eGR] #Halo Blockages     : 0
[07/12 15:17:16     54s] [NR-eGR] #Boundary Blockages : 0
[07/12 15:17:16     54s] [NR-eGR] #Clock Blockages    : 0
[07/12 15:17:16     54s] [NR-eGR] #Other Blockages    : 0
[07/12 15:17:16     54s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/12 15:17:16     54s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/12 15:17:16     54s] [NR-eGR] Read 459 nets ( ignored 0 )
[07/12 15:17:16     54s] (I)      early_global_route_priority property id does not exist.
[07/12 15:17:16     54s] (I)      Read Num Blocks=3149  Num Prerouted Wires=0  Num CS=0
[07/12 15:17:16     54s] (I)      Layer 1 (V) : #blockages 1256 : #preroutes 0
[07/12 15:17:16     54s] (I)      Layer 2 (H) : #blockages 1236 : #preroutes 0
[07/12 15:17:16     54s] (I)      Layer 3 (V) : #blockages 657 : #preroutes 0
[07/12 15:17:16     54s] (I)      Number of ignored nets                =      0
[07/12 15:17:16     54s] (I)      Number of connected nets              =      0
[07/12 15:17:16     54s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/12 15:17:16     54s] (I)      Number of clock nets                  =      3.  Ignored: No
[07/12 15:17:16     54s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/12 15:17:16     54s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/12 15:17:16     54s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/12 15:17:16     54s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/12 15:17:16     54s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/12 15:17:16     54s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/12 15:17:16     54s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 15:17:16     54s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/12 15:17:16     54s] (I)      Ndr track 0 does not exist
[07/12 15:17:16     54s] (I)      ---------------------Grid Graph Info--------------------
[07/12 15:17:16     54s] (I)      Routing area        : (0, 0) - (1649760, 1649760)
[07/12 15:17:16     54s] (I)      Core area           : (465040, 465040) - (1184720, 1184720)
[07/12 15:17:16     54s] (I)      Site width          :   560  (dbu)
[07/12 15:17:16     54s] (I)      Row height          :  5600  (dbu)
[07/12 15:17:16     54s] (I)      GCell row height    :  5600  (dbu)
[07/12 15:17:16     54s] (I)      GCell width         :  5600  (dbu)
[07/12 15:17:16     54s] (I)      GCell height        :  5600  (dbu)
[07/12 15:17:16     54s] (I)      Grid                :   295   295     4
[07/12 15:17:16     54s] (I)      Layer numbers       :     1     2     3     4
[07/12 15:17:16     54s] (I)      Vertical capacity   :     0  5600     0  5600
[07/12 15:17:16     54s] (I)      Horizontal capacity :     0     0  5600     0
[07/12 15:17:16     54s] (I)      Default wire width  :   230   280   280   440
[07/12 15:17:16     54s] (I)      Default wire space  :   230   280   280   460
[07/12 15:17:16     54s] (I)      Default wire pitch  :   460   560   560   900
[07/12 15:17:16     54s] (I)      Default pitch size  :   460   560   560  1120
[07/12 15:17:16     54s] (I)      First track coord   :   800   520   800  1640
[07/12 15:17:16     54s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[07/12 15:17:16     54s] (I)      Total num of tracks :  2945  2945  2945  1472
[07/12 15:17:16     54s] (I)      Num of masks        :     1     1     1     1
[07/12 15:17:16     54s] (I)      Num of trim masks   :     0     0     0     0
[07/12 15:17:16     54s] (I)      --------------------------------------------------------
[07/12 15:17:16     54s] 
[07/12 15:17:16     54s] [NR-eGR] ============ Routing rule table ============
[07/12 15:17:16     54s] [NR-eGR] Rule id: 0  Nets: 444
[07/12 15:17:16     54s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/12 15:17:16     54s] (I)                    Layer    2    3     4 
[07/12 15:17:16     54s] (I)                    Pitch  560  560  1120 
[07/12 15:17:16     54s] (I)             #Used tracks    1    1     1 
[07/12 15:17:16     54s] (I)       #Fully used tracks    1    1     1 
[07/12 15:17:16     54s] [NR-eGR] ========================================
[07/12 15:17:16     54s] [NR-eGR] 
[07/12 15:17:16     54s] (I)      =============== Blocked Tracks ===============
[07/12 15:17:16     54s] (I)      +-------+---------+----------+---------------+
[07/12 15:17:16     54s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/12 15:17:16     54s] (I)      +-------+---------+----------+---------------+
[07/12 15:17:16     54s] (I)      |     1 |       0 |        0 |         0.00% |
[07/12 15:17:16     54s] (I)      |     2 |  868775 |   489747 |        56.37% |
[07/12 15:17:16     54s] (I)      |     3 |  868775 |   461399 |        53.11% |
[07/12 15:17:16     54s] (I)      |     4 |  434240 |   253520 |        58.38% |
[07/12 15:17:16     54s] (I)      +-------+---------+----------+---------------+
[07/12 15:17:16     54s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2223.54 MB )
[07/12 15:17:16     54s] (I)      Reset routing kernel
[07/12 15:17:16     54s] (I)      Started Global Routing ( Curr Mem: 2223.54 MB )
[07/12 15:17:16     54s] (I)      totalPins=1601  totalGlobalPin=1582 (98.81%)
[07/12 15:17:16     54s] (I)      total 2D Cap : 974231 = (410460 H, 563771 V)
[07/12 15:17:16     54s] [NR-eGR] Layer group 1: route 444 net(s) in layer range [2, 4]
[07/12 15:17:16     54s] (I)      
[07/12 15:17:16     54s] (I)      ============  Phase 1a Route ============
[07/12 15:17:16     54s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/12 15:17:16     54s] (I)      Usage: 6357 = (3291 H, 3066 V) = (0.80% H, 0.54% V) = (1.843e+04um H, 1.717e+04um V)
[07/12 15:17:16     54s] (I)      
[07/12 15:17:16     54s] (I)      ============  Phase 1b Route ============
[07/12 15:17:16     54s] (I)      Usage: 6357 = (3291 H, 3066 V) = (0.80% H, 0.54% V) = (1.843e+04um H, 1.717e+04um V)
[07/12 15:17:16     54s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.559920e+04um
[07/12 15:17:16     54s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/12 15:17:16     54s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/12 15:17:16     54s] (I)      
[07/12 15:17:16     54s] (I)      ============  Phase 1c Route ============
[07/12 15:17:16     54s] (I)      Usage: 6357 = (3291 H, 3066 V) = (0.80% H, 0.54% V) = (1.843e+04um H, 1.717e+04um V)
[07/12 15:17:16     54s] (I)      
[07/12 15:17:16     54s] (I)      ============  Phase 1d Route ============
[07/12 15:17:16     54s] (I)      Usage: 6357 = (3291 H, 3066 V) = (0.80% H, 0.54% V) = (1.843e+04um H, 1.717e+04um V)
[07/12 15:17:16     54s] (I)      
[07/12 15:17:16     54s] (I)      ============  Phase 1e Route ============
[07/12 15:17:16     54s] (I)      Usage: 6357 = (3291 H, 3066 V) = (0.80% H, 0.54% V) = (1.843e+04um H, 1.717e+04um V)
[07/12 15:17:16     54s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.559920e+04um
[07/12 15:17:16     54s] (I)      
[07/12 15:17:16     54s] (I)      ============  Phase 1l Route ============
[07/12 15:17:16     54s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/12 15:17:16     54s] (I)      Layer  2:     381312      3535         0      473670      393630    (54.61%) 
[07/12 15:17:16     54s] (I)      Layer  3:     410300      3298         0      445380      421920    (51.35%) 
[07/12 15:17:16     54s] (I)      Layer  4:     181702        51         0      241355      192295    (55.66%) 
[07/12 15:17:16     54s] (I)      Total:        973314      6884         0     1160405     1007845    (53.52%) 
[07/12 15:17:16     54s] (I)      
[07/12 15:17:16     54s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/12 15:17:16     54s] [NR-eGR]                        OverCon            
[07/12 15:17:16     54s] [NR-eGR]                         #Gcell     %Gcell
[07/12 15:17:16     54s] [NR-eGR]        Layer             (1-0)    OverCon
[07/12 15:17:16     54s] [NR-eGR] ----------------------------------------------
[07/12 15:17:16     54s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/12 15:17:16     54s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/12 15:17:16     54s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/12 15:17:16     54s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[07/12 15:17:16     54s] [NR-eGR] ----------------------------------------------
[07/12 15:17:16     54s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/12 15:17:16     54s] [NR-eGR] 
[07/12 15:17:16     54s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2231.54 MB )
[07/12 15:17:16     54s] (I)      total 2D Cap : 974966 = (410780 H, 564186 V)
[07/12 15:17:16     54s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/12 15:17:16     54s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2231.54 MB )
[07/12 15:17:16     54s] (I)      ======================================= Runtime Summary =======================================
[07/12 15:17:16     54s] (I)       Step                                              %      Start     Finish      Real       CPU 
[07/12 15:17:16     54s] (I)      -----------------------------------------------------------------------------------------------
[07/12 15:17:16     54s] (I)       Early Global Route kernel                   100.00%  96.72 sec  96.79 sec  0.06 sec  0.06 sec 
[07/12 15:17:16     54s] (I)       +-Import and model                           34.13%  96.73 sec  96.75 sec  0.02 sec  0.02 sec 
[07/12 15:17:16     54s] (I)       | +-Create place DB                           1.84%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | +-Import place data                       1.76%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | +-Read instances and placement          0.65%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | +-Read nets                             0.91%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | +-Create route DB                          24.93%  96.73 sec  96.74 sec  0.02 sec  0.02 sec 
[07/12 15:17:16     54s] (I)       | | +-Import route data (1T)                 24.53%  96.73 sec  96.74 sec  0.02 sec  0.02 sec 
[07/12 15:17:16     54s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.27%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | | +-Read routing blockages              0.00%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | | +-Read instance blockages             0.39%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | | +-Read PG blockages                   0.09%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | | +-Read clock blockages                0.03%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | | +-Read other blockages                0.03%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | | +-Read halo blockages                 0.01%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | | +-Read boundary cut boxes             0.00%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | +-Read blackboxes                       0.02%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | +-Read prerouted                        0.22%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | +-Read unlegalized nets                 0.04%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | +-Read nets                             0.26%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | +-Set up via pillars                    0.01%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | +-Initialize 3D grid graph              0.88%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | +-Model blockage capacity              19.69%  96.73 sec  96.74 sec  0.01 sec  0.01 sec 
[07/12 15:17:16     54s] (I)       | | | | +-Initialize 3D capacity             17.72%  96.73 sec  96.74 sec  0.01 sec  0.01 sec 
[07/12 15:17:16     54s] (I)       | +-Read aux data                             0.00%  96.74 sec  96.74 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | +-Others data preparation                   0.28%  96.74 sec  96.74 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | +-Create route kernel                       6.47%  96.74 sec  96.75 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       +-Global Routing                             49.81%  96.75 sec  96.78 sec  0.03 sec  0.03 sec 
[07/12 15:17:16     54s] (I)       | +-Initialization                            1.07%  96.75 sec  96.75 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | +-Net group 1                              40.21%  96.75 sec  96.77 sec  0.03 sec  0.03 sec 
[07/12 15:17:16     54s] (I)       | | +-Generate topology                       0.69%  96.75 sec  96.75 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | +-Phase 1a                                6.41%  96.76 sec  96.76 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | +-Pattern routing (1T)                  2.80%  96.76 sec  96.76 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.04%  96.76 sec  96.76 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | +-Add via demand to 2D                  1.20%  96.76 sec  96.76 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | +-Phase 1b                                2.15%  96.76 sec  96.76 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | +-Monotonic routing (1T)                1.68%  96.76 sec  96.76 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | +-Phase 1c                                0.03%  96.76 sec  96.76 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | +-Phase 1d                                0.03%  96.76 sec  96.76 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | +-Phase 1e                                0.62%  96.76 sec  96.76 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | +-Route legalization                    0.19%  96.76 sec  96.76 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | | | +-Legalize Blockage Violations        0.10%  96.76 sec  96.76 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       | | +-Phase 1l                               19.86%  96.76 sec  96.77 sec  0.01 sec  0.01 sec 
[07/12 15:17:16     54s] (I)       | | | +-Layer assignment (1T)                13.45%  96.77 sec  96.77 sec  0.01 sec  0.01 sec 
[07/12 15:17:16     54s] (I)       | +-Clean cong LA                             0.00%  96.77 sec  96.77 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)       +-Export 3D cong map                         12.65%  96.78 sec  96.79 sec  0.01 sec  0.01 sec 
[07/12 15:17:16     54s] (I)       | +-Export 2D cong map                        2.47%  96.79 sec  96.79 sec  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)      ======================= Summary by functions ========================
[07/12 15:17:16     54s] (I)       Lv  Step                                      %      Real       CPU 
[07/12 15:17:16     54s] (I)      ---------------------------------------------------------------------
[07/12 15:17:16     54s] (I)        0  Early Global Route kernel           100.00%  0.06 sec  0.06 sec 
[07/12 15:17:16     54s] (I)        1  Global Routing                       49.81%  0.03 sec  0.03 sec 
[07/12 15:17:16     54s] (I)        1  Import and model                     34.13%  0.02 sec  0.02 sec 
[07/12 15:17:16     54s] (I)        1  Export 3D cong map                   12.65%  0.01 sec  0.01 sec 
[07/12 15:17:16     54s] (I)        2  Net group 1                          40.21%  0.03 sec  0.03 sec 
[07/12 15:17:16     54s] (I)        2  Create route DB                      24.93%  0.02 sec  0.02 sec 
[07/12 15:17:16     54s] (I)        2  Create route kernel                   6.47%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        2  Export 2D cong map                    2.47%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        2  Create place DB                       1.84%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        2  Initialization                        1.07%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        2  Others data preparation               0.28%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        3  Import route data (1T)               24.53%  0.02 sec  0.02 sec 
[07/12 15:17:16     54s] (I)        3  Phase 1l                             19.86%  0.01 sec  0.01 sec 
[07/12 15:17:16     54s] (I)        3  Phase 1a                              6.41%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        3  Phase 1b                              2.15%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        3  Import place data                     1.76%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        3  Generate topology                     0.69%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        3  Phase 1e                              0.62%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        3  Phase 1c                              0.03%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        3  Phase 1d                              0.03%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        4  Model blockage capacity              19.69%  0.01 sec  0.01 sec 
[07/12 15:17:16     54s] (I)        4  Layer assignment (1T)                13.45%  0.01 sec  0.01 sec 
[07/12 15:17:16     54s] (I)        4  Pattern routing (1T)                  2.80%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        4  Pattern Routing Avoiding Blockages    2.04%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        4  Monotonic routing (1T)                1.68%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        4  Read blockages ( Layer 2-4 )          1.27%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        4  Add via demand to 2D                  1.20%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        4  Read nets                             1.17%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        4  Initialize 3D grid graph              0.88%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        4  Read instances and placement          0.65%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        4  Read prerouted                        0.22%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        4  Route legalization                    0.19%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        4  Read unlegalized nets                 0.04%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        5  Initialize 3D capacity               17.72%  0.01 sec  0.01 sec 
[07/12 15:17:16     54s] (I)        5  Read instance blockages               0.39%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        5  Legalize Blockage Violations          0.10%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        5  Read PG blockages                     0.09%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/12 15:17:16     54s] OPERPROF: Starting HotSpotCal at level 1, MEM:2231.5M, EPOCH TIME: 1720777636.683027
[07/12 15:17:16     54s] [hotspot] +------------+---------------+---------------+
[07/12 15:17:16     54s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 15:17:16     54s] [hotspot] +------------+---------------+---------------+
[07/12 15:17:16     54s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 15:17:16     54s] [hotspot] +------------+---------------+---------------+
[07/12 15:17:16     54s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 15:17:16     54s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 15:17:16     54s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2247.5M, EPOCH TIME: 1720777636.686298
[07/12 15:17:16     54s] [hotspot] Hotspot report including placement blocked areas
[07/12 15:17:16     54s] OPERPROF: Starting HotSpotCal at level 1, MEM:2247.5M, EPOCH TIME: 1720777636.686462
[07/12 15:17:16     54s] [hotspot] +------------+---------------+---------------+
[07/12 15:17:16     54s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 15:17:16     54s] [hotspot] +------------+---------------+---------------+
[07/12 15:17:16     54s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 15:17:16     54s] [hotspot] +------------+---------------+---------------+
[07/12 15:17:16     54s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 15:17:16     54s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 15:17:16     54s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2247.5M, EPOCH TIME: 1720777636.689174
[07/12 15:17:16     54s] Reported timing to dir ./timingReports
[07/12 15:17:16     54s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1823.6M, totSessionCpu=0:00:54 **
[07/12 15:17:16     54s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2190.5M, EPOCH TIME: 1720777636.693785
[07/12 15:17:16     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     54s] 
[07/12 15:17:16     54s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:16     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2190.5M, EPOCH TIME: 1720777636.705833
[07/12 15:17:16     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:16     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:18     54s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.327  | 12.549  |  2.327  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2190.7M, EPOCH TIME: 1720777638.088757
[07/12 15:17:18     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:18     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:18     54s] 
[07/12 15:17:18     54s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:18     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2190.7M, EPOCH TIME: 1720777638.100808
[07/12 15:17:18     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:18     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:18     54s] Density: 2.709%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/12 15:17:18     54s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2190.7M, EPOCH TIME: 1720777638.105732
[07/12 15:17:18     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:18     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:18     54s] 
[07/12 15:17:18     54s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:18     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2190.7M, EPOCH TIME: 1720777638.117690
[07/12 15:17:18     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:18     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:18     54s] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1823.0M, totSessionCpu=0:00:54 **
[07/12 15:17:18     54s] 
[07/12 15:17:18     54s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:17:18     54s] Deleting Lib Analyzer.
[07/12 15:17:18     54s] 
[07/12 15:17:18     54s] TimeStamp Deleting Cell Server End ...
[07/12 15:17:18     54s] *** Finished optDesign ***
[07/12 15:17:18     54s] 
[07/12 15:17:18     54s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:19.5 real=0:00:20.8)
[07/12 15:17:18     54s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[07/12 15:17:18     54s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[07/12 15:17:18     54s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.5 real=0:00:01.5)
[07/12 15:17:18     54s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:07.2 real=0:00:07.3)
[07/12 15:17:18     54s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[07/12 15:17:18     54s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/12 15:17:18     54s] clean pInstBBox. size 0
[07/12 15:17:18     54s] All LLGs are deleted
[07/12 15:17:18     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:18     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:18     54s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2190.7M, EPOCH TIME: 1720777638.150574
[07/12 15:17:18     54s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2190.7M, EPOCH TIME: 1720777638.150652
[07/12 15:17:18     54s] Info: pop threads available for lower-level modules during optimization.
[07/12 15:17:18     54s] Disable CTE adjustment.
[07/12 15:17:18     54s] #optDebug: fT-D <X 1 0 0 0>
[07/12 15:17:18     54s] VSMManager cleared!
[07/12 15:17:18     54s] **place_opt_design ... cpu = 0:00:18, real = 0:00:19, mem = 2148.7M **
[07/12 15:17:18     54s] *** Finished GigaPlace ***
[07/12 15:17:18     54s] 
[07/12 15:17:18     54s] *** Summary of all messages that are not suppressed in this session:
[07/12 15:17:18     54s] Severity  ID               Count  Summary                                  
[07/12 15:17:18     54s] WARNING   IMPEXT-6166          3  Capacitance table file(s) without the EX...
[07/12 15:17:18     54s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[07/12 15:17:18     54s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/12 15:17:18     54s] *** Message Summary: 7 warning(s), 0 error(s)
[07/12 15:17:18     54s] 
[07/12 15:17:18     54s] *** place_opt_design #1 [finish] : cpu/real = 0:00:17.8/0:00:19.1 (0.9), totSession cpu/real = 0:00:54.4/0:03:12.6 (0.3), mem = 2148.7M
[07/12 15:17:18     54s] 
[07/12 15:17:18     54s] =============================================================================================
[07/12 15:17:18     54s]  Final TAT Report : place_opt_design #1                                         21.18-s099_1
[07/12 15:17:18     54s] =============================================================================================
[07/12 15:17:18     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:17:18     54s] ---------------------------------------------------------------------------------------------
[07/12 15:17:18     54s] [ InitOpt                ]      1   0:00:02.3  (  12.0 % )     0:00:02.7 /  0:00:02.7    1.0
[07/12 15:17:18     54s] [ GlobalOpt              ]      1   0:00:01.4  (   7.6 % )     0:00:01.4 /  0:00:01.4    1.0
[07/12 15:17:18     54s] [ DrvOpt                 ]      3   0:00:01.7  (   9.0 % )     0:00:01.7 /  0:00:01.7    1.0
[07/12 15:17:18     54s] [ SimplifyNetlist        ]      1   0:00:01.6  (   8.3 % )     0:00:01.6 /  0:00:01.6    1.0
[07/12 15:17:18     54s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[07/12 15:17:18     54s] [ AreaOpt                ]      3   0:00:01.6  (   8.2 % )     0:00:01.6 /  0:00:01.6    1.0
[07/12 15:17:18     54s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[07/12 15:17:18     54s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.5 % )     0:00:01.7 /  0:00:00.4    0.3
[07/12 15:17:18     54s] [ DrvReport              ]      2   0:00:01.3  (   6.6 % )     0:00:01.3 /  0:00:00.0    0.0
[07/12 15:17:18     54s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:17:18     54s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[07/12 15:17:18     54s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:18     54s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[07/12 15:17:18     54s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:18     54s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:18     54s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:18     54s] [ IncrReplace            ]      1   0:00:07.3  (  38.4 % )     0:00:07.5 /  0:00:07.4    1.0
[07/12 15:17:18     54s] [ RefinePlace            ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/12 15:17:18     54s] [ EarlyGlobalRoute       ]      2   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:17:18     54s] [ ExtractRC              ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.9
[07/12 15:17:18     54s] [ TimingUpdate           ]     29   0:00:00.2  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[07/12 15:17:18     54s] [ FullDelayCalc          ]      3   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/12 15:17:18     54s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[07/12 15:17:18     54s] [ GenerateReports        ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:17:18     54s] [ MISC                   ]          0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.0
[07/12 15:17:18     54s] ---------------------------------------------------------------------------------------------
[07/12 15:17:18     54s]  place_opt_design #1 TOTAL          0:00:19.1  ( 100.0 % )     0:00:19.1 /  0:00:17.8    0.9
[07/12 15:17:18     54s] ---------------------------------------------------------------------------------------------
[07/12 15:17:18     54s] 
[07/12 15:17:37     56s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/12 15:17:37     56s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 1000 -prefix single_port_ram_preCTS -outDir timingReports
[07/12 15:17:37     56s] #optDebug: fT-S <1 1 0 0 0>
[07/12 15:17:37     56s] *** timeDesign #2 [begin] : totSession cpu/real = 0:00:56.3/0:03:31.5 (0.3), mem = 2152.8M
[07/12 15:17:37     56s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2148.8M, EPOCH TIME: 1720777657.137632
[07/12 15:17:37     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:37     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:37     56s] All LLGs are deleted
[07/12 15:17:37     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:37     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:37     56s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2148.8M, EPOCH TIME: 1720777657.137709
[07/12 15:17:37     56s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2148.8M, EPOCH TIME: 1720777657.137748
[07/12 15:17:37     56s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2148.8M, EPOCH TIME: 1720777657.137799
[07/12 15:17:37     56s] Start to check current routing status for nets...
[07/12 15:17:37     56s] All nets are already routed correctly.
[07/12 15:17:37     56s] End to check current routing status for nets (mem=2148.8M)
[07/12 15:17:37     56s] Effort level <high> specified for reg2reg path_group
[07/12 15:17:37     56s] All LLGs are deleted
[07/12 15:17:37     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:37     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:37     56s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2150.8M, EPOCH TIME: 1720777657.159814
[07/12 15:17:37     56s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2150.8M, EPOCH TIME: 1720777657.159934
[07/12 15:17:37     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2150.8M, EPOCH TIME: 1720777657.160081
[07/12 15:17:37     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:37     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:37     56s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2150.8M, EPOCH TIME: 1720777657.160226
[07/12 15:17:37     56s] Max number of tech site patterns supported in site array is 256.
[07/12 15:17:37     56s] Core basic site is CoreSite
[07/12 15:17:37     56s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2150.8M, EPOCH TIME: 1720777657.170146
[07/12 15:17:37     56s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:17:37     56s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:17:37     56s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2150.8M, EPOCH TIME: 1720777657.170395
[07/12 15:17:37     56s] Fast DP-INIT is on for default
[07/12 15:17:37     56s] Atter site array init, number of instance map data is 0.
[07/12 15:17:37     56s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2150.8M, EPOCH TIME: 1720777657.172492
[07/12 15:17:37     56s] 
[07/12 15:17:37     56s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:37     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2150.8M, EPOCH TIME: 1720777657.173580
[07/12 15:17:37     56s] All LLGs are deleted
[07/12 15:17:37     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:37     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:37     56s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2150.8M, EPOCH TIME: 1720777657.175377
[07/12 15:17:37     56s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2150.8M, EPOCH TIME: 1720777657.175464
[07/12 15:17:38     56s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.327  | 12.549  |  2.327  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/12 15:17:38     56s] All LLGs are deleted
[07/12 15:17:38     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:38     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:38     56s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2149.0M, EPOCH TIME: 1720777658.728530
[07/12 15:17:38     56s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2149.0M, EPOCH TIME: 1720777658.728660
[07/12 15:17:38     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2149.0M, EPOCH TIME: 1720777658.728801
[07/12 15:17:38     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:38     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:38     56s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2149.0M, EPOCH TIME: 1720777658.728952
[07/12 15:17:38     56s] Max number of tech site patterns supported in site array is 256.
[07/12 15:17:38     56s] Core basic site is CoreSite
[07/12 15:17:38     56s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2149.0M, EPOCH TIME: 1720777658.739068
[07/12 15:17:38     56s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:17:38     56s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:17:38     56s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2149.0M, EPOCH TIME: 1720777658.739288
[07/12 15:17:38     56s] Fast DP-INIT is on for default
[07/12 15:17:38     56s] Atter site array init, number of instance map data is 0.
[07/12 15:17:38     56s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2149.0M, EPOCH TIME: 1720777658.741275
[07/12 15:17:38     56s] 
[07/12 15:17:38     56s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:38     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2149.0M, EPOCH TIME: 1720777658.742378
[07/12 15:17:38     56s] All LLGs are deleted
[07/12 15:17:38     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:38     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:38     56s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2149.0M, EPOCH TIME: 1720777658.744030
[07/12 15:17:38     56s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2149.0M, EPOCH TIME: 1720777658.744116
[07/12 15:17:38     56s] Density: 2.709%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/12 15:17:38     56s] All LLGs are deleted
[07/12 15:17:38     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:38     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:38     56s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2149.0M, EPOCH TIME: 1720777658.747221
[07/12 15:17:38     56s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2149.0M, EPOCH TIME: 1720777658.747332
[07/12 15:17:38     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2149.0M, EPOCH TIME: 1720777658.747473
[07/12 15:17:38     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:38     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:38     56s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2149.0M, EPOCH TIME: 1720777658.747595
[07/12 15:17:38     56s] Max number of tech site patterns supported in site array is 256.
[07/12 15:17:38     56s] Core basic site is CoreSite
[07/12 15:17:38     56s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2149.0M, EPOCH TIME: 1720777658.757585
[07/12 15:17:38     56s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:17:38     56s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:17:38     56s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2149.0M, EPOCH TIME: 1720777658.757802
[07/12 15:17:38     56s] Fast DP-INIT is on for default
[07/12 15:17:38     56s] Atter site array init, number of instance map data is 0.
[07/12 15:17:38     56s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2149.0M, EPOCH TIME: 1720777658.759779
[07/12 15:17:38     56s] 
[07/12 15:17:38     56s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:17:38     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2149.0M, EPOCH TIME: 1720777658.760880
[07/12 15:17:38     56s] All LLGs are deleted
[07/12 15:17:38     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:38     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:17:38     56s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2149.0M, EPOCH TIME: 1720777658.762523
[07/12 15:17:38     56s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2149.0M, EPOCH TIME: 1720777658.762608
[07/12 15:17:38     56s] Reported timing to dir timingReports
[07/12 15:17:38     56s] Total CPU time: 0.38 sec
[07/12 15:17:38     56s] Total Real time: 1.0 sec
[07/12 15:17:38     56s] Total Memory Usage: 2148.960938 Mbytes
[07/12 15:17:38     56s] Info: pop threads available for lower-level modules during optimization.
[07/12 15:17:38     56s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.4/0:00:01.6 (0.2), totSession cpu/real = 0:00:56.7/0:03:33.2 (0.3), mem = 2149.0M
[07/12 15:17:38     56s] 
[07/12 15:17:38     56s] =============================================================================================
[07/12 15:17:38     56s]  Final TAT Report : timeDesign #2                                               21.18-s099_1
[07/12 15:17:38     56s] =============================================================================================
[07/12 15:17:38     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:17:38     56s] ---------------------------------------------------------------------------------------------
[07/12 15:17:38     56s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:17:38     56s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.6 % )     0:00:01.6 /  0:00:00.3    0.2
[07/12 15:17:38     56s] [ DrvReport              ]      1   0:00:01.3  (  77.2 % )     0:00:01.3 /  0:00:00.0    0.0
[07/12 15:17:38     56s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.7
[07/12 15:17:38     56s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[07/12 15:17:38     56s] [ GenerateReports        ]      1   0:00:00.2  (  15.1 % )     0:00:00.2 /  0:00:00.3    1.0
[07/12 15:17:38     56s] [ MISC                   ]          0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.3
[07/12 15:17:38     56s] ---------------------------------------------------------------------------------------------
[07/12 15:17:38     56s]  timeDesign #2 TOTAL                0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:00.4    0.2
[07/12 15:17:38     56s] ---------------------------------------------------------------------------------------------
[07/12 15:17:38     56s] 
[07/12 15:18:53     65s] <CMD> saveDesign Placement/single_port_ram_place.enc
[07/12 15:18:53     65s] #% Begin save design ... (date=07/12 15:18:53, mem=1777.3M)
[07/12 15:18:53     65s] % Begin Save ccopt configuration ... (date=07/12 15:18:53, mem=1777.3M)
[07/12 15:18:53     65s] % End Save ccopt configuration ... (date=07/12 15:18:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1778.5M, current mem=1778.5M)
[07/12 15:18:53     65s] % Begin Save netlist data ... (date=07/12 15:18:53, mem=1778.5M)
[07/12 15:18:53     65s] Writing Binary DB to Placement/single_port_ram_place.enc.dat/single_port_ram.v.bin in single-threaded mode...
[07/12 15:18:53     65s] % End Save netlist data ... (date=07/12 15:18:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1779.1M, current mem=1779.1M)
[07/12 15:18:53     65s] Saving symbol-table file ...
[07/12 15:18:54     65s] Saving congestion map file Placement/single_port_ram_place.enc.dat/single_port_ram.route.congmap.gz ...
[07/12 15:18:54     65s] % Begin Save AAE data ... (date=07/12 15:18:54, mem=1779.4M)
[07/12 15:18:54     65s] Saving AAE Data ...
[07/12 15:18:54     65s] % End Save AAE data ... (date=07/12 15:18:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1779.4M, current mem=1779.4M)
[07/12 15:18:54     65s] Saving preference file Placement/single_port_ram_place.enc.dat/gui.pref.tcl ...
[07/12 15:18:54     65s] Saving mode setting ...
[07/12 15:18:54     65s] Saving global file ...
[07/12 15:18:54     65s] % Begin Save floorplan data ... (date=07/12 15:18:54, mem=1780.5M)
[07/12 15:18:54     65s] Saving floorplan file ...
[07/12 15:18:54     65s] Convert 0 swires and 0 svias from compressed groups
[07/12 15:18:54     65s] % End Save floorplan data ... (date=07/12 15:18:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1781.3M, current mem=1781.3M)
[07/12 15:18:54     65s] Saving PG file Placement/single_port_ram_place.enc.dat/single_port_ram.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:18:54 2024)
[07/12 15:18:54     65s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2151.6M) ***
[07/12 15:18:54     65s] Saving Drc markers ...
[07/12 15:18:54     65s] ... No Drc file written since there is no markers found.
[07/12 15:18:54     66s] % Begin Save placement data ... (date=07/12 15:18:54, mem=1781.3M)
[07/12 15:18:54     66s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/12 15:18:54     66s] Save Adaptive View Pruning View Names to Binary file
[07/12 15:18:54     66s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2154.6M) ***
[07/12 15:18:54     66s] % End Save placement data ... (date=07/12 15:18:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1781.5M, current mem=1781.5M)
[07/12 15:18:54     66s] % Begin Save routing data ... (date=07/12 15:18:54, mem=1781.5M)
[07/12 15:18:54     66s] Saving route file ...
[07/12 15:18:55     66s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2151.6M) ***
[07/12 15:18:55     66s] % End Save routing data ... (date=07/12 15:18:55, total cpu=0:00:00.0, real=0:00:01.0, peak res=1781.6M, current mem=1781.6M)
[07/12 15:18:55     66s] Saving property file Placement/single_port_ram_place.enc.dat/single_port_ram.prop
[07/12 15:18:55     66s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2154.6M) ***
[07/12 15:18:55     66s] Saving rc congestion map Placement/single_port_ram_place.enc.dat/single_port_ram.congmap.gz ...
[07/12 15:18:55     66s] % Begin Save power constraints data ... (date=07/12 15:18:55, mem=1782.6M)
[07/12 15:18:55     66s] % End Save power constraints data ... (date=07/12 15:18:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1782.6M, current mem=1782.6M)
[07/12 15:18:55     66s] Generated self-contained design single_port_ram_place.enc.dat
[07/12 15:18:55     66s] #% End save design ... (date=07/12 15:18:55, total cpu=0:00:00.5, real=0:00:02.0, peak res=1785.8M, current mem=1785.8M)
[07/12 15:18:55     66s] *** Message Summary: 0 warning(s), 0 error(s)
[07/12 15:18:55     66s] 
[07/12 15:19:05     66s] 
--------------------------------------------------------------------------------
Exiting Innovus on Fri Jul 12 15:19:05 2024
  Total CPU time:     0:01:14
  Total real time:    0:05:04
  Peak memory (main): 1822.95MB

[07/12 15:19:05     66s] 
[07/12 15:19:05     66s] *** Memory Usage v#1 (Current mem = 2201.039M, initial mem = 486.988M) ***
[07/12 15:19:05     66s] 
[07/12 15:19:05     66s] *** Summary of all messages that are not suppressed in this session:
[07/12 15:19:05     66s] Severity  ID               Count  Summary                                  
[07/12 15:19:05     66s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/12 15:19:05     66s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[07/12 15:19:05     66s] WARNING   IMPEXT-6166          4  Capacitance table file(s) without the EX...
[07/12 15:19:05     66s] WARNING   IMPEXT-2662          2  Cap table %s does not have the EXTENDED ...
[07/12 15:19:05     66s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[07/12 15:19:05     66s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[07/12 15:19:05     66s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/12 15:19:05     66s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[07/12 15:19:05     66s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[07/12 15:19:05     66s] WARNING   IMPTR-2325           1  There are %d nets connecting a pad term ...
[07/12 15:19:05     66s] *** Message Summary: 1504 warning(s), 0 error(s)
[07/12 15:19:05     66s] 
[07/12 15:19:05     66s] --- Ending "Innovus" (totcpu=0:01:07, real=0:05:03, mem=2201.0M) ---
