{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 16 22:39:35 2012 " "Info: Processing started: Fri Mar 16 22:39:35 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7SEG " "Info: Found entity 1: BCD_7SEG" {  } { { "BCD_7SEG.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/BCD_7SEG.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_latch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_LATCH " "Info: Found entity 1: DATA_LATCH" {  } { { "DATA_LATCH.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/DATA_LATCH.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp_latch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file kp_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Latch " "Info: Found entity 1: KP_Latch" {  } { { "KP_Latch.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/KP_Latch.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp_read.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file kp_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Read " "Info: Found entity 1: KP_Read" {  } { { "KP_Read.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/KP_Read.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp_scan.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file kp_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Scan " "Info: Found entity 1: KP_Scan" {  } { { "KP_Scan.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/KP_Scan.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp_shiftregister.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file kp_shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_ShiftRegister " "Info: Found entity 1: KP_ShiftRegister" {  } { { "KP_ShiftRegister.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/KP_ShiftRegister.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp_smachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file kp_smachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_sMachine " "Info: Found entity 1: KP_sMachine" {  } { { "KP_sMachine.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/KP_sMachine.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b lab1.v(21) " "Info (10281): Verilog HDL Declaration information at lab1.v(21): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "lab1.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/lab1.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Info: Found entity 1: lab1" {  } { { "lab1.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/lab1.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Info: Found entity 1: lab5" {  } { { "lab5.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/lab5.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1x4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4_1x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1x4 " "Info: Found entity 1: MUX4_1x4" {  } { { "MUX4_1x4.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/MUX4_1x4.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_n_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file priority_n_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PRIORITY_N_COUNTER " "Info: Found entity 1: PRIORITY_N_COUNTER" {  } { { "PRIORITY_N_COUNTER.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/PRIORITY_N_COUNTER.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Info: Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_Scan KP_Scan:sc " "Info: Elaborating entity \"KP_Scan\" for hierarchy \"KP_Scan:sc\"" {  } { { "lab5.v" "sc" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/lab5.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 KP_Scan.v(26) " "Warning (10230): Verilog HDL assignment warning at KP_Scan.v(26): truncated value with size 32 to match size of target (2)" {  } { { "KP_Scan.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/KP_Scan.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_Read KP_Read:rd " "Info: Elaborating entity \"KP_Read\" for hierarchy \"KP_Read:rd\"" {  } { { "lab5.v" "rd" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/lab5.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_sMachine KP_sMachine:stm " "Info: Elaborating entity \"KP_sMachine\" for hierarchy \"KP_sMachine:stm\"" {  } { { "lab5.v" "stm" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/lab5.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_Latch KP_Latch:lc " "Info: Elaborating entity \"KP_Latch\" for hierarchy \"KP_Latch:lc\"" {  } { { "lab5.v" "lc" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/lab5.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_ShiftRegister KP_ShiftRegister:shr " "Info: Elaborating entity \"KP_ShiftRegister\" for hierarchy \"KP_ShiftRegister:shr\"" {  } { { "lab5.v" "shr" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/lab5.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1 lab1:lb " "Info: Elaborating entity \"lab1\" for hierarchy \"lab1:lb\"" {  } { { "lab5.v" "lb" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/lab5.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRIORITY_N_COUNTER lab1:lb\|PRIORITY_N_COUNTER:pc " "Info: Elaborating entity \"PRIORITY_N_COUNTER\" for hierarchy \"lab1:lb\|PRIORITY_N_COUNTER:pc\"" {  } { { "lab1.v" "pc" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/lab1.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1x4 lab1:lb\|MUX4_1x4:m " "Info: Elaborating entity \"MUX4_1x4\" for hierarchy \"lab1:lb\|MUX4_1x4:m\"" {  } { { "lab1.v" "m" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/lab1.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7SEG lab1:lb\|BCD_7SEG:b " "Info: Elaborating entity \"BCD_7SEG\" for hierarchy \"lab1:lb\|BCD_7SEG:b\"" {  } { { "lab1.v" "b" { Text "Z:/B_Projects/School stuff/CST231_2/Lab5/lab1.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "5 " "Info: Ignored 5 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "5 " "Info: Ignored 5 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "CLK " "Info: Promoted clock signal driven by pin \"CLK\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_sMachine:stm\|state~0 " "Info: Register \"KP_sMachine:stm\|state~0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Info: Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "48 " "Info: Implemented 48 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "11 " "Info: Implemented 11 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/B_Projects/School stuff/CST231_2/Lab5/lab5.map.smsg " "Info: Generated suppressed messages file Z:/B_Projects/School stuff/CST231_2/Lab5/lab5.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 16 22:39:38 2012 " "Info: Processing ended: Fri Mar 16 22:39:38 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
