- name: MSRC001_0004
  long_name: "Performance Event Counter [3:0]"
  purpose: |
       "
        MSRC001_000[4...7] [Performance Event Counter [3:0]] (Core::X86::Msr::PERF_LEGACY_CTR)

        The legacy alias of Core::X86::Msr::PERF_CTR. See Core::X86::Msr::PERF_CTR.
       "
  size: 64
  arch: amd64
  is_indexed: True

  access_mechanisms:
      - name: rdmsr
        is_read: True
        address: 0xC0010004

      - name: wrmsr
        is_write: True
        address: 0xC0010004 

  fieldsets:
      - name: latest
        condition: "Fieldset valid on latest version of the AMD architecture"
        size: 64

        fields:
            - name: CTR
              long_name: "secure memory encryption enable"
              lsb: 0
              msb: 47
              readable: True 
              writable: True
