{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1430111139636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1430111139637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 27 17:05:35 2015 " "Processing started: Mon Apr 27 17:05:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1430111139637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1430111139637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cs701 -c cs701 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cs701 -c cs701" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1430111139637 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1430111140662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_register-behaviour " "Found design unit 1: single_register-behaviour" {  } { { "single_register.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/single_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430111141660 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_register " "Found entity 1: single_register" {  } { { "single_register.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/single_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430111141660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430111141660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behaviour " "Found design unit 1: instruction_register-behaviour" {  } { { "instruction_register.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/instruction_register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430111141665 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/instruction_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430111141665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430111141665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-behaviour " "Found design unit 1: prog_mem-behaviour" {  } { { "prog_mem.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/prog_mem.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430111141670 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "prog_mem.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/prog_mem.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430111141670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430111141670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAX-bhvr " "Found design unit 1: MAX-bhvr" {  } { { "MAX.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/MAX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430111141675 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAX " "Found entity 1: MAX" {  } { { "MAX.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/MAX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430111141675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430111141675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-behaviour " "Found design unit 1: data_mem-behaviour" {  } { { "data_mem.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/data_mem.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430111141681 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/data_mem.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430111141681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430111141681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-bhvr " "Found design unit 1: ALU-bhvr" {  } { { "ALU.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430111141687 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430111141687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430111141687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-behavior " "Found design unit 1: Mux4-behavior" {  } { { "Mux4.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/Mux4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430111141691 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/Mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430111141691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430111141691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2-behavior " "Found design unit 1: Mux2-behavior" {  } { { "Mux2.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/Mux2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430111141695 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/Mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430111141695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430111141695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8-behavior " "Found design unit 1: Mux8-behavior" {  } { { "Mux8.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/Mux8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430111141700 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Found entity 1: Mux8" {  } { { "Mux8.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/Mux8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430111141700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430111141700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behaviour " "Found design unit 1: RF-behaviour" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/RegisterFile.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430111141706 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/RegisterFile.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430111141706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430111141706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/Endrico/quartus_workspace/Datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430111141711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430111141711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCplus1-behavior " "Found design unit 1: PCplus1-behavior" {  } { { "PCadd.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/PCadd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430111141716 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCplus1 " "Found entity 1: PCplus1" {  } { { "PCadd.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/PCadd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430111141716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430111141716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32-behaviour " "Found design unit 1: register_32-behaviour" {  } { { "register_32.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/register_32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430111141721 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "register_32.vhd" "" { Text "C:/Users/Endrico/quartus_workspace/register_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430111141721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430111141721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1430111141784 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "Sel_X\[3..0\] RF inst3 " "Port \"Sel_X\[3..0\]\" of type RF of instance \"inst3\" is missing source signal" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/Endrico/quartus_workspace/Datapath.bdf" { { 48 824 880 48 "" "" } { -384 824 824 48 "" "" } { -16 880 1128 144 "inst3" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1 1430111141795 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "Sel_Z\[3..0\] RF inst3 " "Port \"Sel_Z\[3..0\]\" of type RF of instance \"inst3\" is missing source signal" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/Endrico/quartus_workspace/Datapath.bdf" { { 64 792 880 64 "" "" } { -384 792 792 64 "" "" } { -16 880 1128 144 "inst3" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1 1430111141795 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "wraddress\[3..0\] RF inst3 " "Port \"wraddress\[3..0\]\" of type RF of instance \"inst3\" is missing source signal" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/Endrico/quartus_workspace/Datapath.bdf" { { 80 768 880 80 "" "" } { -384 768 768 80 "" "" } { -16 880 1128 144 "inst3" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1 1430111141796 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "wren RF inst3 " "Port \"wren\" of type RF of instance \"inst3\" is missing source signal" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/Endrico/quartus_workspace/Datapath.bdf" { { 96 736 880 96 "" "" } { -384 736 736 96 "" "" } { -16 880 1128 144 "inst3" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1 1430111141796 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "In1\[15..0\] Mux2 MUX_B \"RZ_OUT\" " "Width mismatch in port \"In1\[15..0\]\" of instance \"MUX_B\" and type Mux2 -- source is \"\"RZ_OUT\"\"" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/Endrico/quartus_workspace/Datapath.bdf" { { 32 1224 1224 224 "" "" } { 224 1224 1304 224 "" "" } { 16 1128 1224 32 "RZ_OUT" "" } { 16 1128 1224 32 "RZ_OUT" "" } { 192 1304 1520 288 "MUX_B" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "" 0 -1 1430111141796 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "clrz ALU inst " "Port \"clrz\" of type ALU of instance \"inst\" is missing source signal" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/Endrico/quartus_workspace/Datapath.bdf" { { 48 1664 1720 48 "" "" } { -152 1664 1664 48 "" "" } { 16 1720 1960 144 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1 1430111141796 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "alu_op\[1..0\] ALU inst " "Port \"alu_op\[1..0\]\" of type ALU of instance \"inst\" is missing source signal" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/Endrico/quartus_workspace/Datapath.bdf" { { 64 1648 1720 64 "" "" } { -152 1648 1648 64 "" "" } { 16 1720 1960 144 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1 1430111141796 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "In3\[15..0\] Mux4 MUX_A \"RX_OUT\" " "Width mismatch in port \"In3\[15..0\]\" of instance \"MUX_A\" and type Mux4 -- source is \"\"RX_OUT\"\"" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/Endrico/quartus_workspace/Datapath.bdf" { { 24 1272 1328 24 "" "" } { 0 1128 1272 16 "RX_OUT" "" } { 16 1272 1272 24 "" "" } { -224 1272 1344 -224 "" "" } { -80 1272 1344 -80 "" "" } { -80 1272 1272 16 "" "" } { -232 1272 1272 -224 "" "" } { -224 1272 1272 -80 "" "" } { -232 984 1272 -232 "" "" } { -368 984 984 -232 "" "" } { -368 984 1032 -368 "" "" } { 0 1128 1272 16 "RX_OUT" "" } { -8 1328 1544 120 "MUX_A" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "" 0 -1 1430111141796 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "input\[15..0\] single_register SOP \"RX_OUT\" " "Width mismatch in port \"input\[15..0\]\" of instance \"SOP\" and type single_register -- source is \"\"RX_OUT\"\"" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/Endrico/quartus_workspace/Datapath.bdf" { { 24 1272 1328 24 "" "" } { 0 1128 1272 16 "RX_OUT" "" } { 16 1272 1272 24 "" "" } { -224 1272 1344 -224 "" "" } { -80 1272 1344 -80 "" "" } { -80 1272 1272 16 "" "" } { -232 1272 1272 -224 "" "" } { -224 1272 1272 -80 "" "" } { -232 984 1272 -232 "" "" } { -368 984 984 -232 "" "" } { -368 984 1032 -368 "" "" } { 0 1128 1272 16 "RX_OUT" "" } { -160 1344 1576 -32 "SOP" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "" 0 -1 1430111141797 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "input\[15..0\] single_register SVOP \"RX_OUT\" " "Width mismatch in port \"input\[15..0\]\" of instance \"SVOP\" and type single_register -- source is \"\"RX_OUT\"\"" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/Endrico/quartus_workspace/Datapath.bdf" { { 24 1272 1328 24 "" "" } { 0 1128 1272 16 "RX_OUT" "" } { 16 1272 1272 24 "" "" } { -224 1272 1344 -224 "" "" } { -80 1272 1344 -80 "" "" } { -80 1272 1272 16 "" "" } { -232 1272 1272 -224 "" "" } { -224 1272 1272 -80 "" "" } { -232 984 1272 -232 "" "" } { -368 984 984 -232 "" "" } { -368 984 1032 -368 "" "" } { 0 1128 1272 16 "RX_OUT" "" } { -304 1344 1576 -176 "SVOP" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "" 0 -1 1430111141797 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "In0\[15..0\] Mux4 DPCR_MUX \"RX_OUT\" " "Width mismatch in port \"In0\[15..0\]\" of instance \"DPCR_MUX\" and type Mux4 -- source is \"\"RX_OUT\"\"" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/Endrico/quartus_workspace/Datapath.bdf" { { 24 1272 1328 24 "" "" } { 0 1128 1272 16 "RX_OUT" "" } { 16 1272 1272 24 "" "" } { -224 1272 1344 -224 "" "" } { -80 1272 1344 -80 "" "" } { -80 1272 1272 16 "" "" } { -232 1272 1272 -224 "" "" } { -224 1272 1272 -80 "" "" } { -232 984 1272 -232 "" "" } { -368 984 984 -232 "" "" } { -368 984 1032 -368 "" "" } { 0 1128 1272 16 "RX_OUT" "" } { -448 1032 1248 -320 "DPCR_MUX" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "" 0 -1 1430111141797 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "RX_OUT \"Out_X\[15..0\]\" (ID RF:inst3) " "Width mismatch in RX_OUT -- source is \"\"Out_X\[15..0\]\" (ID RF:inst3)\"" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/Endrico/quartus_workspace/Datapath.bdf" { { 24 1272 1328 24 "" "" } { 0 1128 1272 16 "RX_OUT" "" } { 16 1272 1272 24 "" "" } { -224 1272 1344 -224 "" "" } { -80 1272 1344 -80 "" "" } { -80 1272 1272 16 "" "" } { -232 1272 1272 -224 "" "" } { -224 1272 1272 -80 "" "" } { -232 984 1272 -232 "" "" } { -368 984 984 -232 "" "" } { -368 984 1032 -368 "" "" } { -16 880 1128 144 "inst3" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "" 0 -1 1430111141798 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "RZ_OUT \"Out_Z\[15..0\]\" (ID RF:inst3) " "Width mismatch in RZ_OUT -- source is \"\"Out_Z\[15..0\]\" (ID RF:inst3)\"" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/Endrico/quartus_workspace/Datapath.bdf" { { 32 1224 1224 224 "" "" } { 224 1224 1304 224 "" "" } { 24 1272 1328 24 "" "" } { 0 1128 1272 16 "RX_OUT" "" } { 16 1128 1224 32 "RZ_OUT" "" } { 16 1272 1272 24 "" "" } { -224 1272 1344 -224 "" "" } { -80 1272 1344 -80 "" "" } { -80 1272 1272 16 "" "" } { -232 1272 1272 -224 "" "" } { -224 1272 1272 -80 "" "" } { -232 984 1272 -232 "" "" } { -368 984 984 -232 "" "" } { -368 984 1032 -368 "" "" } { -16 880 1128 144 "inst3" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "" 0 -1 1430111141798 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "IR_OUT\[15..0\] \"output\[31..0\]\" (ID instruction_register:inst1) " "Width mismatch in IR_OUT\[15..0\] -- source is \"\"output\[31..0\]\" (ID instruction_register:inst1)\"" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/Endrico/quartus_workspace/Datapath.bdf" { { 32 1224 1224 224 "" "" } { 224 1224 1304 224 "" "" } { 24 1272 1328 24 "" "" } { 0 1128 1272 16 "RX_OUT" "" } { 16 1128 1224 32 "RZ_OUT" "" } { 16 1272 1272 24 "" "" } { -224 1272 1344 -224 "" "" } { -80 1272 1344 -80 "" "" } { -80 1272 1272 16 "" "" } { -232 1272 1272 -224 "" "" } { -224 1272 1272 -80 "" "" } { -232 984 1272 -232 "" "" } { -368 984 984 -232 "" "" } { -368 984 1032 -368 "" "" } { -416 424 424 16 "" "" } { 0 328 424 16 "IR_OUT\[15..0\]" "" } { 16 424 448 16 "" "" } { -416 424 1032 -416 "" "" } { -16 96 328 112 "inst1" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "" 0 -1 1430111141798 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1430111141800 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1430111142047 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 27 17:05:42 2015 " "Processing ended: Mon Apr 27 17:05:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1430111142047 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1430111142047 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1430111142047 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1430111142047 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 1  " "Quartus II Full Compilation was unsuccessful. 17 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1430111142693 ""}
