// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_mq_process_requests_ap_uint_64_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        mq_pointerRspFifo_dout,
        mq_pointerRspFifo_num_data_valid,
        mq_pointerRspFifo_fifo_cap,
        mq_pointerRspFifo_empty_n,
        mq_pointerRspFifo_read,
        mq_metaRspFifo_dout,
        mq_metaRspFifo_num_data_valid,
        mq_metaRspFifo_fifo_cap,
        mq_metaRspFifo_empty_n,
        mq_metaRspFifo_read,
        rx_readReqAddr_pop_req_dout,
        rx_readReqAddr_pop_req_num_data_valid,
        rx_readReqAddr_pop_req_fifo_cap,
        rx_readReqAddr_pop_req_empty_n,
        rx_readReqAddr_pop_req_read,
        mq_freeListFifo_dout,
        mq_freeListFifo_num_data_valid,
        mq_freeListFifo_fifo_cap,
        mq_freeListFifo_empty_n,
        mq_freeListFifo_read,
        tx_readReqAddr_push_dout,
        tx_readReqAddr_push_num_data_valid,
        tx_readReqAddr_push_fifo_cap,
        tx_readReqAddr_push_empty_n,
        tx_readReqAddr_push_read,
        mq_metaReqFifo_din,
        mq_metaReqFifo_num_data_valid,
        mq_metaReqFifo_fifo_cap,
        mq_metaReqFifo_full_n,
        mq_metaReqFifo_write,
        mq_pointerUpdFifo_din,
        mq_pointerUpdFifo_num_data_valid,
        mq_pointerUpdFifo_fifo_cap,
        mq_pointerUpdFifo_full_n,
        mq_pointerUpdFifo_write,
        rx_readReqAddr_pop_rsp_din,
        rx_readReqAddr_pop_rsp_num_data_valid,
        rx_readReqAddr_pop_rsp_fifo_cap,
        rx_readReqAddr_pop_rsp_full_n,
        rx_readReqAddr_pop_rsp_write,
        mq_releaseFifo_din,
        mq_releaseFifo_num_data_valid,
        mq_releaseFifo_fifo_cap,
        mq_releaseFifo_full_n,
        mq_releaseFifo_write,
        mq_pointerReqFifo_din,
        mq_pointerReqFifo_num_data_valid,
        mq_pointerReqFifo_fifo_cap,
        mq_pointerReqFifo_full_n,
        mq_pointerReqFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [47:0] mq_pointerRspFifo_dout;
input  [1:0] mq_pointerRspFifo_num_data_valid;
input  [1:0] mq_pointerRspFifo_fifo_cap;
input   mq_pointerRspFifo_empty_n;
output   mq_pointerRspFifo_read;
input  [127:0] mq_metaRspFifo_dout;
input  [1:0] mq_metaRspFifo_num_data_valid;
input  [1:0] mq_metaRspFifo_fifo_cap;
input   mq_metaRspFifo_empty_n;
output   mq_metaRspFifo_read;
input  [47:0] rx_readReqAddr_pop_req_dout;
input  [1:0] rx_readReqAddr_pop_req_num_data_valid;
input  [1:0] rx_readReqAddr_pop_req_fifo_cap;
input   rx_readReqAddr_pop_req_empty_n;
output   rx_readReqAddr_pop_req_read;
input  [15:0] mq_freeListFifo_dout;
input  [11:0] mq_freeListFifo_num_data_valid;
input  [11:0] mq_freeListFifo_fifo_cap;
input   mq_freeListFifo_empty_n;
output   mq_freeListFifo_read;
input  [127:0] tx_readReqAddr_push_dout;
input  [1:0] tx_readReqAddr_push_num_data_valid;
input  [1:0] tx_readReqAddr_push_fifo_cap;
input   tx_readReqAddr_push_empty_n;
output   tx_readReqAddr_push_read;
output  [255:0] mq_metaReqFifo_din;
input  [1:0] mq_metaReqFifo_num_data_valid;
input  [1:0] mq_metaReqFifo_fifo_cap;
input   mq_metaReqFifo_full_n;
output   mq_metaReqFifo_write;
output  [63:0] mq_pointerUpdFifo_din;
input  [1:0] mq_pointerUpdFifo_num_data_valid;
input  [1:0] mq_pointerUpdFifo_fifo_cap;
input   mq_pointerUpdFifo_full_n;
output   mq_pointerUpdFifo_write;
output  [63:0] rx_readReqAddr_pop_rsp_din;
input  [1:0] rx_readReqAddr_pop_rsp_num_data_valid;
input  [1:0] rx_readReqAddr_pop_rsp_fifo_cap;
input   rx_readReqAddr_pop_rsp_full_n;
output   rx_readReqAddr_pop_rsp_write;
output  [15:0] mq_releaseFifo_din;
input  [1:0] mq_releaseFifo_num_data_valid;
input  [1:0] mq_releaseFifo_fifo_cap;
input   mq_releaseFifo_full_n;
output   mq_releaseFifo_write;
output  [31:0] mq_pointerReqFifo_din;
input  [1:0] mq_pointerReqFifo_num_data_valid;
input  [1:0] mq_pointerReqFifo_fifo_cap;
input   mq_pointerReqFifo_full_n;
output   mq_pointerReqFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg mq_pointerRspFifo_read;
reg mq_metaRspFifo_read;
reg rx_readReqAddr_pop_req_read;
reg mq_freeListFifo_read;
reg tx_readReqAddr_push_read;
reg[255:0] mq_metaReqFifo_din;
reg mq_metaReqFifo_write;
reg[63:0] mq_pointerUpdFifo_din;
reg mq_pointerUpdFifo_write;
reg rx_readReqAddr_pop_rsp_write;
reg mq_releaseFifo_write;
reg[31:0] mq_pointerReqFifo_din;
reg mq_pointerReqFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] grp_nbreadreq_fu_142_p3;
reg    ap_predicate_op10_read_state1;
reg    ap_predicate_op23_read_state1;
wire   [0:0] tmp_131_i_nbreadreq_fu_156_p3;
reg    ap_predicate_op35_read_state1;
wire   [0:0] tmp_133_i_nbreadreq_fu_178_p3;
wire   [0:0] tmp_134_i_nbreadreq_fu_186_p3;
wire   [0:0] tmp_i_nbreadreq_fu_170_p3;
reg    ap_predicate_op52_read_state1;
reg    ap_predicate_op59_read_state1;
reg    ap_predicate_op61_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [2:0] rt_state_load_reg_795;
reg   [0:0] tmp_132_i_reg_817;
reg   [0:0] tmp_36_reg_827;
reg    ap_predicate_op113_write_state2;
reg   [0:0] tmp_i_253_reg_832;
reg   [0:0] tmp_35_reg_841;
reg    ap_predicate_op122_write_state2;
reg    ap_predicate_op125_write_state2;
reg    ap_predicate_op128_write_state2;
reg   [0:0] tmp_131_i_reg_845;
reg   [0:0] tmp_reg_860;
reg    ap_predicate_op131_write_state2;
reg   [0:0] icmp_ln497_reg_864;
reg    ap_predicate_op132_write_state2;
reg    ap_predicate_op136_write_state2;
reg   [0:0] tmp_133_i_reg_878;
reg   [0:0] tmp_134_i_reg_882;
reg   [0:0] tmp_i_reg_874;
reg    ap_predicate_op141_write_state2;
reg    ap_predicate_op146_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [2:0] rt_state;
reg   [15:0] newMetaIdx_V;
reg   [15:0] insert_key_V;
reg   [63:0] insert_value_V;
reg   [31:0] popRequest_op;
reg   [15:0] ptrMeta_head_V;
reg   [15:0] ptrMeta_tail_V;
reg   [0:0] ptrMeta_valid;
reg   [15:0] popRequest_key_V;
reg    tx_readReqAddr_push_blk_n;
wire    ap_block_pp0_stage0;
reg    mq_freeListFifo_blk_n;
reg    mq_pointerReqFifo_blk_n;
reg    rx_readReqAddr_pop_req_blk_n;
reg    mq_pointerRspFifo_blk_n;
reg    mq_metaReqFifo_blk_n;
reg    mq_pointerUpdFifo_blk_n;
reg    mq_metaRspFifo_blk_n;
reg    rx_readReqAddr_pop_rsp_blk_n;
reg    mq_releaseFifo_blk_n;
reg   [15:0] reg_473;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] newMetaIdx_V_load_reg_799;
reg   [63:0] insert_value_V_load_reg_811;
wire   [15:0] trunc_ln476_fu_494_p1;
reg   [15:0] trunc_ln476_reg_821;
wire   [0:0] grp_fu_465_p3;
wire   [15:0] trunc_ln301_fu_510_p1;
wire   [63:0] trunc_ln493_fu_524_p1;
reg   [63:0] trunc_ln493_reg_849;
reg   [15:0] tmp_135_i_reg_854;
wire   [0:0] tmp_fu_538_p3;
wire   [0:0] icmp_ln497_fu_554_p2;
wire   [0:0] xor_ln500_fu_560_p2;
reg   [0:0] xor_ln500_reg_868;
reg   [15:0] trunc_ln288_1_reg_886;
wire   [15:0] trunc_ln275_fu_610_p1;
reg   [15:0] trunc_ln275_reg_891;
reg   [2:0] ap_phi_mux_storemerge_i_phi_fu_250_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_storemerge_i_reg_247;
reg   [1:0] ap_phi_mux_storemerge1_i_phi_fu_261_p4;
wire   [1:0] ap_phi_reg_pp0_iter0_storemerge1_i_reg_258;
wire   [15:0] ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_0_i_reg_269;
reg   [15:0] ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_i_reg_269;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_4_i_reg_278;
reg   [0:0] ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_4_i_reg_278;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_valid_new_4_i_reg_294;
reg   [0:0] ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_i_reg_294;
reg   [0:0] ap_phi_mux_ptrMeta_head_V_flag_6_i_phi_fu_313_p16;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_6_i_reg_308;
reg   [0:0] ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_6_i_reg_308;
reg   [15:0] ap_phi_mux_ptrMeta_head_V_new_6_i_phi_fu_343_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_i_reg_339;
wire   [15:0] ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_6_i_reg_339;
reg   [0:0] ap_phi_mux_ptrMeta_tail_V_flag_3_i_phi_fu_372_p16;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_tail_V_flag_3_i_reg_367;
reg   [0:0] ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_3_i_reg_367;
reg   [15:0] ap_phi_mux_ptrMeta_tail_V_new_3_i_phi_fu_402_p16;
wire   [15:0] ap_phi_reg_pp0_iter0_ptrMeta_tail_V_new_3_i_reg_398;
reg   [15:0] ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_i_reg_398;
reg   [0:0] ap_phi_mux_ptrMeta_valid_new_6_i_phi_fu_430_p16;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_valid_new_6_i_reg_425;
reg   [0:0] ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_i_reg_425;
wire   [2:0] zext_ln319_fu_514_p1;
wire   [31:0] trunc_ln288_fu_572_p1;
wire   [255:0] zext_ln479_fu_653_p1;
reg    ap_block_pp0_stage0_01001;
wire   [255:0] zext_ln326_fu_667_p1;
wire   [255:0] zext_ln308_fu_699_p1;
wire   [255:0] zext_ln317_fu_730_p1;
wire   [63:0] zext_ln327_fu_684_p1;
wire   [63:0] zext_ln309_fu_714_p1;
wire   [63:0] zext_ln502_fu_751_p1;
wire   [31:0] zext_ln294_fu_756_p1;
wire   [31:0] zext_ln276_fu_772_p1;
wire   [0:0] tmp_34_fu_546_p3;
wire   [192:0] zext_ln326_cast_fu_657_p5;
wire   [48:0] tmp_126_i_fu_672_p5;
wire   [192:0] zext_ln308_cast_fu_689_p5;
wire   [48:0] zext_ln309_cast_fu_704_p5;
wire   [200:0] zext_ln317_cast_fu_719_p5;
wire   [49:0] tmp_144_i_fu_739_p6;
wire   [16:0] zext_ln276_cast_fu_765_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_408;
reg    ap_condition_411;
reg    ap_condition_353;
reg    ap_condition_385;
reg    ap_condition_512;
reg    ap_condition_97;
reg    ap_condition_112;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 rt_state = 3'd0;
#0 newMetaIdx_V = 16'd0;
#0 insert_key_V = 16'd0;
#0 insert_value_V = 64'd0;
#0 popRequest_op = 32'd0;
#0 ptrMeta_head_V = 16'd0;
#0 ptrMeta_tail_V = 16'd0;
#0 ptrMeta_valid = 1'd0;
#0 popRequest_key_V = 16'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_131_i_nbreadreq_fu_156_p3 == 1'd1) & (rt_state == 3'd4) & (icmp_ln497_fu_554_p2 == 1'd1) & (tmp_fu_538_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_4_i_reg_278 <= 1'd1;
    end else if ((((tmp_131_i_nbreadreq_fu_156_p3 == 1'd1) & (rt_state == 3'd4) & (icmp_ln497_fu_554_p2 == 1'd0) & (tmp_fu_538_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_131_i_nbreadreq_fu_156_p3 == 1'd1) & (rt_state == 3'd4) & (tmp_fu_538_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_4_i_reg_278 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_4_i_reg_278 <= ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_4_i_reg_278;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_6_i_reg_308 <= 1'd1;
    end else if (((~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((rt_state == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_131_i_nbreadreq_fu_156_p3 == 1'd0) & (rt_state == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_142_p3 == 1'd0) & (rt_state == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_142_p3 == 1'd0) & (rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_6_i_reg_308 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_6_i_reg_308 <= ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_6_i_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_353)) begin
        if ((1'b1 == ap_condition_411)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_i_reg_269 <= newMetaIdx_V;
        end else if ((1'b1 == ap_condition_408)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_i_reg_269 <= trunc_ln301_fu_510_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_i_reg_269 <= ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_0_i_reg_269;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_353)) begin
        if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd3))) begin
            ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_i_reg_339 <= trunc_ln476_fu_494_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_i_reg_339 <= ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_6_i_reg_339;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_3_i_reg_367 <= 1'd1;
    end else if (((~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((rt_state == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_131_i_nbreadreq_fu_156_p3 == 1'd0) & (rt_state == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_142_p3 == 1'd0) & (rt_state == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_142_p3 == 1'd0) & (rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_3_i_reg_367 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_3_i_reg_367 <= ap_phi_reg_pp0_iter0_ptrMeta_tail_V_flag_3_i_reg_367;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_353)) begin
        if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd3))) begin
            ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_i_reg_398 <= {{mq_pointerRspFifo_dout[31:16]}};
        end else if (((grp_nbreadreq_fu_142_p3 == 1'd0) & (rt_state == 3'd1))) begin
            ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_i_reg_398 <= newMetaIdx_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_i_reg_398 <= ap_phi_reg_pp0_iter0_ptrMeta_tail_V_new_3_i_reg_398;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_353)) begin
        if ((1'b1 == ap_condition_385)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_i_reg_294 <= xor_ln500_fu_560_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_i_reg_294 <= ap_phi_reg_pp0_iter0_ptrMeta_valid_new_4_i_reg_294;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_353)) begin
        if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd3))) begin
            ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_i_reg_425 <= mq_pointerRspFifo_dout[48'd32];
        end else if (((grp_nbreadreq_fu_142_p3 == 1'd0) & (rt_state == 3'd1))) begin
            ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_i_reg_425 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_i_reg_425 <= ap_phi_reg_pp0_iter0_ptrMeta_valid_new_6_i_reg_425;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_353)) begin
        if ((1'b1 == ap_condition_112)) begin
            rt_state <= 3'd1;
        end else if ((1'b1 == ap_condition_97)) begin
            rt_state <= 3'd3;
        end else if (((tmp_131_i_nbreadreq_fu_156_p3 == 1'd1) & (rt_state == 3'd4))) begin
            rt_state <= 3'd0;
        end else if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd1))) begin
            rt_state <= zext_ln319_fu_514_p1;
        end else if ((rt_state == 3'd2)) begin
            rt_state <= 3'd0;
        end else if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd3))) begin
            rt_state <= ap_phi_mux_storemerge_i_phi_fu_250_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_131_i_nbreadreq_fu_156_p3 == 1'd1) & (rt_state == 3'd4) & (tmp_fu_538_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln497_reg_864 <= icmp_ln497_fu_554_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state_load_reg_795 == 3'd4) & ~(rt_state_load_reg_795 == 3'd1) & ~(rt_state_load_reg_795 == 3'd2) & ~(rt_state_load_reg_795 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_874 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_133_i_reg_878 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        insert_key_V <= trunc_ln275_reg_891;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (tmp_133_i_nbreadreq_fu_178_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        insert_value_V <= {{tx_readReqAddr_push_dout[127:64]}};
        newMetaIdx_V <= mq_freeListFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        insert_value_V_load_reg_811 <= insert_value_V;
        newMetaIdx_V_load_reg_799 <= newMetaIdx_V;
        rt_state_load_reg_795 <= rt_state;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (tmp_i_nbreadreq_fu_170_p3 == 1'd0) & (tmp_134_i_nbreadreq_fu_186_p3 == 1'd1)) | (~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (tmp_134_i_nbreadreq_fu_186_p3 == 1'd1) & (tmp_133_i_nbreadreq_fu_178_p3 == 1'd0))))) begin
        popRequest_key_V <= {{rx_readReqAddr_pop_req_dout[47:32]}};
        popRequest_op <= trunc_ln288_fu_572_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_ptrMeta_head_V_flag_6_i_phi_fu_313_p16 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ptrMeta_head_V <= ap_phi_mux_ptrMeta_head_V_new_6_i_phi_fu_343_p16;
        ptrMeta_valid <= ap_phi_mux_ptrMeta_valid_new_6_i_phi_fu_430_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_ptrMeta_tail_V_flag_3_i_phi_fu_372_p16 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ptrMeta_tail_V <= ap_phi_mux_ptrMeta_tail_V_new_3_i_phi_fu_402_p16;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_473 <= {{mq_pointerRspFifo_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((rt_state == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_131_i_reg_845 <= tmp_131_i_nbreadreq_fu_156_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_132_i_reg_817 <= grp_nbreadreq_fu_142_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_133_i_reg_878 <= tmp_133_i_nbreadreq_fu_178_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (tmp_i_nbreadreq_fu_170_p3 == 1'd0)) | (~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (tmp_133_i_nbreadreq_fu_178_p3 == 1'd0))))) begin
        tmp_134_i_reg_882 <= tmp_134_i_nbreadreq_fu_186_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_131_i_nbreadreq_fu_156_p3 == 1'd1) & (rt_state == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_135_i_reg_854 <= {{mq_metaRspFifo_dout[79:64]}};
        tmp_reg_860 <= mq_metaRspFifo_dout[128'd80];
        trunc_ln493_reg_849 <= trunc_ln493_fu_524_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_35_reg_841 <= mq_pointerRspFifo_dout[48'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_36_reg_827 <= mq_pointerRspFifo_dout[48'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((rt_state == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_253_reg_832 <= grp_nbreadreq_fu_142_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_874 <= tmp_i_nbreadreq_fu_170_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (tmp_133_i_nbreadreq_fu_178_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln275_reg_891 <= trunc_ln275_fu_610_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (tmp_i_nbreadreq_fu_170_p3 == 1'd0) & (tmp_134_i_nbreadreq_fu_186_p3 == 1'd1)) | (~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (tmp_134_i_nbreadreq_fu_186_p3 == 1'd1) & (tmp_133_i_nbreadreq_fu_178_p3 == 1'd0))))) begin
        trunc_ln288_1_reg_886 <= {{rx_readReqAddr_pop_req_dout[47:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln476_reg_821 <= trunc_ln476_fu_494_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_131_i_nbreadreq_fu_156_p3 == 1'd1) & (rt_state == 3'd4) & (icmp_ln497_fu_554_p2 == 1'd1) & (tmp_fu_538_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xor_ln500_reg_868 <= xor_ln500_fu_560_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_131_i_reg_845 == 1'd1) & (rt_state_load_reg_795 == 3'd4))) begin
        ap_phi_mux_ptrMeta_head_V_flag_6_i_phi_fu_313_p16 = ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_4_i_reg_278;
    end else if (((tmp_i_253_reg_832 == 1'd1) & (rt_state_load_reg_795 == 3'd1))) begin
        ap_phi_mux_ptrMeta_head_V_flag_6_i_phi_fu_313_p16 = 1'd1;
    end else begin
        ap_phi_mux_ptrMeta_head_V_flag_6_i_phi_fu_313_p16 = ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_6_i_reg_308;
    end
end

always @ (*) begin
    if (((tmp_131_i_reg_845 == 1'd1) & (rt_state_load_reg_795 == 3'd4))) begin
        ap_phi_mux_ptrMeta_head_V_new_6_i_phi_fu_343_p16 = tmp_135_i_reg_854;
    end else if (((tmp_i_253_reg_832 == 1'd1) & (rt_state_load_reg_795 == 3'd1))) begin
        ap_phi_mux_ptrMeta_head_V_new_6_i_phi_fu_343_p16 = ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_i_reg_269;
    end else begin
        ap_phi_mux_ptrMeta_head_V_new_6_i_phi_fu_343_p16 = ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_i_reg_339;
    end
end

always @ (*) begin
    if (((tmp_131_i_reg_845 == 1'd1) & (rt_state_load_reg_795 == 3'd4))) begin
        ap_phi_mux_ptrMeta_tail_V_flag_3_i_phi_fu_372_p16 = 1'd0;
    end else if (((tmp_i_253_reg_832 == 1'd1) & (rt_state_load_reg_795 == 3'd1))) begin
        ap_phi_mux_ptrMeta_tail_V_flag_3_i_phi_fu_372_p16 = 1'd1;
    end else begin
        ap_phi_mux_ptrMeta_tail_V_flag_3_i_phi_fu_372_p16 = ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_3_i_reg_367;
    end
end

always @ (*) begin
    if (((tmp_i_253_reg_832 == 1'd1) & (rt_state_load_reg_795 == 3'd1))) begin
        ap_phi_mux_ptrMeta_tail_V_new_3_i_phi_fu_402_p16 = newMetaIdx_V_load_reg_799;
    end else begin
        ap_phi_mux_ptrMeta_tail_V_new_3_i_phi_fu_402_p16 = ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_i_reg_398;
    end
end

always @ (*) begin
    if (((tmp_131_i_reg_845 == 1'd1) & (rt_state_load_reg_795 == 3'd4))) begin
        ap_phi_mux_ptrMeta_valid_new_6_i_phi_fu_430_p16 = ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_i_reg_294;
    end else if (((tmp_i_253_reg_832 == 1'd1) & (rt_state_load_reg_795 == 3'd1))) begin
        ap_phi_mux_ptrMeta_valid_new_6_i_phi_fu_430_p16 = 1'd1;
    end else begin
        ap_phi_mux_ptrMeta_valid_new_6_i_phi_fu_430_p16 = ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_i_reg_425;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd1))) begin
        if ((grp_fu_465_p3 == 1'd0)) begin
            ap_phi_mux_storemerge1_i_phi_fu_261_p4 = 2'd0;
        end else if ((grp_fu_465_p3 == 1'd1)) begin
            ap_phi_mux_storemerge1_i_phi_fu_261_p4 = 2'd2;
        end else begin
            ap_phi_mux_storemerge1_i_phi_fu_261_p4 = ap_phi_reg_pp0_iter0_storemerge1_i_reg_258;
        end
    end else begin
        ap_phi_mux_storemerge1_i_phi_fu_261_p4 = ap_phi_reg_pp0_iter0_storemerge1_i_reg_258;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd3))) begin
        if ((grp_fu_465_p3 == 1'd0)) begin
            ap_phi_mux_storemerge_i_phi_fu_250_p4 = 3'd0;
        end else if ((grp_fu_465_p3 == 1'd1)) begin
            ap_phi_mux_storemerge_i_phi_fu_250_p4 = 3'd4;
        end else begin
            ap_phi_mux_storemerge_i_phi_fu_250_p4 = ap_phi_reg_pp0_iter0_storemerge_i_reg_247;
        end
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_250_p4 = ap_phi_reg_pp0_iter0_storemerge_i_reg_247;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1))) begin
        mq_freeListFifo_blk_n = mq_freeListFifo_empty_n;
    end else begin
        mq_freeListFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op59_read_state1 == 1'b1))) begin
        mq_freeListFifo_read = 1'b1;
    end else begin
        mq_freeListFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op128_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op122_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_795 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op113_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_blk_n = mq_metaReqFifo_full_n;
    end else begin
        mq_metaReqFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_512)) begin
        if ((ap_predicate_op128_write_state2 == 1'b1)) begin
            mq_metaReqFifo_din = zext_ln317_fu_730_p1;
        end else if ((ap_predicate_op122_write_state2 == 1'b1)) begin
            mq_metaReqFifo_din = zext_ln308_fu_699_p1;
        end else if ((rt_state_load_reg_795 == 3'd2)) begin
            mq_metaReqFifo_din = zext_ln326_fu_667_p1;
        end else if ((ap_predicate_op113_write_state2 == 1'b1)) begin
            mq_metaReqFifo_din = zext_ln479_fu_653_p1;
        end else begin
            mq_metaReqFifo_din = 'bx;
        end
    end else begin
        mq_metaReqFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op128_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op122_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_795 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op113_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_write = 1'b1;
    end else begin
        mq_metaReqFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op35_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        mq_metaRspFifo_blk_n = mq_metaRspFifo_empty_n;
    end else begin
        mq_metaRspFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op35_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mq_metaRspFifo_read = 1'b1;
    end else begin
        mq_metaRspFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op146_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op141_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mq_pointerReqFifo_blk_n = mq_pointerReqFifo_full_n;
    end else begin
        mq_pointerReqFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_512)) begin
        if ((ap_predicate_op146_write_state2 == 1'b1)) begin
            mq_pointerReqFifo_din = zext_ln276_fu_772_p1;
        end else if ((ap_predicate_op141_write_state2 == 1'b1)) begin
            mq_pointerReqFifo_din = zext_ln294_fu_756_p1;
        end else begin
            mq_pointerReqFifo_din = 'bx;
        end
    end else begin
        mq_pointerReqFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op146_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op141_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mq_pointerReqFifo_write = 1'b1;
    end else begin
        mq_pointerReqFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op23_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op10_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0)))) begin
        mq_pointerRspFifo_blk_n = mq_pointerRspFifo_empty_n;
    end else begin
        mq_pointerRspFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op23_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op10_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mq_pointerRspFifo_read = 1'b1;
    end else begin
        mq_pointerRspFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op136_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op125_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_795 == 3'd2)))) begin
        mq_pointerUpdFifo_blk_n = mq_pointerUpdFifo_full_n;
    end else begin
        mq_pointerUpdFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_512)) begin
        if ((ap_predicate_op136_write_state2 == 1'b1)) begin
            mq_pointerUpdFifo_din = zext_ln502_fu_751_p1;
        end else if ((ap_predicate_op125_write_state2 == 1'b1)) begin
            mq_pointerUpdFifo_din = zext_ln309_fu_714_p1;
        end else if ((rt_state_load_reg_795 == 3'd2)) begin
            mq_pointerUpdFifo_din = zext_ln327_fu_684_p1;
        end else begin
            mq_pointerUpdFifo_din = 'bx;
        end
    end else begin
        mq_pointerUpdFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op136_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op125_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_795 == 3'd2)))) begin
        mq_pointerUpdFifo_write = 1'b1;
    end else begin
        mq_pointerUpdFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op132_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mq_releaseFifo_blk_n = mq_releaseFifo_full_n;
    end else begin
        mq_releaseFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op132_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mq_releaseFifo_write = 1'b1;
    end else begin
        mq_releaseFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op52_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        rx_readReqAddr_pop_req_blk_n = rx_readReqAddr_pop_req_empty_n;
    end else begin
        rx_readReqAddr_pop_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op52_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_readReqAddr_pop_req_read = 1'b1;
    end else begin
        rx_readReqAddr_pop_req_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op131_write_state2 == 1'b1))) begin
        rx_readReqAddr_pop_rsp_blk_n = rx_readReqAddr_pop_rsp_full_n;
    end else begin
        rx_readReqAddr_pop_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op131_write_state2 == 1'b1))) begin
        rx_readReqAddr_pop_rsp_write = 1'b1;
    end else begin
        rx_readReqAddr_pop_rsp_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op61_read_state1 == 1'b1))) begin
        tx_readReqAddr_push_blk_n = tx_readReqAddr_push_empty_n;
    end else begin
        tx_readReqAddr_push_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op61_read_state1 == 1'b1))) begin
        tx_readReqAddr_push_read = 1'b1;
    end else begin
        tx_readReqAddr_push_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op146_write_state2 == 1'b1) & (mq_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op141_write_state2 == 1'b1) & (mq_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op136_write_state2 == 1'b1) & (mq_pointerUpdFifo_full_n == 1'b0)) | ((ap_predicate_op132_write_state2 == 1'b1) & (mq_releaseFifo_full_n == 1'b0)) | ((ap_predicate_op131_write_state2 == 1'b1) & (rx_readReqAddr_pop_rsp_full_n == 1'b0)) | ((ap_predicate_op128_write_state2 == 1'b1) & (mq_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op125_write_state2 == 1'b1) & (mq_pointerUpdFifo_full_n == 1'b0)) | ((ap_predicate_op122_write_state2 == 1'b1) & (mq_metaReqFifo_full_n == 1'b0)) | ((mq_pointerUpdFifo_full_n == 1'b0) & (rt_state_load_reg_795 == 3'd2)) | ((rt_state_load_reg_795 == 3'd2) & (mq_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op113_write_state2 == 1'b1) & (mq_metaReqFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op52_read_state1 == 1'b1) & (rx_readReqAddr_pop_req_empty_n == 1'b0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (mq_metaRspFifo_empty_n == 1'b0)) | ((ap_predicate_op23_read_state1 == 1'b1) & (mq_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op10_read_state1 == 1'b1) & (mq_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op61_read_state1 == 1'b1) & (tx_readReqAddr_push_empty_n == 1'b0)) | ((ap_predicate_op59_read_state1 == 1'b1) & (mq_freeListFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op146_write_state2 == 1'b1) & (mq_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op141_write_state2 == 1'b1) & (mq_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op136_write_state2 == 1'b1) & (mq_pointerUpdFifo_full_n == 1'b0)) | ((ap_predicate_op132_write_state2 == 1'b1) & (mq_releaseFifo_full_n == 1'b0)) | ((ap_predicate_op131_write_state2 == 1'b1) & (rx_readReqAddr_pop_rsp_full_n == 1'b0)) | ((ap_predicate_op128_write_state2 == 1'b1) & (mq_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op125_write_state2 == 1'b1) & (mq_pointerUpdFifo_full_n == 1'b0)) | ((ap_predicate_op122_write_state2 == 1'b1) & (mq_metaReqFifo_full_n == 1'b0)) | ((mq_pointerUpdFifo_full_n == 1'b0) & (rt_state_load_reg_795 == 3'd2)) | ((rt_state_load_reg_795 == 3'd2) & (mq_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op113_write_state2 == 1'b1) & (mq_metaReqFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op52_read_state1 == 1'b1) & (rx_readReqAddr_pop_req_empty_n == 1'b0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (mq_metaRspFifo_empty_n == 1'b0)) | ((ap_predicate_op23_read_state1 == 1'b1) & (mq_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op10_read_state1 == 1'b1) & (mq_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op61_read_state1 == 1'b1) & (tx_readReqAddr_push_empty_n == 1'b0)) | ((ap_predicate_op59_read_state1 == 1'b1) & (mq_freeListFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op146_write_state2 == 1'b1) & (mq_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op141_write_state2 == 1'b1) & (mq_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op136_write_state2 == 1'b1) & (mq_pointerUpdFifo_full_n == 1'b0)) | ((ap_predicate_op132_write_state2 == 1'b1) & (mq_releaseFifo_full_n == 1'b0)) | ((ap_predicate_op131_write_state2 == 1'b1) & (rx_readReqAddr_pop_rsp_full_n == 1'b0)) | ((ap_predicate_op128_write_state2 == 1'b1) & (mq_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op125_write_state2 == 1'b1) & (mq_pointerUpdFifo_full_n == 1'b0)) | ((ap_predicate_op122_write_state2 == 1'b1) & (mq_metaReqFifo_full_n == 1'b0)) | ((mq_pointerUpdFifo_full_n == 1'b0) & (rt_state_load_reg_795 == 3'd2)) | ((rt_state_load_reg_795 == 3'd2) & (mq_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op113_write_state2 == 1'b1) & (mq_metaReqFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op52_read_state1 == 1'b1) & (rx_readReqAddr_pop_req_empty_n == 1'b0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (mq_metaRspFifo_empty_n == 1'b0)) | ((ap_predicate_op23_read_state1 == 1'b1) & (mq_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op10_read_state1 == 1'b1) & (mq_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op61_read_state1 == 1'b1) & (tx_readReqAddr_push_empty_n == 1'b0)) | ((ap_predicate_op59_read_state1 == 1'b1) & (mq_freeListFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op52_read_state1 == 1'b1) & (rx_readReqAddr_pop_req_empty_n == 1'b0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (mq_metaRspFifo_empty_n == 1'b0)) | ((ap_predicate_op23_read_state1 == 1'b1) & (mq_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op10_read_state1 == 1'b1) & (mq_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op61_read_state1 == 1'b1) & (tx_readReqAddr_push_empty_n == 1'b0)) | ((ap_predicate_op59_read_state1 == 1'b1) & (mq_freeListFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op146_write_state2 == 1'b1) & (mq_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op141_write_state2 == 1'b1) & (mq_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op136_write_state2 == 1'b1) & (mq_pointerUpdFifo_full_n == 1'b0)) | ((ap_predicate_op132_write_state2 == 1'b1) & (mq_releaseFifo_full_n == 1'b0)) | ((ap_predicate_op131_write_state2 == 1'b1) & (rx_readReqAddr_pop_rsp_full_n == 1'b0)) | ((ap_predicate_op128_write_state2 == 1'b1) & (mq_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op125_write_state2 == 1'b1) & (mq_pointerUpdFifo_full_n == 1'b0)) | ((ap_predicate_op122_write_state2 == 1'b1) & (mq_metaReqFifo_full_n == 1'b0)) | ((mq_pointerUpdFifo_full_n == 1'b0) & (rt_state_load_reg_795 == 3'd2)) | ((rt_state_load_reg_795 == 3'd2) & (mq_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op113_write_state2 == 1'b1) & (mq_metaReqFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_112 = (~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (tmp_133_i_nbreadreq_fu_178_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_353 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_385 = ((tmp_131_i_nbreadreq_fu_156_p3 == 1'd1) & (rt_state == 3'd4) & (icmp_ln497_fu_554_p2 == 1'd1) & (tmp_fu_538_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_408 = ((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd1) & (grp_fu_465_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_411 = ((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd1) & (grp_fu_465_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_512 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_97 = ((~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (tmp_i_nbreadreq_fu_170_p3 == 1'd0) & (tmp_134_i_nbreadreq_fu_186_p3 == 1'd1)) | (~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (tmp_134_i_nbreadreq_fu_186_p3 == 1'd1) & (tmp_133_i_nbreadreq_fu_178_p3 == 1'd0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_4_i_reg_278 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_6_i_reg_308 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_0_i_reg_269 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_6_i_reg_339 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_tail_V_flag_3_i_reg_367 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_tail_V_new_3_i_reg_398 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_valid_new_4_i_reg_294 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_valid_new_6_i_reg_425 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge1_i_reg_258 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge_i_reg_247 = 'bx;

always @ (*) begin
    ap_predicate_op10_read_state1 = ((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd3));
end

always @ (*) begin
    ap_predicate_op113_write_state2 = ((tmp_36_reg_827 == 1'd1) & (tmp_132_i_reg_817 == 1'd1) & (rt_state_load_reg_795 == 3'd3));
end

always @ (*) begin
    ap_predicate_op122_write_state2 = ((tmp_35_reg_841 == 1'd0) & (tmp_i_253_reg_832 == 1'd1) & (rt_state_load_reg_795 == 3'd1));
end

always @ (*) begin
    ap_predicate_op125_write_state2 = ((tmp_35_reg_841 == 1'd0) & (tmp_i_253_reg_832 == 1'd1) & (rt_state_load_reg_795 == 3'd1));
end

always @ (*) begin
    ap_predicate_op128_write_state2 = ((tmp_35_reg_841 == 1'd1) & (tmp_i_253_reg_832 == 1'd1) & (rt_state_load_reg_795 == 3'd1));
end

always @ (*) begin
    ap_predicate_op131_write_state2 = ((tmp_reg_860 == 1'd1) & (tmp_131_i_reg_845 == 1'd1) & (rt_state_load_reg_795 == 3'd4));
end

always @ (*) begin
    ap_predicate_op132_write_state2 = ((icmp_ln497_reg_864 == 1'd1) & (tmp_reg_860 == 1'd1) & (tmp_131_i_reg_845 == 1'd1) & (rt_state_load_reg_795 == 3'd4));
end

always @ (*) begin
    ap_predicate_op136_write_state2 = ((icmp_ln497_reg_864 == 1'd1) & (tmp_reg_860 == 1'd1) & (tmp_131_i_reg_845 == 1'd1) & (rt_state_load_reg_795 == 3'd4));
end

always @ (*) begin
    ap_predicate_op141_write_state2 = ((~(rt_state_load_reg_795 == 3'd4) & ~(rt_state_load_reg_795 == 3'd1) & ~(rt_state_load_reg_795 == 3'd2) & ~(rt_state_load_reg_795 == 3'd3) & (tmp_i_reg_874 == 1'd0) & (tmp_134_i_reg_882 == 1'd1)) | (~(rt_state_load_reg_795 == 3'd4) & ~(rt_state_load_reg_795 == 3'd1) & ~(rt_state_load_reg_795 == 3'd2) & ~(rt_state_load_reg_795 == 3'd3) & (tmp_134_i_reg_882 == 1'd1) & (tmp_133_i_reg_878 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op146_write_state2 = (~(rt_state_load_reg_795 == 3'd4) & ~(rt_state_load_reg_795 == 3'd1) & ~(rt_state_load_reg_795 == 3'd2) & ~(rt_state_load_reg_795 == 3'd3) & (tmp_i_reg_874 == 1'd1) & (tmp_133_i_reg_878 == 1'd1));
end

always @ (*) begin
    ap_predicate_op23_read_state1 = ((grp_nbreadreq_fu_142_p3 == 1'd1) & (rt_state == 3'd1));
end

always @ (*) begin
    ap_predicate_op35_read_state1 = ((tmp_131_i_nbreadreq_fu_156_p3 == 1'd1) & (rt_state == 3'd4));
end

always @ (*) begin
    ap_predicate_op52_read_state1 = ((~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (tmp_i_nbreadreq_fu_170_p3 == 1'd0) & (tmp_134_i_nbreadreq_fu_186_p3 == 1'd1)) | (~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (tmp_134_i_nbreadreq_fu_186_p3 == 1'd1) & (tmp_133_i_nbreadreq_fu_178_p3 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op59_read_state1 = (~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (tmp_133_i_nbreadreq_fu_178_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op61_read_state1 = (~(rt_state == 3'd2) & ~(rt_state == 3'd4) & ~(rt_state == 3'd1) & ~(rt_state == 3'd3) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (tmp_133_i_nbreadreq_fu_178_p3 == 1'd1));
end

assign grp_fu_465_p3 = mq_pointerRspFifo_dout[48'd32];

assign grp_nbreadreq_fu_142_p3 = mq_pointerRspFifo_empty_n;

assign icmp_ln497_fu_554_p2 = ((popRequest_op == 32'd0) ? 1'b1 : 1'b0);

assign mq_releaseFifo_din = ptrMeta_head_V;

assign rx_readReqAddr_pop_rsp_din = trunc_ln493_reg_849;

assign tmp_126_i_fu_672_p5 = {{{{ptrMeta_valid}, {ptrMeta_tail_V}}, {ptrMeta_head_V}}, {insert_key_V}};

assign tmp_131_i_nbreadreq_fu_156_p3 = mq_metaRspFifo_empty_n;

assign tmp_133_i_nbreadreq_fu_178_p3 = mq_freeListFifo_empty_n;

assign tmp_134_i_nbreadreq_fu_186_p3 = rx_readReqAddr_pop_req_empty_n;

assign tmp_144_i_fu_739_p6 = {{{{{{{{1'd0}, {xor_ln500_reg_868}}}, {ptrMeta_tail_V}}}, {tmp_135_i_reg_854}}}, {popRequest_key_V}};

assign tmp_34_fu_546_p3 = mq_metaRspFifo_dout[128'd88];

assign tmp_fu_538_p3 = mq_metaRspFifo_dout[128'd80];

assign tmp_i_nbreadreq_fu_170_p3 = tx_readReqAddr_push_empty_n;

assign trunc_ln275_fu_610_p1 = tx_readReqAddr_push_dout[15:0];

assign trunc_ln288_fu_572_p1 = rx_readReqAddr_pop_req_dout[31:0];

assign trunc_ln301_fu_510_p1 = mq_pointerRspFifo_dout[15:0];

assign trunc_ln476_fu_494_p1 = mq_pointerRspFifo_dout[15:0];

assign trunc_ln493_fu_524_p1 = mq_metaRspFifo_dout[63:0];

assign xor_ln500_fu_560_p2 = (tmp_34_fu_546_p3 ^ 1'd1);

assign zext_ln276_cast_fu_765_p3 = {{1'd1}, {trunc_ln275_reg_891}};

assign zext_ln276_fu_772_p1 = zext_ln276_cast_fu_765_p3;

assign zext_ln294_fu_756_p1 = trunc_ln288_1_reg_886;

assign zext_ln308_cast_fu_689_p5 = {{{{{{65'd18446744073726394368}, {insert_value_V_load_reg_811}}}, {48'd0}}}, {newMetaIdx_V_load_reg_799}};

assign zext_ln308_fu_699_p1 = zext_ln308_cast_fu_689_p5;

assign zext_ln309_cast_fu_704_p5 = {{{{{{1'd1}, {newMetaIdx_V_load_reg_799}}}, {newMetaIdx_V_load_reg_799}}}, {insert_key_V}};

assign zext_ln309_fu_714_p1 = zext_ln309_cast_fu_704_p5;

assign zext_ln317_cast_fu_719_p5 = {{{{{{57'd72057594037927936}, {newMetaIdx_V_load_reg_799}}}, {112'd0}}}, {reg_473}};

assign zext_ln317_fu_730_p1 = zext_ln317_cast_fu_719_p5;

assign zext_ln319_fu_514_p1 = ap_phi_mux_storemerge1_i_phi_fu_261_p4;

assign zext_ln326_cast_fu_657_p5 = {{{{{{65'd18446744073726394368}, {insert_value_V_load_reg_811}}}, {48'd0}}}, {newMetaIdx_V_load_reg_799}};

assign zext_ln326_fu_667_p1 = zext_ln326_cast_fu_657_p5;

assign zext_ln327_fu_684_p1 = tmp_126_i_fu_672_p5;

assign zext_ln479_fu_653_p1 = trunc_ln476_reg_821;

assign zext_ln502_fu_751_p1 = tmp_144_i_fu_739_p6;

endmodule //rocev2_top_mq_process_requests_ap_uint_64_s
