{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582739148467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582739148468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 11:45:48 2020 " "Processing started: Wed Feb 26 11:45:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582739148468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739148468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fast_serial -c fast_serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off fast_serial -c fast_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739148468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582739148619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582739148619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/avalon_fast_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/avalon_fast_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial " "Found entity 1: avalon_fast_serial" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_avalon_st_adapter_001 " "Found entity 1: avalon_fast_serial_avalon_st_adapter_001" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0 " "Found entity 1: avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0.sv" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_avalon_st_adapter " "Found entity 1: avalon_fast_serial_avalon_st_adapter" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_avalon_st_adapter_channel_adapter_0 " "Found entity 1: avalon_fast_serial_avalon_st_adapter_channel_adapter_0" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0 " "Found entity 1: avalon_fast_serial_mm_interconnect_0" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155673 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155673 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155673 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155673 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155673 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155673 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/led_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/led_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_gpio " "Found entity 1: led_gpio" {  } { { "avalon_fast_serial/synthesis/submodules/led_gpio.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/led_gpio.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/tx_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/tx_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fastserial " "Found entity 1: tx_fastserial" {  } { { "ip/FASTSERIAL/tx_fastserial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/ip/FASTSERIAL/tx_fastserial.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/rx_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/rx_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_fastserial " "Found entity 1: rx_fastserial" {  } { { "ip/FASTSERIAL/rx_fastserial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/ip/FASTSERIAL/rx_fastserial.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/clock_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/clock_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_fastserial " "Found entity 1: clock_fastserial" {  } { { "ip/FASTSERIAL/clock_fastserial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/ip/FASTSERIAL/clock_fastserial.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL12.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL12.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12 " "Found entity 1: PLL12" {  } { { "PLL12.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/PLL12.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155675 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "constraints/fast_serial.v " "Can't analyze file -- file constraints/fast_serial.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1582739155676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset_count RESET_COUNT fast_serial.v(65) " "Verilog HDL Declaration information at fast_serial.v(65): object \"reset_count\" differs only in case from object \"RESET_COUNT\" in the same scope" {  } { { "fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582739155676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fast_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file fast_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 fast_serial " "Found entity 1: fast_serial" {  } { { "fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fast_serial " "Elaborating entity \"fast_serial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582739155728 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BDBUS4 fast_serial.v(11) " "Output port \"BDBUS4\" at fast_serial.v(11) has no driver" {  } { { "fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582739155730 "|fast_serial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12 PLL12:PLL12_inst " "Elaborating entity \"PLL12\" for hierarchy \"PLL12:PLL12_inst\"" {  } { { "fast_serial.v" "PLL12_inst" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL12:PLL12_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL12:PLL12_inst\|altpll:altpll_component\"" {  } { { "PLL12.v" "altpll_component" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/PLL12.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL12:PLL12_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL12:PLL12_inst\|altpll:altpll_component\"" {  } { { "PLL12.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/PLL12.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL12:PLL12_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL12:PLL12_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL12 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739155770 ""}  } { { "PLL12.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/PLL12.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582739155770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL12_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL12_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12_altpll " "Found entity 1: PLL12_altpll" {  } { { "db/PLL12_altpll.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/db/PLL12_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739155798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739155798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12_altpll PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated " "Elaborating entity \"PLL12_altpll\" for hierarchy \"PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_fastserial clock_fastserial:clock_for_fastserial " "Elaborating entity \"clock_fastserial\" for hierarchy \"clock_fastserial:clock_for_fastserial\"" {  } { { "fast_serial.v" "clock_for_fastserial" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_fastserial rx_fastserial:rx_lite " "Elaborating entity \"rx_fastserial\" for hierarchy \"rx_fastserial:rx_lite\"" {  } { { "fast_serial.v" "rx_lite" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fastserial tx_fastserial:tx_lite " "Elaborating entity \"tx_fastserial\" for hierarchy \"tx_fastserial:tx_lite\"" {  } { { "fast_serial.v" "tx_lite" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial avalon_fast_serial:u0 " "Elaborating entity \"avalon_fast_serial\" for hierarchy \"avalon_fast_serial:u0\"" {  } { { "fast_serial.v" "u0" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_gpio avalon_fast_serial:u0\|led_gpio:led_gpio_0 " "Elaborating entity \"led_gpio\" for hierarchy \"avalon_fast_serial:u0\|led_gpio:led_gpio_0\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "led_gpio_0" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master avalon_fast_serial:u0\|altera_avalon_packets_to_master:packets_to_master_0 " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"avalon_fast_serial:u0\|altera_avalon_packets_to_master:packets_to_master_0\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "packets_to_master_0" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master avalon_fast_serial:u0\|altera_avalon_packets_to_master:packets_to_master_0\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"avalon_fast_serial:u0\|altera_avalon_packets_to_master:packets_to_master_0\|packets_to_master:p2m\"" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets avalon_fast_serial:u0\|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0 " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"avalon_fast_serial:u0\|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "st_bytes_to_packets_0" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes avalon_fast_serial:u0\|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0 " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"avalon_fast_serial:u0\|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "st_packets_to_bytes_0" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0 avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "mm_interconnect_0" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:packets_to_master_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:packets_to_master_0_avalon_master_translator\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "packets_to_master_0_avalon_master_translator" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_gpio_0_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_gpio_0_avs_s0_translator\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "led_gpio_0_avs_s0_translator" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_avalon_st_adapter avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"avalon_fast_serial_avalon_st_adapter\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "avalon_st_adapter" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_avalon_st_adapter_channel_adapter_0 avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter\|avalon_fast_serial_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"avalon_fast_serial_avalon_st_adapter_channel_adapter_0\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter\|avalon_fast_serial_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" "channel_adapter_0" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155827 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582739155827 "|fast_serial|avalon_fast_serial:u0|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter|avalon_fast_serial_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582739155827 "|fast_serial|avalon_fast_serial:u0|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter|avalon_fast_serial_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_avalon_st_adapter_001 avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"avalon_fast_serial_avalon_st_adapter_001\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "avalon_st_adapter_001" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0 avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter_001:avalon_st_adapter_001\|avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter_001:avalon_st_adapter_001\|avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" "channel_adapter_0" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avalon_fast_serial:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avalon_fast_serial:u0\|altera_reset_controller:rst_controller\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "rst_controller" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739155832 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1582739156396 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1582739156397 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BDBUS4 GND " "Pin \"BDBUS4\" is stuck at GND" {  } { { "fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582739156525 "|fast_serial|BDBUS4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1582739156525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582739156595 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582739157090 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/output_files/fast_serial.map.smsg " "Generated suppressed messages file /home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/output_files/fast_serial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739157120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582739157211 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739157211 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_BTN " "No output dependent on input pin \"USER_BTN\"" {  } { { "fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582739157259 "|fast_serial|USER_BTN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1582739157259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "414 " "Implemented 414 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582739157259 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582739157259 ""} { "Info" "ICUT_CUT_TM_LCELLS" "396 " "Implemented 396 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582739157259 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1582739157259 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582739157259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1006 " "Peak virtual memory: 1006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582739157268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 11:45:57 2020 " "Processing ended: Wed Feb 26 11:45:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582739157268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582739157268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582739157268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739157268 ""}
