

================================================================
== Vitis HLS Report for 'fp2sqr503_mont_2_Pipeline_VITIS_LOOP_349_1129'
================================================================
* Date:           Tue May 20 14:31:06 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_349_1  |       17|       17|         3|          2|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_169 = alloca i32 1" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:159]   --->   Operation 6 'alloca' 'i_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 7 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 0, i4 %i_169" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:159]   --->   Operation 8 'store' 'store_ln347' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i.i39"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i4 %i_169" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%icmp_ln349 = icmp_eq  i4 %i, i4 8" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 11 'icmp' 'icmp_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln349 = add i4 %i, i4 1" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 12 'add' 'add_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %icmp_ln349, void %for.inc.i.i39.split, void %memset.loop.i.preheader.exitStub" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 13 'br' 'br_ln349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln350 = trunc i4 %i" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 14 'trunc' 'trunc_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i3 %trunc_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 15 'zext' 'zext_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%coeff_addr = getelementptr i64 %coeff, i32 0, i32 %zext_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 16 'getelementptr' 'coeff_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%coeff_load = load i6 %coeff_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 17 'load' 'coeff_load' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 %add_ln349, i4 %i_169" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:159]   --->   Operation 18 'store' 'store_ln347' <Predicate = (!icmp_ln349)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%carry = phi i1 %tmp, void %for.inc.i.i39.split, i1 0, void %newFuncRoot" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 19 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] ( I:3.25ns O:3.25ns )   --->   "%coeff_load = load i6 %coeff_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 21 'load' 'coeff_load' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln350_5 = zext i1 %carry" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 22 'zext' 'zext_ln350_5' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.52ns)   --->   "%tempReg = add i64 %coeff_load, i64 %zext_ln350_5" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 23 'add' 'tempReg' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln349)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln347 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:159]   --->   Operation 24 'specpipeline' 'specpipeline_ln347' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln349 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 25 'specloopname' 'specloopname_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (3.52ns)   --->   "%add_ln350 = add i64 %coeff_load, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 26 'add' 'add_ln350' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%t3_addr = getelementptr i64 %t3, i32 0, i32 %zext_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 27 'getelementptr' 't3_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln350 = store i64 %add_ln350, i3 %t3_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 28 'store' 'store_ln350' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_26)   --->   "%xor_ln350 = xor i64 %add_ln350, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 29 'xor' 'xor_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_26)   --->   "%xor_ln350_24 = xor i64 %coeff_load, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 30 'xor' 'xor_ln350_24' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_26)   --->   "%or_ln350 = or i64 %xor_ln350, i64 %xor_ln350_24" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 31 'or' 'or_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_9)   --->   "%bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 32 'bitselect' 'bit_sel4' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_9)   --->   "%xor_ln350_25 = xor i1 %bit_sel4, i1 1" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 33 'xor' 'xor_ln350_25' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_9)   --->   "%trunc_ln350_9 = trunc i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 34 'trunc' 'trunc_ln350_9' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_9)   --->   "%xor_ln350_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln350_25, i63 %trunc_ln350_9" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 35 'bitconcatenate' 'xor_ln350_3' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_9)   --->   "%and_ln350 = and i64 %coeff_load, i64 %xor_ln350_3" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 36 'and' 'and_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln350_26 = xor i64 %or_ln350, i64 %add_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 37 'xor' 'xor_ln350_26' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln350_9 = or i64 %xor_ln350_26, i64 %and_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 38 'or' 'or_ln350_9' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln350_9, i32 63" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 39 'bitselect' 'tmp' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln349 = br void %for.inc.i.i39" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 40 'br' 'br_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ coeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ t3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_169                      (alloca                ) [ 0100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
store_ln347                (store                 ) [ 0000]
br_ln0                     (br                    ) [ 0111]
i                          (load                  ) [ 0000]
icmp_ln349                 (icmp                  ) [ 0111]
add_ln349                  (add                   ) [ 0000]
br_ln349                   (br                    ) [ 0000]
trunc_ln350                (trunc                 ) [ 0000]
zext_ln350                 (zext                  ) [ 0111]
coeff_addr                 (getelementptr         ) [ 0010]
store_ln347                (store                 ) [ 0000]
carry                      (phi                   ) [ 0010]
speclooptripcount_ln0      (speclooptripcount     ) [ 0000]
coeff_load                 (load                  ) [ 0101]
zext_ln350_5               (zext                  ) [ 0000]
tempReg                    (add                   ) [ 0101]
specpipeline_ln347         (specpipeline          ) [ 0000]
specloopname_ln349         (specloopname          ) [ 0000]
add_ln350                  (add                   ) [ 0000]
t3_addr                    (getelementptr         ) [ 0000]
store_ln350                (store                 ) [ 0000]
xor_ln350                  (xor                   ) [ 0000]
xor_ln350_24               (xor                   ) [ 0000]
or_ln350                   (or                    ) [ 0000]
bit_sel4                   (bitselect             ) [ 0000]
xor_ln350_25               (xor                   ) [ 0000]
trunc_ln350_9              (trunc                 ) [ 0000]
xor_ln350_3                (bitconcatenate        ) [ 0000]
and_ln350                  (and                   ) [ 0000]
xor_ln350_26               (xor                   ) [ 0000]
or_ln350_9                 (or                    ) [ 0000]
tmp                        (bitselect             ) [ 0111]
br_ln349                   (br                    ) [ 0111]
ret_ln0                    (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="coeff">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_169_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_169/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="coeff_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="3" slack="0"/>
<pin id="52" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="6" slack="0"/>
<pin id="57" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_load/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="t3_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="3" slack="2"/>
<pin id="65" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t3_addr/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln350_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln350/3 "/>
</bind>
</comp>

<comp id="74" class="1005" name="carry_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="carry_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="1" slack="1"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln347_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="4" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln349_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="4" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln349/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln349_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="trunc_ln350_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln350_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln347_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln350_5_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_5/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tempReg_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln350_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="1"/>
<pin id="131" dir="0" index="1" bw="64" slack="1"/>
<pin id="132" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="xor_ln350_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="1"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="xor_ln350_24_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="1"/>
<pin id="141" dir="0" index="1" bw="64" slack="1"/>
<pin id="142" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_24/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="or_ln350_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="bit_sel4_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="1"/>
<pin id="152" dir="0" index="2" bw="7" slack="0"/>
<pin id="153" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel4/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="xor_ln350_25_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_25/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln350_9_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350_9/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="xor_ln350_3_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="63" slack="0"/>
<pin id="169" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln350_3/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="and_ln350_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="1"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln350/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="xor_ln350_26_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_26/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="or_ln350_9_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350_9/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="0" index="2" bw="7" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="i_169_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_169 "/>
</bind>
</comp>

<comp id="205" class="1005" name="icmp_ln349_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln349 "/>
</bind>
</comp>

<comp id="209" class="1005" name="zext_ln350_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2"/>
<pin id="211" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln350 "/>
</bind>
</comp>

<comp id="214" class="1005" name="coeff_addr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="1"/>
<pin id="216" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr "/>
</bind>
</comp>

<comp id="219" class="1005" name="coeff_load_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="coeff_load "/>
</bind>
</comp>

<comp id="226" class="1005" name="tempReg_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="235" class="1005" name="tmp_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="90" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="90" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="118"><net_src comp="99" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="78" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="55" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="119" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="129" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="138"><net_src comp="129" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="147"><net_src comp="134" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="139" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="156" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="143" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="129" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="173" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="184" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="44" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="208"><net_src comp="93" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="109" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="217"><net_src comp="48" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="222"><net_src comp="55" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="229"><net_src comp="123" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="238"><net_src comp="190" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t3 | {3 }
 - Input state : 
	Port: fp2sqr503_mont.2_Pipeline_VITIS_LOOP_349_1129 : coeff | {1 2 }
  - Chain level:
	State 1
		store_ln347 : 1
		i : 1
		icmp_ln349 : 2
		add_ln349 : 2
		br_ln349 : 3
		trunc_ln350 : 2
		zext_ln350 : 3
		coeff_addr : 4
		coeff_load : 5
		store_ln347 : 3
	State 2
		zext_ln350_5 : 1
		tempReg : 2
	State 3
		store_ln350 : 1
		xor_ln350 : 1
		or_ln350 : 1
		xor_ln350_25 : 1
		xor_ln350_3 : 1
		and_ln350 : 2
		xor_ln350_26 : 1
		or_ln350_9 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   xor_ln350_fu_134   |    0    |    64   |
|    xor   |  xor_ln350_24_fu_139 |    0    |    64   |
|          |  xor_ln350_25_fu_156 |    0    |    2    |
|          |  xor_ln350_26_fu_178 |    0    |    64   |
|----------|----------------------|---------|---------|
|          |    add_ln349_fu_99   |    0    |    13   |
|    add   |    tempReg_fu_123    |    0    |    71   |
|          |   add_ln350_fu_129   |    0    |    71   |
|----------|----------------------|---------|---------|
|    or    |    or_ln350_fu_143   |    0    |    64   |
|          |   or_ln350_9_fu_184  |    0    |    64   |
|----------|----------------------|---------|---------|
|    and   |   and_ln350_fu_173   |    0    |    64   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln349_fu_93   |    0    |    13   |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln350_fu_105  |    0    |    0    |
|          | trunc_ln350_9_fu_162 |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln350_fu_109  |    0    |    0    |
|          |  zext_ln350_5_fu_119 |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|    bit_sel4_fu_149   |    0    |    0    |
|          |      tmp_fu_190      |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|  xor_ln350_3_fu_165  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   554   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   carry_reg_74   |    1   |
|coeff_addr_reg_214|    6   |
|coeff_load_reg_219|   64   |
|   i_169_reg_198  |    4   |
|icmp_ln349_reg_205|    1   |
|  tempReg_reg_226 |   64   |
|    tmp_reg_235   |    1   |
|zext_ln350_reg_209|   32   |
+------------------+--------+
|       Total      |   173  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   554  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   173  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   173  |   563  |
+-----------+--------+--------+--------+
