vhdtdtfi -prj Controller_FPGA2 -o C:/Experiments/mu2e/Readout_Controller/Controller_FPGA2/.vhi -module "" -template C:/Xilinx/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib work Proj_Defs.vhd -lib work ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_infrastructure.vhd -lib work ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration_top.vhd -lib work ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_raw_wrapper.vhd -lib work ipcore_dir/LPDDR_Ctrl/user_design/rtl/iodrp_mcb_controller.vhd -lib work ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration.vhd -lib work ipcore_dir/LPDDR_Ctrl/user_design/rtl/iodrp_controller.vhd -lib work ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd -lib work ipcore_dir/LinkTx/example_design/LinkTx_exdes.vhd 
