// Seed: 1784090943
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_10 = 32'd58,
    parameter id_4  = 32'd25,
    parameter id_7  = 32'd94
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0] _id_4, id_5, id_6, _id_7, id_8, id_9;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  logic [id_7 : id_7] _id_10;
  wire id_11;
  ;
  parameter id_12 = -1;
  wire [id_10  ==  id_10 : 1] id_13;
  assign id_4 = id_6[id_4!=1];
endmodule
