//Verilog generated by VPR  from post-place-and-route implementation
module fabric_mac_32 (
    input \$iopadmap$a[0] ,
    input \$iopadmap$a[1] ,
    input \$iopadmap$a[2] ,
    input \$iopadmap$a[3] ,
    input \$iopadmap$a[4] ,
    input \$iopadmap$a[5] ,
    input \$iopadmap$a[6] ,
    input \$iopadmap$a[7] ,
    input \$iopadmap$a[8] ,
    input \$iopadmap$a[9] ,
    input \$iopadmap$a[10] ,
    input \$iopadmap$a[11] ,
    input \$iopadmap$a[12] ,
    input \$iopadmap$a[13] ,
    input \$iopadmap$a[14] ,
    input \$iopadmap$a[15] ,
    input \$iopadmap$b[0] ,
    input \$iopadmap$b[1] ,
    input \$iopadmap$b[2] ,
    input \$iopadmap$b[3] ,
    input \$iopadmap$b[4] ,
    input \$iopadmap$b[5] ,
    input \$iopadmap$b[6] ,
    input \$iopadmap$b[7] ,
    input \$iopadmap$b[8] ,
    input \$iopadmap$b[9] ,
    input \$iopadmap$b[10] ,
    input \$iopadmap$b[11] ,
    input \$iopadmap$b[12] ,
    input \$iopadmap$b[13] ,
    input \$iopadmap$b[14] ,
    input \$iopadmap$b[15] ,
    input \$auto$clkbufmap.cc:294:execute$4275 ,
    input \$iopadmap$reset ,
    input \$iopadmap$id[1] ,
    output \$iopadmap$out[0] ,
    output \$iopadmap$out[1] ,
    output \$iopadmap$out[2] ,
    output \$iopadmap$out[3] ,
    output \$iopadmap$out[4] ,
    output \$iopadmap$out[5] ,
    output \$iopadmap$out[6] ,
    output \$iopadmap$out[7] ,
    output \$iopadmap$out[8] ,
    output \$iopadmap$out[9] ,
    output \$iopadmap$out[10] ,
    output \$iopadmap$out[11] ,
    output \$iopadmap$out[12] ,
    output \$iopadmap$out[13] ,
    output \$iopadmap$out[14] ,
    output \$iopadmap$out[15] ,
    output \$iopadmap$out[16] ,
    output \$iopadmap$out[17] ,
    output \$iopadmap$out[18] ,
    output \$iopadmap$out[19] ,
    output \$iopadmap$out[20] ,
    output \$iopadmap$out[21] ,
    output \$iopadmap$out[22] ,
    output \$iopadmap$out[23] ,
    output \$iopadmap$out[24] ,
    output \$iopadmap$out[25] ,
    output \$iopadmap$out[26] ,
    output \$iopadmap$out[27] ,
    output \$iopadmap$out[28] ,
    output \$iopadmap$out[29] ,
    output \$iopadmap$out[30] ,
    output \$iopadmap$out[31] 
);

    //Wires
    wire \$iopadmap$a[0]_output_0_0 ;
    wire \$iopadmap$a[1]_output_0_0 ;
    wire \$iopadmap$a[2]_output_0_0 ;
    wire \$iopadmap$a[3]_output_0_0 ;
    wire \$iopadmap$a[4]_output_0_0 ;
    wire \$iopadmap$a[5]_output_0_0 ;
    wire \$iopadmap$a[6]_output_0_0 ;
    wire \$iopadmap$a[7]_output_0_0 ;
    wire \$iopadmap$a[8]_output_0_0 ;
    wire \$iopadmap$a[9]_output_0_0 ;
    wire \$iopadmap$a[10]_output_0_0 ;
    wire \$iopadmap$a[11]_output_0_0 ;
    wire \$iopadmap$a[12]_output_0_0 ;
    wire \$iopadmap$a[13]_output_0_0 ;
    wire \$iopadmap$a[14]_output_0_0 ;
    wire \$iopadmap$a[15]_output_0_0 ;
    wire \$iopadmap$b[0]_output_0_0 ;
    wire \$iopadmap$b[1]_output_0_0 ;
    wire \$iopadmap$b[2]_output_0_0 ;
    wire \$iopadmap$b[3]_output_0_0 ;
    wire \$iopadmap$b[4]_output_0_0 ;
    wire \$iopadmap$b[5]_output_0_0 ;
    wire \$iopadmap$b[6]_output_0_0 ;
    wire \$iopadmap$b[7]_output_0_0 ;
    wire \$iopadmap$b[8]_output_0_0 ;
    wire \$iopadmap$b[9]_output_0_0 ;
    wire \$iopadmap$b[10]_output_0_0 ;
    wire \$iopadmap$b[11]_output_0_0 ;
    wire \$iopadmap$b[12]_output_0_0 ;
    wire \$iopadmap$b[13]_output_0_0 ;
    wire \$iopadmap$b[14]_output_0_0 ;
    wire \$iopadmap$b[15]_output_0_0 ;
    wire \$auto$clkbufmap.cc:294:execute$4275_output_0_0 ;
    wire \$iopadmap$reset_output_0_0 ;
    wire \$iopadmap$id[1]_output_0_0 ;
    wire \lut_$iopadmap$out[0]_output_0_0 ;
    wire \lut_$iopadmap$out[1]_output_0_0 ;
    wire \lut_$iopadmap$out[2]_output_0_0 ;
    wire \lut_$iopadmap$out[3]_output_0_0 ;
    wire \lut_$iopadmap$out[4]_output_0_0 ;
    wire \lut_$iopadmap$out[5]_output_0_0 ;
    wire \lut_$iopadmap$out[6]_output_0_0 ;
    wire \lut_$iopadmap$out[7]_output_0_0 ;
    wire \lut_$iopadmap$out[8]_output_0_0 ;
    wire \lut_$iopadmap$out[9]_output_0_0 ;
    wire \lut_$iopadmap$out[10]_output_0_0 ;
    wire \lut_$iopadmap$out[11]_output_0_0 ;
    wire \lut_$iopadmap$out[12]_output_0_0 ;
    wire \lut_$iopadmap$out[13]_output_0_0 ;
    wire \lut_$iopadmap$out[14]_output_0_0 ;
    wire \lut_$iopadmap$out[15]_output_0_0 ;
    wire \lut_$iopadmap$out[16]_output_0_0 ;
    wire \lut_$iopadmap$out[17]_output_0_0 ;
    wire \lut_$iopadmap$out[18]_output_0_0 ;
    wire \lut_$iopadmap$out[19]_output_0_0 ;
    wire \lut_$iopadmap$out[20]_output_0_0 ;
    wire \lut_$iopadmap$out[21]_output_0_0 ;
    wire \lut_$iopadmap$out[22]_output_0_0 ;
    wire \lut_$iopadmap$out[23]_output_0_0 ;
    wire \lut_$iopadmap$out[24]_output_0_0 ;
    wire \lut_$iopadmap$out[25]_output_0_0 ;
    wire \lut_$iopadmap$out[26]_output_0_0 ;
    wire \lut_$iopadmap$out[27]_output_0_0 ;
    wire \lut_$iopadmap$out[28]_output_0_0 ;
    wire \lut_$iopadmap$out[29]_output_0_0 ;
    wire \lut_$iopadmap$out[30]_output_0_0 ;
    wire \lut_$iopadmap$out[31]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$abc$1042$li00_li00_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[0]_output_0_0 ;
    wire \lut_$abc$1042$li01_li01_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[1]_output_0_0 ;
    wire \lut_$abc$1042$li02_li02_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[2]_output_0_0 ;
    wire \lut_$abc$1042$li03_li03_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[3]_output_0_0 ;
    wire \lut_$abc$1042$li04_li04_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[4]_output_0_0 ;
    wire \lut_$abc$1042$li05_li05_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[5]_output_0_0 ;
    wire \lut_$abc$1042$li06_li06_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[6]_output_0_0 ;
    wire \lut_$abc$1042$li07_li07_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[7]_output_0_0 ;
    wire \lut_$abc$1042$li08_li08_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[8]_output_0_0 ;
    wire \lut_$abc$1042$li09_li09_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[9]_output_0_0 ;
    wire \lut_$abc$1042$li10_li10_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[10]_output_0_0 ;
    wire \lut_$abc$1042$li11_li11_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[11]_output_0_0 ;
    wire \lut_$abc$1042$li12_li12_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[12]_output_0_0 ;
    wire \lut_$abc$1042$li13_li13_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[13]_output_0_0 ;
    wire \lut_$abc$1042$li14_li14_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[14]_output_0_0 ;
    wire \lut_$abc$1042$li15_li15_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[15]_output_0_0 ;
    wire \lut_$abc$1042$li16_li16_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[16]_output_0_0 ;
    wire \lut_$abc$1042$li17_li17_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[17]_output_0_0 ;
    wire \lut_$abc$1042$li18_li18_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[18]_output_0_0 ;
    wire \lut_$abc$1042$li19_li19_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[19]_output_0_0 ;
    wire \lut_$abc$1042$li20_li20_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[20]_output_0_0 ;
    wire \lut_$abc$1042$li21_li21_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[21]_output_0_0 ;
    wire \lut_$abc$1042$li22_li22_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[22]_output_0_0 ;
    wire \lut_$abc$1042$li23_li23_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[23]_output_0_0 ;
    wire \lut_$abc$1042$li24_li24_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[24]_output_0_0 ;
    wire \lut_$abc$1042$li25_li25_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[25]_output_0_0 ;
    wire \lut_$abc$1042$li26_li26_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[26]_output_0_0 ;
    wire \lut_$abc$1042$li27_li27_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[27]_output_0_0 ;
    wire \lut_$abc$1042$li28_li28_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[28]_output_0_0 ;
    wire \lut_$abc$1042$li29_li29_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[29]_output_0_0 ;
    wire \lut_$abc$1042$li30_li30_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[30]_output_0_0 ;
    wire \lut_$abc$1042$li31_li31_output_0_0 ;
    wire \dffre_genblk1[0].a0.out[31]_output_0_0 ;
    wire \lut_$abc$1042$li32_li32_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[0]_output_0_0 ;
    wire \lut_$abc$1042$li33_li33_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[1]_output_0_0 ;
    wire \lut_$abc$1042$li34_li34_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[2]_output_0_0 ;
    wire \lut_$abc$1042$li35_li35_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[3]_output_0_0 ;
    wire \lut_$abc$1042$li36_li36_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[4]_output_0_0 ;
    wire \lut_$abc$1042$li37_li37_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[5]_output_0_0 ;
    wire \lut_$abc$1042$li38_li38_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[6]_output_0_0 ;
    wire \lut_$abc$1042$li39_li39_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[7]_output_0_0 ;
    wire \lut_$abc$1042$li40_li40_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[8]_output_0_0 ;
    wire \lut_$abc$1042$li41_li41_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[9]_output_0_0 ;
    wire \lut_$abc$1042$li42_li42_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[10]_output_0_0 ;
    wire \lut_$abc$1042$li43_li43_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[11]_output_0_0 ;
    wire \lut_$abc$1042$li44_li44_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[12]_output_0_0 ;
    wire \lut_$abc$1042$li45_li45_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[13]_output_0_0 ;
    wire \lut_$abc$1042$li46_li46_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[14]_output_0_0 ;
    wire \lut_$abc$1042$li47_li47_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[15]_output_0_0 ;
    wire \lut_$abc$1042$li48_li48_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[16]_output_0_0 ;
    wire \lut_$abc$1042$li49_li49_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[17]_output_0_0 ;
    wire \lut_$abc$1042$li50_li50_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[18]_output_0_0 ;
    wire \lut_$abc$1042$li51_li51_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[19]_output_0_0 ;
    wire \lut_$abc$1042$li52_li52_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[20]_output_0_0 ;
    wire \lut_$abc$1042$li53_li53_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[21]_output_0_0 ;
    wire \lut_$abc$1042$li54_li54_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[22]_output_0_0 ;
    wire \lut_$abc$1042$li55_li55_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[23]_output_0_0 ;
    wire \lut_$abc$1042$li56_li56_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[24]_output_0_0 ;
    wire \lut_$abc$1042$li57_li57_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[25]_output_0_0 ;
    wire \lut_$abc$1042$li58_li58_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[26]_output_0_0 ;
    wire \lut_$abc$1042$li59_li59_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[27]_output_0_0 ;
    wire \lut_$abc$1042$li60_li60_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[28]_output_0_0 ;
    wire \lut_$abc$1042$li61_li61_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[29]_output_0_0 ;
    wire \lut_$abc$1042$li62_li62_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[30]_output_0_0 ;
    wire \lut_$abc$1042$li63_li63_output_0_0 ;
    wire \dffre_genblk1[1].a0.out[31]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_31 ;
    wire \adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_output_0_0 ;
    wire \lut_genblk1[0].a0.b[13]_output_0_0 ;
    wire \lut_genblk1[0].a0.b[14]_output_0_0 ;
    wire \lut_genblk1[1].a0.a[0]_output_0_0 ;
    wire \lut_genblk1[1].a0.a[1]_output_0_0 ;
    wire \lut_genblk1[1].a0.a[2]_output_0_0 ;
    wire \lut_genblk1[1].a0.a[4]_output_0_0 ;
    wire \lut_genblk1[1].a0.a[7]_output_0_0 ;
    wire \lut_genblk1[1].a0.a[10]_output_0_0 ;
    wire \lut_genblk1[1].a0.a[13]_output_0_0 ;
    wire \lut_genblk1[1].a0.b[0]_output_0_0 ;
    wire \lut_genblk1[1].a0.b[3]_output_0_0 ;
    wire \lut_genblk1[1].a0.b[6]_output_0_0 ;
    wire \lut_genblk1[1].a0.b[9]_output_0_0 ;
    wire \lut_genblk1[1].a0.b[12]_output_0_0 ;
    wire \lut_genblk1[1].a0.b[15]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_output_0_0 ;
    wire \lut_genblk1[1].a0.b[13]_output_0_0 ;
    wire \lut_genblk1[1].a0.b[14]_output_0_0 ;
    wire \lut_genblk1[1].a0.b[10]_output_0_0 ;
    wire \lut_genblk1[1].a0.b[11]_output_0_0 ;
    wire \lut_genblk1[1].a0.b[7]_output_0_0 ;
    wire \lut_genblk1[1].a0.b[8]_output_0_0 ;
    wire \lut_genblk1[1].a0.b[4]_output_0_0 ;
    wire \lut_genblk1[1].a0.b[5]_output_0_0 ;
    wire \lut_genblk1[1].a0.b[1]_output_0_0 ;
    wire \lut_genblk1[1].a0.b[2]_output_0_0 ;
    wire \lut_genblk1[1].a0.a[14]_output_0_0 ;
    wire \lut_genblk1[1].a0.a[15]_output_0_0 ;
    wire \lut_genblk1[1].a0.a[11]_output_0_0 ;
    wire \lut_genblk1[1].a0.a[12]_output_0_0 ;
    wire \lut_genblk1[1].a0.a[8]_output_0_0 ;
    wire \lut_genblk1[1].a0.a[9]_output_0_0 ;
    wire \lut_genblk1[1].a0.a[5]_output_0_0 ;
    wire \lut_genblk1[1].a0.a[6]_output_0_0 ;
    wire \lut_genblk1[1].a0.a[3]_output_0_0 ;
    wire \lut_genblk1[0].a0.b[15]_output_0_0 ;
    wire \lut_genblk1[0].a0.b[12]_output_0_0 ;
    wire \lut_genblk1[0].a0.b[11]_output_0_0 ;
    wire \lut_genblk1[0].a0.b[10]_output_0_0 ;
    wire \lut_genblk1[0].a0.b[9]_output_0_0 ;
    wire \lut_genblk1[0].a0.b[8]_output_0_0 ;
    wire \lut_genblk1[0].a0.b[7]_output_0_0 ;
    wire \lut_genblk1[0].a0.b[6]_output_0_0 ;
    wire \lut_genblk1[0].a0.b[5]_output_0_0 ;
    wire \lut_genblk1[0].a0.b[4]_output_0_0 ;
    wire \lut_genblk1[0].a0.b[3]_output_0_0 ;
    wire \lut_genblk1[0].a0.b[2]_output_0_0 ;
    wire \lut_genblk1[0].a0.b[1]_output_0_0 ;
    wire \lut_genblk1[0].a0.b[0]_output_0_0 ;
    wire \lut_genblk1[0].a0.a[15]_output_0_0 ;
    wire \lut_genblk1[0].a0.a[14]_output_0_0 ;
    wire \lut_genblk1[0].a0.a[13]_output_0_0 ;
    wire \lut_genblk1[0].a0.a[12]_output_0_0 ;
    wire \lut_genblk1[0].a0.a[11]_output_0_0 ;
    wire \lut_genblk1[0].a0.a[10]_output_0_0 ;
    wire \lut_genblk1[0].a0.a[9]_output_0_0 ;
    wire \lut_genblk1[0].a0.a[8]_output_0_0 ;
    wire \lut_genblk1[0].a0.a[7]_output_0_0 ;
    wire \lut_genblk1[0].a0.a[6]_output_0_0 ;
    wire \lut_genblk1[0].a0.a[5]_output_0_0 ;
    wire \lut_genblk1[0].a0.a[4]_output_0_0 ;
    wire \lut_genblk1[0].a0.a[3]_output_0_0 ;
    wire \lut_genblk1[0].a0.a[2]_output_0_0 ;
    wire \lut_genblk1[0].a0.a[1]_output_0_0 ;
    wire \lut_genblk1[0].a0.a[0]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_output_0_0 ;
    wire \adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_output_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_31 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_output_1_0 ;
    wire \lut_genblk1[1].a0.a[0]_input_0_1 ;
    wire \lut_genblk1[0].a0.a[0]_input_0_1 ;
    wire \lut_genblk1[1].a0.a[1]_input_0_1 ;
    wire \lut_genblk1[0].a0.a[1]_input_0_1 ;
    wire \lut_genblk1[1].a0.a[2]_input_0_2 ;
    wire \lut_genblk1[0].a0.a[2]_input_0_2 ;
    wire \lut_genblk1[0].a0.a[3]_input_0_3 ;
    wire \lut_genblk1[1].a0.a[3]_input_0_3 ;
    wire \lut_genblk1[1].a0.a[4]_input_0_0 ;
    wire \lut_genblk1[0].a0.a[4]_input_0_0 ;
    wire \lut_genblk1[1].a0.a[5]_input_0_3 ;
    wire \lut_genblk1[0].a0.a[5]_input_0_3 ;
    wire \lut_genblk1[1].a0.a[6]_input_0_0 ;
    wire \lut_genblk1[0].a0.a[6]_input_0_0 ;
    wire \lut_genblk1[1].a0.a[7]_input_0_4 ;
    wire \lut_genblk1[0].a0.a[7]_input_0_4 ;
    wire \lut_genblk1[1].a0.a[8]_input_0_1 ;
    wire \lut_genblk1[0].a0.a[8]_input_0_1 ;
    wire \lut_genblk1[1].a0.a[9]_input_0_1 ;
    wire \lut_genblk1[0].a0.a[9]_input_0_1 ;
    wire \lut_genblk1[0].a0.a[10]_input_0_4 ;
    wire \lut_genblk1[1].a0.a[10]_input_0_4 ;
    wire \lut_genblk1[0].a0.a[11]_input_0_0 ;
    wire \lut_genblk1[1].a0.a[11]_input_0_0 ;
    wire \lut_genblk1[0].a0.a[12]_input_0_3 ;
    wire \lut_genblk1[1].a0.a[12]_input_0_3 ;
    wire \lut_genblk1[0].a0.a[13]_input_0_3 ;
    wire \lut_genblk1[1].a0.a[13]_input_0_3 ;
    wire \lut_genblk1[0].a0.a[14]_input_0_0 ;
    wire \lut_genblk1[1].a0.a[14]_input_0_0 ;
    wire \lut_genblk1[1].a0.a[15]_input_0_1 ;
    wire \lut_genblk1[0].a0.a[15]_input_0_1 ;
    wire \lut_genblk1[0].a0.b[0]_input_0_4 ;
    wire \lut_genblk1[1].a0.b[0]_input_0_4 ;
    wire \lut_genblk1[0].a0.b[1]_input_0_1 ;
    wire \lut_genblk1[1].a0.b[1]_input_0_1 ;
    wire \lut_genblk1[1].a0.b[2]_input_0_4 ;
    wire \lut_genblk1[0].a0.b[2]_input_0_4 ;
    wire \lut_genblk1[1].a0.b[3]_input_0_0 ;
    wire \lut_genblk1[0].a0.b[3]_input_0_0 ;
    wire \lut_genblk1[1].a0.b[4]_input_0_2 ;
    wire \lut_genblk1[0].a0.b[4]_input_0_2 ;
    wire \lut_genblk1[1].a0.b[5]_input_0_2 ;
    wire \lut_genblk1[0].a0.b[5]_input_0_2 ;
    wire \lut_genblk1[1].a0.b[6]_input_0_0 ;
    wire \lut_genblk1[0].a0.b[6]_input_0_0 ;
    wire \lut_genblk1[1].a0.b[7]_input_0_4 ;
    wire \lut_genblk1[0].a0.b[7]_input_0_4 ;
    wire \lut_genblk1[1].a0.b[8]_input_0_1 ;
    wire \lut_genblk1[0].a0.b[8]_input_0_1 ;
    wire \lut_genblk1[0].a0.b[9]_input_0_4 ;
    wire \lut_genblk1[1].a0.b[9]_input_0_4 ;
    wire \lut_genblk1[0].a0.b[10]_input_0_0 ;
    wire \lut_genblk1[1].a0.b[10]_input_0_0 ;
    wire \lut_genblk1[0].a0.b[11]_input_0_4 ;
    wire \lut_genblk1[1].a0.b[11]_input_0_4 ;
    wire \lut_genblk1[0].a0.b[12]_input_0_3 ;
    wire \lut_genblk1[1].a0.b[12]_input_0_3 ;
    wire \lut_genblk1[0].a0.b[13]_input_0_0 ;
    wire \lut_genblk1[1].a0.b[13]_input_0_0 ;
    wire \lut_genblk1[0].a0.b[14]_input_0_4 ;
    wire \lut_genblk1[1].a0.b[14]_input_0_4 ;
    wire \lut_genblk1[1].a0.b[15]_input_0_1 ;
    wire \lut_genblk1[0].a0.b[15]_input_0_1 ;
    wire \dffre_genblk1[0].a0.out[31]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[30]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[23]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[31]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[25]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[24]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[30]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[23]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[24]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[29]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[29]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[28]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[28]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[27]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[14]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[26]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[27]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[26]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[14]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[25]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[22]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[22]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[21]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[21]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[20]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[18]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[17]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[19]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[20]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[19]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[18]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[17]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[15]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[15]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[16]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[16]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[1]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[2]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[5]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[5]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[2]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[13]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[13]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[12]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[12]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[11]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[9]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[8]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[10]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[11]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[10]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[9]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[8]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[7]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[7]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[0]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[0]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[3]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[4]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[6]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[6]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[4]_clock_0_0 ;
    wire \dffre_genblk1[1].a0.out[3]_clock_0_0 ;
    wire \dffre_genblk1[0].a0.out[1]_clock_0_0 ;
    wire \lut_$abc$1042$li31_li31_input_0_4 ;
    wire \lut_$abc$1042$li30_li30_input_0_2 ;
    wire \lut_$abc$1042$li55_li55_input_0_2 ;
    wire \lut_$abc$1042$li63_li63_input_0_0 ;
    wire \lut_$abc$1042$li57_li57_input_0_2 ;
    wire \lut_$abc$1042$li56_li56_input_0_0 ;
    wire \lut_$abc$1042$li62_li62_input_0_0 ;
    wire \lut_$abc$1042$li23_li23_input_0_0 ;
    wire \lut_$abc$1042$li24_li24_input_0_0 ;
    wire \lut_$abc$1042$li29_li29_input_0_4 ;
    wire \lut_$abc$1042$li61_li61_input_0_4 ;
    wire \lut_$abc$1042$li28_li28_input_0_4 ;
    wire \lut_$abc$1042$li60_li60_input_0_0 ;
    wire \lut_$abc$1042$li27_li27_input_0_0 ;
    wire \lut_$abc$1042$li14_li14_input_0_2 ;
    wire \lut_$abc$1042$li58_li58_input_0_2 ;
    wire \lut_$abc$1042$li59_li59_input_0_4 ;
    wire \lut_$abc$1042$li26_li26_input_0_4 ;
    wire \lut_$abc$1042$li46_li46_input_0_4 ;
    wire \lut_$abc$1042$li25_li25_input_0_4 ;
    wire \lut_$abc$1042$li22_li22_input_0_2 ;
    wire \lut_$abc$1042$li54_li54_input_0_0 ;
    wire \lut_$abc$1042$li21_li21_input_0_0 ;
    wire \lut_$abc$1042$li53_li53_input_0_0 ;
    wire \lut_$abc$1042$li20_li20_input_0_0 ;
    wire \lut_$abc$1042$li50_li50_input_0_0 ;
    wire \lut_$abc$1042$li17_li17_input_0_0 ;
    wire \lut_$abc$1042$li51_li51_input_0_2 ;
    wire \lut_$abc$1042$li52_li52_input_0_0 ;
    wire \lut_$abc$1042$li19_li19_input_0_0 ;
    wire \lut_$abc$1042$li18_li18_input_0_0 ;
    wire \lut_$abc$1042$li49_li49_input_0_4 ;
    wire \lut_$abc$1042$li47_li47_input_0_4 ;
    wire \lut_$abc$1042$li15_li15_input_0_0 ;
    wire \lut_$abc$1042$li48_li48_input_0_0 ;
    wire \lut_$abc$1042$li16_li16_input_0_0 ;
    wire \lut_$abc$1042$li33_li33_input_0_2 ;
    wire \lut_$abc$1042$li34_li34_input_0_4 ;
    wire \lut_$abc$1042$li05_li05_input_0_4 ;
    wire \lut_$abc$1042$li37_li37_input_0_2 ;
    wire \lut_$abc$1042$li02_li02_input_0_0 ;
    wire \lut_$abc$1042$li13_li13_input_0_2 ;
    wire \lut_$abc$1042$li45_li45_input_0_0 ;
    wire \lut_$abc$1042$li12_li12_input_0_0 ;
    wire \lut_$abc$1042$li44_li44_input_0_0 ;
    wire \lut_$abc$1042$li11_li11_input_0_0 ;
    wire \lut_$abc$1042$li41_li41_input_0_0 ;
    wire \lut_$abc$1042$li08_li08_input_0_0 ;
    wire \lut_$abc$1042$li42_li42_input_0_2 ;
    wire \lut_$abc$1042$li43_li43_input_0_0 ;
    wire \lut_$abc$1042$li10_li10_input_0_0 ;
    wire \lut_$abc$1042$li09_li09_input_0_0 ;
    wire \lut_$abc$1042$li40_li40_input_0_4 ;
    wire \lut_$abc$1042$li39_li39_input_0_4 ;
    wire \lut_$abc$1042$li07_li07_input_0_0 ;
    wire \lut_$abc$1042$li32_li32_input_0_0 ;
    wire \lut_$abc$1042$li00_li00_input_0_0 ;
    wire \lut_$abc$1042$li03_li03_input_0_2 ;
    wire \lut_$abc$1042$li04_li04_input_0_4 ;
    wire \lut_$abc$1042$li38_li38_input_0_4 ;
    wire \lut_$abc$1042$li06_li06_input_0_2 ;
    wire \lut_$abc$1042$li36_li36_input_0_0 ;
    wire \lut_$abc$1042$li35_li35_input_0_0 ;
    wire \lut_$abc$1042$li01_li01_input_0_0 ;
    wire \lut_$iopadmap$out[31]_input_0_3 ;
    wire \lut_$iopadmap$out[30]_input_0_3 ;
    wire \lut_$iopadmap$out[25]_input_0_1 ;
    wire \lut_$iopadmap$out[23]_input_0_3 ;
    wire \lut_$iopadmap$out[24]_input_0_1 ;
    wire \lut_$iopadmap$out[29]_input_0_3 ;
    wire \lut_$iopadmap$out[28]_input_0_3 ;
    wire \lut_$iopadmap$out[27]_input_0_3 ;
    wire \lut_$iopadmap$out[14]_input_0_1 ;
    wire \lut_$iopadmap$out[26]_input_0_1 ;
    wire \lut_$iopadmap$out[22]_input_0_4 ;
    wire \lut_$iopadmap$out[21]_input_0_4 ;
    wire \lut_$iopadmap$out[20]_input_0_1 ;
    wire \lut_$iopadmap$out[19]_input_0_0 ;
    wire \lut_$iopadmap$out[18]_input_0_4 ;
    wire \lut_$iopadmap$out[17]_input_0_2 ;
    wire \lut_$iopadmap$out[15]_input_0_3 ;
    wire \lut_$iopadmap$out[16]_input_0_3 ;
    wire \lut_$iopadmap$out[1]_input_0_4 ;
    wire \lut_$iopadmap$out[5]_input_0_1 ;
    wire \lut_$iopadmap$out[2]_input_0_2 ;
    wire \lut_$iopadmap$out[13]_input_0_4 ;
    wire \lut_$iopadmap$out[12]_input_0_4 ;
    wire \lut_$iopadmap$out[11]_input_0_1 ;
    wire \lut_$iopadmap$out[10]_input_0_0 ;
    wire \lut_$iopadmap$out[9]_input_0_4 ;
    wire \lut_$iopadmap$out[8]_input_0_2 ;
    wire \lut_$iopadmap$out[7]_input_0_3 ;
    wire \lut_$iopadmap$out[0]_input_0_3 ;
    wire \lut_$iopadmap$out[3]_input_0_4 ;
    wire \lut_$iopadmap$out[6]_input_0_1 ;
    wire \lut_$iopadmap$out[4]_input_0_2 ;
    wire \lut_genblk1[0].a0.b[13]_input_0_2 ;
    wire \lut_genblk1[1].a0.b[13]_input_0_2 ;
    wire \lut_genblk1[1].a0.a[9]_input_0_2 ;
    wire \lut_genblk1[0].a0.a[9]_input_0_2 ;
    wire \lut_genblk1[1].a0.a[5]_input_0_4 ;
    wire \lut_genblk1[0].a0.a[5]_input_0_4 ;
    wire \lut_genblk1[0].a0.b[11]_input_0_2 ;
    wire \lut_genblk1[1].a0.b[11]_input_0_2 ;
    wire \lut_genblk1[0].a0.a[3]_input_0_4 ;
    wire \lut_genblk1[1].a0.a[3]_input_0_4 ;
    wire \lut_genblk1[1].a0.a[6]_input_0_4 ;
    wire \lut_genblk1[0].a0.a[6]_input_0_4 ;
    wire \lut_genblk1[1].a0.b[15]_input_0_4 ;
    wire \lut_genblk1[0].a0.b[15]_input_0_4 ;
    wire \lut_genblk1[1].a0.a[0]_input_0_4 ;
    wire \lut_genblk1[0].a0.a[0]_input_0_4 ;
    wire \lut_genblk1[1].a0.b[8]_input_0_0 ;
    wire \lut_genblk1[0].a0.b[8]_input_0_0 ;
    wire \lut_genblk1[1].a0.b[6]_input_0_2 ;
    wire \lut_genblk1[0].a0.b[6]_input_0_2 ;
    wire \lut_genblk1[1].a0.b[4]_input_0_4 ;
    wire \lut_genblk1[0].a0.b[4]_input_0_4 ;
    wire \lut_genblk1[0].a0.a[12]_input_0_0 ;
    wire \lut_genblk1[1].a0.a[12]_input_0_0 ;
    wire \lut_genblk1[0].a0.b[0]_input_0_0 ;
    wire \lut_genblk1[1].a0.b[0]_input_0_0 ;
    wire \lut_genblk1[1].a0.b[2]_input_0_2 ;
    wire \lut_genblk1[0].a0.b[2]_input_0_2 ;
    wire \lut_genblk1[0].a0.a[14]_input_0_2 ;
    wire \lut_genblk1[1].a0.a[14]_input_0_2 ;
    wire \lut_genblk1[1].a0.a[1]_input_0_4 ;
    wire \lut_genblk1[0].a0.a[1]_input_0_4 ;
    wire \lut_genblk1[1].a0.a[8]_input_0_0 ;
    wire \lut_genblk1[0].a0.a[8]_input_0_0 ;
    wire \lut_genblk1[1].a0.a[4]_input_0_2 ;
    wire \lut_genblk1[0].a0.a[4]_input_0_2 ;
    wire \lut_genblk1[1].a0.a[2]_input_0_4 ;
    wire \lut_genblk1[0].a0.a[2]_input_0_4 ;
    wire \lut_genblk1[0].a0.a[13]_input_0_0 ;
    wire \lut_genblk1[1].a0.a[13]_input_0_0 ;
    wire \lut_genblk1[0].a0.a[10]_input_0_0 ;
    wire \lut_genblk1[1].a0.a[10]_input_0_0 ;
    wire \lut_genblk1[1].a0.a[7]_input_0_2 ;
    wire \lut_genblk1[0].a0.a[7]_input_0_2 ;
    wire \lut_genblk1[0].a0.a[11]_input_0_2 ;
    wire \lut_genblk1[1].a0.a[11]_input_0_2 ;
    wire \lut_genblk1[1].a0.a[15]_input_0_4 ;
    wire \lut_genblk1[0].a0.a[15]_input_0_4 ;
    wire \lut_genblk1[0].a0.b[1]_input_0_0 ;
    wire \lut_genblk1[1].a0.b[1]_input_0_0 ;
    wire \lut_genblk1[1].a0.b[3]_input_0_2 ;
    wire \lut_genblk1[0].a0.b[3]_input_0_2 ;
    wire \lut_genblk1[1].a0.b[5]_input_0_4 ;
    wire \lut_genblk1[0].a0.b[5]_input_0_4 ;
    wire \lut_genblk1[0].a0.b[12]_input_0_0 ;
    wire \lut_genblk1[1].a0.b[12]_input_0_0 ;
    wire \lut_genblk1[0].a0.b[9]_input_0_0 ;
    wire \lut_genblk1[1].a0.b[9]_input_0_0 ;
    wire \lut_genblk1[1].a0.b[7]_input_0_2 ;
    wire \lut_genblk1[0].a0.b[7]_input_0_2 ;
    wire \lut_genblk1[0].a0.b[10]_input_0_2 ;
    wire \lut_genblk1[1].a0.b[10]_input_0_2 ;
    wire \lut_genblk1[0].a0.b[14]_input_0_0 ;
    wire \lut_genblk1[1].a0.b[14]_input_0_0 ;
    wire \$iopadmap$out[0]_input_0_0 ;
    wire \$iopadmap$out[1]_input_0_0 ;
    wire \$iopadmap$out[2]_input_0_0 ;
    wire \$iopadmap$out[3]_input_0_0 ;
    wire \$iopadmap$out[4]_input_0_0 ;
    wire \$iopadmap$out[5]_input_0_0 ;
    wire \$iopadmap$out[6]_input_0_0 ;
    wire \$iopadmap$out[7]_input_0_0 ;
    wire \$iopadmap$out[8]_input_0_0 ;
    wire \$iopadmap$out[9]_input_0_0 ;
    wire \$iopadmap$out[10]_input_0_0 ;
    wire \$iopadmap$out[11]_input_0_0 ;
    wire \$iopadmap$out[12]_input_0_0 ;
    wire \$iopadmap$out[13]_input_0_0 ;
    wire \$iopadmap$out[14]_input_0_0 ;
    wire \$iopadmap$out[15]_input_0_0 ;
    wire \$iopadmap$out[16]_input_0_0 ;
    wire \$iopadmap$out[17]_input_0_0 ;
    wire \$iopadmap$out[18]_input_0_0 ;
    wire \$iopadmap$out[19]_input_0_0 ;
    wire \$iopadmap$out[20]_input_0_0 ;
    wire \$iopadmap$out[21]_input_0_0 ;
    wire \$iopadmap$out[22]_input_0_0 ;
    wire \$iopadmap$out[23]_input_0_0 ;
    wire \$iopadmap$out[24]_input_0_0 ;
    wire \$iopadmap$out[25]_input_0_0 ;
    wire \$iopadmap$out[26]_input_0_0 ;
    wire \$iopadmap$out[27]_input_0_0 ;
    wire \$iopadmap$out[28]_input_0_0 ;
    wire \$iopadmap$out[29]_input_0_0 ;
    wire \$iopadmap$out[30]_input_0_0 ;
    wire \$iopadmap$out[31]_input_0_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_2_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_3_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_1 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_2 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_2_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_3_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_1 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_2 ;
    wire \adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_0_0 ;
    wire \adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_1_0 ;
    wire \adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_0_0 ;
    wire \adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[31]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[31]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[30]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[30]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[23]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[23]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[31]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[31]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[25]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[25]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[24]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[24]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[30]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[30]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[23]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[23]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[24]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[24]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[29]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[29]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[29]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[29]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[28]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[28]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[28]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[28]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[27]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[27]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[14]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[14]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[26]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[26]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[27]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[27]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[26]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[26]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[14]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[14]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[25]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[25]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[22]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[22]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[22]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[22]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[21]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[21]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[21]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[21]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[20]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[20]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[18]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[18]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[17]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[17]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[19]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[19]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[20]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[20]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[19]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[19]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[18]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[18]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[17]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[17]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[15]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[15]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[15]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[15]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[16]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[16]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[16]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[16]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[1]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[1]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[2]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[2]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[5]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[5]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[5]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[5]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[2]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[2]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[13]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[13]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[13]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[13]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[12]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[12]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[12]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[12]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[11]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[11]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[9]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[9]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[8]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[8]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[10]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[10]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[11]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[11]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[10]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[10]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[9]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[9]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[8]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[8]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[7]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[7]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[7]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[7]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[0]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[0]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[0]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[0]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[3]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[3]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[4]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[4]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[6]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[6]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[6]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[6]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[4]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[4]_input_2_0 ;
    wire \dffre_genblk1[1].a0.out[3]_input_1_0 ;
    wire \dffre_genblk1[1].a0.out[3]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[1]_input_1_0 ;
    wire \dffre_genblk1[0].a0.out[1]_input_2_0 ;
    wire \dffre_genblk1[0].a0.out[0]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_input_0_2 ;
    wire \lut_$iopadmap$out[0]_input_0_2 ;
    wire \dffre_genblk1[0].a0.out[1]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_input_0_3 ;
    wire \lut_$iopadmap$out[1]_input_0_0 ;
    wire \dffre_genblk1[0].a0.out[2]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_input_0_0 ;
    wire \lut_$iopadmap$out[2]_input_0_4 ;
    wire \dffre_genblk1[0].a0.out[3]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_input_0_3 ;
    wire \lut_$iopadmap$out[3]_input_0_3 ;
    wire \dffre_genblk1[0].a0.out[4]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_input_0_3 ;
    wire \lut_$iopadmap$out[4]_input_0_3 ;
    wire \dffre_genblk1[0].a0.out[5]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_input_0_1 ;
    wire \lut_$iopadmap$out[5]_input_0_4 ;
    wire \dffre_genblk1[0].a0.out[6]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_input_0_0 ;
    wire \lut_$iopadmap$out[6]_input_0_0 ;
    wire \dffre_genblk1[0].a0.out[7]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_input_0_1 ;
    wire \lut_$iopadmap$out[7]_input_0_1 ;
    wire \dffre_genblk1[0].a0.out[8]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_input_0_3 ;
    wire \lut_$iopadmap$out[8]_input_0_1 ;
    wire \dffre_genblk1[0].a0.out[9]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_input_0_3 ;
    wire \lut_$iopadmap$out[9]_input_0_1 ;
    wire \dffre_genblk1[0].a0.out[10]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_input_0_1 ;
    wire \lut_$iopadmap$out[10]_input_0_4 ;
    wire \dffre_genblk1[0].a0.out[11]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_input_0_1 ;
    wire \lut_$iopadmap$out[11]_input_0_2 ;
    wire \dffre_genblk1[0].a0.out[12]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_input_0_2 ;
    wire \lut_$iopadmap$out[12]_input_0_2 ;
    wire \dffre_genblk1[0].a0.out[13]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_input_0_2 ;
    wire \lut_$iopadmap$out[13]_input_0_3 ;
    wire \dffre_genblk1[0].a0.out[14]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_input_0_4 ;
    wire \lut_$iopadmap$out[14]_input_0_3 ;
    wire \dffre_genblk1[0].a0.out[15]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_input_0_1 ;
    wire \lut_$iopadmap$out[15]_input_0_1 ;
    wire \dffre_genblk1[0].a0.out[16]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_input_0_3 ;
    wire \lut_$iopadmap$out[16]_input_0_2 ;
    wire \dffre_genblk1[0].a0.out[17]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_input_0_3 ;
    wire \lut_$iopadmap$out[17]_input_0_1 ;
    wire \dffre_genblk1[0].a0.out[18]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_input_0_1 ;
    wire \lut_$iopadmap$out[18]_input_0_1 ;
    wire \dffre_genblk1[0].a0.out[19]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_input_0_1 ;
    wire \lut_$iopadmap$out[19]_input_0_4 ;
    wire \dffre_genblk1[0].a0.out[20]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_input_0_2 ;
    wire \lut_$iopadmap$out[20]_input_0_2 ;
    wire \dffre_genblk1[0].a0.out[21]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_input_0_2 ;
    wire \lut_$iopadmap$out[21]_input_0_2 ;
    wire \dffre_genblk1[0].a0.out[22]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_input_0_4 ;
    wire \lut_$iopadmap$out[22]_input_0_3 ;
    wire \dffre_genblk1[0].a0.out[23]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_input_0_0 ;
    wire \lut_$iopadmap$out[23]_input_0_4 ;
    wire \dffre_genblk1[0].a0.out[24]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_input_0_4 ;
    wire \lut_$iopadmap$out[24]_input_0_4 ;
    wire \dffre_genblk1[0].a0.out[25]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_input_0_2 ;
    wire \lut_$iopadmap$out[25]_input_0_0 ;
    wire \dffre_genblk1[0].a0.out[26]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_input_0_2 ;
    wire \lut_$iopadmap$out[26]_input_0_4 ;
    wire \dffre_genblk1[0].a0.out[27]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_input_0_4 ;
    wire \lut_$iopadmap$out[27]_input_0_2 ;
    wire \dffre_genblk1[0].a0.out[28]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_input_0_3 ;
    wire \lut_$iopadmap$out[28]_input_0_2 ;
    wire \dffre_genblk1[0].a0.out[29]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_input_0_4 ;
    wire \lut_$iopadmap$out[29]_input_0_1 ;
    wire \dffre_genblk1[0].a0.out[30]_input_0_0 ;
    wire \lut_$abc$1042$li31_li31_input_0_0 ;
    wire \lut_$abc$1042$li30_li30_input_0_0 ;
    wire \lut_$iopadmap$out[30]_input_0_0 ;
    wire \dffre_genblk1[0].a0.out[31]_input_0_0 ;
    wire \lut_$abc$1042$li31_li31_input_0_1 ;
    wire \lut_$iopadmap$out[31]_input_0_1 ;
    wire \dffre_genblk1[1].a0.out[0]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_input_0_2 ;
    wire \lut_$iopadmap$out[0]_input_0_1 ;
    wire \dffre_genblk1[1].a0.out[1]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_input_0_3 ;
    wire \lut_$iopadmap$out[1]_input_0_3 ;
    wire \dffre_genblk1[1].a0.out[2]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_input_0_0 ;
    wire \lut_$iopadmap$out[2]_input_0_3 ;
    wire \dffre_genblk1[1].a0.out[3]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_input_0_3 ;
    wire \lut_$iopadmap$out[3]_input_0_0 ;
    wire \dffre_genblk1[1].a0.out[4]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_input_0_3 ;
    wire \lut_$iopadmap$out[4]_input_0_4 ;
    wire \dffre_genblk1[1].a0.out[5]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_input_0_1 ;
    wire \lut_$iopadmap$out[5]_input_0_0 ;
    wire \dffre_genblk1[1].a0.out[6]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_input_0_0 ;
    wire \lut_$iopadmap$out[6]_input_0_4 ;
    wire \dffre_genblk1[1].a0.out[7]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_input_0_1 ;
    wire \lut_$iopadmap$out[7]_input_0_0 ;
    wire \dffre_genblk1[1].a0.out[8]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_input_0_3 ;
    wire \lut_$iopadmap$out[8]_input_0_0 ;
    wire \dffre_genblk1[1].a0.out[9]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_input_0_3 ;
    wire \lut_$iopadmap$out[9]_input_0_3 ;
    wire \dffre_genblk1[1].a0.out[10]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_input_0_1 ;
    wire \lut_$iopadmap$out[10]_input_0_3 ;
    wire \dffre_genblk1[1].a0.out[11]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_input_0_1 ;
    wire \lut_$iopadmap$out[11]_input_0_4 ;
    wire \dffre_genblk1[1].a0.out[12]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_input_0_2 ;
    wire \lut_$iopadmap$out[12]_input_0_1 ;
    wire \dffre_genblk1[1].a0.out[13]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_input_0_2 ;
    wire \lut_$iopadmap$out[13]_input_0_0 ;
    wire \dffre_genblk1[1].a0.out[14]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_input_0_4 ;
    wire \lut_$iopadmap$out[14]_input_0_0 ;
    wire \dffre_genblk1[1].a0.out[15]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_input_0_1 ;
    wire \lut_$iopadmap$out[15]_input_0_0 ;
    wire \dffre_genblk1[1].a0.out[16]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_input_0_3 ;
    wire \lut_$iopadmap$out[16]_input_0_1 ;
    wire \dffre_genblk1[1].a0.out[17]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_input_0_3 ;
    wire \lut_$iopadmap$out[17]_input_0_0 ;
    wire \dffre_genblk1[1].a0.out[18]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_input_0_1 ;
    wire \lut_$iopadmap$out[18]_input_0_3 ;
    wire \dffre_genblk1[1].a0.out[19]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_input_0_1 ;
    wire \lut_$iopadmap$out[19]_input_0_3 ;
    wire \dffre_genblk1[1].a0.out[20]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_input_0_2 ;
    wire \lut_$iopadmap$out[20]_input_0_4 ;
    wire \dffre_genblk1[1].a0.out[21]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_input_0_2 ;
    wire \lut_$iopadmap$out[21]_input_0_1 ;
    wire \dffre_genblk1[1].a0.out[22]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_input_0_4 ;
    wire \lut_$iopadmap$out[22]_input_0_0 ;
    wire \dffre_genblk1[1].a0.out[23]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_input_0_0 ;
    wire \lut_$iopadmap$out[23]_input_0_1 ;
    wire \dffre_genblk1[1].a0.out[24]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_input_0_4 ;
    wire \lut_$iopadmap$out[24]_input_0_3 ;
    wire \dffre_genblk1[1].a0.out[25]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_input_0_2 ;
    wire \lut_$iopadmap$out[25]_input_0_3 ;
    wire \dffre_genblk1[1].a0.out[26]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_input_0_2 ;
    wire \lut_$iopadmap$out[26]_input_0_3 ;
    wire \dffre_genblk1[1].a0.out[27]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_input_0_4 ;
    wire \lut_$iopadmap$out[27]_input_0_4 ;
    wire \dffre_genblk1[1].a0.out[28]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_input_0_3 ;
    wire \lut_$iopadmap$out[28]_input_0_1 ;
    wire \dffre_genblk1[1].a0.out[29]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_input_0_4 ;
    wire \lut_$iopadmap$out[29]_input_0_0 ;
    wire \dffre_genblk1[1].a0.out[30]_input_0_0 ;
    wire \lut_$iopadmap$out[30]_input_0_4 ;
    wire \lut_$abc$1042$li63_li63_input_0_4 ;
    wire \lut_$abc$1042$li62_li62_input_0_4 ;
    wire \dffre_genblk1[1].a0.out[31]_input_0_0 ;
    wire \lut_$iopadmap$out[31]_input_0_2 ;
    wire \lut_$abc$1042$li63_li63_input_0_2 ;
    wire \lut_$abc$1042$li63_li63_input_0_3 ;
    wire \lut_$abc$1042$li63_li63_input_0_1 ;
    wire \lut_$abc$1042$li62_li62_input_0_2 ;
    wire \lut_$abc$1042$li63_li63_input_0_5 ;
    wire \lut_$abc$1042$li62_li62_input_0_1 ;
    wire \lut_$abc$1042$li61_li61_input_0_0 ;
    wire \lut_$abc$1042$li60_li60_input_0_4 ;
    wire \lut_$abc$1042$li59_li59_input_0_1 ;
    wire \lut_$abc$1042$li58_li58_input_0_0 ;
    wire \lut_$abc$1042$li57_li57_input_0_4 ;
    wire \lut_$abc$1042$li56_li56_input_0_2 ;
    wire \lut_$abc$1042$li55_li55_input_0_4 ;
    wire \lut_$abc$1042$li54_li54_input_0_3 ;
    wire \lut_$abc$1042$li53_li53_input_0_3 ;
    wire \lut_$abc$1042$li52_li52_input_0_1 ;
    wire \lut_$abc$1042$li51_li51_input_0_1 ;
    wire \lut_$abc$1042$li50_li50_input_0_2 ;
    wire \lut_$abc$1042$li49_li49_input_0_3 ;
    wire \lut_$abc$1042$li48_li48_input_0_1 ;
    wire \lut_$abc$1042$li47_li47_input_0_2 ;
    wire \lut_$abc$1042$li46_li46_input_0_0 ;
    wire \lut_$abc$1042$li45_li45_input_0_3 ;
    wire \lut_$abc$1042$li44_li44_input_0_3 ;
    wire \lut_$abc$1042$li43_li43_input_0_1 ;
    wire \lut_$abc$1042$li42_li42_input_0_1 ;
    wire \lut_$abc$1042$li41_li41_input_0_2 ;
    wire \lut_$abc$1042$li40_li40_input_0_3 ;
    wire \lut_$abc$1042$li39_li39_input_0_2 ;
    wire \lut_$abc$1042$li38_li38_input_0_0 ;
    wire \lut_$abc$1042$li37_li37_input_0_3 ;
    wire \lut_$abc$1042$li36_li36_input_0_1 ;
    wire \lut_$abc$1042$li35_li35_input_0_3 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_13 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_14 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_1 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_2 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_4 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_7 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_10 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_13 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_3 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_6 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_9 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_12 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_15 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_16 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_17 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_0_0 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_13 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_14 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_10 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_11 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_7 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_8 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_4 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_5 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_1 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_2 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_14 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_15 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_16 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_17 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_18 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_19 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_11 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_12 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_8 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_9 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_5 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_6 ;
    wire \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_3 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_15 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_16 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_17 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_12 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_11 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_10 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_9 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_8 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_7 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_6 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_5 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_4 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_3 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_2 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_1 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_0 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_15 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_16 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_17 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_18 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_19 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_14 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_13 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_12 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_11 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_10 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_9 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_8 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_7 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_6 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_5 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_4 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_3 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_2 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_1 ;
    wire \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_0 ;
    wire \lut_$abc$1042$li00_li00_input_0_4 ;
    wire \lut_$abc$1042$li01_li01_input_0_4 ;
    wire \lut_$abc$1042$li02_li02_input_0_1 ;
    wire \lut_$abc$1042$li03_li03_input_0_1 ;
    wire \lut_$abc$1042$li04_li04_input_0_2 ;
    wire \lut_$abc$1042$li05_li05_input_0_0 ;
    wire \lut_$abc$1042$li06_li06_input_0_3 ;
    wire \lut_$abc$1042$li07_li07_input_0_3 ;
    wire \lut_$abc$1042$li08_li08_input_0_3 ;
    wire \lut_$abc$1042$li09_li09_input_0_2 ;
    wire \lut_$abc$1042$li10_li10_input_0_2 ;
    wire \lut_$abc$1042$li11_li11_input_0_3 ;
    wire \lut_$abc$1042$li12_li12_input_0_1 ;
    wire \lut_$abc$1042$li13_li13_input_0_1 ;
    wire \lut_$abc$1042$li14_li14_input_0_4 ;
    wire \lut_$abc$1042$li15_li15_input_0_3 ;
    wire \lut_$abc$1042$li16_li16_input_0_4 ;
    wire \lut_$abc$1042$li17_li17_input_0_3 ;
    wire \lut_$abc$1042$li18_li18_input_0_2 ;
    wire \lut_$abc$1042$li19_li19_input_0_2 ;
    wire \lut_$abc$1042$li20_li20_input_0_3 ;
    wire \lut_$abc$1042$li21_li21_input_0_1 ;
    wire \lut_$abc$1042$li22_li22_input_0_1 ;
    wire \lut_$abc$1042$li23_li23_input_0_3 ;
    wire \lut_$abc$1042$li24_li24_input_0_2 ;
    wire \lut_$abc$1042$li25_li25_input_0_3 ;
    wire \lut_$abc$1042$li26_li26_input_0_2 ;
    wire \lut_$abc$1042$li27_li27_input_0_1 ;
    wire \lut_$abc$1042$li28_li28_input_0_1 ;
    wire \lut_$abc$1042$li29_li29_input_0_2 ;
    wire \lut_$abc$1042$li31_li31_input_0_2 ;
    wire \lut_$abc$1042$li30_li30_input_0_1 ;
    wire \lut_$abc$1042$li31_li31_input_0_3 ;
    wire \lut_$abc$1042$li30_li30_input_0_3 ;
    wire \lut_$abc$1042$li31_li31_input_0_5 ;
    wire \lut_$abc$1042$li32_li32_input_0_1 ;
    wire \lut_$abc$1042$li33_li33_input_0_1 ;
    wire \lut_$abc$1042$li34_li34_input_0_2 ;
    wire \adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_2_0 ;
    wire \adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_2_0 ;

    //IO assignments
    assign \$iopadmap$out[0]  = \$iopadmap$out[0]_input_0_0 ;
    assign \$iopadmap$out[1]  = \$iopadmap$out[1]_input_0_0 ;
    assign \$iopadmap$out[2]  = \$iopadmap$out[2]_input_0_0 ;
    assign \$iopadmap$out[3]  = \$iopadmap$out[3]_input_0_0 ;
    assign \$iopadmap$out[4]  = \$iopadmap$out[4]_input_0_0 ;
    assign \$iopadmap$out[5]  = \$iopadmap$out[5]_input_0_0 ;
    assign \$iopadmap$out[6]  = \$iopadmap$out[6]_input_0_0 ;
    assign \$iopadmap$out[7]  = \$iopadmap$out[7]_input_0_0 ;
    assign \$iopadmap$out[8]  = \$iopadmap$out[8]_input_0_0 ;
    assign \$iopadmap$out[9]  = \$iopadmap$out[9]_input_0_0 ;
    assign \$iopadmap$out[10]  = \$iopadmap$out[10]_input_0_0 ;
    assign \$iopadmap$out[11]  = \$iopadmap$out[11]_input_0_0 ;
    assign \$iopadmap$out[12]  = \$iopadmap$out[12]_input_0_0 ;
    assign \$iopadmap$out[13]  = \$iopadmap$out[13]_input_0_0 ;
    assign \$iopadmap$out[14]  = \$iopadmap$out[14]_input_0_0 ;
    assign \$iopadmap$out[15]  = \$iopadmap$out[15]_input_0_0 ;
    assign \$iopadmap$out[16]  = \$iopadmap$out[16]_input_0_0 ;
    assign \$iopadmap$out[17]  = \$iopadmap$out[17]_input_0_0 ;
    assign \$iopadmap$out[18]  = \$iopadmap$out[18]_input_0_0 ;
    assign \$iopadmap$out[19]  = \$iopadmap$out[19]_input_0_0 ;
    assign \$iopadmap$out[20]  = \$iopadmap$out[20]_input_0_0 ;
    assign \$iopadmap$out[21]  = \$iopadmap$out[21]_input_0_0 ;
    assign \$iopadmap$out[22]  = \$iopadmap$out[22]_input_0_0 ;
    assign \$iopadmap$out[23]  = \$iopadmap$out[23]_input_0_0 ;
    assign \$iopadmap$out[24]  = \$iopadmap$out[24]_input_0_0 ;
    assign \$iopadmap$out[25]  = \$iopadmap$out[25]_input_0_0 ;
    assign \$iopadmap$out[26]  = \$iopadmap$out[26]_input_0_0 ;
    assign \$iopadmap$out[27]  = \$iopadmap$out[27]_input_0_0 ;
    assign \$iopadmap$out[28]  = \$iopadmap$out[28]_input_0_0 ;
    assign \$iopadmap$out[29]  = \$iopadmap$out[29]_input_0_0 ;
    assign \$iopadmap$out[30]  = \$iopadmap$out[30]_input_0_0 ;
    assign \$iopadmap$out[31]  = \$iopadmap$out[31]_input_0_0 ;
    assign \$iopadmap$a[0]_output_0_0  = \$iopadmap$a[0] ;
    assign \$iopadmap$a[1]_output_0_0  = \$iopadmap$a[1] ;
    assign \$iopadmap$a[2]_output_0_0  = \$iopadmap$a[2] ;
    assign \$iopadmap$a[3]_output_0_0  = \$iopadmap$a[3] ;
    assign \$iopadmap$a[4]_output_0_0  = \$iopadmap$a[4] ;
    assign \$iopadmap$a[5]_output_0_0  = \$iopadmap$a[5] ;
    assign \$iopadmap$a[6]_output_0_0  = \$iopadmap$a[6] ;
    assign \$iopadmap$a[7]_output_0_0  = \$iopadmap$a[7] ;
    assign \$iopadmap$a[8]_output_0_0  = \$iopadmap$a[8] ;
    assign \$iopadmap$a[9]_output_0_0  = \$iopadmap$a[9] ;
    assign \$iopadmap$a[10]_output_0_0  = \$iopadmap$a[10] ;
    assign \$iopadmap$a[11]_output_0_0  = \$iopadmap$a[11] ;
    assign \$iopadmap$a[12]_output_0_0  = \$iopadmap$a[12] ;
    assign \$iopadmap$a[13]_output_0_0  = \$iopadmap$a[13] ;
    assign \$iopadmap$a[14]_output_0_0  = \$iopadmap$a[14] ;
    assign \$iopadmap$a[15]_output_0_0  = \$iopadmap$a[15] ;
    assign \$iopadmap$b[0]_output_0_0  = \$iopadmap$b[0] ;
    assign \$iopadmap$b[1]_output_0_0  = \$iopadmap$b[1] ;
    assign \$iopadmap$b[2]_output_0_0  = \$iopadmap$b[2] ;
    assign \$iopadmap$b[3]_output_0_0  = \$iopadmap$b[3] ;
    assign \$iopadmap$b[4]_output_0_0  = \$iopadmap$b[4] ;
    assign \$iopadmap$b[5]_output_0_0  = \$iopadmap$b[5] ;
    assign \$iopadmap$b[6]_output_0_0  = \$iopadmap$b[6] ;
    assign \$iopadmap$b[7]_output_0_0  = \$iopadmap$b[7] ;
    assign \$iopadmap$b[8]_output_0_0  = \$iopadmap$b[8] ;
    assign \$iopadmap$b[9]_output_0_0  = \$iopadmap$b[9] ;
    assign \$iopadmap$b[10]_output_0_0  = \$iopadmap$b[10] ;
    assign \$iopadmap$b[11]_output_0_0  = \$iopadmap$b[11] ;
    assign \$iopadmap$b[12]_output_0_0  = \$iopadmap$b[12] ;
    assign \$iopadmap$b[13]_output_0_0  = \$iopadmap$b[13] ;
    assign \$iopadmap$b[14]_output_0_0  = \$iopadmap$b[14] ;
    assign \$iopadmap$b[15]_output_0_0  = \$iopadmap$b[15] ;
    assign \$auto$clkbufmap.cc:294:execute$4275_output_0_0  = \$auto$clkbufmap.cc:294:execute$4275 ;
    assign \$iopadmap$reset_output_0_0  = \$iopadmap$reset ;
    assign \$iopadmap$id[1]_output_0_0  = \$iopadmap$id[1] ;

    //Interconnect
    fpga_interconnect \routing_segment_$iopadmap$a[0]_output_0_0_to_lut_genblk1[1].a0.a[0]_input_0_1  (
        .datain(\$iopadmap$a[0]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[0]_output_0_0_to_lut_genblk1[0].a0.a[0]_input_0_1  (
        .datain(\$iopadmap$a[0]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[1]_output_0_0_to_lut_genblk1[1].a0.a[1]_input_0_1  (
        .datain(\$iopadmap$a[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[1]_output_0_0_to_lut_genblk1[0].a0.a[1]_input_0_1  (
        .datain(\$iopadmap$a[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[2]_output_0_0_to_lut_genblk1[1].a0.a[2]_input_0_2  (
        .datain(\$iopadmap$a[2]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[2]_output_0_0_to_lut_genblk1[0].a0.a[2]_input_0_2  (
        .datain(\$iopadmap$a[2]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[3]_output_0_0_to_lut_genblk1[0].a0.a[3]_input_0_3  (
        .datain(\$iopadmap$a[3]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[3]_output_0_0_to_lut_genblk1[1].a0.a[3]_input_0_3  (
        .datain(\$iopadmap$a[3]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[4]_output_0_0_to_lut_genblk1[1].a0.a[4]_input_0_0  (
        .datain(\$iopadmap$a[4]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[4]_output_0_0_to_lut_genblk1[0].a0.a[4]_input_0_0  (
        .datain(\$iopadmap$a[4]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[5]_output_0_0_to_lut_genblk1[1].a0.a[5]_input_0_3  (
        .datain(\$iopadmap$a[5]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[5]_output_0_0_to_lut_genblk1[0].a0.a[5]_input_0_3  (
        .datain(\$iopadmap$a[5]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[6]_output_0_0_to_lut_genblk1[1].a0.a[6]_input_0_0  (
        .datain(\$iopadmap$a[6]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[6]_output_0_0_to_lut_genblk1[0].a0.a[6]_input_0_0  (
        .datain(\$iopadmap$a[6]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[7]_output_0_0_to_lut_genblk1[1].a0.a[7]_input_0_4  (
        .datain(\$iopadmap$a[7]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[7]_output_0_0_to_lut_genblk1[0].a0.a[7]_input_0_4  (
        .datain(\$iopadmap$a[7]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[8]_output_0_0_to_lut_genblk1[1].a0.a[8]_input_0_1  (
        .datain(\$iopadmap$a[8]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[8]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[8]_output_0_0_to_lut_genblk1[0].a0.a[8]_input_0_1  (
        .datain(\$iopadmap$a[8]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[8]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[9]_output_0_0_to_lut_genblk1[1].a0.a[9]_input_0_1  (
        .datain(\$iopadmap$a[9]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[9]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[9]_output_0_0_to_lut_genblk1[0].a0.a[9]_input_0_1  (
        .datain(\$iopadmap$a[9]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[9]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[10]_output_0_0_to_lut_genblk1[0].a0.a[10]_input_0_4  (
        .datain(\$iopadmap$a[10]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[10]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[10]_output_0_0_to_lut_genblk1[1].a0.a[10]_input_0_4  (
        .datain(\$iopadmap$a[10]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[10]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[11]_output_0_0_to_lut_genblk1[0].a0.a[11]_input_0_0  (
        .datain(\$iopadmap$a[11]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[11]_output_0_0_to_lut_genblk1[1].a0.a[11]_input_0_0  (
        .datain(\$iopadmap$a[11]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[12]_output_0_0_to_lut_genblk1[0].a0.a[12]_input_0_3  (
        .datain(\$iopadmap$a[12]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[12]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[12]_output_0_0_to_lut_genblk1[1].a0.a[12]_input_0_3  (
        .datain(\$iopadmap$a[12]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[12]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[13]_output_0_0_to_lut_genblk1[0].a0.a[13]_input_0_3  (
        .datain(\$iopadmap$a[13]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[13]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[13]_output_0_0_to_lut_genblk1[1].a0.a[13]_input_0_3  (
        .datain(\$iopadmap$a[13]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[13]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[14]_output_0_0_to_lut_genblk1[0].a0.a[14]_input_0_0  (
        .datain(\$iopadmap$a[14]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[14]_output_0_0_to_lut_genblk1[1].a0.a[14]_input_0_0  (
        .datain(\$iopadmap$a[14]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[15]_output_0_0_to_lut_genblk1[1].a0.a[15]_input_0_1  (
        .datain(\$iopadmap$a[15]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[15]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[15]_output_0_0_to_lut_genblk1[0].a0.a[15]_input_0_1  (
        .datain(\$iopadmap$a[15]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[15]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[0]_output_0_0_to_lut_genblk1[0].a0.b[0]_input_0_4  (
        .datain(\$iopadmap$b[0]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[0]_output_0_0_to_lut_genblk1[1].a0.b[0]_input_0_4  (
        .datain(\$iopadmap$b[0]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[1]_output_0_0_to_lut_genblk1[0].a0.b[1]_input_0_1  (
        .datain(\$iopadmap$b[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[1]_output_0_0_to_lut_genblk1[1].a0.b[1]_input_0_1  (
        .datain(\$iopadmap$b[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[2]_output_0_0_to_lut_genblk1[1].a0.b[2]_input_0_4  (
        .datain(\$iopadmap$b[2]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[2]_output_0_0_to_lut_genblk1[0].a0.b[2]_input_0_4  (
        .datain(\$iopadmap$b[2]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[3]_output_0_0_to_lut_genblk1[1].a0.b[3]_input_0_0  (
        .datain(\$iopadmap$b[3]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[3]_output_0_0_to_lut_genblk1[0].a0.b[3]_input_0_0  (
        .datain(\$iopadmap$b[3]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[4]_output_0_0_to_lut_genblk1[1].a0.b[4]_input_0_2  (
        .datain(\$iopadmap$b[4]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[4]_output_0_0_to_lut_genblk1[0].a0.b[4]_input_0_2  (
        .datain(\$iopadmap$b[4]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[5]_output_0_0_to_lut_genblk1[1].a0.b[5]_input_0_2  (
        .datain(\$iopadmap$b[5]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[5]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[5]_output_0_0_to_lut_genblk1[0].a0.b[5]_input_0_2  (
        .datain(\$iopadmap$b[5]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[5]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[6]_output_0_0_to_lut_genblk1[1].a0.b[6]_input_0_0  (
        .datain(\$iopadmap$b[6]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[6]_output_0_0_to_lut_genblk1[0].a0.b[6]_input_0_0  (
        .datain(\$iopadmap$b[6]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[7]_output_0_0_to_lut_genblk1[1].a0.b[7]_input_0_4  (
        .datain(\$iopadmap$b[7]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[7]_output_0_0_to_lut_genblk1[0].a0.b[7]_input_0_4  (
        .datain(\$iopadmap$b[7]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[8]_output_0_0_to_lut_genblk1[1].a0.b[8]_input_0_1  (
        .datain(\$iopadmap$b[8]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[8]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[8]_output_0_0_to_lut_genblk1[0].a0.b[8]_input_0_1  (
        .datain(\$iopadmap$b[8]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[8]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[9]_output_0_0_to_lut_genblk1[0].a0.b[9]_input_0_4  (
        .datain(\$iopadmap$b[9]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[9]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[9]_output_0_0_to_lut_genblk1[1].a0.b[9]_input_0_4  (
        .datain(\$iopadmap$b[9]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[9]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[10]_output_0_0_to_lut_genblk1[0].a0.b[10]_input_0_0  (
        .datain(\$iopadmap$b[10]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[10]_output_0_0_to_lut_genblk1[1].a0.b[10]_input_0_0  (
        .datain(\$iopadmap$b[10]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[11]_output_0_0_to_lut_genblk1[0].a0.b[11]_input_0_4  (
        .datain(\$iopadmap$b[11]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[11]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[11]_output_0_0_to_lut_genblk1[1].a0.b[11]_input_0_4  (
        .datain(\$iopadmap$b[11]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[11]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[12]_output_0_0_to_lut_genblk1[0].a0.b[12]_input_0_3  (
        .datain(\$iopadmap$b[12]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[12]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[12]_output_0_0_to_lut_genblk1[1].a0.b[12]_input_0_3  (
        .datain(\$iopadmap$b[12]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[12]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[13]_output_0_0_to_lut_genblk1[0].a0.b[13]_input_0_0  (
        .datain(\$iopadmap$b[13]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[13]_output_0_0_to_lut_genblk1[1].a0.b[13]_input_0_0  (
        .datain(\$iopadmap$b[13]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[14]_output_0_0_to_lut_genblk1[0].a0.b[14]_input_0_4  (
        .datain(\$iopadmap$b[14]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[14]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[14]_output_0_0_to_lut_genblk1[1].a0.b[14]_input_0_4  (
        .datain(\$iopadmap$b[14]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[14]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[15]_output_0_0_to_lut_genblk1[1].a0.b[15]_input_0_1  (
        .datain(\$iopadmap$b[15]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[15]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[15]_output_0_0_to_lut_genblk1[0].a0.b[15]_input_0_1  (
        .datain(\$iopadmap$b[15]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[15]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[31]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[30]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[23]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[31]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[25]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[24]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[30]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[23]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[24]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[29]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[29]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[28]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[28]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[27]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[14]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[26]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[27]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[26]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[14]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[25]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[22]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[22]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[21]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[21]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[20]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[18]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[17]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[19]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[20]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[19]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[18]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[17]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[15]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[15]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[16]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[16]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[13]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[13]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[12]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[12]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[11]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[9]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[8]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[10]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[11]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[10]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[9]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[8]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[1].a0.out[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$4275_output_0_0_to_dffre_genblk1[0].a0.out[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$4275_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li31_li31_input_0_4  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li31_li31_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li30_li30_input_0_2  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li30_li30_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li55_li55_input_0_2  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li55_li55_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li63_li63_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li63_li63_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li57_li57_input_0_2  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li57_li57_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li56_li56_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li56_li56_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li62_li62_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li62_li62_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li23_li23_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li23_li23_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li24_li24_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li24_li24_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li29_li29_input_0_4  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li29_li29_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li61_li61_input_0_4  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li61_li61_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li28_li28_input_0_4  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li28_li28_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li60_li60_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li60_li60_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li27_li27_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li27_li27_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li14_li14_input_0_2  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li14_li14_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li58_li58_input_0_2  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li58_li58_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li59_li59_input_0_4  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li59_li59_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li26_li26_input_0_4  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li26_li26_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li46_li46_input_0_4  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li46_li46_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li25_li25_input_0_4  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li25_li25_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li22_li22_input_0_2  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li22_li22_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li54_li54_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li54_li54_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li21_li21_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li21_li21_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li53_li53_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li53_li53_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li20_li20_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li20_li20_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li50_li50_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li50_li50_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li17_li17_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li17_li17_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li51_li51_input_0_2  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li51_li51_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li52_li52_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li52_li52_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li19_li19_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li19_li19_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li18_li18_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li18_li18_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li49_li49_input_0_4  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li49_li49_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li47_li47_input_0_4  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li47_li47_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li15_li15_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li15_li15_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li48_li48_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li48_li48_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li16_li16_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li16_li16_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li33_li33_input_0_2  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li33_li33_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li34_li34_input_0_4  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li34_li34_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li05_li05_input_0_4  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li05_li05_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li37_li37_input_0_2  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li37_li37_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li02_li02_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li02_li02_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li13_li13_input_0_2  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li13_li13_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li45_li45_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li45_li45_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li12_li12_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li12_li12_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li44_li44_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li44_li44_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li11_li11_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li11_li11_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li41_li41_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li41_li41_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li08_li08_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li08_li08_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li42_li42_input_0_2  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li42_li42_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li43_li43_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li43_li43_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li10_li10_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li10_li10_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li09_li09_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li09_li09_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li40_li40_input_0_4  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li40_li40_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li39_li39_input_0_4  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li39_li39_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li07_li07_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li07_li07_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li32_li32_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li32_li32_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li00_li00_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li00_li00_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li03_li03_input_0_2  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li03_li03_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li04_li04_input_0_4  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li04_li04_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li38_li38_input_0_4  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li38_li38_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li06_li06_input_0_2  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li06_li06_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li36_li36_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li36_li36_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li35_li35_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li35_li35_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$1042$li01_li01_input_0_0  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$1042$li01_li01_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[31]_input_0_3  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[31]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[30]_input_0_3  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[30]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[25]_input_0_1  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[25]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[23]_input_0_3  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[23]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[24]_input_0_1  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[24]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[29]_input_0_3  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[29]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[28]_input_0_3  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[28]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[27]_input_0_3  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[27]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[14]_input_0_1  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[14]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[26]_input_0_1  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[26]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[22]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[22]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[21]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[21]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[20]_input_0_1  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[20]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[19]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[18]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[18]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[17]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[17]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[15]_input_0_3  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[15]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[16]_input_0_3  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[16]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[1]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[5]_input_0_1  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[2]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[13]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[13]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[12]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[12]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[11]_input_0_1  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[11]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[10]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[9]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[9]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[8]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[8]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[7]_input_0_3  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[7]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[0]_input_0_3  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[3]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[6]_input_0_1  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_$iopadmap$out[4]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.b[13]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[13]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.b[13]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[13]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.a[9]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[9]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.a[9]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[9]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.a[5]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.a[5]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.b[11]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[11]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.b[11]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[11]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.a[3]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.a[3]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.a[6]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[6]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.a[6]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[6]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.b[15]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[15]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.b[15]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[15]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.a[0]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.a[0]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.b[8]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.b[8]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.b[6]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[6]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.b[6]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[6]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.b[4]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.b[4]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.a[12]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.a[12]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.b[0]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.b[0]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.b[2]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.b[2]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.a[14]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[14]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.a[14]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[14]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.a[1]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.a[1]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.a[8]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.a[8]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.a[4]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.a[4]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.a[2]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.a[2]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.a[13]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.a[13]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.a[10]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.a[10]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.a[7]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.a[7]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.a[11]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[11]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.a[11]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[11]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.a[15]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.a[15]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.a[15]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.a[15]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.b[1]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.b[1]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.b[3]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.b[3]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.b[5]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.b[5]_input_0_4  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.b[12]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.b[12]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.b[9]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.b[9]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.b[7]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.b[7]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.b[10]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[10]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.b[10]_input_0_2  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[10]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[0].a0.b[14]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[0].a0.b[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$id[1]_output_0_0_to_lut_genblk1[1].a0.b[14]_input_0_0  (
        .datain(\$iopadmap$id[1]_output_0_0 ),
        .dataout(\lut_genblk1[1].a0.b[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[0]_output_0_0_to_$iopadmap$out[0]_input_0_0  (
        .datain(\lut_$iopadmap$out[0]_output_0_0 ),
        .dataout(\$iopadmap$out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[1]_output_0_0_to_$iopadmap$out[1]_input_0_0  (
        .datain(\lut_$iopadmap$out[1]_output_0_0 ),
        .dataout(\$iopadmap$out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[2]_output_0_0_to_$iopadmap$out[2]_input_0_0  (
        .datain(\lut_$iopadmap$out[2]_output_0_0 ),
        .dataout(\$iopadmap$out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[3]_output_0_0_to_$iopadmap$out[3]_input_0_0  (
        .datain(\lut_$iopadmap$out[3]_output_0_0 ),
        .dataout(\$iopadmap$out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[4]_output_0_0_to_$iopadmap$out[4]_input_0_0  (
        .datain(\lut_$iopadmap$out[4]_output_0_0 ),
        .dataout(\$iopadmap$out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[5]_output_0_0_to_$iopadmap$out[5]_input_0_0  (
        .datain(\lut_$iopadmap$out[5]_output_0_0 ),
        .dataout(\$iopadmap$out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[6]_output_0_0_to_$iopadmap$out[6]_input_0_0  (
        .datain(\lut_$iopadmap$out[6]_output_0_0 ),
        .dataout(\$iopadmap$out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[7]_output_0_0_to_$iopadmap$out[7]_input_0_0  (
        .datain(\lut_$iopadmap$out[7]_output_0_0 ),
        .dataout(\$iopadmap$out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[8]_output_0_0_to_$iopadmap$out[8]_input_0_0  (
        .datain(\lut_$iopadmap$out[8]_output_0_0 ),
        .dataout(\$iopadmap$out[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[9]_output_0_0_to_$iopadmap$out[9]_input_0_0  (
        .datain(\lut_$iopadmap$out[9]_output_0_0 ),
        .dataout(\$iopadmap$out[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[10]_output_0_0_to_$iopadmap$out[10]_input_0_0  (
        .datain(\lut_$iopadmap$out[10]_output_0_0 ),
        .dataout(\$iopadmap$out[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[11]_output_0_0_to_$iopadmap$out[11]_input_0_0  (
        .datain(\lut_$iopadmap$out[11]_output_0_0 ),
        .dataout(\$iopadmap$out[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[12]_output_0_0_to_$iopadmap$out[12]_input_0_0  (
        .datain(\lut_$iopadmap$out[12]_output_0_0 ),
        .dataout(\$iopadmap$out[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[13]_output_0_0_to_$iopadmap$out[13]_input_0_0  (
        .datain(\lut_$iopadmap$out[13]_output_0_0 ),
        .dataout(\$iopadmap$out[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[14]_output_0_0_to_$iopadmap$out[14]_input_0_0  (
        .datain(\lut_$iopadmap$out[14]_output_0_0 ),
        .dataout(\$iopadmap$out[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[15]_output_0_0_to_$iopadmap$out[15]_input_0_0  (
        .datain(\lut_$iopadmap$out[15]_output_0_0 ),
        .dataout(\$iopadmap$out[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[16]_output_0_0_to_$iopadmap$out[16]_input_0_0  (
        .datain(\lut_$iopadmap$out[16]_output_0_0 ),
        .dataout(\$iopadmap$out[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[17]_output_0_0_to_$iopadmap$out[17]_input_0_0  (
        .datain(\lut_$iopadmap$out[17]_output_0_0 ),
        .dataout(\$iopadmap$out[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[18]_output_0_0_to_$iopadmap$out[18]_input_0_0  (
        .datain(\lut_$iopadmap$out[18]_output_0_0 ),
        .dataout(\$iopadmap$out[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[19]_output_0_0_to_$iopadmap$out[19]_input_0_0  (
        .datain(\lut_$iopadmap$out[19]_output_0_0 ),
        .dataout(\$iopadmap$out[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[20]_output_0_0_to_$iopadmap$out[20]_input_0_0  (
        .datain(\lut_$iopadmap$out[20]_output_0_0 ),
        .dataout(\$iopadmap$out[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[21]_output_0_0_to_$iopadmap$out[21]_input_0_0  (
        .datain(\lut_$iopadmap$out[21]_output_0_0 ),
        .dataout(\$iopadmap$out[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[22]_output_0_0_to_$iopadmap$out[22]_input_0_0  (
        .datain(\lut_$iopadmap$out[22]_output_0_0 ),
        .dataout(\$iopadmap$out[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[23]_output_0_0_to_$iopadmap$out[23]_input_0_0  (
        .datain(\lut_$iopadmap$out[23]_output_0_0 ),
        .dataout(\$iopadmap$out[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[24]_output_0_0_to_$iopadmap$out[24]_input_0_0  (
        .datain(\lut_$iopadmap$out[24]_output_0_0 ),
        .dataout(\$iopadmap$out[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[25]_output_0_0_to_$iopadmap$out[25]_input_0_0  (
        .datain(\lut_$iopadmap$out[25]_output_0_0 ),
        .dataout(\$iopadmap$out[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[26]_output_0_0_to_$iopadmap$out[26]_input_0_0  (
        .datain(\lut_$iopadmap$out[26]_output_0_0 ),
        .dataout(\$iopadmap$out[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[27]_output_0_0_to_$iopadmap$out[27]_input_0_0  (
        .datain(\lut_$iopadmap$out[27]_output_0_0 ),
        .dataout(\$iopadmap$out[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[28]_output_0_0_to_$iopadmap$out[28]_input_0_0  (
        .datain(\lut_$iopadmap$out[28]_output_0_0 ),
        .dataout(\$iopadmap$out[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[29]_output_0_0_to_$iopadmap$out[29]_input_0_0  (
        .datain(\lut_$iopadmap$out[29]_output_0_0 ),
        .dataout(\$iopadmap$out[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[30]_output_0_0_to_$iopadmap$out[30]_input_0_0  (
        .datain(\lut_$iopadmap$out[30]_output_0_0 ),
        .dataout(\$iopadmap$out[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[31]_output_0_0_to_$iopadmap$out[31]_input_0_0  (
        .datain(\lut_$iopadmap$out[31]_output_0_0 ),
        .dataout(\$iopadmap$out[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_2_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_3_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_2_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_3_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_1_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_1_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_input_1_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_input_1_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[31]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[30]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[23]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[31]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[25]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[24]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[30]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[23]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[24]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[29]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[29]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[28]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[28]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[27]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[26]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[27]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[26]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[25]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[22]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[22]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[21]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[21]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[20]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[20]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[1].a0.out[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_genblk1[0].a0.out[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li00_li00_output_0_0_to_dffre_genblk1[0].a0.out[0]_input_0_0  (
        .datain(\lut_$abc$1042$li00_li00_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[0]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_input_0_2  (
        .datain(\dffre_genblk1[0].a0.out[0]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[0]_output_0_0_to_lut_$iopadmap$out[0]_input_0_2  (
        .datain(\dffre_genblk1[0].a0.out[0]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li01_li01_output_0_0_to_dffre_genblk1[0].a0.out[1]_input_0_0  (
        .datain(\lut_$abc$1042$li01_li01_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[1]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_input_0_3  (
        .datain(\dffre_genblk1[0].a0.out[1]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[1]_output_0_0_to_lut_$iopadmap$out[1]_input_0_0  (
        .datain(\dffre_genblk1[0].a0.out[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li02_li02_output_0_0_to_dffre_genblk1[0].a0.out[2]_input_0_0  (
        .datain(\lut_$abc$1042$li02_li02_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[2]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_input_0_0  (
        .datain(\dffre_genblk1[0].a0.out[2]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[2]_output_0_0_to_lut_$iopadmap$out[2]_input_0_4  (
        .datain(\dffre_genblk1[0].a0.out[2]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li03_li03_output_0_0_to_dffre_genblk1[0].a0.out[3]_input_0_0  (
        .datain(\lut_$abc$1042$li03_li03_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[3]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_input_0_3  (
        .datain(\dffre_genblk1[0].a0.out[3]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[3]_output_0_0_to_lut_$iopadmap$out[3]_input_0_3  (
        .datain(\dffre_genblk1[0].a0.out[3]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li04_li04_output_0_0_to_dffre_genblk1[0].a0.out[4]_input_0_0  (
        .datain(\lut_$abc$1042$li04_li04_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[4]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_input_0_3  (
        .datain(\dffre_genblk1[0].a0.out[4]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[4]_output_0_0_to_lut_$iopadmap$out[4]_input_0_3  (
        .datain(\dffre_genblk1[0].a0.out[4]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li05_li05_output_0_0_to_dffre_genblk1[0].a0.out[5]_input_0_0  (
        .datain(\lut_$abc$1042$li05_li05_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[5]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_input_0_1  (
        .datain(\dffre_genblk1[0].a0.out[5]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[5]_output_0_0_to_lut_$iopadmap$out[5]_input_0_4  (
        .datain(\dffre_genblk1[0].a0.out[5]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li06_li06_output_0_0_to_dffre_genblk1[0].a0.out[6]_input_0_0  (
        .datain(\lut_$abc$1042$li06_li06_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[6]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_input_0_0  (
        .datain(\dffre_genblk1[0].a0.out[6]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[6]_output_0_0_to_lut_$iopadmap$out[6]_input_0_0  (
        .datain(\dffre_genblk1[0].a0.out[6]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li07_li07_output_0_0_to_dffre_genblk1[0].a0.out[7]_input_0_0  (
        .datain(\lut_$abc$1042$li07_li07_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[7]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_input_0_1  (
        .datain(\dffre_genblk1[0].a0.out[7]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[7]_output_0_0_to_lut_$iopadmap$out[7]_input_0_1  (
        .datain(\dffre_genblk1[0].a0.out[7]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li08_li08_output_0_0_to_dffre_genblk1[0].a0.out[8]_input_0_0  (
        .datain(\lut_$abc$1042$li08_li08_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[8]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_input_0_3  (
        .datain(\dffre_genblk1[0].a0.out[8]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[8]_output_0_0_to_lut_$iopadmap$out[8]_input_0_1  (
        .datain(\dffre_genblk1[0].a0.out[8]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[8]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li09_li09_output_0_0_to_dffre_genblk1[0].a0.out[9]_input_0_0  (
        .datain(\lut_$abc$1042$li09_li09_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[9]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_input_0_3  (
        .datain(\dffre_genblk1[0].a0.out[9]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[9]_output_0_0_to_lut_$iopadmap$out[9]_input_0_1  (
        .datain(\dffre_genblk1[0].a0.out[9]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[9]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li10_li10_output_0_0_to_dffre_genblk1[0].a0.out[10]_input_0_0  (
        .datain(\lut_$abc$1042$li10_li10_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[10]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_input_0_1  (
        .datain(\dffre_genblk1[0].a0.out[10]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[10]_output_0_0_to_lut_$iopadmap$out[10]_input_0_4  (
        .datain(\dffre_genblk1[0].a0.out[10]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[10]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li11_li11_output_0_0_to_dffre_genblk1[0].a0.out[11]_input_0_0  (
        .datain(\lut_$abc$1042$li11_li11_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[11]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_input_0_1  (
        .datain(\dffre_genblk1[0].a0.out[11]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[11]_output_0_0_to_lut_$iopadmap$out[11]_input_0_2  (
        .datain(\dffre_genblk1[0].a0.out[11]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[11]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li12_li12_output_0_0_to_dffre_genblk1[0].a0.out[12]_input_0_0  (
        .datain(\lut_$abc$1042$li12_li12_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[12]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_input_0_2  (
        .datain(\dffre_genblk1[0].a0.out[12]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[12]_output_0_0_to_lut_$iopadmap$out[12]_input_0_2  (
        .datain(\dffre_genblk1[0].a0.out[12]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[12]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li13_li13_output_0_0_to_dffre_genblk1[0].a0.out[13]_input_0_0  (
        .datain(\lut_$abc$1042$li13_li13_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[13]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_input_0_2  (
        .datain(\dffre_genblk1[0].a0.out[13]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[13]_output_0_0_to_lut_$iopadmap$out[13]_input_0_3  (
        .datain(\dffre_genblk1[0].a0.out[13]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[13]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li14_li14_output_0_0_to_dffre_genblk1[0].a0.out[14]_input_0_0  (
        .datain(\lut_$abc$1042$li14_li14_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[14]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_input_0_4  (
        .datain(\dffre_genblk1[0].a0.out[14]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[14]_output_0_0_to_lut_$iopadmap$out[14]_input_0_3  (
        .datain(\dffre_genblk1[0].a0.out[14]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[14]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li15_li15_output_0_0_to_dffre_genblk1[0].a0.out[15]_input_0_0  (
        .datain(\lut_$abc$1042$li15_li15_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[15]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_input_0_1  (
        .datain(\dffre_genblk1[0].a0.out[15]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[15]_output_0_0_to_lut_$iopadmap$out[15]_input_0_1  (
        .datain(\dffre_genblk1[0].a0.out[15]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[15]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li16_li16_output_0_0_to_dffre_genblk1[0].a0.out[16]_input_0_0  (
        .datain(\lut_$abc$1042$li16_li16_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[16]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_input_0_3  (
        .datain(\dffre_genblk1[0].a0.out[16]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[16]_output_0_0_to_lut_$iopadmap$out[16]_input_0_2  (
        .datain(\dffre_genblk1[0].a0.out[16]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[16]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li17_li17_output_0_0_to_dffre_genblk1[0].a0.out[17]_input_0_0  (
        .datain(\lut_$abc$1042$li17_li17_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[17]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_input_0_3  (
        .datain(\dffre_genblk1[0].a0.out[17]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[17]_output_0_0_to_lut_$iopadmap$out[17]_input_0_1  (
        .datain(\dffre_genblk1[0].a0.out[17]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[17]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li18_li18_output_0_0_to_dffre_genblk1[0].a0.out[18]_input_0_0  (
        .datain(\lut_$abc$1042$li18_li18_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[18]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_input_0_1  (
        .datain(\dffre_genblk1[0].a0.out[18]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[18]_output_0_0_to_lut_$iopadmap$out[18]_input_0_1  (
        .datain(\dffre_genblk1[0].a0.out[18]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[18]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li19_li19_output_0_0_to_dffre_genblk1[0].a0.out[19]_input_0_0  (
        .datain(\lut_$abc$1042$li19_li19_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[19]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_input_0_1  (
        .datain(\dffre_genblk1[0].a0.out[19]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[19]_output_0_0_to_lut_$iopadmap$out[19]_input_0_4  (
        .datain(\dffre_genblk1[0].a0.out[19]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[19]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li20_li20_output_0_0_to_dffre_genblk1[0].a0.out[20]_input_0_0  (
        .datain(\lut_$abc$1042$li20_li20_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[20]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_input_0_2  (
        .datain(\dffre_genblk1[0].a0.out[20]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[20]_output_0_0_to_lut_$iopadmap$out[20]_input_0_2  (
        .datain(\dffre_genblk1[0].a0.out[20]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[20]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li21_li21_output_0_0_to_dffre_genblk1[0].a0.out[21]_input_0_0  (
        .datain(\lut_$abc$1042$li21_li21_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[21]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_input_0_2  (
        .datain(\dffre_genblk1[0].a0.out[21]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[21]_output_0_0_to_lut_$iopadmap$out[21]_input_0_2  (
        .datain(\dffre_genblk1[0].a0.out[21]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[21]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li22_li22_output_0_0_to_dffre_genblk1[0].a0.out[22]_input_0_0  (
        .datain(\lut_$abc$1042$li22_li22_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[22]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_input_0_4  (
        .datain(\dffre_genblk1[0].a0.out[22]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[22]_output_0_0_to_lut_$iopadmap$out[22]_input_0_3  (
        .datain(\dffre_genblk1[0].a0.out[22]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[22]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li23_li23_output_0_0_to_dffre_genblk1[0].a0.out[23]_input_0_0  (
        .datain(\lut_$abc$1042$li23_li23_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[23]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_input_0_0  (
        .datain(\dffre_genblk1[0].a0.out[23]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[23]_output_0_0_to_lut_$iopadmap$out[23]_input_0_4  (
        .datain(\dffre_genblk1[0].a0.out[23]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[23]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li24_li24_output_0_0_to_dffre_genblk1[0].a0.out[24]_input_0_0  (
        .datain(\lut_$abc$1042$li24_li24_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[24]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_input_0_4  (
        .datain(\dffre_genblk1[0].a0.out[24]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[24]_output_0_0_to_lut_$iopadmap$out[24]_input_0_4  (
        .datain(\dffre_genblk1[0].a0.out[24]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[24]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li25_li25_output_0_0_to_dffre_genblk1[0].a0.out[25]_input_0_0  (
        .datain(\lut_$abc$1042$li25_li25_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[25]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_input_0_2  (
        .datain(\dffre_genblk1[0].a0.out[25]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[25]_output_0_0_to_lut_$iopadmap$out[25]_input_0_0  (
        .datain(\dffre_genblk1[0].a0.out[25]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li26_li26_output_0_0_to_dffre_genblk1[0].a0.out[26]_input_0_0  (
        .datain(\lut_$abc$1042$li26_li26_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[26]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_input_0_2  (
        .datain(\dffre_genblk1[0].a0.out[26]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[26]_output_0_0_to_lut_$iopadmap$out[26]_input_0_4  (
        .datain(\dffre_genblk1[0].a0.out[26]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[26]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li27_li27_output_0_0_to_dffre_genblk1[0].a0.out[27]_input_0_0  (
        .datain(\lut_$abc$1042$li27_li27_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[27]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_input_0_4  (
        .datain(\dffre_genblk1[0].a0.out[27]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[27]_output_0_0_to_lut_$iopadmap$out[27]_input_0_2  (
        .datain(\dffre_genblk1[0].a0.out[27]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[27]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li28_li28_output_0_0_to_dffre_genblk1[0].a0.out[28]_input_0_0  (
        .datain(\lut_$abc$1042$li28_li28_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[28]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_input_0_3  (
        .datain(\dffre_genblk1[0].a0.out[28]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[28]_output_0_0_to_lut_$iopadmap$out[28]_input_0_2  (
        .datain(\dffre_genblk1[0].a0.out[28]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[28]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li29_li29_output_0_0_to_dffre_genblk1[0].a0.out[29]_input_0_0  (
        .datain(\lut_$abc$1042$li29_li29_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[29]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_input_0_4  (
        .datain(\dffre_genblk1[0].a0.out[29]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[29]_output_0_0_to_lut_$iopadmap$out[29]_input_0_1  (
        .datain(\dffre_genblk1[0].a0.out[29]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[29]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li30_li30_output_0_0_to_dffre_genblk1[0].a0.out[30]_input_0_0  (
        .datain(\lut_$abc$1042$li30_li30_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[30]_output_0_0_to_lut_$abc$1042$li31_li31_input_0_0  (
        .datain(\dffre_genblk1[0].a0.out[30]_output_0_0 ),
        .dataout(\lut_$abc$1042$li31_li31_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[30]_output_0_0_to_lut_$abc$1042$li30_li30_input_0_0  (
        .datain(\dffre_genblk1[0].a0.out[30]_output_0_0 ),
        .dataout(\lut_$abc$1042$li30_li30_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[30]_output_0_0_to_lut_$iopadmap$out[30]_input_0_0  (
        .datain(\dffre_genblk1[0].a0.out[30]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li31_li31_output_0_0_to_dffre_genblk1[0].a0.out[31]_input_0_0  (
        .datain(\lut_$abc$1042$li31_li31_output_0_0 ),
        .dataout(\dffre_genblk1[0].a0.out[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[31]_output_0_0_to_lut_$abc$1042$li31_li31_input_0_1  (
        .datain(\dffre_genblk1[0].a0.out[31]_output_0_0 ),
        .dataout(\lut_$abc$1042$li31_li31_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[0].a0.out[31]_output_0_0_to_lut_$iopadmap$out[31]_input_0_1  (
        .datain(\dffre_genblk1[0].a0.out[31]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[31]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li32_li32_output_0_0_to_dffre_genblk1[1].a0.out[0]_input_0_0  (
        .datain(\lut_$abc$1042$li32_li32_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[0]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_input_0_2  (
        .datain(\dffre_genblk1[1].a0.out[0]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[0]_output_0_0_to_lut_$iopadmap$out[0]_input_0_1  (
        .datain(\dffre_genblk1[1].a0.out[0]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li33_li33_output_0_0_to_dffre_genblk1[1].a0.out[1]_input_0_0  (
        .datain(\lut_$abc$1042$li33_li33_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[1]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[1]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[1]_output_0_0_to_lut_$iopadmap$out[1]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li34_li34_output_0_0_to_dffre_genblk1[1].a0.out[2]_input_0_0  (
        .datain(\lut_$abc$1042$li34_li34_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[2]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_input_0_0  (
        .datain(\dffre_genblk1[1].a0.out[2]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[2]_output_0_0_to_lut_$iopadmap$out[2]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[2]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li35_li35_output_0_0_to_dffre_genblk1[1].a0.out[3]_input_0_0  (
        .datain(\lut_$abc$1042$li35_li35_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[3]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[3]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[3]_output_0_0_to_lut_$iopadmap$out[3]_input_0_0  (
        .datain(\dffre_genblk1[1].a0.out[3]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li36_li36_output_0_0_to_dffre_genblk1[1].a0.out[4]_input_0_0  (
        .datain(\lut_$abc$1042$li36_li36_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[4]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[4]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[4]_output_0_0_to_lut_$iopadmap$out[4]_input_0_4  (
        .datain(\dffre_genblk1[1].a0.out[4]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li37_li37_output_0_0_to_dffre_genblk1[1].a0.out[5]_input_0_0  (
        .datain(\lut_$abc$1042$li37_li37_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[5]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_input_0_1  (
        .datain(\dffre_genblk1[1].a0.out[5]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[5]_output_0_0_to_lut_$iopadmap$out[5]_input_0_0  (
        .datain(\dffre_genblk1[1].a0.out[5]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li38_li38_output_0_0_to_dffre_genblk1[1].a0.out[6]_input_0_0  (
        .datain(\lut_$abc$1042$li38_li38_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[6]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_input_0_0  (
        .datain(\dffre_genblk1[1].a0.out[6]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[6]_output_0_0_to_lut_$iopadmap$out[6]_input_0_4  (
        .datain(\dffre_genblk1[1].a0.out[6]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[6]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li39_li39_output_0_0_to_dffre_genblk1[1].a0.out[7]_input_0_0  (
        .datain(\lut_$abc$1042$li39_li39_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[7]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_input_0_1  (
        .datain(\dffre_genblk1[1].a0.out[7]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[7]_output_0_0_to_lut_$iopadmap$out[7]_input_0_0  (
        .datain(\dffre_genblk1[1].a0.out[7]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li40_li40_output_0_0_to_dffre_genblk1[1].a0.out[8]_input_0_0  (
        .datain(\lut_$abc$1042$li40_li40_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[8]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[8]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[8]_output_0_0_to_lut_$iopadmap$out[8]_input_0_0  (
        .datain(\dffre_genblk1[1].a0.out[8]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li41_li41_output_0_0_to_dffre_genblk1[1].a0.out[9]_input_0_0  (
        .datain(\lut_$abc$1042$li41_li41_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[9]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[9]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[9]_output_0_0_to_lut_$iopadmap$out[9]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[9]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[9]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li42_li42_output_0_0_to_dffre_genblk1[1].a0.out[10]_input_0_0  (
        .datain(\lut_$abc$1042$li42_li42_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[10]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_input_0_1  (
        .datain(\dffre_genblk1[1].a0.out[10]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[10]_output_0_0_to_lut_$iopadmap$out[10]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[10]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[10]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li43_li43_output_0_0_to_dffre_genblk1[1].a0.out[11]_input_0_0  (
        .datain(\lut_$abc$1042$li43_li43_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[11]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_input_0_1  (
        .datain(\dffre_genblk1[1].a0.out[11]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[11]_output_0_0_to_lut_$iopadmap$out[11]_input_0_4  (
        .datain(\dffre_genblk1[1].a0.out[11]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[11]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li44_li44_output_0_0_to_dffre_genblk1[1].a0.out[12]_input_0_0  (
        .datain(\lut_$abc$1042$li44_li44_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[12]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_input_0_2  (
        .datain(\dffre_genblk1[1].a0.out[12]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[12]_output_0_0_to_lut_$iopadmap$out[12]_input_0_1  (
        .datain(\dffre_genblk1[1].a0.out[12]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[12]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li45_li45_output_0_0_to_dffre_genblk1[1].a0.out[13]_input_0_0  (
        .datain(\lut_$abc$1042$li45_li45_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[13]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_input_0_2  (
        .datain(\dffre_genblk1[1].a0.out[13]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[13]_output_0_0_to_lut_$iopadmap$out[13]_input_0_0  (
        .datain(\dffre_genblk1[1].a0.out[13]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li46_li46_output_0_0_to_dffre_genblk1[1].a0.out[14]_input_0_0  (
        .datain(\lut_$abc$1042$li46_li46_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[14]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_input_0_4  (
        .datain(\dffre_genblk1[1].a0.out[14]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[14]_output_0_0_to_lut_$iopadmap$out[14]_input_0_0  (
        .datain(\dffre_genblk1[1].a0.out[14]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li47_li47_output_0_0_to_dffre_genblk1[1].a0.out[15]_input_0_0  (
        .datain(\lut_$abc$1042$li47_li47_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[15]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_input_0_1  (
        .datain(\dffre_genblk1[1].a0.out[15]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[15]_output_0_0_to_lut_$iopadmap$out[15]_input_0_0  (
        .datain(\dffre_genblk1[1].a0.out[15]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li48_li48_output_0_0_to_dffre_genblk1[1].a0.out[16]_input_0_0  (
        .datain(\lut_$abc$1042$li48_li48_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[16]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[16]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[16]_output_0_0_to_lut_$iopadmap$out[16]_input_0_1  (
        .datain(\dffre_genblk1[1].a0.out[16]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[16]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li49_li49_output_0_0_to_dffre_genblk1[1].a0.out[17]_input_0_0  (
        .datain(\lut_$abc$1042$li49_li49_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[17]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[17]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[17]_output_0_0_to_lut_$iopadmap$out[17]_input_0_0  (
        .datain(\dffre_genblk1[1].a0.out[17]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li50_li50_output_0_0_to_dffre_genblk1[1].a0.out[18]_input_0_0  (
        .datain(\lut_$abc$1042$li50_li50_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[18]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_input_0_1  (
        .datain(\dffre_genblk1[1].a0.out[18]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[18]_output_0_0_to_lut_$iopadmap$out[18]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[18]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[18]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li51_li51_output_0_0_to_dffre_genblk1[1].a0.out[19]_input_0_0  (
        .datain(\lut_$abc$1042$li51_li51_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[19]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_input_0_1  (
        .datain(\dffre_genblk1[1].a0.out[19]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[19]_output_0_0_to_lut_$iopadmap$out[19]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[19]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[19]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li52_li52_output_0_0_to_dffre_genblk1[1].a0.out[20]_input_0_0  (
        .datain(\lut_$abc$1042$li52_li52_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[20]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_input_0_2  (
        .datain(\dffre_genblk1[1].a0.out[20]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[20]_output_0_0_to_lut_$iopadmap$out[20]_input_0_4  (
        .datain(\dffre_genblk1[1].a0.out[20]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[20]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li53_li53_output_0_0_to_dffre_genblk1[1].a0.out[21]_input_0_0  (
        .datain(\lut_$abc$1042$li53_li53_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[21]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_input_0_2  (
        .datain(\dffre_genblk1[1].a0.out[21]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[21]_output_0_0_to_lut_$iopadmap$out[21]_input_0_1  (
        .datain(\dffre_genblk1[1].a0.out[21]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[21]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li54_li54_output_0_0_to_dffre_genblk1[1].a0.out[22]_input_0_0  (
        .datain(\lut_$abc$1042$li54_li54_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[22]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_input_0_4  (
        .datain(\dffre_genblk1[1].a0.out[22]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[22]_output_0_0_to_lut_$iopadmap$out[22]_input_0_0  (
        .datain(\dffre_genblk1[1].a0.out[22]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li55_li55_output_0_0_to_dffre_genblk1[1].a0.out[23]_input_0_0  (
        .datain(\lut_$abc$1042$li55_li55_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[23]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_input_0_0  (
        .datain(\dffre_genblk1[1].a0.out[23]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[23]_output_0_0_to_lut_$iopadmap$out[23]_input_0_1  (
        .datain(\dffre_genblk1[1].a0.out[23]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[23]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li56_li56_output_0_0_to_dffre_genblk1[1].a0.out[24]_input_0_0  (
        .datain(\lut_$abc$1042$li56_li56_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[24]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_input_0_4  (
        .datain(\dffre_genblk1[1].a0.out[24]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[24]_output_0_0_to_lut_$iopadmap$out[24]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[24]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[24]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li57_li57_output_0_0_to_dffre_genblk1[1].a0.out[25]_input_0_0  (
        .datain(\lut_$abc$1042$li57_li57_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[25]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_input_0_2  (
        .datain(\dffre_genblk1[1].a0.out[25]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[25]_output_0_0_to_lut_$iopadmap$out[25]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[25]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[25]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li58_li58_output_0_0_to_dffre_genblk1[1].a0.out[26]_input_0_0  (
        .datain(\lut_$abc$1042$li58_li58_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[26]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_input_0_2  (
        .datain(\dffre_genblk1[1].a0.out[26]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[26]_output_0_0_to_lut_$iopadmap$out[26]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[26]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[26]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li59_li59_output_0_0_to_dffre_genblk1[1].a0.out[27]_input_0_0  (
        .datain(\lut_$abc$1042$li59_li59_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[27]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_input_0_4  (
        .datain(\dffre_genblk1[1].a0.out[27]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[27]_output_0_0_to_lut_$iopadmap$out[27]_input_0_4  (
        .datain(\dffre_genblk1[1].a0.out[27]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[27]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li60_li60_output_0_0_to_dffre_genblk1[1].a0.out[28]_input_0_0  (
        .datain(\lut_$abc$1042$li60_li60_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[28]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_input_0_3  (
        .datain(\dffre_genblk1[1].a0.out[28]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[28]_output_0_0_to_lut_$iopadmap$out[28]_input_0_1  (
        .datain(\dffre_genblk1[1].a0.out[28]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[28]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li61_li61_output_0_0_to_dffre_genblk1[1].a0.out[29]_input_0_0  (
        .datain(\lut_$abc$1042$li61_li61_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[29]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_input_0_4  (
        .datain(\dffre_genblk1[1].a0.out[29]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[29]_output_0_0_to_lut_$iopadmap$out[29]_input_0_0  (
        .datain(\dffre_genblk1[1].a0.out[29]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li62_li62_output_0_0_to_dffre_genblk1[1].a0.out[30]_input_0_0  (
        .datain(\lut_$abc$1042$li62_li62_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[30]_output_0_0_to_lut_$iopadmap$out[30]_input_0_4  (
        .datain(\dffre_genblk1[1].a0.out[30]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[30]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[30]_output_0_0_to_lut_$abc$1042$li63_li63_input_0_4  (
        .datain(\dffre_genblk1[1].a0.out[30]_output_0_0 ),
        .dataout(\lut_$abc$1042$li63_li63_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[30]_output_0_0_to_lut_$abc$1042$li62_li62_input_0_4  (
        .datain(\dffre_genblk1[1].a0.out[30]_output_0_0 ),
        .dataout(\lut_$abc$1042$li62_li62_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1042$li63_li63_output_0_0_to_dffre_genblk1[1].a0.out[31]_input_0_0  (
        .datain(\lut_$abc$1042$li63_li63_output_0_0 ),
        .dataout(\dffre_genblk1[1].a0.out[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[31]_output_0_0_to_lut_$iopadmap$out[31]_input_0_2  (
        .datain(\dffre_genblk1[1].a0.out[31]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[31]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_genblk1[1].a0.out[31]_output_0_0_to_lut_$abc$1042$li63_li63_input_0_2  (
        .datain(\dffre_genblk1[1].a0.out[31]_output_0_0 ),
        .dataout(\lut_$abc$1042$li63_li63_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_31_to_lut_$abc$1042$li63_li63_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_31 ),
        .dataout(\lut_$abc$1042$li63_li63_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_output_0_0_to_lut_$abc$1042$li63_li63_input_0_1  (
        .datain(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_output_0_0 ),
        .dataout(\lut_$abc$1042$li63_li63_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_output_0_0_to_lut_$abc$1042$li62_li62_input_0_2  (
        .datain(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_output_0_0 ),
        .dataout(\lut_$abc$1042$li62_li62_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30_to_lut_$abc$1042$li63_li63_input_0_5  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30 ),
        .dataout(\lut_$abc$1042$li63_li63_input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30_to_lut_$abc$1042$li62_li62_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30 ),
        .dataout(\lut_$abc$1042$li62_li62_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_output_0_0_to_lut_$abc$1042$li61_li61_input_0_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_output_0_0 ),
        .dataout(\lut_$abc$1042$li61_li61_input_0_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_output_0_0_to_lut_$abc$1042$li60_li60_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_output_0_0 ),
        .dataout(\lut_$abc$1042$li60_li60_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_output_0_0_to_lut_$abc$1042$li59_li59_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_output_0_0 ),
        .dataout(\lut_$abc$1042$li59_li59_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_output_0_0_to_lut_$abc$1042$li58_li58_input_0_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_output_0_0 ),
        .dataout(\lut_$abc$1042$li58_li58_input_0_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_output_0_0_to_lut_$abc$1042$li57_li57_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_output_0_0 ),
        .dataout(\lut_$abc$1042$li57_li57_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_output_0_0_to_lut_$abc$1042$li56_li56_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_output_0_0 ),
        .dataout(\lut_$abc$1042$li56_li56_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_output_0_0_to_lut_$abc$1042$li55_li55_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_output_0_0 ),
        .dataout(\lut_$abc$1042$li55_li55_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_output_0_0_to_lut_$abc$1042$li54_li54_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_output_0_0 ),
        .dataout(\lut_$abc$1042$li54_li54_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_output_0_0_to_lut_$abc$1042$li53_li53_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_output_0_0 ),
        .dataout(\lut_$abc$1042$li53_li53_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_output_0_0_to_lut_$abc$1042$li52_li52_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_output_0_0 ),
        .dataout(\lut_$abc$1042$li52_li52_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_output_0_0_to_lut_$abc$1042$li51_li51_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_output_0_0 ),
        .dataout(\lut_$abc$1042$li51_li51_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_output_0_0_to_lut_$abc$1042$li50_li50_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_output_0_0 ),
        .dataout(\lut_$abc$1042$li50_li50_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_output_0_0_to_lut_$abc$1042$li49_li49_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_output_0_0 ),
        .dataout(\lut_$abc$1042$li49_li49_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_output_0_0_to_lut_$abc$1042$li48_li48_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_output_0_0 ),
        .dataout(\lut_$abc$1042$li48_li48_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_output_0_0_to_lut_$abc$1042$li47_li47_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_output_0_0 ),
        .dataout(\lut_$abc$1042$li47_li47_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_output_0_0_to_lut_$abc$1042$li46_li46_input_0_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_output_0_0 ),
        .dataout(\lut_$abc$1042$li46_li46_input_0_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_output_0_0_to_lut_$abc$1042$li45_li45_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_output_0_0 ),
        .dataout(\lut_$abc$1042$li45_li45_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_output_0_0_to_lut_$abc$1042$li44_li44_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_output_0_0 ),
        .dataout(\lut_$abc$1042$li44_li44_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_output_0_0_to_lut_$abc$1042$li43_li43_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_output_0_0 ),
        .dataout(\lut_$abc$1042$li43_li43_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_output_0_0_to_lut_$abc$1042$li42_li42_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_output_0_0 ),
        .dataout(\lut_$abc$1042$li42_li42_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_output_0_0_to_lut_$abc$1042$li41_li41_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_output_0_0 ),
        .dataout(\lut_$abc$1042$li41_li41_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_output_0_0_to_lut_$abc$1042$li40_li40_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_output_0_0 ),
        .dataout(\lut_$abc$1042$li40_li40_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_output_0_0_to_lut_$abc$1042$li39_li39_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_output_0_0 ),
        .dataout(\lut_$abc$1042$li39_li39_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_output_0_0_to_lut_$abc$1042$li38_li38_input_0_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_output_0_0 ),
        .dataout(\lut_$abc$1042$li38_li38_input_0_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_output_0_0_to_lut_$abc$1042$li37_li37_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_output_0_0 ),
        .dataout(\lut_$abc$1042$li37_li37_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_output_0_0_to_lut_$abc$1042$li36_li36_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_output_0_0 ),
        .dataout(\lut_$abc$1042$li36_li36_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_output_0_0_to_lut_$abc$1042$li35_li35_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_output_0_0 ),
        .dataout(\lut_$abc$1042$li35_li35_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[13]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_13  (
        .datain(\lut_genblk1[0].a0.b[13]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_13 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[14]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_14  (
        .datain(\lut_genblk1[0].a0.b[14]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_14 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[0]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_0  (
        .datain(\lut_genblk1[1].a0.a[0]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[1]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_1  (
        .datain(\lut_genblk1[1].a0.a[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[2]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_2  (
        .datain(\lut_genblk1[1].a0.a[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[4]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_4  (
        .datain(\lut_genblk1[1].a0.a[4]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[7]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_7  (
        .datain(\lut_genblk1[1].a0.a[7]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_7 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[10]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_10  (
        .datain(\lut_genblk1[1].a0.a[10]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_10 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[13]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_13  (
        .datain(\lut_genblk1[1].a0.a[13]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_13 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[0]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_0  (
        .datain(\lut_genblk1[1].a0.b[0]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[3]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_3  (
        .datain(\lut_genblk1[1].a0.b[3]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_3 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[6]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_6  (
        .datain(\lut_genblk1[1].a0.b[6]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_6 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[9]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_9  (
        .datain(\lut_genblk1[1].a0.b[9]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_9 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[12]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_12  (
        .datain(\lut_genblk1[1].a0.b[12]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_12 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[15]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_15  (
        .datain(\lut_genblk1[1].a0.b[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_15 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[15]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_16  (
        .datain(\lut_genblk1[1].a0.b[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_16 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[15]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_17  (
        .datain(\lut_genblk1[1].a0.b[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_17 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_input_0_4  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_input_0_2  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_input_0_2  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_input_0_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_input_0_4  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_input_0_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_input_0_4  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_input_0_2  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_input_0_4  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_input_0_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_input_0_4  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_input_0_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_input_0_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_input_0_2  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_input_0_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_input_0_2  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_input_0_2  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_input_0_2  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_input_0_4  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_input_0_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_input_0_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_input_0_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_input_0_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_input_0_4  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_input_0_2  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_input_0_2  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_input_0_4  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_input_0_2  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_input_0_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_input_0_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1_to_lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_input_0_1  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_1_0  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[13]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_13  (
        .datain(\lut_genblk1[1].a0.b[13]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_13 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[14]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_14  (
        .datain(\lut_genblk1[1].a0.b[14]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_14 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[10]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_10  (
        .datain(\lut_genblk1[1].a0.b[10]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_10 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[11]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_11  (
        .datain(\lut_genblk1[1].a0.b[11]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_11 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[7]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_7  (
        .datain(\lut_genblk1[1].a0.b[7]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_7 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[8]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_8  (
        .datain(\lut_genblk1[1].a0.b[8]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_8 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[4]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_4  (
        .datain(\lut_genblk1[1].a0.b[4]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_4 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[5]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_5  (
        .datain(\lut_genblk1[1].a0.b[5]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_5 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[1]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_1  (
        .datain(\lut_genblk1[1].a0.b[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_1 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.b[2]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_2  (
        .datain(\lut_genblk1[1].a0.b[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_2 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[14]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_14  (
        .datain(\lut_genblk1[1].a0.a[14]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_14 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[15]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_15  (
        .datain(\lut_genblk1[1].a0.a[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_15 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[15]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_16  (
        .datain(\lut_genblk1[1].a0.a[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_16 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[15]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_17  (
        .datain(\lut_genblk1[1].a0.a[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_17 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[15]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_18  (
        .datain(\lut_genblk1[1].a0.a[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_18 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[15]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_19  (
        .datain(\lut_genblk1[1].a0.a[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_19 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[11]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_11  (
        .datain(\lut_genblk1[1].a0.a[11]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_11 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[12]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_12  (
        .datain(\lut_genblk1[1].a0.a[12]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_12 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[8]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_8  (
        .datain(\lut_genblk1[1].a0.a[8]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_8 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[9]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_9  (
        .datain(\lut_genblk1[1].a0.a[9]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_9 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[5]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_5  (
        .datain(\lut_genblk1[1].a0.a[5]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[6]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_6  (
        .datain(\lut_genblk1[1].a0.a[6]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_6 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[1].a0.a[3]_output_0_0_to_RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_3  (
        .datain(\lut_genblk1[1].a0.a[3]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[15]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_15  (
        .datain(\lut_genblk1[0].a0.b[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_15 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[15]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_16  (
        .datain(\lut_genblk1[0].a0.b[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_16 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[15]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_17  (
        .datain(\lut_genblk1[0].a0.b[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_17 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[12]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_12  (
        .datain(\lut_genblk1[0].a0.b[12]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_12 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[11]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_11  (
        .datain(\lut_genblk1[0].a0.b[11]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_11 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[10]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_10  (
        .datain(\lut_genblk1[0].a0.b[10]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_10 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[9]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_9  (
        .datain(\lut_genblk1[0].a0.b[9]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_9 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[8]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_8  (
        .datain(\lut_genblk1[0].a0.b[8]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_8 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[7]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_7  (
        .datain(\lut_genblk1[0].a0.b[7]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_7 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[6]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_6  (
        .datain(\lut_genblk1[0].a0.b[6]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_6 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[5]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_5  (
        .datain(\lut_genblk1[0].a0.b[5]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_5 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[4]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_4  (
        .datain(\lut_genblk1[0].a0.b[4]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_4 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[3]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_3  (
        .datain(\lut_genblk1[0].a0.b[3]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_3 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[2]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_2  (
        .datain(\lut_genblk1[0].a0.b[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_2 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[1]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_1  (
        .datain(\lut_genblk1[0].a0.b[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_1 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.b[0]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_0  (
        .datain(\lut_genblk1[0].a0.b[0]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[15]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_15  (
        .datain(\lut_genblk1[0].a0.a[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_15 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[15]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_16  (
        .datain(\lut_genblk1[0].a0.a[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_16 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[15]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_17  (
        .datain(\lut_genblk1[0].a0.a[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_17 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[15]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_18  (
        .datain(\lut_genblk1[0].a0.a[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_18 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[15]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_19  (
        .datain(\lut_genblk1[0].a0.a[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_19 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[14]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_14  (
        .datain(\lut_genblk1[0].a0.a[14]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_14 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[13]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_13  (
        .datain(\lut_genblk1[0].a0.a[13]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_13 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[12]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_12  (
        .datain(\lut_genblk1[0].a0.a[12]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_12 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[11]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_11  (
        .datain(\lut_genblk1[0].a0.a[11]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_11 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[10]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_10  (
        .datain(\lut_genblk1[0].a0.a[10]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_10 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[9]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_9  (
        .datain(\lut_genblk1[0].a0.a[9]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_9 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[8]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_8  (
        .datain(\lut_genblk1[0].a0.a[8]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_8 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[7]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_7  (
        .datain(\lut_genblk1[0].a0.a[7]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_7 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[6]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_6  (
        .datain(\lut_genblk1[0].a0.a[6]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_6 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[5]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_5  (
        .datain(\lut_genblk1[0].a0.a[5]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[4]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_4  (
        .datain(\lut_genblk1[0].a0.a[4]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[3]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_3  (
        .datain(\lut_genblk1[0].a0.a[3]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[2]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_2  (
        .datain(\lut_genblk1[0].a0.a[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[1]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_1  (
        .datain(\lut_genblk1[0].a0.a[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].a0.a[0]_output_0_0_to_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_0  (
        .datain(\lut_genblk1[0].a0.a[0]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_output_0_0_to_lut_$abc$1042$li00_li00_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_output_0_0 ),
        .dataout(\lut_$abc$1042$li00_li00_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_output_0_0_to_lut_$abc$1042$li01_li01_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_output_0_0 ),
        .dataout(\lut_$abc$1042$li01_li01_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_output_0_0_to_lut_$abc$1042$li02_li02_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_output_0_0 ),
        .dataout(\lut_$abc$1042$li02_li02_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_output_0_0_to_lut_$abc$1042$li03_li03_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_output_0_0 ),
        .dataout(\lut_$abc$1042$li03_li03_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_output_0_0_to_lut_$abc$1042$li04_li04_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_output_0_0 ),
        .dataout(\lut_$abc$1042$li04_li04_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_output_0_0_to_lut_$abc$1042$li05_li05_input_0_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_output_0_0 ),
        .dataout(\lut_$abc$1042$li05_li05_input_0_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_output_0_0_to_lut_$abc$1042$li06_li06_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_output_0_0 ),
        .dataout(\lut_$abc$1042$li06_li06_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_output_0_0_to_lut_$abc$1042$li07_li07_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_output_0_0 ),
        .dataout(\lut_$abc$1042$li07_li07_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_output_0_0_to_lut_$abc$1042$li08_li08_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_output_0_0 ),
        .dataout(\lut_$abc$1042$li08_li08_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_output_0_0_to_lut_$abc$1042$li09_li09_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_output_0_0 ),
        .dataout(\lut_$abc$1042$li09_li09_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_output_0_0_to_lut_$abc$1042$li10_li10_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_output_0_0 ),
        .dataout(\lut_$abc$1042$li10_li10_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_output_0_0_to_lut_$abc$1042$li11_li11_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_output_0_0 ),
        .dataout(\lut_$abc$1042$li11_li11_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_output_0_0_to_lut_$abc$1042$li12_li12_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_output_0_0 ),
        .dataout(\lut_$abc$1042$li12_li12_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_output_0_0_to_lut_$abc$1042$li13_li13_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_output_0_0 ),
        .dataout(\lut_$abc$1042$li13_li13_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_output_0_0_to_lut_$abc$1042$li14_li14_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_output_0_0 ),
        .dataout(\lut_$abc$1042$li14_li14_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_output_0_0_to_lut_$abc$1042$li15_li15_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_output_0_0 ),
        .dataout(\lut_$abc$1042$li15_li15_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_output_0_0_to_lut_$abc$1042$li16_li16_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_output_0_0 ),
        .dataout(\lut_$abc$1042$li16_li16_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_output_0_0_to_lut_$abc$1042$li17_li17_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_output_0_0 ),
        .dataout(\lut_$abc$1042$li17_li17_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_output_0_0_to_lut_$abc$1042$li18_li18_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_output_0_0 ),
        .dataout(\lut_$abc$1042$li18_li18_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_output_0_0_to_lut_$abc$1042$li19_li19_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_output_0_0 ),
        .dataout(\lut_$abc$1042$li19_li19_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_output_0_0_to_lut_$abc$1042$li20_li20_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_output_0_0 ),
        .dataout(\lut_$abc$1042$li20_li20_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_output_0_0_to_lut_$abc$1042$li21_li21_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_output_0_0 ),
        .dataout(\lut_$abc$1042$li21_li21_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_output_0_0_to_lut_$abc$1042$li22_li22_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_output_0_0 ),
        .dataout(\lut_$abc$1042$li22_li22_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_output_0_0_to_lut_$abc$1042$li23_li23_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_output_0_0 ),
        .dataout(\lut_$abc$1042$li23_li23_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_output_0_0_to_lut_$abc$1042$li24_li24_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_output_0_0 ),
        .dataout(\lut_$abc$1042$li24_li24_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_output_0_0_to_lut_$abc$1042$li25_li25_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_output_0_0 ),
        .dataout(\lut_$abc$1042$li25_li25_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_output_0_0_to_lut_$abc$1042$li26_li26_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_output_0_0 ),
        .dataout(\lut_$abc$1042$li26_li26_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_output_0_0_to_lut_$abc$1042$li27_li27_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_output_0_0 ),
        .dataout(\lut_$abc$1042$li27_li27_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_output_0_0_to_lut_$abc$1042$li28_li28_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_output_0_0 ),
        .dataout(\lut_$abc$1042$li28_li28_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_output_0_0_to_lut_$abc$1042$li29_li29_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_output_0_0 ),
        .dataout(\lut_$abc$1042$li29_li29_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_output_0_0_to_lut_$abc$1042$li31_li31_input_0_2  (
        .datain(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_output_0_0 ),
        .dataout(\lut_$abc$1042$li31_li31_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_output_0_0_to_lut_$abc$1042$li30_li30_input_0_1  (
        .datain(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_output_0_0 ),
        .dataout(\lut_$abc$1042$li30_li30_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30_to_lut_$abc$1042$li31_li31_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30 ),
        .dataout(\lut_$abc$1042$li31_li31_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30_to_lut_$abc$1042$li30_li30_input_0_3  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30 ),
        .dataout(\lut_$abc$1042$li30_li30_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_31_to_lut_$abc$1042$li31_li31_input_0_5  (
        .datain(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_31 ),
        .dataout(\lut_$abc$1042$li31_li31_input_0_5 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_output_0_0_to_lut_$abc$1042$li32_li32_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_output_0_0 ),
        .dataout(\lut_$abc$1042$li32_li32_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_output_0_0_to_lut_$abc$1042$li33_li33_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_output_0_0 ),
        .dataout(\lut_$abc$1042$li33_li33_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_output_0_0_to_lut_$abc$1042$li34_li34_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_output_0_0 ),
        .dataout(\lut_$abc$1042$li34_li34_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_output_1_0_to_adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_output_1_0 ),
        .dataout(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_output_1_0_to_adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_output_1_0 ),
        .dataout(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_2_0 )
    );


    //Unconnected wires
    wire \__vpr__unconn0 ;
    wire \__vpr__unconn1 ;
    wire \__vpr__unconn2 ;
    wire \__vpr__unconn3 ;
    wire \__vpr__unconn4 ;
    wire \__vpr__unconn5 ;
    wire \__vpr__unconn6 ;
    wire \__vpr__unconn7 ;
    wire \__vpr__unconn8 ;
    wire \__vpr__unconn9 ;
    wire \__vpr__unconn10 ;
    wire \__vpr__unconn11 ;

    //Cell instances
    RS_DSP_MULT #(
        .MODE_BITS(85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
    ) \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]  (
        .a({
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_19 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_18 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_17 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_16 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_15 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_14 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_13 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_12 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_11 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_10 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_9 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_8 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_7 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_6 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_5 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_4 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_3 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_2 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_1 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_0 
         }),
        .b({
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_17 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_16 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_15 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_14 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_13 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_12 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_11 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_10 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_9 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_8 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_7 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_6 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_5 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_4 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_3 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_2 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_1 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_0 
         }),
        .feedback({
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_2 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_1 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_0 
         }),
        .unsigned_a(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_2_0 ),
        .unsigned_b(\RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_3_0 ),
        .z({
            __vpr__unconn0,
            __vpr__unconn1,
            __vpr__unconn2,
            __vpr__unconn3,
            __vpr__unconn4,
            __vpr__unconn5,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_31 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1 ,
            \RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0 
         })
    );

    RS_DSP_MULT #(
        .MODE_BITS(85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
    ) \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]  (
        .a({
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_19 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_18 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_17 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_16 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_15 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_14 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_13 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_12 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_11 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_10 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_9 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_8 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_7 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_6 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_5 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_4 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_3 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_2 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_1 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_0 
         }),
        .b({
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_17 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_16 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_15 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_14 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_13 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_12 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_11 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_10 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_9 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_8 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_7 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_6 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_5 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_4 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_3 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_2 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_1 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_0 
         }),
        .feedback({
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_2 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_1 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_0 
         }),
        .unsigned_a(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_2_0 ),
        .unsigned_b(\RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_3_0 ),
        .z({
            __vpr__unconn6,
            __vpr__unconn7,
            __vpr__unconn8,
            __vpr__unconn9,
            __vpr__unconn10,
            __vpr__unconn11,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_31 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1 ,
            \RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0 
         })
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000110)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[23]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[24]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[25]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[26]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_input_0_4 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[27]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[28]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[29]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co  (
        .CIN(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_2_0 ),
        .G(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_1_0 ),
        .P(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_0_0 ),
        .COUT(),
        .O(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[15]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[16]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[17]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[18]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[19]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[20]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[21]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[22]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[7]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[8]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[9]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[10]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[11]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[12]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[13]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[14]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000110)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[23]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[24]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[25]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[26]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_input_0_4 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[27]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[28]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[29]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co  (
        .CIN(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_2_0 ),
        .G(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_1_0 ),
        .P(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_0_0 ),
        .COUT(),
        .O(\adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[15]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[16]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[17]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[18]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[19]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[20]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[21]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[22]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[7]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[8]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[9]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[10]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[11]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[12]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[13]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[14]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]  (
        .CIN(1'b0),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_output_1_0 ),
        .O()
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[0]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_input_0_2 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[1]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[2]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[3]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[4]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[5]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000110)
    ) \lut_$auto$alumacc.cc:485:replace_alu$54.S[6]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]  (
        .CIN(1'b0),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_output_1_0 ),
        .O()
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[0]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_input_0_2 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[1]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[2]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[3]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[4]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[5]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000110)
    ) \lut_$auto$alumacc.cc:485:replace_alu$57.S[6]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_output_0_0 )
    );

    CARRY #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]  (
        .CIN(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_2_0 ),
        .G(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_1_0 ),
        .P(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_0_0 ),
        .COUT(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_output_1_0 ),
        .O(\adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000110010011001001100000000000000000011011001101100)
    ) \lut_$abc$1042$li31_li31  (
        .in({
            \lut_$abc$1042$li31_li31_input_0_5 ,
            \lut_$abc$1042$li31_li31_input_0_4 ,
            \lut_$abc$1042$li31_li31_input_0_3 ,
            \lut_$abc$1042$li31_li31_input_0_2 ,
            \lut_$abc$1042$li31_li31_input_0_1 ,
            \lut_$abc$1042$li31_li31_input_0_0 
         }),
        .out(\lut_$abc$1042$li31_li31_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[31]  (
        .C(\dffre_genblk1[0].a0.out[31]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[31]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[31]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[31]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[31]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000100100000110)
    ) \lut_$abc$1042$li30_li30  (
        .in({
            1'b0,
            \lut_$abc$1042$li30_li30_input_0_3 ,
            \lut_$abc$1042$li30_li30_input_0_2 ,
            \lut_$abc$1042$li30_li30_input_0_1 ,
            \lut_$abc$1042$li30_li30_input_0_0 
         }),
        .out(\lut_$abc$1042$li30_li30_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[30]  (
        .C(\dffre_genblk1[0].a0.out[30]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[30]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[30]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[30]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[30]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$1042$li55_li55  (
        .in({
            \lut_$abc$1042$li55_li55_input_0_4 ,
            1'b0,
            \lut_$abc$1042$li55_li55_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1042$li55_li55_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[23]  (
        .C(\dffre_genblk1[1].a0.out[23]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[23]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[23]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[23]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000101000001000100)
    ) \lut_$iopadmap$out[31]  (
        .in({
            1'b0,
            \lut_$iopadmap$out[31]_input_0_3 ,
            \lut_$iopadmap$out[31]_input_0_2 ,
            \lut_$iopadmap$out[31]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$out[31]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011000000100000000000000010)
    ) \lut_$iopadmap$out[30]  (
        .in({
            \lut_$iopadmap$out[30]_input_0_4 ,
            \lut_$iopadmap$out[30]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$iopadmap$out[30]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[30]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101000000000101010000010001010001000001000101000000010101010000)
    ) \lut_$abc$1042$li63_li63  (
        .in({
            \lut_$abc$1042$li63_li63_input_0_5 ,
            \lut_$abc$1042$li63_li63_input_0_4 ,
            \lut_$abc$1042$li63_li63_input_0_3 ,
            \lut_$abc$1042$li63_li63_input_0_2 ,
            \lut_$abc$1042$li63_li63_input_0_1 ,
            \lut_$abc$1042$li63_li63_input_0_0 
         }),
        .out(\lut_$abc$1042$li63_li63_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[31]  (
        .C(\dffre_genblk1[1].a0.out[31]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[31]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[31]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[31]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[31]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$1042$li57_li57  (
        .in({
            \lut_$abc$1042$li57_li57_input_0_4 ,
            1'b0,
            \lut_$abc$1042$li57_li57_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1042$li57_li57_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[25]  (
        .C(\dffre_genblk1[1].a0.out[25]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[25]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[25]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[25]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[25]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000111000000010)
    ) \lut_$iopadmap$out[25]  (
        .in({
            1'b0,
            \lut_$iopadmap$out[25]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$out[25]_input_0_1 ,
            \lut_$iopadmap$out[25]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[25]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$1042$li56_li56  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1042$li56_li56_input_0_2 ,
            1'b0,
            \lut_$abc$1042$li56_li56_input_0_0 
         }),
        .out(\lut_$abc$1042$li56_li56_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[24]  (
        .C(\dffre_genblk1[1].a0.out[24]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[24]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[24]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[24]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100000001010000010000000000)
    ) \lut_$iopadmap$out[23]  (
        .in({
            \lut_$iopadmap$out[23]_input_0_4 ,
            \lut_$iopadmap$out[23]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$out[23]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$out[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010000010000000000010100)
    ) \lut_$abc$1042$li62_li62  (
        .in({
            \lut_$abc$1042$li62_li62_input_0_4 ,
            1'b0,
            \lut_$abc$1042$li62_li62_input_0_2 ,
            \lut_$abc$1042$li62_li62_input_0_1 ,
            \lut_$abc$1042$li62_li62_input_0_0 
         }),
        .out(\lut_$abc$1042$li62_li62_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[30]  (
        .C(\dffre_genblk1[1].a0.out[30]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[30]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[30]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[30]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[30]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li23_li23  (
        .in({
            1'b0,
            \lut_$abc$1042$li23_li23_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1042$li23_li23_input_0_0 
         }),
        .out(\lut_$abc$1042$li23_li23_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[23]  (
        .C(\dffre_genblk1[0].a0.out[23]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[23]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[23]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[23]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$1042$li24_li24  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1042$li24_li24_input_0_2 ,
            1'b0,
            \lut_$abc$1042$li24_li24_input_0_0 
         }),
        .out(\lut_$abc$1042$li24_li24_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[24]  (
        .C(\dffre_genblk1[0].a0.out[24]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[24]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[24]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[24]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000101000000010000010000000000)
    ) \lut_$iopadmap$out[24]  (
        .in({
            \lut_$iopadmap$out[24]_input_0_4 ,
            \lut_$iopadmap$out[24]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$out[24]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$out[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$1042$li29_li29  (
        .in({
            \lut_$abc$1042$li29_li29_input_0_4 ,
            1'b0,
            \lut_$abc$1042$li29_li29_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1042$li29_li29_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[29]  (
        .C(\dffre_genblk1[0].a0.out[29]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[29]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[29]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[29]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000101000001100)
    ) \lut_$iopadmap$out[29]  (
        .in({
            1'b0,
            \lut_$iopadmap$out[29]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$out[29]_input_0_1 ,
            \lut_$iopadmap$out[29]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$1042$li61_li61  (
        .in({
            \lut_$abc$1042$li61_li61_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li61_li61_input_0_0 
         }),
        .out(\lut_$abc$1042$li61_li61_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[29]  (
        .C(\dffre_genblk1[1].a0.out[29]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[29]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[29]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[29]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li28_li28  (
        .in({
            \lut_$abc$1042$li28_li28_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$1042$li28_li28_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1042$li28_li28_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[28]  (
        .C(\dffre_genblk1[0].a0.out[28]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[28]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[28]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[28]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000100010001010000)
    ) \lut_$iopadmap$out[28]  (
        .in({
            1'b0,
            \lut_$iopadmap$out[28]_input_0_3 ,
            \lut_$iopadmap$out[28]_input_0_2 ,
            \lut_$iopadmap$out[28]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$out[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$1042$li60_li60  (
        .in({
            \lut_$abc$1042$li60_li60_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li60_li60_input_0_0 
         }),
        .out(\lut_$abc$1042$li60_li60_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[28]  (
        .C(\dffre_genblk1[1].a0.out[28]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[28]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[28]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[28]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li27_li27  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li27_li27_input_0_1 ,
            \lut_$abc$1042$li27_li27_input_0_0 
         }),
        .out(\lut_$abc$1042$li27_li27_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[27]  (
        .C(\dffre_genblk1[0].a0.out[27]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[27]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[27]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[27]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[27]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010001000100000000000000010000)
    ) \lut_$iopadmap$out[27]  (
        .in({
            \lut_$iopadmap$out[27]_input_0_4 ,
            \lut_$iopadmap$out[27]_input_0_3 ,
            \lut_$iopadmap$out[27]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[27]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000101100001000)
    ) \lut_$iopadmap$out[14]  (
        .in({
            1'b0,
            \lut_$iopadmap$out[14]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$out[14]_input_0_1 ,
            \lut_$iopadmap$out[14]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$1042$li14_li14  (
        .in({
            \lut_$abc$1042$li14_li14_input_0_4 ,
            1'b0,
            \lut_$abc$1042$li14_li14_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1042$li14_li14_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[14]  (
        .C(\dffre_genblk1[0].a0.out[14]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[14]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[14]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[14]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$1042$li58_li58  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1042$li58_li58_input_0_2 ,
            1'b0,
            \lut_$abc$1042$li58_li58_input_0_0 
         }),
        .out(\lut_$abc$1042$li58_li58_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[26]  (
        .C(\dffre_genblk1[1].a0.out[26]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[26]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[26]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[26]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000101000000010000010000000000)
    ) \lut_$iopadmap$out[26]  (
        .in({
            \lut_$iopadmap$out[26]_input_0_4 ,
            \lut_$iopadmap$out[26]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$out[26]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$out[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li59_li59  (
        .in({
            \lut_$abc$1042$li59_li59_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$1042$li59_li59_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1042$li59_li59_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[27]  (
        .C(\dffre_genblk1[1].a0.out[27]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[27]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[27]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[27]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[27]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$1042$li26_li26  (
        .in({
            \lut_$abc$1042$li26_li26_input_0_4 ,
            1'b0,
            \lut_$abc$1042$li26_li26_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1042$li26_li26_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[26]  (
        .C(\dffre_genblk1[0].a0.out[26]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[26]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[26]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[26]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$1042$li46_li46  (
        .in({
            \lut_$abc$1042$li46_li46_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li46_li46_input_0_0 
         }),
        .out(\lut_$abc$1042$li46_li46_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[14]  (
        .C(\dffre_genblk1[1].a0.out[14]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[14]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[14]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[14]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li25_li25  (
        .in({
            \lut_$abc$1042$li25_li25_input_0_4 ,
            \lut_$abc$1042$li25_li25_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1042$li25_li25_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[25]  (
        .C(\dffre_genblk1[0].a0.out[25]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[25]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[25]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[25]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[25]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li22_li22  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1042$li22_li22_input_0_2 ,
            \lut_$abc$1042$li22_li22_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1042$li22_li22_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[22]  (
        .C(\dffre_genblk1[0].a0.out[22]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[22]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[22]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[22]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000100000001100000000)
    ) \lut_$iopadmap$out[22]  (
        .in({
            \lut_$iopadmap$out[22]_input_0_4 ,
            \lut_$iopadmap$out[22]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$iopadmap$out[22]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li54_li54  (
        .in({
            1'b0,
            \lut_$abc$1042$li54_li54_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1042$li54_li54_input_0_0 
         }),
        .out(\lut_$abc$1042$li54_li54_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[22]  (
        .C(\dffre_genblk1[1].a0.out[22]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[22]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[22]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[22]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li21_li21  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li21_li21_input_0_1 ,
            \lut_$abc$1042$li21_li21_input_0_0 
         }),
        .out(\lut_$abc$1042$li21_li21_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[21]  (
        .C(\dffre_genblk1[0].a0.out[21]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[21]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[21]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[21]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010001000000000001010000)
    ) \lut_$iopadmap$out[21]  (
        .in({
            \lut_$iopadmap$out[21]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$out[21]_input_0_2 ,
            \lut_$iopadmap$out[21]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$out[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li53_li53  (
        .in({
            1'b0,
            \lut_$abc$1042$li53_li53_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1042$li53_li53_input_0_0 
         }),
        .out(\lut_$abc$1042$li53_li53_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[21]  (
        .C(\dffre_genblk1[1].a0.out[21]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[21]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[21]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[21]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li20_li20  (
        .in({
            1'b0,
            \lut_$abc$1042$li20_li20_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1042$li20_li20_input_0_0 
         }),
        .out(\lut_$abc$1042$li20_li20_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[20]  (
        .C(\dffre_genblk1[0].a0.out[20]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[20]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[20]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[20]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010101000000000000010000)
    ) \lut_$iopadmap$out[20]  (
        .in({
            \lut_$iopadmap$out[20]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$out[20]_input_0_2 ,
            \lut_$iopadmap$out[20]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$out[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$1042$li50_li50  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1042$li50_li50_input_0_2 ,
            1'b0,
            \lut_$abc$1042$li50_li50_input_0_0 
         }),
        .out(\lut_$abc$1042$li50_li50_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[18]  (
        .C(\dffre_genblk1[1].a0.out[18]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[18]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[18]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[18]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li17_li17  (
        .in({
            1'b0,
            \lut_$abc$1042$li17_li17_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1042$li17_li17_input_0_0 
         }),
        .out(\lut_$abc$1042$li17_li17_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[17]  (
        .C(\dffre_genblk1[0].a0.out[17]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[17]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[17]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[17]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li51_li51  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1042$li51_li51_input_0_2 ,
            \lut_$abc$1042$li51_li51_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1042$li51_li51_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[19]  (
        .C(\dffre_genblk1[1].a0.out[19]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[19]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[19]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[19]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011000000010000001000000000)
    ) \lut_$iopadmap$out[19]  (
        .in({
            \lut_$iopadmap$out[19]_input_0_4 ,
            \lut_$iopadmap$out[19]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$iopadmap$out[19]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li52_li52  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li52_li52_input_0_1 ,
            \lut_$abc$1042$li52_li52_input_0_0 
         }),
        .out(\lut_$abc$1042$li52_li52_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[20]  (
        .C(\dffre_genblk1[1].a0.out[20]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[20]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[20]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[20]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$1042$li19_li19  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1042$li19_li19_input_0_2 ,
            1'b0,
            \lut_$abc$1042$li19_li19_input_0_0 
         }),
        .out(\lut_$abc$1042$li19_li19_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[19]  (
        .C(\dffre_genblk1[0].a0.out[19]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[19]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[19]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[19]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000101000000000000010000000100)
    ) \lut_$iopadmap$out[18]  (
        .in({
            \lut_$iopadmap$out[18]_input_0_4 ,
            \lut_$iopadmap$out[18]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$out[18]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$out[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$1042$li18_li18  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1042$li18_li18_input_0_2 ,
            1'b0,
            \lut_$abc$1042$li18_li18_input_0_0 
         }),
        .out(\lut_$abc$1042$li18_li18_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[18]  (
        .C(\dffre_genblk1[0].a0.out[18]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[18]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[18]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[18]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li49_li49  (
        .in({
            \lut_$abc$1042$li49_li49_input_0_4 ,
            \lut_$abc$1042$li49_li49_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1042$li49_li49_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[17]  (
        .C(\dffre_genblk1[1].a0.out[17]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[17]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[17]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[17]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000010101100)
    ) \lut_$iopadmap$out[17]  (
        .in({
            1'b0,
            1'b0,
            \lut_$iopadmap$out[17]_input_0_2 ,
            \lut_$iopadmap$out[17]_input_0_1 ,
            \lut_$iopadmap$out[17]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$1042$li47_li47  (
        .in({
            \lut_$abc$1042$li47_li47_input_0_4 ,
            1'b0,
            \lut_$abc$1042$li47_li47_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1042$li47_li47_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[15]  (
        .C(\dffre_genblk1[1].a0.out[15]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[15]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[15]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[15]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000101000001100)
    ) \lut_$iopadmap$out[15]  (
        .in({
            1'b0,
            \lut_$iopadmap$out[15]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$out[15]_input_0_1 ,
            \lut_$iopadmap$out[15]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li15_li15  (
        .in({
            1'b0,
            \lut_$abc$1042$li15_li15_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1042$li15_li15_input_0_0 
         }),
        .out(\lut_$abc$1042$li15_li15_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[15]  (
        .C(\dffre_genblk1[0].a0.out[15]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[15]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[15]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[15]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li48_li48  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li48_li48_input_0_1 ,
            \lut_$abc$1042$li48_li48_input_0_0 
         }),
        .out(\lut_$abc$1042$li48_li48_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[16]  (
        .C(\dffre_genblk1[1].a0.out[16]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[16]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[16]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[16]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000100010001010000)
    ) \lut_$iopadmap$out[16]  (
        .in({
            1'b0,
            \lut_$iopadmap$out[16]_input_0_3 ,
            \lut_$iopadmap$out[16]_input_0_2 ,
            \lut_$iopadmap$out[16]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$out[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$1042$li16_li16  (
        .in({
            \lut_$abc$1042$li16_li16_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li16_li16_input_0_0 
         }),
        .out(\lut_$abc$1042$li16_li16_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[16]  (
        .C(\dffre_genblk1[0].a0.out[16]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[16]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[16]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[16]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li33_li33  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1042$li33_li33_input_0_2 ,
            \lut_$abc$1042$li33_li33_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1042$li33_li33_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[1]  (
        .C(\dffre_genblk1[1].a0.out[1]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[1]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[1]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[1]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011000000000000001000000010)
    ) \lut_$iopadmap$out[1]  (
        .in({
            \lut_$iopadmap$out[1]_input_0_4 ,
            \lut_$iopadmap$out[1]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$iopadmap$out[1]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$1042$li34_li34  (
        .in({
            \lut_$abc$1042$li34_li34_input_0_4 ,
            1'b0,
            \lut_$abc$1042$li34_li34_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1042$li34_li34_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[2]  (
        .C(\dffre_genblk1[1].a0.out[2]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[2]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[2]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[2]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$1042$li05_li05  (
        .in({
            \lut_$abc$1042$li05_li05_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li05_li05_input_0_0 
         }),
        .out(\lut_$abc$1042$li05_li05_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[5]  (
        .C(\dffre_genblk1[0].a0.out[5]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[5]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[5]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[5]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li37_li37  (
        .in({
            1'b0,
            \lut_$abc$1042$li37_li37_input_0_3 ,
            \lut_$abc$1042$li37_li37_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1042$li37_li37_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[5]  (
        .C(\dffre_genblk1[1].a0.out[5]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[5]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[5]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[5]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010110000000000001000)
    ) \lut_$iopadmap$out[5]  (
        .in({
            \lut_$iopadmap$out[5]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$iopadmap$out[5]_input_0_1 ,
            \lut_$iopadmap$out[5]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li02_li02  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li02_li02_input_0_1 ,
            \lut_$abc$1042$li02_li02_input_0_0 
         }),
        .out(\lut_$abc$1042$li02_li02_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[2]  (
        .C(\dffre_genblk1[0].a0.out[2]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[2]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[2]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[2]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010001000000010001000000000000)
    ) \lut_$iopadmap$out[2]  (
        .in({
            \lut_$iopadmap$out[2]_input_0_4 ,
            \lut_$iopadmap$out[2]_input_0_3 ,
            \lut_$iopadmap$out[2]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li13_li13  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1042$li13_li13_input_0_2 ,
            \lut_$abc$1042$li13_li13_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1042$li13_li13_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[13]  (
        .C(\dffre_genblk1[0].a0.out[13]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[13]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[13]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[13]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000100000001100000000)
    ) \lut_$iopadmap$out[13]  (
        .in({
            \lut_$iopadmap$out[13]_input_0_4 ,
            \lut_$iopadmap$out[13]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$iopadmap$out[13]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li45_li45  (
        .in({
            1'b0,
            \lut_$abc$1042$li45_li45_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1042$li45_li45_input_0_0 
         }),
        .out(\lut_$abc$1042$li45_li45_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[13]  (
        .C(\dffre_genblk1[1].a0.out[13]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[13]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[13]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[13]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li12_li12  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li12_li12_input_0_1 ,
            \lut_$abc$1042$li12_li12_input_0_0 
         }),
        .out(\lut_$abc$1042$li12_li12_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[12]  (
        .C(\dffre_genblk1[0].a0.out[12]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[12]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[12]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[12]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010001000000000001010000)
    ) \lut_$iopadmap$out[12]  (
        .in({
            \lut_$iopadmap$out[12]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$out[12]_input_0_2 ,
            \lut_$iopadmap$out[12]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$out[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li44_li44  (
        .in({
            1'b0,
            \lut_$abc$1042$li44_li44_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1042$li44_li44_input_0_0 
         }),
        .out(\lut_$abc$1042$li44_li44_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[12]  (
        .C(\dffre_genblk1[1].a0.out[12]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[12]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[12]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[12]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li11_li11  (
        .in({
            1'b0,
            \lut_$abc$1042$li11_li11_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1042$li11_li11_input_0_0 
         }),
        .out(\lut_$abc$1042$li11_li11_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[11]  (
        .C(\dffre_genblk1[0].a0.out[11]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[11]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[11]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[11]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010101000000000000010000)
    ) \lut_$iopadmap$out[11]  (
        .in({
            \lut_$iopadmap$out[11]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$out[11]_input_0_2 ,
            \lut_$iopadmap$out[11]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$out[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$1042$li41_li41  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1042$li41_li41_input_0_2 ,
            1'b0,
            \lut_$abc$1042$li41_li41_input_0_0 
         }),
        .out(\lut_$abc$1042$li41_li41_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[9]  (
        .C(\dffre_genblk1[1].a0.out[9]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[9]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[9]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[9]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li08_li08  (
        .in({
            1'b0,
            \lut_$abc$1042$li08_li08_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1042$li08_li08_input_0_0 
         }),
        .out(\lut_$abc$1042$li08_li08_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[8]  (
        .C(\dffre_genblk1[0].a0.out[8]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[8]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[8]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[8]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li42_li42  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1042$li42_li42_input_0_2 ,
            \lut_$abc$1042$li42_li42_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1042$li42_li42_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[10]  (
        .C(\dffre_genblk1[1].a0.out[10]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[10]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[10]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[10]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011000000010000001000000000)
    ) \lut_$iopadmap$out[10]  (
        .in({
            \lut_$iopadmap$out[10]_input_0_4 ,
            \lut_$iopadmap$out[10]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$iopadmap$out[10]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li43_li43  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li43_li43_input_0_1 ,
            \lut_$abc$1042$li43_li43_input_0_0 
         }),
        .out(\lut_$abc$1042$li43_li43_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[11]  (
        .C(\dffre_genblk1[1].a0.out[11]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[11]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[11]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[11]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$1042$li10_li10  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1042$li10_li10_input_0_2 ,
            1'b0,
            \lut_$abc$1042$li10_li10_input_0_0 
         }),
        .out(\lut_$abc$1042$li10_li10_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[10]  (
        .C(\dffre_genblk1[0].a0.out[10]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[10]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[10]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[10]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000101000000000000010000000100)
    ) \lut_$iopadmap$out[9]  (
        .in({
            \lut_$iopadmap$out[9]_input_0_4 ,
            \lut_$iopadmap$out[9]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$out[9]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$out[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$1042$li09_li09  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1042$li09_li09_input_0_2 ,
            1'b0,
            \lut_$abc$1042$li09_li09_input_0_0 
         }),
        .out(\lut_$abc$1042$li09_li09_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[9]  (
        .C(\dffre_genblk1[0].a0.out[9]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[9]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[9]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[9]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li40_li40  (
        .in({
            \lut_$abc$1042$li40_li40_input_0_4 ,
            \lut_$abc$1042$li40_li40_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1042$li40_li40_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[8]  (
        .C(\dffre_genblk1[1].a0.out[8]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[8]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[8]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[8]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000010101100)
    ) \lut_$iopadmap$out[8]  (
        .in({
            1'b0,
            1'b0,
            \lut_$iopadmap$out[8]_input_0_2 ,
            \lut_$iopadmap$out[8]_input_0_1 ,
            \lut_$iopadmap$out[8]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$1042$li39_li39  (
        .in({
            \lut_$abc$1042$li39_li39_input_0_4 ,
            1'b0,
            \lut_$abc$1042$li39_li39_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1042$li39_li39_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[7]  (
        .C(\dffre_genblk1[1].a0.out[7]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[7]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[7]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[7]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000101000001100)
    ) \lut_$iopadmap$out[7]  (
        .in({
            1'b0,
            \lut_$iopadmap$out[7]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$out[7]_input_0_1 ,
            \lut_$iopadmap$out[7]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li07_li07  (
        .in({
            1'b0,
            \lut_$abc$1042$li07_li07_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1042$li07_li07_input_0_0 
         }),
        .out(\lut_$abc$1042$li07_li07_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[7]  (
        .C(\dffre_genblk1[0].a0.out[7]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[7]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[7]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[7]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li32_li32  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li32_li32_input_0_1 ,
            \lut_$abc$1042$li32_li32_input_0_0 
         }),
        .out(\lut_$abc$1042$li32_li32_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[0]  (
        .C(\dffre_genblk1[1].a0.out[0]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[0]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[0]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[0]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000100010001010000)
    ) \lut_$iopadmap$out[0]  (
        .in({
            1'b0,
            \lut_$iopadmap$out[0]_input_0_3 ,
            \lut_$iopadmap$out[0]_input_0_2 ,
            \lut_$iopadmap$out[0]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$out[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$1042$li00_li00  (
        .in({
            \lut_$abc$1042$li00_li00_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li00_li00_input_0_0 
         }),
        .out(\lut_$abc$1042$li00_li00_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[0]  (
        .C(\dffre_genblk1[0].a0.out[0]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[0]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[0]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[0]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li03_li03  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1042$li03_li03_input_0_2 ,
            \lut_$abc$1042$li03_li03_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1042$li03_li03_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[3]  (
        .C(\dffre_genblk1[0].a0.out[3]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[3]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[3]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[3]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000100000001100000000)
    ) \lut_$iopadmap$out[3]  (
        .in({
            \lut_$iopadmap$out[3]_input_0_4 ,
            \lut_$iopadmap$out[3]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$iopadmap$out[3]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$1042$li04_li04  (
        .in({
            \lut_$abc$1042$li04_li04_input_0_4 ,
            1'b0,
            \lut_$abc$1042$li04_li04_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1042$li04_li04_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[4]  (
        .C(\dffre_genblk1[0].a0.out[4]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[4]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[4]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[4]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$1042$li38_li38  (
        .in({
            \lut_$abc$1042$li38_li38_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li38_li38_input_0_0 
         }),
        .out(\lut_$abc$1042$li38_li38_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[6]  (
        .C(\dffre_genblk1[1].a0.out[6]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[6]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[6]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[6]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li06_li06  (
        .in({
            1'b0,
            \lut_$abc$1042$li06_li06_input_0_3 ,
            \lut_$abc$1042$li06_li06_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1042$li06_li06_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[6]  (
        .C(\dffre_genblk1[0].a0.out[6]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[6]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[6]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[6]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000011100000000000000010)
    ) \lut_$iopadmap$out[6]  (
        .in({
            \lut_$iopadmap$out[6]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$iopadmap$out[6]_input_0_1 ,
            \lut_$iopadmap$out[6]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1042$li36_li36  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li36_li36_input_0_1 ,
            \lut_$abc$1042$li36_li36_input_0_0 
         }),
        .out(\lut_$abc$1042$li36_li36_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[4]  (
        .C(\dffre_genblk1[1].a0.out[4]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[4]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[4]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[4]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010001000100000000000100000000)
    ) \lut_$iopadmap$out[4]  (
        .in({
            \lut_$iopadmap$out[4]_input_0_4 ,
            \lut_$iopadmap$out[4]_input_0_3 ,
            \lut_$iopadmap$out[4]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1042$li35_li35  (
        .in({
            1'b0,
            \lut_$abc$1042$li35_li35_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1042$li35_li35_input_0_0 
         }),
        .out(\lut_$abc$1042$li35_li35_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[1].a0.out[3]  (
        .C(\dffre_genblk1[1].a0.out[3]_clock_0_0 ),
        .D(\dffre_genblk1[1].a0.out[3]_input_0_0 ),
        .E(\dffre_genblk1[1].a0.out[3]_input_2_0 ),
        .R(\dffre_genblk1[1].a0.out[3]_input_1_0 ),
        .Q(\dffre_genblk1[1].a0.out[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$1042$li01_li01  (
        .in({
            \lut_$abc$1042$li01_li01_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1042$li01_li01_input_0_0 
         }),
        .out(\lut_$abc$1042$li01_li01_output_0_0 )
    );

    DFFRE #(
    ) \dffre_genblk1[0].a0.out[1]  (
        .C(\dffre_genblk1[0].a0.out[1]_clock_0_0 ),
        .D(\dffre_genblk1[0].a0.out[1]_input_0_0 ),
        .E(\dffre_genblk1[0].a0.out[1]_input_2_0 ),
        .R(\dffre_genblk1[0].a0.out[1]_input_1_0 ),
        .Q(\dffre_genblk1[0].a0.out[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_genblk1[0].a0.b[13]  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.b[13]_input_0_2 ,
            1'b0,
            \lut_genblk1[0].a0.b[13]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.b[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut_genblk1[1].a0.b[13]  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.b[13]_input_0_2 ,
            1'b0,
            \lut_genblk1[1].a0.b[13]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.b[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000000)
    ) \lut_genblk1[1].a0.a[9]  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.a[9]_input_0_2 ,
            \lut_genblk1[1].a0.a[9]_input_0_1 ,
            1'b0
         }),
        .out(\lut_genblk1[1].a0.a[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_genblk1[0].a0.a[9]  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.a[9]_input_0_2 ,
            \lut_genblk1[0].a0.a[9]_input_0_1 ,
            1'b0
         }),
        .out(\lut_genblk1[0].a0.a[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000000000000000000000)
    ) \lut_genblk1[1].a0.a[5]  (
        .in({
            \lut_genblk1[1].a0.a[5]_input_0_4 ,
            \lut_genblk1[1].a0.a[5]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[1].a0.a[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_genblk1[0].a0.a[5]  (
        .in({
            \lut_genblk1[0].a0.a[5]_input_0_4 ,
            \lut_genblk1[0].a0.a[5]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[0].a0.a[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_genblk1[0].a0.b[11]  (
        .in({
            \lut_genblk1[0].a0.b[11]_input_0_4 ,
            1'b0,
            \lut_genblk1[0].a0.b[11]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[0].a0.b[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_genblk1[1].a0.b[11]  (
        .in({
            \lut_genblk1[1].a0.b[11]_input_0_4 ,
            1'b0,
            \lut_genblk1[1].a0.b[11]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[1].a0.b[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_genblk1[0].a0.a[3]  (
        .in({
            \lut_genblk1[0].a0.a[3]_input_0_4 ,
            \lut_genblk1[0].a0.a[3]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[0].a0.a[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000000000000000000000)
    ) \lut_genblk1[1].a0.a[3]  (
        .in({
            \lut_genblk1[1].a0.a[3]_input_0_4 ,
            \lut_genblk1[1].a0.a[3]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[1].a0.a[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000000)
    ) \lut_genblk1[1].a0.a[6]  (
        .in({
            \lut_genblk1[1].a0.a[6]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.a[6]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.a[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_genblk1[0].a0.a[6]  (
        .in({
            \lut_genblk1[0].a0.a[6]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.a[6]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.a[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000000)
    ) \lut_genblk1[1].a0.b[15]  (
        .in({
            \lut_genblk1[1].a0.b[15]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.b[15]_input_0_1 ,
            1'b0
         }),
        .out(\lut_genblk1[1].a0.b[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_genblk1[0].a0.b[15]  (
        .in({
            \lut_genblk1[0].a0.b[15]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.b[15]_input_0_1 ,
            1'b0
         }),
        .out(\lut_genblk1[0].a0.b[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000000)
    ) \lut_genblk1[1].a0.a[0]  (
        .in({
            \lut_genblk1[1].a0.a[0]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.a[0]_input_0_1 ,
            1'b0
         }),
        .out(\lut_genblk1[1].a0.a[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_genblk1[0].a0.a[0]  (
        .in({
            \lut_genblk1[0].a0.a[0]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.a[0]_input_0_1 ,
            1'b0
         }),
        .out(\lut_genblk1[0].a0.a[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001000)
    ) \lut_genblk1[1].a0.b[8]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.b[8]_input_0_1 ,
            \lut_genblk1[1].a0.b[8]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.b[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_genblk1[0].a0.b[8]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.b[8]_input_0_1 ,
            \lut_genblk1[0].a0.b[8]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.b[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut_genblk1[1].a0.b[6]  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.b[6]_input_0_2 ,
            1'b0,
            \lut_genblk1[1].a0.b[6]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.b[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_genblk1[0].a0.b[6]  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.b[6]_input_0_2 ,
            1'b0,
            \lut_genblk1[0].a0.b[6]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.b[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_genblk1[1].a0.b[4]  (
        .in({
            \lut_genblk1[1].a0.b[4]_input_0_4 ,
            1'b0,
            \lut_genblk1[1].a0.b[4]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[1].a0.b[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_genblk1[0].a0.b[4]  (
        .in({
            \lut_genblk1[0].a0.b[4]_input_0_4 ,
            1'b0,
            \lut_genblk1[0].a0.b[4]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[0].a0.b[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_genblk1[0].a0.a[12]  (
        .in({
            1'b0,
            \lut_genblk1[0].a0.a[12]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.a[12]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.a[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000001000000000)
    ) \lut_genblk1[1].a0.a[12]  (
        .in({
            1'b0,
            \lut_genblk1[1].a0.a[12]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.a[12]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.a[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_genblk1[0].a0.b[0]  (
        .in({
            \lut_genblk1[0].a0.b[0]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.b[0]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.b[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000000)
    ) \lut_genblk1[1].a0.b[0]  (
        .in({
            \lut_genblk1[1].a0.b[0]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.b[0]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.b[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_genblk1[1].a0.b[2]  (
        .in({
            \lut_genblk1[1].a0.b[2]_input_0_4 ,
            1'b0,
            \lut_genblk1[1].a0.b[2]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[1].a0.b[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_genblk1[0].a0.b[2]  (
        .in({
            \lut_genblk1[0].a0.b[2]_input_0_4 ,
            1'b0,
            \lut_genblk1[0].a0.b[2]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[0].a0.b[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_genblk1[0].a0.a[14]  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.a[14]_input_0_2 ,
            1'b0,
            \lut_genblk1[0].a0.a[14]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.a[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut_genblk1[1].a0.a[14]  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.a[14]_input_0_2 ,
            1'b0,
            \lut_genblk1[1].a0.a[14]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.a[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000000)
    ) \lut_genblk1[1].a0.a[1]  (
        .in({
            \lut_genblk1[1].a0.a[1]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.a[1]_input_0_1 ,
            1'b0
         }),
        .out(\lut_genblk1[1].a0.a[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_genblk1[0].a0.a[1]  (
        .in({
            \lut_genblk1[0].a0.a[1]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.a[1]_input_0_1 ,
            1'b0
         }),
        .out(\lut_genblk1[0].a0.a[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001000)
    ) \lut_genblk1[1].a0.a[8]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.a[8]_input_0_1 ,
            \lut_genblk1[1].a0.a[8]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.a[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_genblk1[0].a0.a[8]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.a[8]_input_0_1 ,
            \lut_genblk1[0].a0.a[8]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.a[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut_genblk1[1].a0.a[4]  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.a[4]_input_0_2 ,
            1'b0,
            \lut_genblk1[1].a0.a[4]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.a[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_genblk1[0].a0.a[4]  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.a[4]_input_0_2 ,
            1'b0,
            \lut_genblk1[0].a0.a[4]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.a[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_genblk1[1].a0.a[2]  (
        .in({
            \lut_genblk1[1].a0.a[2]_input_0_4 ,
            1'b0,
            \lut_genblk1[1].a0.a[2]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[1].a0.a[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_genblk1[0].a0.a[2]  (
        .in({
            \lut_genblk1[0].a0.a[2]_input_0_4 ,
            1'b0,
            \lut_genblk1[0].a0.a[2]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[0].a0.a[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_genblk1[0].a0.a[13]  (
        .in({
            1'b0,
            \lut_genblk1[0].a0.a[13]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.a[13]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.a[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000001000000000)
    ) \lut_genblk1[1].a0.a[13]  (
        .in({
            1'b0,
            \lut_genblk1[1].a0.a[13]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.a[13]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.a[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_genblk1[0].a0.a[10]  (
        .in({
            \lut_genblk1[0].a0.a[10]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.a[10]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.a[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000000)
    ) \lut_genblk1[1].a0.a[10]  (
        .in({
            \lut_genblk1[1].a0.a[10]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.a[10]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.a[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_genblk1[1].a0.a[7]  (
        .in({
            \lut_genblk1[1].a0.a[7]_input_0_4 ,
            1'b0,
            \lut_genblk1[1].a0.a[7]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[1].a0.a[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_genblk1[0].a0.a[7]  (
        .in({
            \lut_genblk1[0].a0.a[7]_input_0_4 ,
            1'b0,
            \lut_genblk1[0].a0.a[7]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[0].a0.a[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_genblk1[0].a0.a[11]  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.a[11]_input_0_2 ,
            1'b0,
            \lut_genblk1[0].a0.a[11]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.a[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut_genblk1[1].a0.a[11]  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.a[11]_input_0_2 ,
            1'b0,
            \lut_genblk1[1].a0.a[11]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.a[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000000)
    ) \lut_genblk1[1].a0.a[15]  (
        .in({
            \lut_genblk1[1].a0.a[15]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.a[15]_input_0_1 ,
            1'b0
         }),
        .out(\lut_genblk1[1].a0.a[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_genblk1[0].a0.a[15]  (
        .in({
            \lut_genblk1[0].a0.a[15]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.a[15]_input_0_1 ,
            1'b0
         }),
        .out(\lut_genblk1[0].a0.a[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_genblk1[0].a0.b[1]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.b[1]_input_0_1 ,
            \lut_genblk1[0].a0.b[1]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.b[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001000)
    ) \lut_genblk1[1].a0.b[1]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.b[1]_input_0_1 ,
            \lut_genblk1[1].a0.b[1]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.b[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut_genblk1[1].a0.b[3]  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.b[3]_input_0_2 ,
            1'b0,
            \lut_genblk1[1].a0.b[3]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.b[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_genblk1[0].a0.b[3]  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.b[3]_input_0_2 ,
            1'b0,
            \lut_genblk1[0].a0.b[3]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.b[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_genblk1[1].a0.b[5]  (
        .in({
            \lut_genblk1[1].a0.b[5]_input_0_4 ,
            1'b0,
            \lut_genblk1[1].a0.b[5]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[1].a0.b[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_genblk1[0].a0.b[5]  (
        .in({
            \lut_genblk1[0].a0.b[5]_input_0_4 ,
            1'b0,
            \lut_genblk1[0].a0.b[5]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[0].a0.b[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_genblk1[0].a0.b[12]  (
        .in({
            1'b0,
            \lut_genblk1[0].a0.b[12]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.b[12]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.b[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000001000000000)
    ) \lut_genblk1[1].a0.b[12]  (
        .in({
            1'b0,
            \lut_genblk1[1].a0.b[12]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.b[12]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.b[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_genblk1[0].a0.b[9]  (
        .in({
            \lut_genblk1[0].a0.b[9]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.b[9]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.b[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000000)
    ) \lut_genblk1[1].a0.b[9]  (
        .in({
            \lut_genblk1[1].a0.b[9]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.b[9]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.b[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_genblk1[1].a0.b[7]  (
        .in({
            \lut_genblk1[1].a0.b[7]_input_0_4 ,
            1'b0,
            \lut_genblk1[1].a0.b[7]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[1].a0.b[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_genblk1[0].a0.b[7]  (
        .in({
            \lut_genblk1[0].a0.b[7]_input_0_4 ,
            1'b0,
            \lut_genblk1[0].a0.b[7]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[0].a0.b[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_genblk1[0].a0.b[10]  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.b[10]_input_0_2 ,
            1'b0,
            \lut_genblk1[0].a0.b[10]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.b[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut_genblk1[1].a0.b[10]  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.b[10]_input_0_2 ,
            1'b0,
            \lut_genblk1[1].a0.b[10]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.b[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_genblk1[0].a0.b[14]  (
        .in({
            \lut_genblk1[0].a0.b[14]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_genblk1[0].a0.b[14]_input_0_0 
         }),
        .out(\lut_genblk1[0].a0.b[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000000)
    ) \lut_genblk1[1].a0.b[14]  (
        .in({
            \lut_genblk1[1].a0.b[14]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_genblk1[1].a0.b[14]_input_0_0 
         }),
        .out(\lut_genblk1[1].a0.b[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );


endmodule
