\doxysubsubsubsection{PWR Regulator state in SLEEP/\+STOP mode }
\hypertarget{group___p_w_r___regulator__state__in___s_t_o_p__mode}{}\label{group___p_w_r___regulator__state__in___s_t_o_p__mode}\index{PWR Regulator state in SLEEP/STOP mode@{PWR Regulator state in SLEEP/STOP mode}}
Collaboration diagram for PWR Regulator state in SLEEP/\+STOP mode\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___p_w_r___regulator__state__in___s_t_o_p__mode}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r___regulator__state__in___s_t_o_p__mode_ga1d5b4e1482184286e28c16162f530039}{PWR\+\_\+\+MAINREGULATOR\+\_\+\+ON}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___p_w_r___regulator__state__in___s_t_o_p__mode_gab9922a15f8414818d736d5e7fcace963}{PWR\+\_\+\+LOWPOWERREGULATOR\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\+\_\+\+CR\+\_\+\+LPDS}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___p_w_r___regulator__state__in___s_t_o_p__mode_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___p_w_r___regulator__state__in___s_t_o_p__mode_gab9922a15f8414818d736d5e7fcace963}\index{PWR Regulator state in SLEEP/STOP mode@{PWR Regulator state in SLEEP/STOP mode}!PWR\_LOWPOWERREGULATOR\_ON@{PWR\_LOWPOWERREGULATOR\_ON}}
\index{PWR\_LOWPOWERREGULATOR\_ON@{PWR\_LOWPOWERREGULATOR\_ON}!PWR Regulator state in SLEEP/STOP mode@{PWR Regulator state in SLEEP/STOP mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_LOWPOWERREGULATOR\_ON}{PWR\_LOWPOWERREGULATOR\_ON}}
{\footnotesize\ttfamily \label{group___p_w_r___regulator__state__in___s_t_o_p__mode_gab9922a15f8414818d736d5e7fcace963} 
\#define PWR\+\_\+\+LOWPOWERREGULATOR\+\_\+\+ON~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\+\_\+\+CR\+\_\+\+LPDS}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00106}{106}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group___p_w_r___regulator__state__in___s_t_o_p__mode_ga1d5b4e1482184286e28c16162f530039}\index{PWR Regulator state in SLEEP/STOP mode@{PWR Regulator state in SLEEP/STOP mode}!PWR\_MAINREGULATOR\_ON@{PWR\_MAINREGULATOR\_ON}}
\index{PWR\_MAINREGULATOR\_ON@{PWR\_MAINREGULATOR\_ON}!PWR Regulator state in SLEEP/STOP mode@{PWR Regulator state in SLEEP/STOP mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_MAINREGULATOR\_ON}{PWR\_MAINREGULATOR\_ON}}
{\footnotesize\ttfamily \label{group___p_w_r___regulator__state__in___s_t_o_p__mode_ga1d5b4e1482184286e28c16162f530039} 
\#define PWR\+\_\+\+MAINREGULATOR\+\_\+\+ON~0x00000000U}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00105}{105}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.

