// Seed: 110928073
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2
);
  logic id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  output id_6;
  inout id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  reg id_8;
  always @(negedge 1 - id_7)
    if (1) begin
      if (id_4) begin
        id_7 = id_8;
        if (1) id_8 <= id_1;
      end
    end
  logic id_9;
endmodule
