// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/13/2022 08:01:33"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 10 ns/ 1 ps

module top_square (
	clk_50m,
	btn_rst_n,
	vga_hsync,
	vga_vsync,
	vga_r,
	vga_g,
	vga_b,
	TESTE);
input 	clk_50m;
input 	btn_rst_n;
output 	vga_hsync;
output 	vga_vsync;
output 	[7:0] vga_r;
output 	[7:0] vga_g;
output 	[7:0] vga_b;
output 	[9:0] TESTE;

// Design Ports Information
// vga_hsync	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_vsync	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_r[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_r[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_r[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_r[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_r[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_r[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_r[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_r[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_g[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_g[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_g[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_g[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_g[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_g[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_g[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_g[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_b[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_b[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_b[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_b[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_b[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_b[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_b[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vga_b[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TESTE[0]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TESTE[1]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TESTE[2]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TESTE[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TESTE[4]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TESTE[5]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TESTE[6]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TESTE[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TESTE[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TESTE[9]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// btn_rst_n	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk_50m	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \display_inst|Add1~0_combout ;
wire \LessThan0~2_combout ;
wire \LessThan1~1_combout ;
wire \vga_r~0_combout ;
wire \clk_50m~combout ;
wire \btn_rst_n~combout ;
wire \clock_pix_inst|clk_pix~0_combout ;
wire \clock_pix_inst|clk_pix~regout ;
wire \clock_pix_inst|clk_pix~clkctrl_outclk ;
wire \display_inst|Add1~1 ;
wire \display_inst|Add1~2_combout ;
wire \display_inst|Add1~3 ;
wire \display_inst|Add1~5 ;
wire \display_inst|Add1~6_combout ;
wire \display_inst|Add1~7 ;
wire \display_inst|Add1~8_combout ;
wire \display_inst|Add1~13 ;
wire \display_inst|Add1~15 ;
wire \display_inst|Add1~16_combout ;
wire \display_inst|sx~1_combout ;
wire \display_inst|Add1~14_combout ;
wire \display_inst|Equal0~1_combout ;
wire \display_inst|Add1~4_combout ;
wire \display_inst|Equal0~0_combout ;
wire \display_inst|Equal0~2_combout ;
wire \display_inst|Add1~9 ;
wire \display_inst|Add1~10_combout ;
wire \display_inst|sx~2_combout ;
wire \display_inst|Add1~11 ;
wire \display_inst|Add1~12_combout ;
wire \LessThan1~0_combout ;
wire \display_inst|Add0~13 ;
wire \display_inst|Add0~15 ;
wire \display_inst|Add0~16_combout ;
wire \display_inst|Add0~0_combout ;
wire \display_inst|sy~2_combout ;
wire \display_inst|Add0~8_combout ;
wire \display_inst|Add0~1 ;
wire \display_inst|Add0~2_combout ;
wire \display_inst|Equal1~0_combout ;
wire \display_inst|Add0~10_combout ;
wire \display_inst|Equal1~1_combout ;
wire \display_inst|Equal1~2_combout ;
wire \display_inst|Add0~3 ;
wire \display_inst|Add0~4_combout ;
wire \display_inst|sy~0_combout ;
wire \display_inst|Add0~5 ;
wire \display_inst|Add0~6_combout ;
wire \display_inst|sy~1_combout ;
wire \display_inst|Add0~7 ;
wire \display_inst|Add0~9 ;
wire \display_inst|Add0~11 ;
wire \display_inst|Add0~12_combout ;
wire \display_inst|Add0~14_combout ;
wire \LessThan3~0_combout ;
wire \LessThan3~1_combout ;
wire \display_inst|Add1~17 ;
wire \display_inst|Add1~18_combout ;
wire \display_inst|sx~0_combout ;
wire \display_inst|Add0~17 ;
wire \display_inst|Add0~18_combout ;
wire \display_inst|sy~3_combout ;
wire \square~0_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~2_combout ;
wire \square~1_combout ;
wire \square~2_combout ;
wire \vga_hsync~reg0_regout ;
wire \display_inst|LessThan5~0_combout ;
wire \display_inst|vsync~0_combout ;
wire \display_inst|vsync~1_combout ;
wire \vga_vsync~reg0_regout ;
wire \display_inst|de~0_combout ;
wire \display_inst|de~1_combout ;
wire \vga_r[0]~reg0feeder_combout ;
wire \vga_r[0]~reg0_regout ;
wire \vga_r~1_combout ;
wire \vga_r[1]~reg0_regout ;
wire \vga_r[2]~reg0_regout ;
wire \vga_r[3]~reg0_regout ;
wire \vga_r[4]~reg0feeder_combout ;
wire \vga_r[4]~reg0_regout ;
wire \vga_r[5]~reg0_regout ;
wire \vga_r[6]~reg0_regout ;
wire \vga_r[7]~reg0_regout ;
wire \vga_g[0]~reg0feeder_combout ;
wire \vga_g[0]~reg0_regout ;
wire \vga_g[1]~reg0feeder_combout ;
wire \vga_g[1]~reg0_regout ;
wire \vga_g[2]~reg0_regout ;
wire \vga_g[3]~reg0_regout ;
wire \vga_g[4]~reg0feeder_combout ;
wire \vga_g[4]~reg0_regout ;
wire \vga_g[5]~reg0_regout ;
wire \vga_g[6]~reg0_regout ;
wire \vga_g[7]~reg0_regout ;
wire \vga_b[0]~reg0feeder_combout ;
wire \vga_b[0]~reg0_regout ;
wire \vga_b[1]~reg0feeder_combout ;
wire \vga_b[1]~reg0_regout ;
wire \vga_b[2]~reg0feeder_combout ;
wire \vga_b[2]~reg0_regout ;
wire \vga_b[3]~reg0_regout ;
wire \vga_b[4]~reg0feeder_combout ;
wire \vga_b[4]~reg0_regout ;
wire \vga_b[5]~reg0feeder_combout ;
wire \vga_b[5]~reg0_regout ;
wire \vga_b[6]~reg0feeder_combout ;
wire \vga_b[6]~reg0_regout ;
wire \vga_b[7]~reg0_regout ;
wire \TESTE[0]~reg0_regout ;
wire \TESTE[1]~reg0_regout ;
wire \TESTE[2]~reg0feeder_combout ;
wire \TESTE[2]~reg0_regout ;
wire \TESTE[3]~reg0_regout ;
wire \TESTE[4]~reg0_regout ;
wire \TESTE[5]~reg0_regout ;
wire \TESTE[6]~reg0_regout ;
wire \TESTE[7]~reg0_regout ;
wire \TESTE[8]~reg0_regout ;
wire \TESTE[9]~reg0_regout ;
wire [9:0] \display_inst|sy ;
wire [9:0] \display_inst|sx ;


// Location: LCCOMB_X32_Y35_N12
cycloneii_lcell_comb \display_inst|Add1~0 (
// Equation(s):
// \display_inst|Add1~0_combout  = \display_inst|sx [0] $ (VCC)
// \display_inst|Add1~1  = CARRY(\display_inst|sx [0])

	.dataa(\display_inst|sx [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\display_inst|Add1~0_combout ),
	.cout(\display_inst|Add1~1 ));
// synopsys translate_off
defparam \display_inst|Add1~0 .lut_mask = 16'h55AA;
defparam \display_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y35_N13
cycloneii_lcell_ff \display_inst|sx[0] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|Add1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sx [0]));

// Location: LCCOMB_X32_Y35_N6
cycloneii_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (\display_inst|sx [8]) # ((\display_inst|sx [6] & (\display_inst|sx [7] & \display_inst|sx [5])))

	.dataa(\display_inst|sx [6]),
	.datab(\display_inst|sx [7]),
	.datac(\display_inst|sx [5]),
	.datad(\display_inst|sx [8]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'hFF80;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N2
cycloneii_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (((!\display_inst|sx [6] & !\display_inst|sx [5])) # (!\display_inst|sx [8])) # (!\display_inst|sx [7])

	.dataa(\display_inst|sx [6]),
	.datab(\display_inst|sx [7]),
	.datac(\display_inst|sx [5]),
	.datad(\display_inst|sx [8]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h37FF;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N12
cycloneii_lcell_comb \vga_r~0 (
// Equation(s):
// \vga_r~0_combout  = (!\display_inst|de~0_combout  & ((\LessThan1~1_combout ) # (\LessThan1~0_combout )))

	.dataa(\LessThan1~1_combout ),
	.datab(\LessThan1~0_combout ),
	.datac(vcc),
	.datad(\display_inst|de~0_combout ),
	.cin(gnd),
	.combout(\vga_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_r~0 .lut_mask = 16'h00EE;
defparam \vga_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk_50m~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk_50m~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk_50m));
// synopsys translate_off
defparam \clk_50m~I .input_async_reset = "none";
defparam \clk_50m~I .input_power_up = "low";
defparam \clk_50m~I .input_register_mode = "none";
defparam \clk_50m~I .input_sync_reset = "none";
defparam \clk_50m~I .oe_async_reset = "none";
defparam \clk_50m~I .oe_power_up = "low";
defparam \clk_50m~I .oe_register_mode = "none";
defparam \clk_50m~I .oe_sync_reset = "none";
defparam \clk_50m~I .operation_mode = "input";
defparam \clk_50m~I .output_async_reset = "none";
defparam \clk_50m~I .output_power_up = "low";
defparam \clk_50m~I .output_register_mode = "none";
defparam \clk_50m~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \btn_rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\btn_rst_n~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(btn_rst_n));
// synopsys translate_off
defparam \btn_rst_n~I .input_async_reset = "none";
defparam \btn_rst_n~I .input_power_up = "low";
defparam \btn_rst_n~I .input_register_mode = "none";
defparam \btn_rst_n~I .input_sync_reset = "none";
defparam \btn_rst_n~I .oe_async_reset = "none";
defparam \btn_rst_n~I .oe_power_up = "low";
defparam \btn_rst_n~I .oe_register_mode = "none";
defparam \btn_rst_n~I .oe_sync_reset = "none";
defparam \btn_rst_n~I .operation_mode = "input";
defparam \btn_rst_n~I .output_async_reset = "none";
defparam \btn_rst_n~I .output_power_up = "low";
defparam \btn_rst_n~I .output_register_mode = "none";
defparam \btn_rst_n~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N20
cycloneii_lcell_comb \clock_pix_inst|clk_pix~0 (
// Equation(s):
// \clock_pix_inst|clk_pix~0_combout  = (!\btn_rst_n~combout ) # (!\clock_pix_inst|clk_pix~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_pix_inst|clk_pix~regout ),
	.datad(\btn_rst_n~combout ),
	.cin(gnd),
	.combout(\clock_pix_inst|clk_pix~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_pix_inst|clk_pix~0 .lut_mask = 16'h0FFF;
defparam \clock_pix_inst|clk_pix~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y18_N21
cycloneii_lcell_ff \clock_pix_inst|clk_pix (
	.clk(\clk_50m~combout ),
	.datain(\clock_pix_inst|clk_pix~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_pix_inst|clk_pix~regout ));

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock_pix_inst|clk_pix~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock_pix_inst|clk_pix~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_pix_inst|clk_pix~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_pix_inst|clk_pix~clkctrl .clock_type = "global clock";
defparam \clock_pix_inst|clk_pix~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N14
cycloneii_lcell_comb \display_inst|Add1~2 (
// Equation(s):
// \display_inst|Add1~2_combout  = (\display_inst|sx [1] & (!\display_inst|Add1~1 )) # (!\display_inst|sx [1] & ((\display_inst|Add1~1 ) # (GND)))
// \display_inst|Add1~3  = CARRY((!\display_inst|Add1~1 ) # (!\display_inst|sx [1]))

	.dataa(vcc),
	.datab(\display_inst|sx [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\display_inst|Add1~1 ),
	.combout(\display_inst|Add1~2_combout ),
	.cout(\display_inst|Add1~3 ));
// synopsys translate_off
defparam \display_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \display_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y35_N15
cycloneii_lcell_ff \display_inst|sx[1] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|Add1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sx [1]));

// Location: LCCOMB_X32_Y35_N16
cycloneii_lcell_comb \display_inst|Add1~4 (
// Equation(s):
// \display_inst|Add1~4_combout  = (\display_inst|sx [2] & (\display_inst|Add1~3  $ (GND))) # (!\display_inst|sx [2] & (!\display_inst|Add1~3  & VCC))
// \display_inst|Add1~5  = CARRY((\display_inst|sx [2] & !\display_inst|Add1~3 ))

	.dataa(\display_inst|sx [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\display_inst|Add1~3 ),
	.combout(\display_inst|Add1~4_combout ),
	.cout(\display_inst|Add1~5 ));
// synopsys translate_off
defparam \display_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \display_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N18
cycloneii_lcell_comb \display_inst|Add1~6 (
// Equation(s):
// \display_inst|Add1~6_combout  = (\display_inst|sx [3] & (!\display_inst|Add1~5 )) # (!\display_inst|sx [3] & ((\display_inst|Add1~5 ) # (GND)))
// \display_inst|Add1~7  = CARRY((!\display_inst|Add1~5 ) # (!\display_inst|sx [3]))

	.dataa(vcc),
	.datab(\display_inst|sx [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\display_inst|Add1~5 ),
	.combout(\display_inst|Add1~6_combout ),
	.cout(\display_inst|Add1~7 ));
// synopsys translate_off
defparam \display_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \display_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y35_N19
cycloneii_lcell_ff \display_inst|sx[3] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|Add1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sx [3]));

// Location: LCCOMB_X32_Y35_N20
cycloneii_lcell_comb \display_inst|Add1~8 (
// Equation(s):
// \display_inst|Add1~8_combout  = (\display_inst|sx [4] & (\display_inst|Add1~7  $ (GND))) # (!\display_inst|sx [4] & (!\display_inst|Add1~7  & VCC))
// \display_inst|Add1~9  = CARRY((\display_inst|sx [4] & !\display_inst|Add1~7 ))

	.dataa(\display_inst|sx [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\display_inst|Add1~7 ),
	.combout(\display_inst|Add1~8_combout ),
	.cout(\display_inst|Add1~9 ));
// synopsys translate_off
defparam \display_inst|Add1~8 .lut_mask = 16'hA50A;
defparam \display_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y35_N21
cycloneii_lcell_ff \display_inst|sx[4] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|Add1~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sx [4]));

// Location: LCCOMB_X32_Y35_N24
cycloneii_lcell_comb \display_inst|Add1~12 (
// Equation(s):
// \display_inst|Add1~12_combout  = (\display_inst|sx [6] & (\display_inst|Add1~11  $ (GND))) # (!\display_inst|sx [6] & (!\display_inst|Add1~11  & VCC))
// \display_inst|Add1~13  = CARRY((\display_inst|sx [6] & !\display_inst|Add1~11 ))

	.dataa(vcc),
	.datab(\display_inst|sx [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\display_inst|Add1~11 ),
	.combout(\display_inst|Add1~12_combout ),
	.cout(\display_inst|Add1~13 ));
// synopsys translate_off
defparam \display_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \display_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N26
cycloneii_lcell_comb \display_inst|Add1~14 (
// Equation(s):
// \display_inst|Add1~14_combout  = (\display_inst|sx [7] & (!\display_inst|Add1~13 )) # (!\display_inst|sx [7] & ((\display_inst|Add1~13 ) # (GND)))
// \display_inst|Add1~15  = CARRY((!\display_inst|Add1~13 ) # (!\display_inst|sx [7]))

	.dataa(\display_inst|sx [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\display_inst|Add1~13 ),
	.combout(\display_inst|Add1~14_combout ),
	.cout(\display_inst|Add1~15 ));
// synopsys translate_off
defparam \display_inst|Add1~14 .lut_mask = 16'h5A5F;
defparam \display_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N28
cycloneii_lcell_comb \display_inst|Add1~16 (
// Equation(s):
// \display_inst|Add1~16_combout  = (\display_inst|sx [8] & (\display_inst|Add1~15  $ (GND))) # (!\display_inst|sx [8] & (!\display_inst|Add1~15  & VCC))
// \display_inst|Add1~17  = CARRY((\display_inst|sx [8] & !\display_inst|Add1~15 ))

	.dataa(\display_inst|sx [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\display_inst|Add1~15 ),
	.combout(\display_inst|Add1~16_combout ),
	.cout(\display_inst|Add1~17 ));
// synopsys translate_off
defparam \display_inst|Add1~16 .lut_mask = 16'hA50A;
defparam \display_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N14
cycloneii_lcell_comb \display_inst|sx~1 (
// Equation(s):
// \display_inst|sx~1_combout  = (!\display_inst|Equal0~2_combout  & \display_inst|Add1~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\display_inst|Equal0~2_combout ),
	.datad(\display_inst|Add1~16_combout ),
	.cin(gnd),
	.combout(\display_inst|sx~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|sx~1 .lut_mask = 16'h0F00;
defparam \display_inst|sx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y35_N15
cycloneii_lcell_ff \display_inst|sx[8] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|sx~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sx [8]));

// Location: LCFF_X32_Y35_N27
cycloneii_lcell_ff \display_inst|sx[7] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|Add1~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sx [7]));

// Location: LCCOMB_X33_Y35_N14
cycloneii_lcell_comb \display_inst|Equal0~1 (
// Equation(s):
// \display_inst|Equal0~1_combout  = (\display_inst|sx [1] & (!\display_inst|sx [6] & (!\display_inst|sx [5] & !\display_inst|sx [7])))

	.dataa(\display_inst|sx [1]),
	.datab(\display_inst|sx [6]),
	.datac(\display_inst|sx [5]),
	.datad(\display_inst|sx [7]),
	.cin(gnd),
	.combout(\display_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|Equal0~1 .lut_mask = 16'h0002;
defparam \display_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y35_N17
cycloneii_lcell_ff \display_inst|sx[2] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|Add1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sx [2]));

// Location: LCCOMB_X33_Y35_N0
cycloneii_lcell_comb \display_inst|Equal0~0 (
// Equation(s):
// \display_inst|Equal0~0_combout  = (\display_inst|sx [0] & (\display_inst|sx [3] & (\display_inst|sx [4] & \display_inst|sx [2])))

	.dataa(\display_inst|sx [0]),
	.datab(\display_inst|sx [3]),
	.datac(\display_inst|sx [4]),
	.datad(\display_inst|sx [2]),
	.cin(gnd),
	.combout(\display_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|Equal0~0 .lut_mask = 16'h8000;
defparam \display_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N20
cycloneii_lcell_comb \display_inst|Equal0~2 (
// Equation(s):
// \display_inst|Equal0~2_combout  = (\display_inst|sx [9] & (\display_inst|sx [8] & (\display_inst|Equal0~1_combout  & \display_inst|Equal0~0_combout )))

	.dataa(\display_inst|sx [9]),
	.datab(\display_inst|sx [8]),
	.datac(\display_inst|Equal0~1_combout ),
	.datad(\display_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\display_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|Equal0~2 .lut_mask = 16'h8000;
defparam \display_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N22
cycloneii_lcell_comb \display_inst|Add1~10 (
// Equation(s):
// \display_inst|Add1~10_combout  = (\display_inst|sx [5] & (!\display_inst|Add1~9 )) # (!\display_inst|sx [5] & ((\display_inst|Add1~9 ) # (GND)))
// \display_inst|Add1~11  = CARRY((!\display_inst|Add1~9 ) # (!\display_inst|sx [5]))

	.dataa(vcc),
	.datab(\display_inst|sx [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\display_inst|Add1~9 ),
	.combout(\display_inst|Add1~10_combout ),
	.cout(\display_inst|Add1~11 ));
// synopsys translate_off
defparam \display_inst|Add1~10 .lut_mask = 16'h3C3F;
defparam \display_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N4
cycloneii_lcell_comb \display_inst|sx~2 (
// Equation(s):
// \display_inst|sx~2_combout  = (!\display_inst|Equal0~2_combout  & \display_inst|Add1~10_combout )

	.dataa(vcc),
	.datab(\display_inst|Equal0~2_combout ),
	.datac(vcc),
	.datad(\display_inst|Add1~10_combout ),
	.cin(gnd),
	.combout(\display_inst|sx~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|sx~2 .lut_mask = 16'h3300;
defparam \display_inst|sx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y35_N5
cycloneii_lcell_ff \display_inst|sx[5] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|sx~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sx [5]));

// Location: LCFF_X32_Y35_N25
cycloneii_lcell_ff \display_inst|sx[6] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|Add1~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sx [6]));

// Location: LCCOMB_X32_Y35_N8
cycloneii_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!\display_inst|sx [2] & (!\display_inst|sx [3] & (!\display_inst|sx [4] & !\display_inst|sx [6])))

	.dataa(\display_inst|sx [2]),
	.datab(\display_inst|sx [3]),
	.datac(\display_inst|sx [4]),
	.datad(\display_inst|sx [6]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h0001;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N14
cycloneii_lcell_comb \display_inst|Add0~12 (
// Equation(s):
// \display_inst|Add0~12_combout  = (\display_inst|sy [6] & (\display_inst|Add0~11  $ (GND))) # (!\display_inst|sy [6] & (!\display_inst|Add0~11  & VCC))
// \display_inst|Add0~13  = CARRY((\display_inst|sy [6] & !\display_inst|Add0~11 ))

	.dataa(vcc),
	.datab(\display_inst|sy [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\display_inst|Add0~11 ),
	.combout(\display_inst|Add0~12_combout ),
	.cout(\display_inst|Add0~13 ));
// synopsys translate_off
defparam \display_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \display_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N16
cycloneii_lcell_comb \display_inst|Add0~14 (
// Equation(s):
// \display_inst|Add0~14_combout  = (\display_inst|sy [7] & (!\display_inst|Add0~13 )) # (!\display_inst|sy [7] & ((\display_inst|Add0~13 ) # (GND)))
// \display_inst|Add0~15  = CARRY((!\display_inst|Add0~13 ) # (!\display_inst|sy [7]))

	.dataa(\display_inst|sy [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\display_inst|Add0~13 ),
	.combout(\display_inst|Add0~14_combout ),
	.cout(\display_inst|Add0~15 ));
// synopsys translate_off
defparam \display_inst|Add0~14 .lut_mask = 16'h5A5F;
defparam \display_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N18
cycloneii_lcell_comb \display_inst|Add0~16 (
// Equation(s):
// \display_inst|Add0~16_combout  = (\display_inst|sy [8] & (\display_inst|Add0~15  $ (GND))) # (!\display_inst|sy [8] & (!\display_inst|Add0~15  & VCC))
// \display_inst|Add0~17  = CARRY((\display_inst|sy [8] & !\display_inst|Add0~15 ))

	.dataa(vcc),
	.datab(\display_inst|sy [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\display_inst|Add0~15 ),
	.combout(\display_inst|Add0~16_combout ),
	.cout(\display_inst|Add0~17 ));
// synopsys translate_off
defparam \display_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \display_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y35_N19
cycloneii_lcell_ff \display_inst|sy[8] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|Add0~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sy [8]));

// Location: LCCOMB_X30_Y35_N2
cycloneii_lcell_comb \display_inst|Add0~0 (
// Equation(s):
// \display_inst|Add0~0_combout  = \display_inst|sy [0] $ (VCC)
// \display_inst|Add0~1  = CARRY(\display_inst|sy [0])

	.dataa(vcc),
	.datab(\display_inst|sy [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\display_inst|Add0~0_combout ),
	.cout(\display_inst|Add0~1 ));
// synopsys translate_off
defparam \display_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \display_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N26
cycloneii_lcell_comb \display_inst|sy~2 (
// Equation(s):
// \display_inst|sy~2_combout  = (!\display_inst|Equal1~2_combout  & \display_inst|Add0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\display_inst|Equal1~2_combout ),
	.datad(\display_inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\display_inst|sy~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|sy~2 .lut_mask = 16'h0F00;
defparam \display_inst|sy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y35_N27
cycloneii_lcell_ff \display_inst|sy[0] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|sy~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sy [0]));

// Location: LCCOMB_X30_Y35_N10
cycloneii_lcell_comb \display_inst|Add0~8 (
// Equation(s):
// \display_inst|Add0~8_combout  = (\display_inst|sy [4] & (\display_inst|Add0~7  $ (GND))) # (!\display_inst|sy [4] & (!\display_inst|Add0~7  & VCC))
// \display_inst|Add0~9  = CARRY((\display_inst|sy [4] & !\display_inst|Add0~7 ))

	.dataa(\display_inst|sy [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\display_inst|Add0~7 ),
	.combout(\display_inst|Add0~8_combout ),
	.cout(\display_inst|Add0~9 ));
// synopsys translate_off
defparam \display_inst|Add0~8 .lut_mask = 16'hA50A;
defparam \display_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y35_N11
cycloneii_lcell_ff \display_inst|sy[4] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sy [4]));

// Location: LCCOMB_X30_Y35_N4
cycloneii_lcell_comb \display_inst|Add0~2 (
// Equation(s):
// \display_inst|Add0~2_combout  = (\display_inst|sy [1] & (!\display_inst|Add0~1 )) # (!\display_inst|sy [1] & ((\display_inst|Add0~1 ) # (GND)))
// \display_inst|Add0~3  = CARRY((!\display_inst|Add0~1 ) # (!\display_inst|sy [1]))

	.dataa(vcc),
	.datab(\display_inst|sy [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\display_inst|Add0~1 ),
	.combout(\display_inst|Add0~2_combout ),
	.cout(\display_inst|Add0~3 ));
// synopsys translate_off
defparam \display_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \display_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y35_N5
cycloneii_lcell_ff \display_inst|sy[1] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|Add0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sy [1]));

// Location: LCCOMB_X29_Y35_N8
cycloneii_lcell_comb \display_inst|Equal1~0 (
// Equation(s):
// \display_inst|Equal1~0_combout  = (\display_inst|sy [3] & (!\display_inst|sy [0] & (!\display_inst|sy [4] & !\display_inst|sy [1])))

	.dataa(\display_inst|sy [3]),
	.datab(\display_inst|sy [0]),
	.datac(\display_inst|sy [4]),
	.datad(\display_inst|sy [1]),
	.cin(gnd),
	.combout(\display_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|Equal1~0 .lut_mask = 16'h0002;
defparam \display_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N12
cycloneii_lcell_comb \display_inst|Add0~10 (
// Equation(s):
// \display_inst|Add0~10_combout  = (\display_inst|sy [5] & (!\display_inst|Add0~9 )) # (!\display_inst|sy [5] & ((\display_inst|Add0~9 ) # (GND)))
// \display_inst|Add0~11  = CARRY((!\display_inst|Add0~9 ) # (!\display_inst|sy [5]))

	.dataa(\display_inst|sy [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\display_inst|Add0~9 ),
	.combout(\display_inst|Add0~10_combout ),
	.cout(\display_inst|Add0~11 ));
// synopsys translate_off
defparam \display_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \display_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y35_N13
cycloneii_lcell_ff \display_inst|sy[5] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|Add0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sy [5]));

// Location: LCCOMB_X29_Y35_N30
cycloneii_lcell_comb \display_inst|Equal1~1 (
// Equation(s):
// \display_inst|Equal1~1_combout  = (!\display_inst|sy [7] & (\display_inst|sy [2] & (!\display_inst|sy [6] & !\display_inst|sy [5])))

	.dataa(\display_inst|sy [7]),
	.datab(\display_inst|sy [2]),
	.datac(\display_inst|sy [6]),
	.datad(\display_inst|sy [5]),
	.cin(gnd),
	.combout(\display_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|Equal1~1 .lut_mask = 16'h0004;
defparam \display_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N20
cycloneii_lcell_comb \display_inst|Equal1~2 (
// Equation(s):
// \display_inst|Equal1~2_combout  = (\display_inst|sy [9] & (!\display_inst|sy [8] & (\display_inst|Equal1~0_combout  & \display_inst|Equal1~1_combout )))

	.dataa(\display_inst|sy [9]),
	.datab(\display_inst|sy [8]),
	.datac(\display_inst|Equal1~0_combout ),
	.datad(\display_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\display_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|Equal1~2 .lut_mask = 16'h2000;
defparam \display_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N6
cycloneii_lcell_comb \display_inst|Add0~4 (
// Equation(s):
// \display_inst|Add0~4_combout  = (\display_inst|sy [2] & (\display_inst|Add0~3  $ (GND))) # (!\display_inst|sy [2] & (!\display_inst|Add0~3  & VCC))
// \display_inst|Add0~5  = CARRY((\display_inst|sy [2] & !\display_inst|Add0~3 ))

	.dataa(vcc),
	.datab(\display_inst|sy [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\display_inst|Add0~3 ),
	.combout(\display_inst|Add0~4_combout ),
	.cout(\display_inst|Add0~5 ));
// synopsys translate_off
defparam \display_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \display_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N28
cycloneii_lcell_comb \display_inst|sy~0 (
// Equation(s):
// \display_inst|sy~0_combout  = (!\display_inst|Equal1~2_combout  & \display_inst|Add0~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\display_inst|Equal1~2_combout ),
	.datad(\display_inst|Add0~4_combout ),
	.cin(gnd),
	.combout(\display_inst|sy~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|sy~0 .lut_mask = 16'h0F00;
defparam \display_inst|sy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y35_N29
cycloneii_lcell_ff \display_inst|sy[2] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|sy~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sy [2]));

// Location: LCCOMB_X30_Y35_N8
cycloneii_lcell_comb \display_inst|Add0~6 (
// Equation(s):
// \display_inst|Add0~6_combout  = (\display_inst|sy [3] & (!\display_inst|Add0~5 )) # (!\display_inst|sy [3] & ((\display_inst|Add0~5 ) # (GND)))
// \display_inst|Add0~7  = CARRY((!\display_inst|Add0~5 ) # (!\display_inst|sy [3]))

	.dataa(vcc),
	.datab(\display_inst|sy [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\display_inst|Add0~5 ),
	.combout(\display_inst|Add0~6_combout ),
	.cout(\display_inst|Add0~7 ));
// synopsys translate_off
defparam \display_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \display_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N12
cycloneii_lcell_comb \display_inst|sy~1 (
// Equation(s):
// \display_inst|sy~1_combout  = (\display_inst|Add0~6_combout  & !\display_inst|Equal1~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\display_inst|Add0~6_combout ),
	.datad(\display_inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\display_inst|sy~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|sy~1 .lut_mask = 16'h00F0;
defparam \display_inst|sy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y35_N13
cycloneii_lcell_ff \display_inst|sy[3] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|sy~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sy [3]));

// Location: LCFF_X30_Y35_N15
cycloneii_lcell_ff \display_inst|sy[6] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|Add0~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sy [6]));

// Location: LCFF_X30_Y35_N17
cycloneii_lcell_ff \display_inst|sy[7] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sy [7]));

// Location: LCCOMB_X29_Y35_N14
cycloneii_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (\display_inst|sy [5]) # ((\display_inst|sy [4] & ((\display_inst|sy [3]) # (\display_inst|sy [2]))))

	.dataa(\display_inst|sy [3]),
	.datab(\display_inst|sy [4]),
	.datac(\display_inst|sy [5]),
	.datad(\display_inst|sy [2]),
	.cin(gnd),
	.combout(\LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = 16'hFCF8;
defparam \LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N30
cycloneii_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = ((!\display_inst|sy [7] & ((!\LessThan3~0_combout ) # (!\display_inst|sy [6])))) # (!\display_inst|sy [8])

	.dataa(\display_inst|sy [8]),
	.datab(\display_inst|sy [6]),
	.datac(\display_inst|sy [7]),
	.datad(\LessThan3~0_combout ),
	.cin(gnd),
	.combout(\LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = 16'h575F;
defparam \LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N30
cycloneii_lcell_comb \display_inst|Add1~18 (
// Equation(s):
// \display_inst|Add1~18_combout  = \display_inst|Add1~17  $ (\display_inst|sx [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_inst|sx [9]),
	.cin(\display_inst|Add1~17 ),
	.combout(\display_inst|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|Add1~18 .lut_mask = 16'h0FF0;
defparam \display_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N8
cycloneii_lcell_comb \display_inst|sx~0 (
// Equation(s):
// \display_inst|sx~0_combout  = (!\display_inst|Equal0~2_combout  & \display_inst|Add1~18_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\display_inst|Equal0~2_combout ),
	.datad(\display_inst|Add1~18_combout ),
	.cin(gnd),
	.combout(\display_inst|sx~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|sx~0 .lut_mask = 16'h0F00;
defparam \display_inst|sx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y35_N9
cycloneii_lcell_ff \display_inst|sx[9] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|sx~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sx [9]));

// Location: LCCOMB_X30_Y35_N20
cycloneii_lcell_comb \display_inst|Add0~18 (
// Equation(s):
// \display_inst|Add0~18_combout  = \display_inst|Add0~17  $ (\display_inst|sy [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_inst|sy [9]),
	.cin(\display_inst|Add0~17 ),
	.combout(\display_inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|Add0~18 .lut_mask = 16'h0FF0;
defparam \display_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N30
cycloneii_lcell_comb \display_inst|sy~3 (
// Equation(s):
// \display_inst|sy~3_combout  = (\display_inst|Add0~18_combout  & !\display_inst|Equal1~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\display_inst|Add0~18_combout ),
	.datad(\display_inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\display_inst|sy~3_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|sy~3 .lut_mask = 16'h00F0;
defparam \display_inst|sy~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y35_N31
cycloneii_lcell_ff \display_inst|sy[9] (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|sy~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\display_inst|sy [9]));

// Location: LCCOMB_X31_Y35_N2
cycloneii_lcell_comb \square~0 (
// Equation(s):
// \square~0_combout  = (!\display_inst|sx [9] & !\display_inst|sy [9])

	.dataa(vcc),
	.datab(\display_inst|sx [9]),
	.datac(vcc),
	.datad(\display_inst|sy [9]),
	.cin(gnd),
	.combout(\square~0_combout ),
	.cout());
// synopsys translate_off
defparam \square~0 .lut_mask = 16'h0033;
defparam \square~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N0
cycloneii_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\display_inst|sx [6] & (\display_inst|sx [7] & ((\display_inst|sx [0]) # (\display_inst|sx [1]))))

	.dataa(\display_inst|sx [0]),
	.datab(\display_inst|sx [1]),
	.datac(\display_inst|sx [6]),
	.datad(\display_inst|sx [7]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hE000;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N10
cycloneii_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (\display_inst|sx [4] & (\display_inst|sx [3] & (\display_inst|sx [2] & \LessThan0~0_combout )))

	.dataa(\display_inst|sx [4]),
	.datab(\display_inst|sx [3]),
	.datac(\display_inst|sx [2]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h8000;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N24
cycloneii_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (\display_inst|sy [7] & ((\display_inst|sy [6]) # ((\display_inst|sy [5]) # (\display_inst|sy [4]))))

	.dataa(\display_inst|sy [7]),
	.datab(\display_inst|sy [6]),
	.datac(\display_inst|sy [5]),
	.datad(\display_inst|sy [4]),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = 16'hAAA8;
defparam \LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N0
cycloneii_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (\display_inst|sy [2] & (\display_inst|sy [3] & ((\display_inst|sy [0]) # (\display_inst|sy [1]))))

	.dataa(\display_inst|sy [0]),
	.datab(\display_inst|sy [2]),
	.datac(\display_inst|sy [1]),
	.datad(\display_inst|sy [3]),
	.cin(gnd),
	.combout(\LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'hC800;
defparam \LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N22
cycloneii_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = (\display_inst|sy [8]) # ((\LessThan2~0_combout ) # ((\display_inst|sy [7] & \LessThan2~1_combout )))

	.dataa(\display_inst|sy [7]),
	.datab(\display_inst|sy [8]),
	.datac(\LessThan2~0_combout ),
	.datad(\LessThan2~1_combout ),
	.cin(gnd),
	.combout(\LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = 16'hFEFC;
defparam \LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N0
cycloneii_lcell_comb \square~1 (
// Equation(s):
// \square~1_combout  = (\square~0_combout  & (\LessThan2~2_combout  & ((\LessThan0~2_combout ) # (\LessThan0~1_combout ))))

	.dataa(\LessThan0~2_combout ),
	.datab(\square~0_combout ),
	.datac(\LessThan0~1_combout ),
	.datad(\LessThan2~2_combout ),
	.cin(gnd),
	.combout(\square~1_combout ),
	.cout());
// synopsys translate_off
defparam \square~1 .lut_mask = 16'hC800;
defparam \square~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N28
cycloneii_lcell_comb \square~2 (
// Equation(s):
// \square~2_combout  = (\LessThan3~1_combout  & (\square~1_combout  & ((\LessThan1~1_combout ) # (\LessThan1~0_combout ))))

	.dataa(\LessThan1~1_combout ),
	.datab(\LessThan1~0_combout ),
	.datac(\LessThan3~1_combout ),
	.datad(\square~1_combout ),
	.cin(gnd),
	.combout(\square~2_combout ),
	.cout());
// synopsys translate_off
defparam \square~2 .lut_mask = 16'hE000;
defparam \square~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y35_N29
cycloneii_lcell_ff \vga_hsync~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\square~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_hsync~reg0_regout ));

// Location: LCCOMB_X29_Y35_N22
cycloneii_lcell_comb \display_inst|LessThan5~0 (
// Equation(s):
// \display_inst|LessThan5~0_combout  = (\display_inst|sy [7] & (\display_inst|sy [8] & (\display_inst|sy [6] & \display_inst|sy [5])))

	.dataa(\display_inst|sy [7]),
	.datab(\display_inst|sy [8]),
	.datac(\display_inst|sy [6]),
	.datad(\display_inst|sy [5]),
	.cin(gnd),
	.combout(\display_inst|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|LessThan5~0 .lut_mask = 16'h8000;
defparam \display_inst|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N24
cycloneii_lcell_comb \display_inst|vsync~0 (
// Equation(s):
// \display_inst|vsync~0_combout  = ((\display_inst|sy [4]) # (\display_inst|sy [1] $ (!\display_inst|sy [0]))) # (!\display_inst|sy [3])

	.dataa(\display_inst|sy [1]),
	.datab(\display_inst|sy [3]),
	.datac(\display_inst|sy [4]),
	.datad(\display_inst|sy [0]),
	.cin(gnd),
	.combout(\display_inst|vsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|vsync~0 .lut_mask = 16'hFBF7;
defparam \display_inst|vsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N28
cycloneii_lcell_comb \display_inst|vsync~1 (
// Equation(s):
// \display_inst|vsync~1_combout  = (\display_inst|sy [9]) # (((\display_inst|vsync~0_combout ) # (\display_inst|sy [2])) # (!\display_inst|LessThan5~0_combout ))

	.dataa(\display_inst|sy [9]),
	.datab(\display_inst|LessThan5~0_combout ),
	.datac(\display_inst|vsync~0_combout ),
	.datad(\display_inst|sy [2]),
	.cin(gnd),
	.combout(\display_inst|vsync~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|vsync~1 .lut_mask = 16'hFFFB;
defparam \display_inst|vsync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y35_N29
cycloneii_lcell_ff \vga_vsync~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|vsync~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_vsync~reg0_regout ));

// Location: LCCOMB_X31_Y35_N22
cycloneii_lcell_comb \display_inst|de~0 (
// Equation(s):
// \display_inst|de~0_combout  = (\display_inst|sy [9]) # ((\display_inst|sx [9] & ((\display_inst|sx [8]) # (\display_inst|sx [7]))))

	.dataa(\display_inst|sx [8]),
	.datab(\display_inst|sx [9]),
	.datac(\display_inst|sx [7]),
	.datad(\display_inst|sy [9]),
	.cin(gnd),
	.combout(\display_inst|de~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|de~0 .lut_mask = 16'hFFC8;
defparam \display_inst|de~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N26
cycloneii_lcell_comb \display_inst|de~1 (
// Equation(s):
// \display_inst|de~1_combout  = (!\display_inst|LessThan5~0_combout  & !\display_inst|de~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\display_inst|LessThan5~0_combout ),
	.datad(\display_inst|de~0_combout ),
	.cin(gnd),
	.combout(\display_inst|de~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|de~1 .lut_mask = 16'h000F;
defparam \display_inst|de~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N24
cycloneii_lcell_comb \vga_r[0]~reg0feeder (
// Equation(s):
// \vga_r[0]~reg0feeder_combout  = \display_inst|de~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_inst|de~1_combout ),
	.cin(gnd),
	.combout(\vga_r[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_r[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \vga_r[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y35_N25
cycloneii_lcell_ff \vga_r[0]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\vga_r[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_r[0]~reg0_regout ));

// Location: LCCOMB_X31_Y35_N20
cycloneii_lcell_comb \vga_r~1 (
// Equation(s):
// \vga_r~1_combout  = (\vga_r~0_combout  & (!\display_inst|LessThan5~0_combout  & (\LessThan3~1_combout  & \square~1_combout )))

	.dataa(\vga_r~0_combout ),
	.datab(\display_inst|LessThan5~0_combout ),
	.datac(\LessThan3~1_combout ),
	.datad(\square~1_combout ),
	.cin(gnd),
	.combout(\vga_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_r~1 .lut_mask = 16'h2000;
defparam \vga_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y35_N3
cycloneii_lcell_ff \vga_r[1]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_r~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_r[1]~reg0_regout ));

// Location: LCFF_X32_Y35_N31
cycloneii_lcell_ff \vga_r[2]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_r~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_r[2]~reg0_regout ));

// Location: LCFF_X31_Y35_N13
cycloneii_lcell_ff \vga_r[3]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_r~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_r[3]~reg0_regout ));

// Location: LCCOMB_X24_Y35_N6
cycloneii_lcell_comb \vga_r[4]~reg0feeder (
// Equation(s):
// \vga_r[4]~reg0feeder_combout  = \display_inst|de~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_inst|de~1_combout ),
	.cin(gnd),
	.combout(\vga_r[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_r[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \vga_r[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y35_N7
cycloneii_lcell_ff \vga_r[4]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\vga_r[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_r[4]~reg0_regout ));

// Location: LCFF_X32_Y35_N23
cycloneii_lcell_ff \vga_r[5]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_r~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_r[5]~reg0_regout ));

// Location: LCFF_X31_Y35_N11
cycloneii_lcell_ff \vga_r[6]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_r~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_r[6]~reg0_regout ));

// Location: LCFF_X31_Y35_N5
cycloneii_lcell_ff \vga_r[7]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_r~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_r[7]~reg0_regout ));

// Location: LCCOMB_X24_Y35_N20
cycloneii_lcell_comb \vga_g[0]~reg0feeder (
// Equation(s):
// \vga_g[0]~reg0feeder_combout  = \display_inst|de~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_inst|de~1_combout ),
	.cin(gnd),
	.combout(\vga_g[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_g[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \vga_g[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y35_N21
cycloneii_lcell_ff \vga_g[0]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\vga_g[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_g[0]~reg0_regout ));

// Location: LCCOMB_X24_Y35_N2
cycloneii_lcell_comb \vga_g[1]~reg0feeder (
// Equation(s):
// \vga_g[1]~reg0feeder_combout  = \display_inst|de~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_inst|de~1_combout ),
	.cin(gnd),
	.combout(\vga_g[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_g[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \vga_g[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y35_N3
cycloneii_lcell_ff \vga_g[1]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\vga_g[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_g[1]~reg0_regout ));

// Location: LCFF_X31_Y35_N27
cycloneii_lcell_ff \vga_g[2]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_r~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_g[2]~reg0_regout ));

// Location: LCFF_X31_Y35_N25
cycloneii_lcell_ff \vga_g[3]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_r~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_g[3]~reg0_regout ));

// Location: LCCOMB_X24_Y35_N28
cycloneii_lcell_comb \vga_g[4]~reg0feeder (
// Equation(s):
// \vga_g[4]~reg0feeder_combout  = \display_inst|de~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_inst|de~1_combout ),
	.cin(gnd),
	.combout(\vga_g[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_g[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \vga_g[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y35_N29
cycloneii_lcell_ff \vga_g[4]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\vga_g[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_g[4]~reg0_regout ));

// Location: LCFF_X24_Y35_N27
cycloneii_lcell_ff \vga_g[5]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\display_inst|de~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_g[5]~reg0_regout ));

// Location: LCFF_X31_Y35_N7
cycloneii_lcell_ff \vga_g[6]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_r~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_g[6]~reg0_regout ));

// Location: LCFF_X31_Y35_N21
cycloneii_lcell_ff \vga_g[7]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\vga_r~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_g[7]~reg0_regout ));

// Location: LCCOMB_X24_Y35_N0
cycloneii_lcell_comb \vga_b[0]~reg0feeder (
// Equation(s):
// \vga_b[0]~reg0feeder_combout  = \display_inst|de~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_inst|de~1_combout ),
	.cin(gnd),
	.combout(\vga_b[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_b[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \vga_b[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y35_N1
cycloneii_lcell_ff \vga_b[0]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\vga_b[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_b[0]~reg0_regout ));

// Location: LCCOMB_X24_Y35_N22
cycloneii_lcell_comb \vga_b[1]~reg0feeder (
// Equation(s):
// \vga_b[1]~reg0feeder_combout  = \display_inst|de~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_inst|de~1_combout ),
	.cin(gnd),
	.combout(\vga_b[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_b[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \vga_b[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y35_N23
cycloneii_lcell_ff \vga_b[1]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\vga_b[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_b[1]~reg0_regout ));

// Location: LCCOMB_X24_Y35_N4
cycloneii_lcell_comb \vga_b[2]~reg0feeder (
// Equation(s):
// \vga_b[2]~reg0feeder_combout  = \display_inst|de~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_inst|de~1_combout ),
	.cin(gnd),
	.combout(\vga_b[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_b[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \vga_b[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y35_N5
cycloneii_lcell_ff \vga_b[2]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\vga_b[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_b[2]~reg0_regout ));

// Location: LCFF_X31_Y35_N19
cycloneii_lcell_ff \vga_b[3]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_r~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_b[3]~reg0_regout ));

// Location: LCCOMB_X24_Y35_N10
cycloneii_lcell_comb \vga_b[4]~reg0feeder (
// Equation(s):
// \vga_b[4]~reg0feeder_combout  = \display_inst|de~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_inst|de~1_combout ),
	.cin(gnd),
	.combout(\vga_b[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_b[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \vga_b[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y35_N11
cycloneii_lcell_ff \vga_b[4]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\vga_b[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_b[4]~reg0_regout ));

// Location: LCCOMB_X24_Y35_N16
cycloneii_lcell_comb \vga_b[5]~reg0feeder (
// Equation(s):
// \vga_b[5]~reg0feeder_combout  = \display_inst|de~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_inst|de~1_combout ),
	.cin(gnd),
	.combout(\vga_b[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_b[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \vga_b[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y35_N17
cycloneii_lcell_ff \vga_b[5]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\vga_b[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_b[5]~reg0_regout ));

// Location: LCCOMB_X24_Y35_N18
cycloneii_lcell_comb \vga_b[6]~reg0feeder (
// Equation(s):
// \vga_b[6]~reg0feeder_combout  = \display_inst|de~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_inst|de~1_combout ),
	.cin(gnd),
	.combout(\vga_b[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_b[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \vga_b[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y35_N19
cycloneii_lcell_ff \vga_b[6]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\vga_b[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_b[6]~reg0_regout ));

// Location: LCFF_X31_Y35_N17
cycloneii_lcell_ff \vga_b[7]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_r~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_b[7]~reg0_regout ));

// Location: LCFF_X29_Y35_N27
cycloneii_lcell_ff \TESTE[0]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\display_inst|sy [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TESTE[0]~reg0_regout ));

// Location: LCFF_X30_Y35_N21
cycloneii_lcell_ff \TESTE[1]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\display_inst|sy [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TESTE[1]~reg0_regout ));

// Location: LCCOMB_X29_Y35_N16
cycloneii_lcell_comb \TESTE[2]~reg0feeder (
// Equation(s):
// \TESTE[2]~reg0feeder_combout  = \display_inst|sy [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_inst|sy [2]),
	.cin(gnd),
	.combout(\TESTE[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \TESTE[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \TESTE[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y35_N17
cycloneii_lcell_ff \TESTE[2]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(\TESTE[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TESTE[2]~reg0_regout ));

// Location: LCFF_X30_Y35_N9
cycloneii_lcell_ff \TESTE[3]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\display_inst|sy [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TESTE[3]~reg0_regout ));

// Location: LCFF_X30_Y35_N3
cycloneii_lcell_ff \TESTE[4]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\display_inst|sy [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TESTE[4]~reg0_regout ));

// Location: LCFF_X30_Y35_N25
cycloneii_lcell_ff \TESTE[5]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\display_inst|sy [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TESTE[5]~reg0_regout ));

// Location: LCFF_X29_Y35_N3
cycloneii_lcell_ff \TESTE[6]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\display_inst|sy [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TESTE[6]~reg0_regout ));

// Location: LCFF_X30_Y35_N31
cycloneii_lcell_ff \TESTE[7]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\display_inst|sy [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TESTE[7]~reg0_regout ));

// Location: LCFF_X30_Y35_N7
cycloneii_lcell_ff \TESTE[8]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\display_inst|sy [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TESTE[8]~reg0_regout ));

// Location: LCFF_X32_Y35_N29
cycloneii_lcell_ff \TESTE[9]~reg0 (
	.clk(!\clock_pix_inst|clk_pix~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\display_inst|sy [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TESTE[9]~reg0_regout ));

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_hsync~I (
	.datain(\vga_hsync~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_hsync));
// synopsys translate_off
defparam \vga_hsync~I .input_async_reset = "none";
defparam \vga_hsync~I .input_power_up = "low";
defparam \vga_hsync~I .input_register_mode = "none";
defparam \vga_hsync~I .input_sync_reset = "none";
defparam \vga_hsync~I .oe_async_reset = "none";
defparam \vga_hsync~I .oe_power_up = "low";
defparam \vga_hsync~I .oe_register_mode = "none";
defparam \vga_hsync~I .oe_sync_reset = "none";
defparam \vga_hsync~I .operation_mode = "output";
defparam \vga_hsync~I .output_async_reset = "none";
defparam \vga_hsync~I .output_power_up = "low";
defparam \vga_hsync~I .output_register_mode = "none";
defparam \vga_hsync~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_vsync~I (
	.datain(\vga_vsync~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_vsync));
// synopsys translate_off
defparam \vga_vsync~I .input_async_reset = "none";
defparam \vga_vsync~I .input_power_up = "low";
defparam \vga_vsync~I .input_register_mode = "none";
defparam \vga_vsync~I .input_sync_reset = "none";
defparam \vga_vsync~I .oe_async_reset = "none";
defparam \vga_vsync~I .oe_power_up = "low";
defparam \vga_vsync~I .oe_register_mode = "none";
defparam \vga_vsync~I .oe_sync_reset = "none";
defparam \vga_vsync~I .operation_mode = "output";
defparam \vga_vsync~I .output_async_reset = "none";
defparam \vga_vsync~I .output_power_up = "low";
defparam \vga_vsync~I .output_register_mode = "none";
defparam \vga_vsync~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_r[0]~I (
	.datain(\vga_r[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_r[0]));
// synopsys translate_off
defparam \vga_r[0]~I .input_async_reset = "none";
defparam \vga_r[0]~I .input_power_up = "low";
defparam \vga_r[0]~I .input_register_mode = "none";
defparam \vga_r[0]~I .input_sync_reset = "none";
defparam \vga_r[0]~I .oe_async_reset = "none";
defparam \vga_r[0]~I .oe_power_up = "low";
defparam \vga_r[0]~I .oe_register_mode = "none";
defparam \vga_r[0]~I .oe_sync_reset = "none";
defparam \vga_r[0]~I .operation_mode = "output";
defparam \vga_r[0]~I .output_async_reset = "none";
defparam \vga_r[0]~I .output_power_up = "low";
defparam \vga_r[0]~I .output_register_mode = "none";
defparam \vga_r[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_r[1]~I (
	.datain(\vga_r[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_r[1]));
// synopsys translate_off
defparam \vga_r[1]~I .input_async_reset = "none";
defparam \vga_r[1]~I .input_power_up = "low";
defparam \vga_r[1]~I .input_register_mode = "none";
defparam \vga_r[1]~I .input_sync_reset = "none";
defparam \vga_r[1]~I .oe_async_reset = "none";
defparam \vga_r[1]~I .oe_power_up = "low";
defparam \vga_r[1]~I .oe_register_mode = "none";
defparam \vga_r[1]~I .oe_sync_reset = "none";
defparam \vga_r[1]~I .operation_mode = "output";
defparam \vga_r[1]~I .output_async_reset = "none";
defparam \vga_r[1]~I .output_power_up = "low";
defparam \vga_r[1]~I .output_register_mode = "none";
defparam \vga_r[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_r[2]~I (
	.datain(\vga_r[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_r[2]));
// synopsys translate_off
defparam \vga_r[2]~I .input_async_reset = "none";
defparam \vga_r[2]~I .input_power_up = "low";
defparam \vga_r[2]~I .input_register_mode = "none";
defparam \vga_r[2]~I .input_sync_reset = "none";
defparam \vga_r[2]~I .oe_async_reset = "none";
defparam \vga_r[2]~I .oe_power_up = "low";
defparam \vga_r[2]~I .oe_register_mode = "none";
defparam \vga_r[2]~I .oe_sync_reset = "none";
defparam \vga_r[2]~I .operation_mode = "output";
defparam \vga_r[2]~I .output_async_reset = "none";
defparam \vga_r[2]~I .output_power_up = "low";
defparam \vga_r[2]~I .output_register_mode = "none";
defparam \vga_r[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_r[3]~I (
	.datain(\vga_r[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_r[3]));
// synopsys translate_off
defparam \vga_r[3]~I .input_async_reset = "none";
defparam \vga_r[3]~I .input_power_up = "low";
defparam \vga_r[3]~I .input_register_mode = "none";
defparam \vga_r[3]~I .input_sync_reset = "none";
defparam \vga_r[3]~I .oe_async_reset = "none";
defparam \vga_r[3]~I .oe_power_up = "low";
defparam \vga_r[3]~I .oe_register_mode = "none";
defparam \vga_r[3]~I .oe_sync_reset = "none";
defparam \vga_r[3]~I .operation_mode = "output";
defparam \vga_r[3]~I .output_async_reset = "none";
defparam \vga_r[3]~I .output_power_up = "low";
defparam \vga_r[3]~I .output_register_mode = "none";
defparam \vga_r[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_r[4]~I (
	.datain(\vga_r[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_r[4]));
// synopsys translate_off
defparam \vga_r[4]~I .input_async_reset = "none";
defparam \vga_r[4]~I .input_power_up = "low";
defparam \vga_r[4]~I .input_register_mode = "none";
defparam \vga_r[4]~I .input_sync_reset = "none";
defparam \vga_r[4]~I .oe_async_reset = "none";
defparam \vga_r[4]~I .oe_power_up = "low";
defparam \vga_r[4]~I .oe_register_mode = "none";
defparam \vga_r[4]~I .oe_sync_reset = "none";
defparam \vga_r[4]~I .operation_mode = "output";
defparam \vga_r[4]~I .output_async_reset = "none";
defparam \vga_r[4]~I .output_power_up = "low";
defparam \vga_r[4]~I .output_register_mode = "none";
defparam \vga_r[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_r[5]~I (
	.datain(\vga_r[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_r[5]));
// synopsys translate_off
defparam \vga_r[5]~I .input_async_reset = "none";
defparam \vga_r[5]~I .input_power_up = "low";
defparam \vga_r[5]~I .input_register_mode = "none";
defparam \vga_r[5]~I .input_sync_reset = "none";
defparam \vga_r[5]~I .oe_async_reset = "none";
defparam \vga_r[5]~I .oe_power_up = "low";
defparam \vga_r[5]~I .oe_register_mode = "none";
defparam \vga_r[5]~I .oe_sync_reset = "none";
defparam \vga_r[5]~I .operation_mode = "output";
defparam \vga_r[5]~I .output_async_reset = "none";
defparam \vga_r[5]~I .output_power_up = "low";
defparam \vga_r[5]~I .output_register_mode = "none";
defparam \vga_r[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_r[6]~I (
	.datain(\vga_r[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_r[6]));
// synopsys translate_off
defparam \vga_r[6]~I .input_async_reset = "none";
defparam \vga_r[6]~I .input_power_up = "low";
defparam \vga_r[6]~I .input_register_mode = "none";
defparam \vga_r[6]~I .input_sync_reset = "none";
defparam \vga_r[6]~I .oe_async_reset = "none";
defparam \vga_r[6]~I .oe_power_up = "low";
defparam \vga_r[6]~I .oe_register_mode = "none";
defparam \vga_r[6]~I .oe_sync_reset = "none";
defparam \vga_r[6]~I .operation_mode = "output";
defparam \vga_r[6]~I .output_async_reset = "none";
defparam \vga_r[6]~I .output_power_up = "low";
defparam \vga_r[6]~I .output_register_mode = "none";
defparam \vga_r[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_r[7]~I (
	.datain(\vga_r[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_r[7]));
// synopsys translate_off
defparam \vga_r[7]~I .input_async_reset = "none";
defparam \vga_r[7]~I .input_power_up = "low";
defparam \vga_r[7]~I .input_register_mode = "none";
defparam \vga_r[7]~I .input_sync_reset = "none";
defparam \vga_r[7]~I .oe_async_reset = "none";
defparam \vga_r[7]~I .oe_power_up = "low";
defparam \vga_r[7]~I .oe_register_mode = "none";
defparam \vga_r[7]~I .oe_sync_reset = "none";
defparam \vga_r[7]~I .operation_mode = "output";
defparam \vga_r[7]~I .output_async_reset = "none";
defparam \vga_r[7]~I .output_power_up = "low";
defparam \vga_r[7]~I .output_register_mode = "none";
defparam \vga_r[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_g[0]~I (
	.datain(\vga_g[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_g[0]));
// synopsys translate_off
defparam \vga_g[0]~I .input_async_reset = "none";
defparam \vga_g[0]~I .input_power_up = "low";
defparam \vga_g[0]~I .input_register_mode = "none";
defparam \vga_g[0]~I .input_sync_reset = "none";
defparam \vga_g[0]~I .oe_async_reset = "none";
defparam \vga_g[0]~I .oe_power_up = "low";
defparam \vga_g[0]~I .oe_register_mode = "none";
defparam \vga_g[0]~I .oe_sync_reset = "none";
defparam \vga_g[0]~I .operation_mode = "output";
defparam \vga_g[0]~I .output_async_reset = "none";
defparam \vga_g[0]~I .output_power_up = "low";
defparam \vga_g[0]~I .output_register_mode = "none";
defparam \vga_g[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_g[1]~I (
	.datain(\vga_g[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_g[1]));
// synopsys translate_off
defparam \vga_g[1]~I .input_async_reset = "none";
defparam \vga_g[1]~I .input_power_up = "low";
defparam \vga_g[1]~I .input_register_mode = "none";
defparam \vga_g[1]~I .input_sync_reset = "none";
defparam \vga_g[1]~I .oe_async_reset = "none";
defparam \vga_g[1]~I .oe_power_up = "low";
defparam \vga_g[1]~I .oe_register_mode = "none";
defparam \vga_g[1]~I .oe_sync_reset = "none";
defparam \vga_g[1]~I .operation_mode = "output";
defparam \vga_g[1]~I .output_async_reset = "none";
defparam \vga_g[1]~I .output_power_up = "low";
defparam \vga_g[1]~I .output_register_mode = "none";
defparam \vga_g[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_g[2]~I (
	.datain(\vga_g[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_g[2]));
// synopsys translate_off
defparam \vga_g[2]~I .input_async_reset = "none";
defparam \vga_g[2]~I .input_power_up = "low";
defparam \vga_g[2]~I .input_register_mode = "none";
defparam \vga_g[2]~I .input_sync_reset = "none";
defparam \vga_g[2]~I .oe_async_reset = "none";
defparam \vga_g[2]~I .oe_power_up = "low";
defparam \vga_g[2]~I .oe_register_mode = "none";
defparam \vga_g[2]~I .oe_sync_reset = "none";
defparam \vga_g[2]~I .operation_mode = "output";
defparam \vga_g[2]~I .output_async_reset = "none";
defparam \vga_g[2]~I .output_power_up = "low";
defparam \vga_g[2]~I .output_register_mode = "none";
defparam \vga_g[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_g[3]~I (
	.datain(\vga_g[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_g[3]));
// synopsys translate_off
defparam \vga_g[3]~I .input_async_reset = "none";
defparam \vga_g[3]~I .input_power_up = "low";
defparam \vga_g[3]~I .input_register_mode = "none";
defparam \vga_g[3]~I .input_sync_reset = "none";
defparam \vga_g[3]~I .oe_async_reset = "none";
defparam \vga_g[3]~I .oe_power_up = "low";
defparam \vga_g[3]~I .oe_register_mode = "none";
defparam \vga_g[3]~I .oe_sync_reset = "none";
defparam \vga_g[3]~I .operation_mode = "output";
defparam \vga_g[3]~I .output_async_reset = "none";
defparam \vga_g[3]~I .output_power_up = "low";
defparam \vga_g[3]~I .output_register_mode = "none";
defparam \vga_g[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_g[4]~I (
	.datain(\vga_g[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_g[4]));
// synopsys translate_off
defparam \vga_g[4]~I .input_async_reset = "none";
defparam \vga_g[4]~I .input_power_up = "low";
defparam \vga_g[4]~I .input_register_mode = "none";
defparam \vga_g[4]~I .input_sync_reset = "none";
defparam \vga_g[4]~I .oe_async_reset = "none";
defparam \vga_g[4]~I .oe_power_up = "low";
defparam \vga_g[4]~I .oe_register_mode = "none";
defparam \vga_g[4]~I .oe_sync_reset = "none";
defparam \vga_g[4]~I .operation_mode = "output";
defparam \vga_g[4]~I .output_async_reset = "none";
defparam \vga_g[4]~I .output_power_up = "low";
defparam \vga_g[4]~I .output_register_mode = "none";
defparam \vga_g[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_g[5]~I (
	.datain(\vga_g[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_g[5]));
// synopsys translate_off
defparam \vga_g[5]~I .input_async_reset = "none";
defparam \vga_g[5]~I .input_power_up = "low";
defparam \vga_g[5]~I .input_register_mode = "none";
defparam \vga_g[5]~I .input_sync_reset = "none";
defparam \vga_g[5]~I .oe_async_reset = "none";
defparam \vga_g[5]~I .oe_power_up = "low";
defparam \vga_g[5]~I .oe_register_mode = "none";
defparam \vga_g[5]~I .oe_sync_reset = "none";
defparam \vga_g[5]~I .operation_mode = "output";
defparam \vga_g[5]~I .output_async_reset = "none";
defparam \vga_g[5]~I .output_power_up = "low";
defparam \vga_g[5]~I .output_register_mode = "none";
defparam \vga_g[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_g[6]~I (
	.datain(\vga_g[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_g[6]));
// synopsys translate_off
defparam \vga_g[6]~I .input_async_reset = "none";
defparam \vga_g[6]~I .input_power_up = "low";
defparam \vga_g[6]~I .input_register_mode = "none";
defparam \vga_g[6]~I .input_sync_reset = "none";
defparam \vga_g[6]~I .oe_async_reset = "none";
defparam \vga_g[6]~I .oe_power_up = "low";
defparam \vga_g[6]~I .oe_register_mode = "none";
defparam \vga_g[6]~I .oe_sync_reset = "none";
defparam \vga_g[6]~I .operation_mode = "output";
defparam \vga_g[6]~I .output_async_reset = "none";
defparam \vga_g[6]~I .output_power_up = "low";
defparam \vga_g[6]~I .output_register_mode = "none";
defparam \vga_g[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_g[7]~I (
	.datain(\vga_g[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_g[7]));
// synopsys translate_off
defparam \vga_g[7]~I .input_async_reset = "none";
defparam \vga_g[7]~I .input_power_up = "low";
defparam \vga_g[7]~I .input_register_mode = "none";
defparam \vga_g[7]~I .input_sync_reset = "none";
defparam \vga_g[7]~I .oe_async_reset = "none";
defparam \vga_g[7]~I .oe_power_up = "low";
defparam \vga_g[7]~I .oe_register_mode = "none";
defparam \vga_g[7]~I .oe_sync_reset = "none";
defparam \vga_g[7]~I .operation_mode = "output";
defparam \vga_g[7]~I .output_async_reset = "none";
defparam \vga_g[7]~I .output_power_up = "low";
defparam \vga_g[7]~I .output_register_mode = "none";
defparam \vga_g[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_b[0]~I (
	.datain(\vga_b[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_b[0]));
// synopsys translate_off
defparam \vga_b[0]~I .input_async_reset = "none";
defparam \vga_b[0]~I .input_power_up = "low";
defparam \vga_b[0]~I .input_register_mode = "none";
defparam \vga_b[0]~I .input_sync_reset = "none";
defparam \vga_b[0]~I .oe_async_reset = "none";
defparam \vga_b[0]~I .oe_power_up = "low";
defparam \vga_b[0]~I .oe_register_mode = "none";
defparam \vga_b[0]~I .oe_sync_reset = "none";
defparam \vga_b[0]~I .operation_mode = "output";
defparam \vga_b[0]~I .output_async_reset = "none";
defparam \vga_b[0]~I .output_power_up = "low";
defparam \vga_b[0]~I .output_register_mode = "none";
defparam \vga_b[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_b[1]~I (
	.datain(\vga_b[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_b[1]));
// synopsys translate_off
defparam \vga_b[1]~I .input_async_reset = "none";
defparam \vga_b[1]~I .input_power_up = "low";
defparam \vga_b[1]~I .input_register_mode = "none";
defparam \vga_b[1]~I .input_sync_reset = "none";
defparam \vga_b[1]~I .oe_async_reset = "none";
defparam \vga_b[1]~I .oe_power_up = "low";
defparam \vga_b[1]~I .oe_register_mode = "none";
defparam \vga_b[1]~I .oe_sync_reset = "none";
defparam \vga_b[1]~I .operation_mode = "output";
defparam \vga_b[1]~I .output_async_reset = "none";
defparam \vga_b[1]~I .output_power_up = "low";
defparam \vga_b[1]~I .output_register_mode = "none";
defparam \vga_b[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_b[2]~I (
	.datain(\vga_b[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_b[2]));
// synopsys translate_off
defparam \vga_b[2]~I .input_async_reset = "none";
defparam \vga_b[2]~I .input_power_up = "low";
defparam \vga_b[2]~I .input_register_mode = "none";
defparam \vga_b[2]~I .input_sync_reset = "none";
defparam \vga_b[2]~I .oe_async_reset = "none";
defparam \vga_b[2]~I .oe_power_up = "low";
defparam \vga_b[2]~I .oe_register_mode = "none";
defparam \vga_b[2]~I .oe_sync_reset = "none";
defparam \vga_b[2]~I .operation_mode = "output";
defparam \vga_b[2]~I .output_async_reset = "none";
defparam \vga_b[2]~I .output_power_up = "low";
defparam \vga_b[2]~I .output_register_mode = "none";
defparam \vga_b[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_b[3]~I (
	.datain(\vga_b[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_b[3]));
// synopsys translate_off
defparam \vga_b[3]~I .input_async_reset = "none";
defparam \vga_b[3]~I .input_power_up = "low";
defparam \vga_b[3]~I .input_register_mode = "none";
defparam \vga_b[3]~I .input_sync_reset = "none";
defparam \vga_b[3]~I .oe_async_reset = "none";
defparam \vga_b[3]~I .oe_power_up = "low";
defparam \vga_b[3]~I .oe_register_mode = "none";
defparam \vga_b[3]~I .oe_sync_reset = "none";
defparam \vga_b[3]~I .operation_mode = "output";
defparam \vga_b[3]~I .output_async_reset = "none";
defparam \vga_b[3]~I .output_power_up = "low";
defparam \vga_b[3]~I .output_register_mode = "none";
defparam \vga_b[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_b[4]~I (
	.datain(\vga_b[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_b[4]));
// synopsys translate_off
defparam \vga_b[4]~I .input_async_reset = "none";
defparam \vga_b[4]~I .input_power_up = "low";
defparam \vga_b[4]~I .input_register_mode = "none";
defparam \vga_b[4]~I .input_sync_reset = "none";
defparam \vga_b[4]~I .oe_async_reset = "none";
defparam \vga_b[4]~I .oe_power_up = "low";
defparam \vga_b[4]~I .oe_register_mode = "none";
defparam \vga_b[4]~I .oe_sync_reset = "none";
defparam \vga_b[4]~I .operation_mode = "output";
defparam \vga_b[4]~I .output_async_reset = "none";
defparam \vga_b[4]~I .output_power_up = "low";
defparam \vga_b[4]~I .output_register_mode = "none";
defparam \vga_b[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_b[5]~I (
	.datain(\vga_b[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_b[5]));
// synopsys translate_off
defparam \vga_b[5]~I .input_async_reset = "none";
defparam \vga_b[5]~I .input_power_up = "low";
defparam \vga_b[5]~I .input_register_mode = "none";
defparam \vga_b[5]~I .input_sync_reset = "none";
defparam \vga_b[5]~I .oe_async_reset = "none";
defparam \vga_b[5]~I .oe_power_up = "low";
defparam \vga_b[5]~I .oe_register_mode = "none";
defparam \vga_b[5]~I .oe_sync_reset = "none";
defparam \vga_b[5]~I .operation_mode = "output";
defparam \vga_b[5]~I .output_async_reset = "none";
defparam \vga_b[5]~I .output_power_up = "low";
defparam \vga_b[5]~I .output_register_mode = "none";
defparam \vga_b[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_b[6]~I (
	.datain(\vga_b[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_b[6]));
// synopsys translate_off
defparam \vga_b[6]~I .input_async_reset = "none";
defparam \vga_b[6]~I .input_power_up = "low";
defparam \vga_b[6]~I .input_register_mode = "none";
defparam \vga_b[6]~I .input_sync_reset = "none";
defparam \vga_b[6]~I .oe_async_reset = "none";
defparam \vga_b[6]~I .oe_power_up = "low";
defparam \vga_b[6]~I .oe_register_mode = "none";
defparam \vga_b[6]~I .oe_sync_reset = "none";
defparam \vga_b[6]~I .operation_mode = "output";
defparam \vga_b[6]~I .output_async_reset = "none";
defparam \vga_b[6]~I .output_power_up = "low";
defparam \vga_b[6]~I .output_register_mode = "none";
defparam \vga_b[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vga_b[7]~I (
	.datain(\vga_b[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vga_b[7]));
// synopsys translate_off
defparam \vga_b[7]~I .input_async_reset = "none";
defparam \vga_b[7]~I .input_power_up = "low";
defparam \vga_b[7]~I .input_register_mode = "none";
defparam \vga_b[7]~I .input_sync_reset = "none";
defparam \vga_b[7]~I .oe_async_reset = "none";
defparam \vga_b[7]~I .oe_power_up = "low";
defparam \vga_b[7]~I .oe_register_mode = "none";
defparam \vga_b[7]~I .oe_sync_reset = "none";
defparam \vga_b[7]~I .operation_mode = "output";
defparam \vga_b[7]~I .output_async_reset = "none";
defparam \vga_b[7]~I .output_power_up = "low";
defparam \vga_b[7]~I .output_register_mode = "none";
defparam \vga_b[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TESTE[0]~I (
	.datain(\TESTE[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TESTE[0]));
// synopsys translate_off
defparam \TESTE[0]~I .input_async_reset = "none";
defparam \TESTE[0]~I .input_power_up = "low";
defparam \TESTE[0]~I .input_register_mode = "none";
defparam \TESTE[0]~I .input_sync_reset = "none";
defparam \TESTE[0]~I .oe_async_reset = "none";
defparam \TESTE[0]~I .oe_power_up = "low";
defparam \TESTE[0]~I .oe_register_mode = "none";
defparam \TESTE[0]~I .oe_sync_reset = "none";
defparam \TESTE[0]~I .operation_mode = "output";
defparam \TESTE[0]~I .output_async_reset = "none";
defparam \TESTE[0]~I .output_power_up = "low";
defparam \TESTE[0]~I .output_register_mode = "none";
defparam \TESTE[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TESTE[1]~I (
	.datain(\TESTE[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TESTE[1]));
// synopsys translate_off
defparam \TESTE[1]~I .input_async_reset = "none";
defparam \TESTE[1]~I .input_power_up = "low";
defparam \TESTE[1]~I .input_register_mode = "none";
defparam \TESTE[1]~I .input_sync_reset = "none";
defparam \TESTE[1]~I .oe_async_reset = "none";
defparam \TESTE[1]~I .oe_power_up = "low";
defparam \TESTE[1]~I .oe_register_mode = "none";
defparam \TESTE[1]~I .oe_sync_reset = "none";
defparam \TESTE[1]~I .operation_mode = "output";
defparam \TESTE[1]~I .output_async_reset = "none";
defparam \TESTE[1]~I .output_power_up = "low";
defparam \TESTE[1]~I .output_register_mode = "none";
defparam \TESTE[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TESTE[2]~I (
	.datain(\TESTE[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TESTE[2]));
// synopsys translate_off
defparam \TESTE[2]~I .input_async_reset = "none";
defparam \TESTE[2]~I .input_power_up = "low";
defparam \TESTE[2]~I .input_register_mode = "none";
defparam \TESTE[2]~I .input_sync_reset = "none";
defparam \TESTE[2]~I .oe_async_reset = "none";
defparam \TESTE[2]~I .oe_power_up = "low";
defparam \TESTE[2]~I .oe_register_mode = "none";
defparam \TESTE[2]~I .oe_sync_reset = "none";
defparam \TESTE[2]~I .operation_mode = "output";
defparam \TESTE[2]~I .output_async_reset = "none";
defparam \TESTE[2]~I .output_power_up = "low";
defparam \TESTE[2]~I .output_register_mode = "none";
defparam \TESTE[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TESTE[3]~I (
	.datain(\TESTE[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TESTE[3]));
// synopsys translate_off
defparam \TESTE[3]~I .input_async_reset = "none";
defparam \TESTE[3]~I .input_power_up = "low";
defparam \TESTE[3]~I .input_register_mode = "none";
defparam \TESTE[3]~I .input_sync_reset = "none";
defparam \TESTE[3]~I .oe_async_reset = "none";
defparam \TESTE[3]~I .oe_power_up = "low";
defparam \TESTE[3]~I .oe_register_mode = "none";
defparam \TESTE[3]~I .oe_sync_reset = "none";
defparam \TESTE[3]~I .operation_mode = "output";
defparam \TESTE[3]~I .output_async_reset = "none";
defparam \TESTE[3]~I .output_power_up = "low";
defparam \TESTE[3]~I .output_register_mode = "none";
defparam \TESTE[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TESTE[4]~I (
	.datain(\TESTE[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TESTE[4]));
// synopsys translate_off
defparam \TESTE[4]~I .input_async_reset = "none";
defparam \TESTE[4]~I .input_power_up = "low";
defparam \TESTE[4]~I .input_register_mode = "none";
defparam \TESTE[4]~I .input_sync_reset = "none";
defparam \TESTE[4]~I .oe_async_reset = "none";
defparam \TESTE[4]~I .oe_power_up = "low";
defparam \TESTE[4]~I .oe_register_mode = "none";
defparam \TESTE[4]~I .oe_sync_reset = "none";
defparam \TESTE[4]~I .operation_mode = "output";
defparam \TESTE[4]~I .output_async_reset = "none";
defparam \TESTE[4]~I .output_power_up = "low";
defparam \TESTE[4]~I .output_register_mode = "none";
defparam \TESTE[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TESTE[5]~I (
	.datain(\TESTE[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TESTE[5]));
// synopsys translate_off
defparam \TESTE[5]~I .input_async_reset = "none";
defparam \TESTE[5]~I .input_power_up = "low";
defparam \TESTE[5]~I .input_register_mode = "none";
defparam \TESTE[5]~I .input_sync_reset = "none";
defparam \TESTE[5]~I .oe_async_reset = "none";
defparam \TESTE[5]~I .oe_power_up = "low";
defparam \TESTE[5]~I .oe_register_mode = "none";
defparam \TESTE[5]~I .oe_sync_reset = "none";
defparam \TESTE[5]~I .operation_mode = "output";
defparam \TESTE[5]~I .output_async_reset = "none";
defparam \TESTE[5]~I .output_power_up = "low";
defparam \TESTE[5]~I .output_register_mode = "none";
defparam \TESTE[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TESTE[6]~I (
	.datain(\TESTE[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TESTE[6]));
// synopsys translate_off
defparam \TESTE[6]~I .input_async_reset = "none";
defparam \TESTE[6]~I .input_power_up = "low";
defparam \TESTE[6]~I .input_register_mode = "none";
defparam \TESTE[6]~I .input_sync_reset = "none";
defparam \TESTE[6]~I .oe_async_reset = "none";
defparam \TESTE[6]~I .oe_power_up = "low";
defparam \TESTE[6]~I .oe_register_mode = "none";
defparam \TESTE[6]~I .oe_sync_reset = "none";
defparam \TESTE[6]~I .operation_mode = "output";
defparam \TESTE[6]~I .output_async_reset = "none";
defparam \TESTE[6]~I .output_power_up = "low";
defparam \TESTE[6]~I .output_register_mode = "none";
defparam \TESTE[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TESTE[7]~I (
	.datain(\TESTE[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TESTE[7]));
// synopsys translate_off
defparam \TESTE[7]~I .input_async_reset = "none";
defparam \TESTE[7]~I .input_power_up = "low";
defparam \TESTE[7]~I .input_register_mode = "none";
defparam \TESTE[7]~I .input_sync_reset = "none";
defparam \TESTE[7]~I .oe_async_reset = "none";
defparam \TESTE[7]~I .oe_power_up = "low";
defparam \TESTE[7]~I .oe_register_mode = "none";
defparam \TESTE[7]~I .oe_sync_reset = "none";
defparam \TESTE[7]~I .operation_mode = "output";
defparam \TESTE[7]~I .output_async_reset = "none";
defparam \TESTE[7]~I .output_power_up = "low";
defparam \TESTE[7]~I .output_register_mode = "none";
defparam \TESTE[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TESTE[8]~I (
	.datain(\TESTE[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TESTE[8]));
// synopsys translate_off
defparam \TESTE[8]~I .input_async_reset = "none";
defparam \TESTE[8]~I .input_power_up = "low";
defparam \TESTE[8]~I .input_register_mode = "none";
defparam \TESTE[8]~I .input_sync_reset = "none";
defparam \TESTE[8]~I .oe_async_reset = "none";
defparam \TESTE[8]~I .oe_power_up = "low";
defparam \TESTE[8]~I .oe_register_mode = "none";
defparam \TESTE[8]~I .oe_sync_reset = "none";
defparam \TESTE[8]~I .operation_mode = "output";
defparam \TESTE[8]~I .output_async_reset = "none";
defparam \TESTE[8]~I .output_power_up = "low";
defparam \TESTE[8]~I .output_register_mode = "none";
defparam \TESTE[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TESTE[9]~I (
	.datain(\TESTE[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TESTE[9]));
// synopsys translate_off
defparam \TESTE[9]~I .input_async_reset = "none";
defparam \TESTE[9]~I .input_power_up = "low";
defparam \TESTE[9]~I .input_register_mode = "none";
defparam \TESTE[9]~I .input_sync_reset = "none";
defparam \TESTE[9]~I .oe_async_reset = "none";
defparam \TESTE[9]~I .oe_power_up = "low";
defparam \TESTE[9]~I .oe_register_mode = "none";
defparam \TESTE[9]~I .oe_sync_reset = "none";
defparam \TESTE[9]~I .operation_mode = "output";
defparam \TESTE[9]~I .output_async_reset = "none";
defparam \TESTE[9]~I .output_power_up = "low";
defparam \TESTE[9]~I .output_register_mode = "none";
defparam \TESTE[9]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
