// filename: test/scala/IssueToAluIntSpec.scala
// command: sbt "testOnly test.scala.IssueToAluIntSpec"
package test.scala

import org.scalatest.funsuite.AnyFunSuite
import parallax.common._
import parallax.components.rename._
import parallax.components.rob._
import parallax.execute.{AluIntEuPlugin, WakeupPlugin, BypassPlugin}
import parallax.fetch._
import parallax.issue._
import parallax.utilities._
import spinal.core._
import spinal.core.sim._
import spinal.lib._
import spinal.lib.sim._

import scala.collection.mutable
import scala.util.Random

// =========================================================================
//  Mock Services & Test Bench Helpers
// =========================================================================

class MockFetchService(pCfg: PipelineConfig) extends Plugin with SimpleFetchPipelineService {
  val fetchStreamIn = Stream(FetchedInstr(pCfg))
  override def fetchOutput(): Stream[FetchedInstr] = fetchStreamIn
  override def newHardRedirectPort(priority: Int): Flow[UInt] = Flow(UInt(pCfg.pcWidth))
  override def newFetchDisablePort(): Bool = Bool()
}

// Mock flush source to provide default values for ROB flush signals
// class MockFlushService defined in another file in same package
// =========================================================================
//  The Test Bench
// =========================================================================

object IssueToAluIntSpecHelper {
      def readArchReg(dut: IssueToAluIntTestBench, archRegIdx: Int): BigInt = {
        val cd = dut.clockDomain
        val physRegIdx = dut.ratMapping(archRegIdx).toBigInt
        dut.prfReadPort.valid #= true
        dut.prfReadPort.address #= physRegIdx
        dut.clockDomain.waitSampling(1)
        val rsp = dut.prfReadPort.rsp.toBigInt
        dut.prfReadPort.valid #= false
        return rsp
      }
}

class IssueToAluIntTestBench(val pCfg: PipelineConfig) extends Component {
  val UOP_HT = HardType(RenamedUop(pCfg))

  val robConfig = ROBConfig[RenamedUop](
    robDepth = pCfg.robDepth,
    pcWidth = pCfg.pcWidth,
    commitWidth = pCfg.commitWidth,
    allocateWidth = pCfg.renameWidth,
    numWritebackPorts = pCfg.totalEuCount,
    uopType = UOP_HT,
    defaultUop = () => RenamedUop(pCfg).setDefault(),
    exceptionCodeWidth = pCfg.exceptionCodeWidth
  )

  val renameMapConfig = RenameMapTableConfig(
    archRegCount = pCfg.archGprCount,
    physRegCount = pCfg.physGprCount,
    numReadPorts = pCfg.renameWidth * 3,
    numWritePorts = pCfg.renameWidth
  )

  
  val flConfig = SimpleFreeListConfig(
    numPhysRegs = pCfg.physGprCount,
    
    numInitialArchMappings = pCfg.archGprCount,
    numAllocatePorts = pCfg.renameWidth,
    numFreePorts = pCfg.commitWidth
  )

  val io = new Bundle {
    val fetchStreamIn = slave(Stream(FetchedInstr(pCfg)))
    val enableCommit = in Bool ()
    // Expose commit port for monitoring
    val commitValid = out Bool()
    val commitEntry = out(ROBFullEntry(robConfig))
  }

  val framework = new Framework(
    Seq(
      new MockFetchService(pCfg),
      new PhysicalRegFilePlugin(pCfg.physGprCount, pCfg.dataWidth),
      new BusyTablePlugin(pCfg),
      new ROBPlugin(pCfg, UOP_HT, () => RenamedUop(pCfg).setDefault()),
      new WakeupPlugin(pCfg),
      new BypassPlugin(HardType(BypassMessage(pCfg))),
      new CommitPlugin(pCfg),
      new IssuePipeline(pCfg),
      new DecodePlugin(pCfg),
new RenamePlugin(pCfg, renameMapConfig, flConfig),
      new RobAllocPlugin(pCfg),
      new IssueQueuePlugin(pCfg),
      new AluIntEuPlugin("AluIntEU", pCfg),
      new LinkerPlugin(pCfg),
      new CheckpointManagerPlugin(pCfg, renameMapConfig, flConfig),
      new RenameMapTablePlugin(ratConfig = renameMapConfig),
      new SuperScalarFreeListPlugin(flConfig),
      new DispatchPlugin(pCfg),
      new MockFlushService(pCfg)
    )
  )

  val fetchService = framework.getService[MockFetchService]
  fetchService.fetchStreamIn << io.fetchStreamIn

  val commitController = framework.getService[CommitPlugin]
  commitController.setCommitEnable(io.enableCommit)

  val robService = framework.getService[ROBService[RenamedUop]]
  val commitSlot = robService.getCommitSlots(pCfg.commitWidth).head
  io.commitValid := commitSlot.canCommit
  io.commitEntry := commitSlot.entry

  // Connect fetch service to issue pipeline
  val issuePipeline = framework.getService[IssuePipeline]
  val fetchOutStream = fetchService.fetchOutput()
  val issueEntryStage = issuePipeline.entryStage
  val issueSignals = issuePipeline.signals
  
  issueEntryStage.valid := fetchOutStream.valid
  fetchOutStream.ready := issueEntryStage.isReady

  val fetched = fetchOutStream.payload
  val instructionVec = Vec(Bits(pCfg.dataWidth), pCfg.fetchWidth)
  instructionVec(0) := fetched.instruction
  for (i <- 1 until pCfg.fetchWidth) {
    instructionVec(i) := 0
  }

  issueEntryStage(issueSignals.GROUP_PC_IN) := fetched.pc
  issueEntryStage(issueSignals.RAW_INSTRUCTIONS_IN) := instructionVec
  issueEntryStage(issueSignals.VALID_MASK) := B"1"
  issueEntryStage(issueSignals.IS_FAULT_IN) := False

  val prfService = framework.getService[PhysicalRegFileService]
  val prfReadPort = prfService.newPrfReadPort()
  prfReadPort.simPublic()
    prfReadPort.valid   := False 
  prfReadPort.address := 0
  
  // === RAT Query Interface for Testing ===
  // Create a new RAT read port through the service
  val ratService = framework.getService[RatControlService]
  val ratMapping = ratService.getCurrentState().mapping
  ratMapping.simPublic()
}

// =========================================================================
//  The Test Suite
// =========================================================================

class IssueToAluIntSpec extends CustomSpinalSimFunSuite {

  val pCfg = PipelineConfig(
    aluEuCount = 1,
    lsuEuCount = 0,
    dispatchWidth = 1,
    renameWidth = 1,
    fetchWidth = 1  // Set to 1 to match issue pipeline width
  )

  test("AluInt_ADD_Test") {
    val compiled = SimConfig.withFstWave.compile(new IssueToAluIntTestBench(pCfg))
    compiled.doSim { dut =>
      val cd = dut.clockDomain
      cd.forkStimulus(period = 10)
      SimTimeout(20000)

      def issueInstr(pc: BigInt, insn: BigInt): Unit = {
        println(s"DEBUG: [ISSUE] Starting to issue instruction at PC=0x${pc.toString(16)}, insn=0x${insn.toString(16)}")
        dut.io.fetchStreamIn.valid #= true
        dut.io.fetchStreamIn.payload.pc #= pc
        dut.io.fetchStreamIn.payload.instruction #= insn
        dut.io.fetchStreamIn.payload.predecode.setDefaultForSim()
        dut.io.fetchStreamIn.payload.bpuPrediction.wasPredicted #= false
        cd.waitSamplingWhere(dut.io.fetchStreamIn.ready.toBoolean)
        println(s"DEBUG: [ISSUE] Instruction accepted at PC=0x${pc.toString(16)}")
        dut.io.fetchStreamIn.valid #= false
        cd.waitSampling(2) // Wait a bit to let the instruction propagate
        println(s"DEBUG: [ISSUE] Finished issuing instruction at PC=0x${pc.toString(16)}")
      }

      val (r_dest, r_src1, r_src2) = (3, 1, 2)
      val (v_src1, v_src2) = (100, 200)
      val expectedResult = v_src1 + v_src2
      val pc_start = BigInt("80000000", 16)

      println(s"DEBUG: Expecting PC values: 0x${pc_start.toString(16)}, 0x${(pc_start + 4).toString(16)}, 0x${(pc_start + 8).toString(16)}")
      
      // Manual tracking instead of scoreboard
      val expectedCommits = scala.collection.mutable.Queue[BigInt]()
      expectedCommits += pc_start
      expectedCommits += (pc_start + 4)
      expectedCommits += (pc_start + 8)
      
      var commitCount = 0
      
      // Polling process for commits with detailed debugging
      val commitMonitor = fork {
        while(true) {
          cd.waitSampling()
          
          // 只有在enableCommit=true时才监控commit
          if (dut.io.enableCommit.toBoolean && dut.io.commitValid.toBoolean) {
            val commitPC = dut.io.commitEntry.payload.uop.decoded.pc.toBigInt
            val commitRobPtr = dut.io.commitEntry.payload.uop.robPtr.toBigInt
            println(s"DEBUG: [COMMIT] PC=0x${commitPC.toString(16)}, RobPtr=${commitRobPtr}")
            
            if (expectedCommits.nonEmpty) {
              val expectedPC = expectedCommits.dequeue()
              println(s"DEBUG: [COMMIT] Expected PC=0x${expectedPC.toString(16)}, Got PC=0x${commitPC.toString(16)}")
              assert(commitPC == expectedPC, s"PC mismatch: expected 0x${expectedPC.toString(16)}, got 0x${commitPC.toString(16)}")
              commitCount += 1
              
              // 假设检验：确认我们发送了commit ack
              println(s"DEBUG: [COMMIT] Sending commit ack for RobPtr=${commitRobPtr}")
            } else {
              println(s"DEBUG: [COMMIT] Unexpected commit with PC=0x${commitPC.toString(16)}")
            }
          }
        }
      }

      dut.io.enableCommit #= false
      cd.waitSampling(5)

      val instr_addi1 = LA32RInstrBuilder.addi_w(rd = r_src1, rj = 0, imm = v_src1)
      val instr_addi2 = LA32RInstrBuilder.addi_w(rd = r_src2, rj = 0, imm = v_src2)
      val instr_add = LA32RInstrBuilder.add_w(rd = r_dest, rj = r_src1, rk = r_src2)

      println(s"DEBUG: Issuing ADDI instruction at PC 0x${pc_start.toString(16)}")
      issueInstr(pc_start, instr_addi1)
      
      println(s"DEBUG: Issuing ADDI instruction at PC 0x${(pc_start + 4).toString(16)}")
      issueInstr(pc_start + 4, instr_addi2)

      println(s"DEBUG: Issuing ADD instruction at PC 0x${(pc_start + 8).toString(16)}")
      issueInstr(pc_start + 8, instr_add)

      println("DEBUG: All instructions issued. Waiting for execution to complete...")
      cd.waitSampling(10)

      println("Enabling commit and waiting for all instructions to commit...")
      dut.io.enableCommit #= true
      
      var timeout = 200  // 增加超时时间用于调试
      while(commitCount < 3 && timeout > 0) {
        cd.waitSampling()
        timeout -= 1
        
        // 每10个周期打印一次调试信息
        if (timeout % 10 == 0) {
          println(s"DEBUG: [TIMEOUT] Waiting for commits, current count: $commitCount/3, timeout remaining: $timeout")
        }
      }
      assert(timeout > 0, "Timeout waiting for all instructions to commit")
      assert(commitCount == 3, s"Expected 3 commits, got $commitCount")
      assert(expectedCommits.isEmpty, "Not all expected commits were processed")

      dut.io.enableCommit #= false
      println("All instructions committed successfully.")

      cd.waitSampling(5)

      val result = IssueToAluIntSpecHelper.readArchReg(dut, r_dest)
      assert(result == expectedResult, s"PRF final value check failed: Result was ${result}, expected ${expectedResult}")
      println(s"SUCCESS: r${r_dest} contains ${result} as expected.")

      cd.waitSampling(10)
    }
  }

  test("AluInt_SHIFT_Test - Debug SHIFT Execution Exception") {
    val compiled = SimConfig.withFstWave.compile(new IssueToAluIntTestBench(pCfg))
    compiled.doSim { dut =>
      val cd = dut.clockDomain
      cd.forkStimulus(period = 10)
      SimTimeout(20000)

      def issueInstr(pc: BigInt, insn: BigInt): Unit = {
        println(s"DEBUG: [SHIFT] Starting to issue instruction at PC=0x${pc.toString(16)}, insn=0x${insn.toString(16)}")
        dut.io.fetchStreamIn.valid #= true
        dut.io.fetchStreamIn.payload.pc #= pc
        dut.io.fetchStreamIn.payload.instruction #= insn
        dut.io.fetchStreamIn.payload.predecode.setDefaultForSim()
        dut.io.fetchStreamIn.payload.bpuPrediction.wasPredicted #= false
        cd.waitSamplingWhere(dut.io.fetchStreamIn.ready.toBoolean)
        println(s"DEBUG: [SHIFT] Instruction accepted at PC=0x${pc.toString(16)}")
        dut.io.fetchStreamIn.valid #= false
        cd.waitSampling(2)
        println(s"DEBUG: [SHIFT] Finished issuing instruction at PC=0x${pc.toString(16)}")
      }

      val (r_input, r_result1, r_result2) = (1, 2, 3)
      val input_value = 8  // r1 = 8
      val shift_left_amount = 2  // r2 = r1 << 2 = 32
      val shift_right_amount = 1  // r3 = r2 >> 1 = 16
      val expected_result1 = input_value << shift_left_amount  // 32
      val expected_result2 = expected_result1 >> shift_right_amount  // 16
      val pc_start = BigInt("80000000", 16)

      println(s"=== SHIFT Test Debug ===")
      println(s"Input: r$r_input = $input_value")
      println(s"Expected: r$r_result1 = r$r_input << $shift_left_amount = $expected_result1")
      println(s"Expected: r$r_result2 = r$r_result1 >> $shift_right_amount = $expected_result2")
      
      val expectedCommits = scala.collection.mutable.Queue[BigInt]()
      expectedCommits += pc_start         // addi r1, r0, 8
      expectedCommits += (pc_start + 4)   // slli r2, r1, 2
      expectedCommits += (pc_start + 8)   // srli r3, r2, 1
      
      var commitCount = 0
      var hasException = false
      
      // Enhanced commit monitor with exception tracking
      val commitMonitor = fork {
        while(true) {
          cd.waitSampling()
          
          if (dut.io.enableCommit.toBoolean && dut.io.commitValid.toBoolean) {
            val commitPC = dut.io.commitEntry.payload.uop.decoded.pc.toBigInt
            val robEntry = dut.io.commitEntry
            val uop = robEntry.payload.uop
            val decoded = uop.decoded
            val hasExc = robEntry.status.hasException.toBoolean
            val excCode = if (hasExc) robEntry.status.exceptionCode.toInt else -1
            
            println(s"DEBUG: [SHIFT COMMIT] PC=0x${commitPC.toString(16)}")
            println(s"  UopCode: ${decoded.uopCode.toEnum}")
            println(s"  ExeUnit: ${decoded.exeUnit.toEnum}")
            println(s"  HasException: $hasExc")
            if (hasExc) {
              println(s"  ExceptionCode: $excCode")
              hasException = true
            }
            
            if (expectedCommits.nonEmpty) {
              val expectedPC = expectedCommits.dequeue()
              assert(commitPC == expectedPC, s"PC mismatch: expected 0x${expectedPC.toString(16)}, got 0x${commitPC.toString(16)}")
              commitCount += 1
              
              // Check for specific instruction types
              commitCount match {
                case 1 => println(s"  ✓ ADDI committed: r$r_input = $input_value")
                case 2 => 
                  println(s"  ✓ SLLI committed: r$r_result1 = r$r_input << $shift_left_amount")
                  if (hasExc) {
                    println(s"  🚨 SHIFT LEFT EXCEPTION DETECTED: ExcCode=$excCode")
                  }
                case 3 => 
                  println(s"  ✓ SRLI committed: r$r_result2 = r$r_result1 >> $shift_right_amount")
                  if (hasExc) {
                    println(s"  🚨 SHIFT RIGHT EXCEPTION DETECTED: ExcCode=$excCode")
                  }
                case _ =>
              }
            } else {
              println(s"DEBUG: [SHIFT COMMIT] Unexpected commit with PC=0x${commitPC.toString(16)}")
            }
          }
        }
      }

      dut.io.enableCommit #= false
      cd.waitSampling(5)

      // Create shift test instructions
      val instr_addi = LA32RInstrBuilder.addi_w(rd = r_input, rj = 0, imm = input_value)  // r1 = 8
      val instr_slli = LA32RInstrBuilder.slli_w(rd = r_result1, rj = r_input, imm = shift_left_amount)  // r2 = r1 << 2
      val instr_srli = LA32RInstrBuilder.srli_w(rd = r_result2, rj = r_result1, imm = shift_right_amount)  // r3 = r2 >> 1

      println(s"Instruction encodings:")
      println(s"  ADDI: 0x${instr_addi.toString(16)}")
      println(s"  SLLI: 0x${instr_slli.toString(16)}")
      println(s"  SRLI: 0x${instr_srli.toString(16)}")

      println(s"Issuing ADDI instruction at PC 0x${pc_start.toString(16)}")
      issueInstr(pc_start, instr_addi)
      
      println(s"Issuing SLLI instruction at PC 0x${(pc_start + 4).toString(16)}")
      issueInstr(pc_start + 4, instr_slli)

      println(s"Issuing SRLI instruction at PC 0x${(pc_start + 8).toString(16)}")
      issueInstr(pc_start + 8, instr_srli)

      println("All shift instructions issued. Waiting for execution...")
      cd.waitSampling(10)

      println("Enabling commit and monitoring for exceptions...")
      dut.io.enableCommit #= true
      
      var timeout = 300  // Increased timeout for debugging
      while(commitCount < 3 && timeout > 0) {
        cd.waitSampling()
        timeout -= 1
        
        if (timeout % 20 == 0) {
          println(s"DEBUG: [SHIFT TIMEOUT] Commits: $commitCount/3, timeout: $timeout")
          if (hasException) {
            println(s"  Exception detected during execution!")
          }
        }
      }

      if (timeout == 0) {
        println(s"🚨 TIMEOUT: Only $commitCount/3 instructions committed")
        println(s"🚨 This confirms the SHIFT execution exception issue!")
        assert(false, s"SHIFT instruction execution timeout - only $commitCount/3 committed")
      }
      
      if (hasException) {
        println(s"🚨 SHIFT EXECUTION EXCEPTION CONFIRMED")
        println(s"🚨 Exception occurred during SHIFT instruction execution")
        assert(false, "SHIFT instruction execution exception detected")
      }

      assert(commitCount == 3, s"Expected 3 commits, got $commitCount")
      assert(expectedCommits.isEmpty, "Not all expected commits were processed")

      dut.io.enableCommit #= false
      println("All SHIFT instructions committed successfully.")

      // Verify final results
      cd.waitSampling(5)

      println("Verifying SHIFT operation results...")
      
      // Check r2 (left shift result)
      val result1 = IssueToAluIntSpecHelper.readArchReg(dut, r_result1)
      println(s"r$r_result1 = $result1, expected = $expected_result1")
      assert(result1 == expected_result1, s"SLLI result check failed: got $result1, expected $expected_result1")
      
      // Check r3 (right shift result) 
      val result2 = IssueToAluIntSpecHelper.readArchReg(dut, r_result2)
      println(s"r$r_result2 = $result2, expected = $expected_result2")
      assert(result2 == expected_result2, s"SRLI result check failed: got $result2, expected $expected_result2")

      println(s"🎉 SUCCESS: SHIFT operations working correctly!")
      println(s"  r$r_input = $input_value")
      println(s"  r$r_result1 = $result1 (left shift)")
      println(s"  r$r_result2 = $result2 (right shift)")

      cd.waitSampling(10)
    }
  }

  thatsAll()
} 
