#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May  3 18:31:47 2021
# Process ID: 82772
# Current directory: D:/Programy/VUT/XILINX/Workspace/Projekt/Console
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent99660 D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.xpr
# Log file: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/vivado.log
# Journal file: D:/Programy/VUT/XILINX/Workspace/Projekt/Console\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/VUT/XILINX/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1226.930 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/speed_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'speed_avg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/time_trip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'time_trip'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
ERROR: [VRFC 10-719] formal port/generic <enable_i> is not declared in <time_trip> [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/top.vhd:142]
ERROR: [VRFC 10-3353] formal port 'cycle_i' has no actual or default value [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/top.vhd:138]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/top.vhd:40]
INFO: [VRFC 10-3070] VHDL file 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/top.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/speed_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'speed_avg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/time_trip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'time_trip'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
"xelab -wto f432a062b2f64e1683ee4e2cf28773e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/VUT/XILINX/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f432a062b2f64e1683ee4e2cf28773e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture testbench of entity xil_defaultlib.tire_diameter [tire_diameter_default]
Compiling architecture behavioral of entity xil_defaultlib.cycle [cycle_default]
Compiling architecture behavioral of entity xil_defaultlib.count_1sec [count_1sec_default]
Compiling architecture behavioral of entity xil_defaultlib.speed_cur [speed_cur_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up [cnt_up_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits_speed_cur [driver_7seg_4digits_speed_cur_de...]
Compiling architecture behavioral of entity xil_defaultlib.time_trip [time_trip_default]
Compiling architecture behavioral of entity xil_defaultlib.distance [distance_default]
Compiling architecture behavioral of entity xil_defaultlib.speed_avg [speed_avg_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_mode [cnt_up_mode_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits_mode [driver_7seg_4digits_mode_default]
Compiling architecture behavioral of entity xil_defaultlib.derailleur [derailleur_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ms
Note: button_difficulty process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_button_difficulty  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Reset process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_reset  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Cycle process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_cycle  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: tire_diameter process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_diameter  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1226.930 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1226.930 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/uut_top/speed_avg/clk}} {{/tb_top/uut_top/speed_avg/reset}} {{/tb_top/uut_top/speed_avg/cnt_1sec_i}} {{/tb_top/uut_top/speed_avg/time_count_i}} {{/tb_top/uut_top/speed_avg/distance_i}} {{/tb_top/uut_top/speed_avg/speed_avg_dig1_o}} {{/tb_top/uut_top/speed_avg/speed_avg_dig2_o}} {{/tb_top/uut_top/speed_avg/speed_avg_dig3_o}} {{/tb_top/uut_top/speed_avg/speed_avg_dig4_o}} {{/tb_top/uut_top/speed_avg/s_enable_conversion}} {{/tb_top/uut_top/speed_avg/s_enable_new_value}} {{/tb_top/uut_top/speed_avg/s_time}} {{/tb_top/uut_top/speed_avg/s_distance}} {{/tb_top/uut_top/speed_avg/s_cnt_result}} {{/tb_top/uut_top/speed_avg/s_final_result}} {{/tb_top/uut_top/speed_avg/s_result_in_natural}} {{/tb_top/uut_top/speed_avg/s_cnt4}} {{/tb_top/uut_top/speed_avg/s_cnt3}} {{/tb_top/uut_top/speed_avg/s_cnt2}} {{/tb_top/uut_top/speed_avg/s_cnt1}} {{/tb_top/uut_top/speed_avg/c_NINE}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/uut_top/time_trip/clk}} {{/tb_top/uut_top/time_trip/cycle_i}} {{/tb_top/uut_top/time_trip/cnt_1sec_i}} {{/tb_top/uut_top/time_trip/reset}} {{/tb_top/uut_top/time_trip/time_count_o}} {{/tb_top/uut_top/time_trip/time_trip_dig1_o}} {{/tb_top/uut_top/time_trip/time_trip_dig2_o}} {{/tb_top/uut_top/time_trip/time_trip_dig3_o}} {{/tb_top/uut_top/time_trip/time_trip_dig4_o}} {{/tb_top/uut_top/time_trip/s_cnt4}} {{/tb_top/uut_top/time_trip/s_cnt3}} {{/tb_top/uut_top/time_trip/s_cnt2}} {{/tb_top/uut_top/time_trip/s_cnt1}} {{/tb_top/uut_top/time_trip/s_cnt0}} {{/tb_top/uut_top/time_trip/s_cntall}} {{/tb_top/uut_top/time_trip/s_enable}} {{/tb_top/uut_top/time_trip/s_cnt_enable}} {{/tb_top/uut_top/time_trip/c_NINE}} {{/tb_top/uut_top/time_trip/c_FIVE}} {{/tb_top/uut_top/time_trip/c_FIVTYNINE}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/uut_top/driver_7seg_4digits_mode/clk}} {{/tb_top/uut_top/driver_7seg_4digits_mode/reset}} {{/tb_top/uut_top/driver_7seg_4digits_mode/en_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/speed_avg_dig1_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/speed_avg_dig2_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/speed_avg_dig3_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/speed_avg_dig4_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/trip_dig1_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/trip_dig2_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/trip_dig3_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/trip_dig4_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/all_dig1_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/all_dig2_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/all_dig3_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/all_dig4_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/time_trip_dig1_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/time_trip_dig2_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/time_trip_dig3_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/time_trip_dig4_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/seg_o}} {{/tb_top/uut_top/driver_7seg_4digits_mode/LED_o}} {{/tb_top/uut_top/driver_7seg_4digits_mode/dig_o}} {{/tb_top/uut_top/driver_7seg_4digits_mode/dp_o}} {{/tb_top/uut_top/driver_7seg_4digits_mode/s_en}} {{/tb_top/uut_top/driver_7seg_4digits_mode/s_cnt}} {{/tb_top/uut_top/driver_7seg_4digits_mode/s_cnt_mode}} {{/tb_top/uut_top/driver_7seg_4digits_mode/s_hex}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
"xelab -wto f432a062b2f64e1683ee4e2cf28773e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/VUT/XILINX/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f432a062b2f64e1683ee4e2cf28773e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture testbench of entity xil_defaultlib.tire_diameter [tire_diameter_default]
Compiling architecture behavioral of entity xil_defaultlib.cycle [cycle_default]
Compiling architecture behavioral of entity xil_defaultlib.count_1sec [count_1sec_default]
Compiling architecture behavioral of entity xil_defaultlib.speed_cur [speed_cur_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up [cnt_up_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits_speed_cur [driver_7seg_4digits_speed_cur_de...]
Compiling architecture behavioral of entity xil_defaultlib.time_trip [time_trip_default]
Compiling architecture behavioral of entity xil_defaultlib.distance [distance_default]
Compiling architecture behavioral of entity xil_defaultlib.speed_avg [speed_avg_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_mode [cnt_up_mode_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits_mode [driver_7seg_4digits_mode_default]
Compiling architecture behavioral of entity xil_defaultlib.derailleur [derailleur_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: button_difficulty process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_button_difficulty  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Reset process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_reset  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Cycle process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_cycle  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: tire_diameter process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_diameter  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
run: Time (s): cpu = 00:12:38 ; elapsed = 00:17:21 . Memory (MB): peak = 1226.930 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:12:41 ; elapsed = 00:17:25 . Memory (MB): peak = 1226.930 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:12:41 ; elapsed = 00:17:30 . Memory (MB): peak = 1226.930 ; gain = 0.000
save_wave_config {D:/Programy/VUT/XILINX/Workspace/Projekt/Console/tb_top_behav4.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {3000ms} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\speed_avg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\time_trip.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\count_1sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\speed_avg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\time_trip.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\count_1sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\top.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/speed_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'speed_avg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/time_trip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'time_trip'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
"xelab -wto f432a062b2f64e1683ee4e2cf28773e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/VUT/XILINX/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f432a062b2f64e1683ee4e2cf28773e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture testbench of entity xil_defaultlib.tire_diameter [tire_diameter_default]
Compiling architecture behavioral of entity xil_defaultlib.cycle [cycle_default]
Compiling architecture behavioral of entity xil_defaultlib.count_1sec [count_1sec_default]
Compiling architecture behavioral of entity xil_defaultlib.speed_cur [speed_cur_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up [cnt_up_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits_speed_cur [driver_7seg_4digits_speed_cur_de...]
Compiling architecture behavioral of entity xil_defaultlib.time_trip [time_trip_default]
Compiling architecture behavioral of entity xil_defaultlib.distance [distance_default]
Compiling architecture behavioral of entity xil_defaultlib.speed_avg [speed_avg_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_mode [cnt_up_mode_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits_mode [driver_7seg_4digits_mode_default]
Compiling architecture behavioral of entity xil_defaultlib.derailleur [derailleur_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ms
Note: button_difficulty process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_button_difficulty  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Reset process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_reset  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Cycle process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_cycle  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: tire_diameter process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_diameter  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1226.930 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1226.930 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_top/uut_top/driver_7seg_4digits_mode/clk}} {{/tb_top/uut_top/driver_7seg_4digits_mode/reset}} {{/tb_top/uut_top/driver_7seg_4digits_mode/en_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/speed_avg_dig1_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/speed_avg_dig2_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/speed_avg_dig3_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/speed_avg_dig4_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/trip_dig1_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/trip_dig2_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/trip_dig3_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/trip_dig4_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/all_dig1_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/all_dig2_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/all_dig3_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/all_dig4_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/time_trip_dig1_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/time_trip_dig2_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/time_trip_dig3_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/time_trip_dig4_i}} {{/tb_top/uut_top/driver_7seg_4digits_mode/seg_o}} {{/tb_top/uut_top/driver_7seg_4digits_mode/LED_o}} {{/tb_top/uut_top/driver_7seg_4digits_mode/dig_o}} {{/tb_top/uut_top/driver_7seg_4digits_mode/dp_o}} {{/tb_top/uut_top/driver_7seg_4digits_mode/s_en}} {{/tb_top/uut_top/driver_7seg_4digits_mode/s_cnt}} {{/tb_top/uut_top/driver_7seg_4digits_mode/s_cnt_mode}} {{/tb_top/uut_top/driver_7seg_4digits_mode/s_hex}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_top/uut_top/speed_avg/clk}} {{/tb_top/uut_top/speed_avg/reset}} {{/tb_top/uut_top/speed_avg/cnt_1sec_i}} {{/tb_top/uut_top/speed_avg/time_count_i}} {{/tb_top/uut_top/speed_avg/distance_i}} {{/tb_top/uut_top/speed_avg/speed_avg_dig1_o}} {{/tb_top/uut_top/speed_avg/speed_avg_dig2_o}} {{/tb_top/uut_top/speed_avg/speed_avg_dig3_o}} {{/tb_top/uut_top/speed_avg/speed_avg_dig4_o}} {{/tb_top/uut_top/speed_avg/s_enable_conversion}} {{/tb_top/uut_top/speed_avg/s_enable_new_value}} {{/tb_top/uut_top/speed_avg/s_time}} {{/tb_top/uut_top/speed_avg/s_distance}} {{/tb_top/uut_top/speed_avg/s_cnt_result}} {{/tb_top/uut_top/speed_avg/s_final_result}} {{/tb_top/uut_top/speed_avg/s_result_in_natural}} {{/tb_top/uut_top/speed_avg/s_cnt4}} {{/tb_top/uut_top/speed_avg/s_cnt3}} {{/tb_top/uut_top/speed_avg/s_cnt2}} {{/tb_top/uut_top/speed_avg/s_cnt1}} {{/tb_top/uut_top/speed_avg/c_NINE}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_top/uut_top/time_trip/clk}} {{/tb_top/uut_top/time_trip/cycle_i}} {{/tb_top/uut_top/time_trip/cnt_1sec_i}} {{/tb_top/uut_top/time_trip/reset}} {{/tb_top/uut_top/time_trip/time_count_o}} {{/tb_top/uut_top/time_trip/time_trip_dig1_o}} {{/tb_top/uut_top/time_trip/time_trip_dig2_o}} {{/tb_top/uut_top/time_trip/time_trip_dig3_o}} {{/tb_top/uut_top/time_trip/time_trip_dig4_o}} {{/tb_top/uut_top/time_trip/s_cnt4}} {{/tb_top/uut_top/time_trip/s_cnt3}} {{/tb_top/uut_top/time_trip/s_cnt2}} {{/tb_top/uut_top/time_trip/s_cnt1}} {{/tb_top/uut_top/time_trip/s_cnt0}} {{/tb_top/uut_top/time_trip/s_cntall}} {{/tb_top/uut_top/time_trip/s_enable}} {{/tb_top/uut_top/time_trip/s_cnt_enable}} {{/tb_top/uut_top/time_trip/c_NINE}} {{/tb_top/uut_top/time_trip/c_FIVE}} {{/tb_top/uut_top/time_trip/c_FIVTYNINE}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
"xelab -wto f432a062b2f64e1683ee4e2cf28773e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/VUT/XILINX/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f432a062b2f64e1683ee4e2cf28773e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture testbench of entity xil_defaultlib.tire_diameter [tire_diameter_default]
Compiling architecture behavioral of entity xil_defaultlib.cycle [cycle_default]
Compiling architecture behavioral of entity xil_defaultlib.count_1sec [count_1sec_default]
Compiling architecture behavioral of entity xil_defaultlib.speed_cur [speed_cur_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up [cnt_up_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits_speed_cur [driver_7seg_4digits_speed_cur_de...]
Compiling architecture behavioral of entity xil_defaultlib.time_trip [time_trip_default]
Compiling architecture behavioral of entity xil_defaultlib.distance [distance_default]
Compiling architecture behavioral of entity xil_defaultlib.speed_avg [speed_avg_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_mode [cnt_up_mode_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits_mode [driver_7seg_4digits_mode_default]
Compiling architecture behavioral of entity xil_defaultlib.derailleur [derailleur_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: button_difficulty process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_button_difficulty  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Reset process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_reset  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Cycle process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_cycle  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: tire_diameter process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_diameter  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
run: Time (s): cpu = 00:08:32 ; elapsed = 00:11:20 . Memory (MB): peak = 1226.930 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:08:33 ; elapsed = 00:11:24 . Memory (MB): peak = 1226.930 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:08:34 ; elapsed = 00:11:29 . Memory (MB): peak = 1226.930 ; gain = 0.000
file mkdir D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/constrs_1
file mkdir D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/constrs_1/new
close [ open D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/constrs_1/new/const_top.xdc w ]
add_files -fileset constrs_1 D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/constrs_1/new/const_top.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May  3 20:43:10 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Mon May  3 20:43:10 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May  3 20:46:55 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Mon May  3 20:46:55 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  3 20:51:20 2021...
