//Copyright (C)2014-2022 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.8.10
//Created Time: Tue Sep 03 11:09:57 2024

`timescale 100 ps/100 ps
module PID_Controller_3p3z_Top(
	clk,
	rstn,
	param_valid_i,
	param_chn_i,
	param_a1_i,
	param_a2_i,
	param_a3_i,
	param_b0_i,
	param_b1_i,
	param_b2_i,
	param_max_i,
	param_min_i,
	data_valid_i,
	data_chn_i,
	data_fdb_i,
	data_ref_i,
	tready_o,
	u_valid_o,
	u_chn_o,
	u_data_o
);
input clk;
input rstn;
input param_valid_i;
input [0:0] param_chn_i;
input [15:0] param_a1_i;
input [15:0] param_a2_i;
input [15:0] param_a3_i;
input [15:0] param_b0_i;
input [15:0] param_b1_i;
input [15:0] param_b2_i;
input [15:0] param_max_i;
input [15:0] param_min_i;
input data_valid_i;
input [0:0] data_chn_i;
input [15:0] data_fdb_i;
input [15:0] data_ref_i;
output tready_o;
output u_valid_o;
output [0:0] u_chn_o;
output [15:0] u_data_o;
wire GND;
wire VCC;
wire clk;
wire [0:0] data_chn_i;
wire [15:0] data_fdb_i;
wire [15:0] data_ref_i;
wire data_valid_i;
wire [15:0] param_a1_i;
wire [15:0] param_a2_i;
wire [15:0] param_a3_i;
wire [15:0] param_b0_i;
wire [15:0] param_b1_i;
wire [15:0] param_b2_i;
wire [0:0] param_chn_i;
wire [15:0] param_max_i;
wire [15:0] param_min_i;
wire param_valid_i;
wire rstn;
wire tready_o;
wire [0:0] u_chn_o;
wire [15:0] u_data_o;
wire u_valid_o;
wire \controller_3p3z_inst/n576_3 ;
wire \controller_3p3z_inst/n1453_2 ;
wire \controller_3p3z_inst/n1454_2 ;
wire \controller_3p3z_inst/n1455_2 ;
wire \controller_3p3z_inst/n1456_2 ;
wire \controller_3p3z_inst/n1457_2 ;
wire \controller_3p3z_inst/n1458_2 ;
wire \controller_3p3z_inst/n1459_2 ;
wire \controller_3p3z_inst/n1460_2 ;
wire \controller_3p3z_inst/n1461_2 ;
wire \controller_3p3z_inst/n1462_2 ;
wire \controller_3p3z_inst/n1463_2 ;
wire \controller_3p3z_inst/n1464_2 ;
wire \controller_3p3z_inst/n1465_2 ;
wire \controller_3p3z_inst/n1466_2 ;
wire \controller_3p3z_inst/n1467_2 ;
wire \controller_3p3z_inst/n1468_2 ;
wire \controller_3p3z_inst/n717_4 ;
wire \controller_3p3z_inst/n718_4 ;
wire \controller_3p3z_inst/n719_4 ;
wire \controller_3p3z_inst/n720_4 ;
wire \controller_3p3z_inst/n721_4 ;
wire \controller_3p3z_inst/n722_4 ;
wire \controller_3p3z_inst/n723_4 ;
wire \controller_3p3z_inst/n724_4 ;
wire \controller_3p3z_inst/n725_4 ;
wire \controller_3p3z_inst/n726_4 ;
wire \controller_3p3z_inst/n727_4 ;
wire \controller_3p3z_inst/n728_4 ;
wire \controller_3p3z_inst/n729_4 ;
wire \controller_3p3z_inst/n730_4 ;
wire \controller_3p3z_inst/n731_4 ;
wire \controller_3p3z_inst/n732_4 ;
wire \controller_3p3z_inst/mult_a1_15_7 ;
wire \controller_3p3z_inst/n1175_3 ;
wire \controller_3p3z_inst/n1176_3 ;
wire \controller_3p3z_inst/n1177_3 ;
wire \controller_3p3z_inst/n1178_3 ;
wire \controller_3p3z_inst/n1179_3 ;
wire \controller_3p3z_inst/n1180_3 ;
wire \controller_3p3z_inst/n1181_3 ;
wire \controller_3p3z_inst/n1182_3 ;
wire \controller_3p3z_inst/n1183_3 ;
wire \controller_3p3z_inst/n1184_3 ;
wire \controller_3p3z_inst/n1185_3 ;
wire \controller_3p3z_inst/n1186_3 ;
wire \controller_3p3z_inst/n1187_3 ;
wire \controller_3p3z_inst/n1188_3 ;
wire \controller_3p3z_inst/n1189_3 ;
wire \controller_3p3z_inst/n1190_3 ;
wire \controller_3p3z_inst/n1191_3 ;
wire \controller_3p3z_inst/n1192_3 ;
wire \controller_3p3z_inst/n1193_3 ;
wire \controller_3p3z_inst/n1194_3 ;
wire \controller_3p3z_inst/n1195_3 ;
wire \controller_3p3z_inst/n1196_3 ;
wire \controller_3p3z_inst/n1197_3 ;
wire \controller_3p3z_inst/n1198_3 ;
wire \controller_3p3z_inst/n1308_3 ;
wire \controller_3p3z_inst/n1309_3 ;
wire \controller_3p3z_inst/n1310_3 ;
wire \controller_3p3z_inst/n1311_3 ;
wire \controller_3p3z_inst/n1312_3 ;
wire \controller_3p3z_inst/n1313_3 ;
wire \controller_3p3z_inst/n1314_3 ;
wire \controller_3p3z_inst/n1315_3 ;
wire \controller_3p3z_inst/n1316_3 ;
wire \controller_3p3z_inst/n1317_3 ;
wire \controller_3p3z_inst/n1318_3 ;
wire \controller_3p3z_inst/n1319_3 ;
wire \controller_3p3z_inst/n1320_3 ;
wire \controller_3p3z_inst/n1321_3 ;
wire \controller_3p3z_inst/n1322_3 ;
wire \controller_3p3z_inst/n1323_3 ;
wire \controller_3p3z_inst/n1527_4 ;
wire \controller_3p3z_inst/n1528_4 ;
wire \controller_3p3z_inst/n1529_4 ;
wire \controller_3p3z_inst/n1530_4 ;
wire \controller_3p3z_inst/n1531_4 ;
wire \controller_3p3z_inst/n1532_4 ;
wire \controller_3p3z_inst/n1533_4 ;
wire \controller_3p3z_inst/n1534_4 ;
wire \controller_3p3z_inst/n1535_4 ;
wire \controller_3p3z_inst/n1536_4 ;
wire \controller_3p3z_inst/n1537_4 ;
wire \controller_3p3z_inst/n1538_4 ;
wire \controller_3p3z_inst/n1539_4 ;
wire \controller_3p3z_inst/n1540_4 ;
wire \controller_3p3z_inst/n1541_4 ;
wire \controller_3p3z_inst/n1542_4 ;
wire \controller_3p3z_inst/acc_out_35_8 ;
wire \controller_3p3z_inst/cnt_chn_0_6 ;
wire \controller_3p3z_inst/n481_5 ;
wire \controller_3p3z_inst/n482_5 ;
wire \controller_3p3z_inst/n483_5 ;
wire \controller_3p3z_inst/mult_valid2_8 ;
wire \controller_3p3z_inst/n669_5 ;
wire \controller_3p3z_inst/n670_5 ;
wire \controller_3p3z_inst/n671_5 ;
wire \controller_3p3z_inst/n672_5 ;
wire \controller_3p3z_inst/n673_5 ;
wire \controller_3p3z_inst/n674_5 ;
wire \controller_3p3z_inst/n675_5 ;
wire \controller_3p3z_inst/n676_5 ;
wire \controller_3p3z_inst/n677_5 ;
wire \controller_3p3z_inst/n678_5 ;
wire \controller_3p3z_inst/n679_5 ;
wire \controller_3p3z_inst/n680_5 ;
wire \controller_3p3z_inst/n681_5 ;
wire \controller_3p3z_inst/n682_5 ;
wire \controller_3p3z_inst/n683_5 ;
wire \controller_3p3z_inst/n684_5 ;
wire \controller_3p3z_inst/n701_5 ;
wire \controller_3p3z_inst/n702_5 ;
wire \controller_3p3z_inst/n703_5 ;
wire \controller_3p3z_inst/n704_5 ;
wire \controller_3p3z_inst/n705_5 ;
wire \controller_3p3z_inst/n706_5 ;
wire \controller_3p3z_inst/n707_5 ;
wire \controller_3p3z_inst/n708_5 ;
wire \controller_3p3z_inst/n709_5 ;
wire \controller_3p3z_inst/n710_5 ;
wire \controller_3p3z_inst/n711_5 ;
wire \controller_3p3z_inst/n712_5 ;
wire \controller_3p3z_inst/n713_5 ;
wire \controller_3p3z_inst/n714_5 ;
wire \controller_3p3z_inst/n715_5 ;
wire \controller_3p3z_inst/n716_5 ;
wire \controller_3p3z_inst/n717_5 ;
wire \controller_3p3z_inst/n718_5 ;
wire \controller_3p3z_inst/n719_5 ;
wire \controller_3p3z_inst/n720_5 ;
wire \controller_3p3z_inst/n721_5 ;
wire \controller_3p3z_inst/n722_5 ;
wire \controller_3p3z_inst/n723_5 ;
wire \controller_3p3z_inst/n724_5 ;
wire \controller_3p3z_inst/n725_5 ;
wire \controller_3p3z_inst/n726_5 ;
wire \controller_3p3z_inst/n727_5 ;
wire \controller_3p3z_inst/n728_5 ;
wire \controller_3p3z_inst/n729_5 ;
wire \controller_3p3z_inst/n730_5 ;
wire \controller_3p3z_inst/n731_5 ;
wire \controller_3p3z_inst/n732_5 ;
wire \controller_3p3z_inst/n1309_4 ;
wire \controller_3p3z_inst/n1309_5 ;
wire \controller_3p3z_inst/n1309_6 ;
wire \controller_3p3z_inst/n1310_4 ;
wire \controller_3p3z_inst/n1310_5 ;
wire \controller_3p3z_inst/n1311_4 ;
wire \controller_3p3z_inst/n1311_5 ;
wire \controller_3p3z_inst/n1312_4 ;
wire \controller_3p3z_inst/n1312_5 ;
wire \controller_3p3z_inst/n1313_4 ;
wire \controller_3p3z_inst/n1313_5 ;
wire \controller_3p3z_inst/n1314_4 ;
wire \controller_3p3z_inst/n1314_5 ;
wire \controller_3p3z_inst/n1315_4 ;
wire \controller_3p3z_inst/n1315_5 ;
wire \controller_3p3z_inst/n1316_4 ;
wire \controller_3p3z_inst/n1316_5 ;
wire \controller_3p3z_inst/n1317_4 ;
wire \controller_3p3z_inst/n1317_5 ;
wire \controller_3p3z_inst/n1318_4 ;
wire \controller_3p3z_inst/n1318_5 ;
wire \controller_3p3z_inst/n1319_4 ;
wire \controller_3p3z_inst/n1319_5 ;
wire \controller_3p3z_inst/n1320_4 ;
wire \controller_3p3z_inst/n1320_5 ;
wire \controller_3p3z_inst/n1321_4 ;
wire \controller_3p3z_inst/n1321_5 ;
wire \controller_3p3z_inst/n1322_4 ;
wire \controller_3p3z_inst/n1322_5 ;
wire \controller_3p3z_inst/n1323_4 ;
wire \controller_3p3z_inst/n1323_5 ;
wire \controller_3p3z_inst/n1527_5 ;
wire \controller_3p3z_inst/n1528_5 ;
wire \controller_3p3z_inst/n1529_5 ;
wire \controller_3p3z_inst/n1530_5 ;
wire \controller_3p3z_inst/n1531_5 ;
wire \controller_3p3z_inst/n1532_5 ;
wire \controller_3p3z_inst/n1533_5 ;
wire \controller_3p3z_inst/n1534_5 ;
wire \controller_3p3z_inst/n1535_5 ;
wire \controller_3p3z_inst/n1536_5 ;
wire \controller_3p3z_inst/n1537_5 ;
wire \controller_3p3z_inst/n1538_5 ;
wire \controller_3p3z_inst/n1539_5 ;
wire \controller_3p3z_inst/n1540_5 ;
wire \controller_3p3z_inst/n1541_5 ;
wire \controller_3p3z_inst/n1542_5 ;
wire \controller_3p3z_inst/cnt_chn_0_7 ;
wire \controller_3p3z_inst/n482_6 ;
wire \controller_3p3z_inst/n483_6 ;
wire \controller_3p3z_inst/n443_8 ;
wire \controller_3p3z_inst/n582_5 ;
wire \controller_3p3z_inst/mult_valid2 ;
wire \controller_3p3z_inst/n716_7 ;
wire \controller_3p3z_inst/n715_7 ;
wire \controller_3p3z_inst/n714_7 ;
wire \controller_3p3z_inst/n713_7 ;
wire \controller_3p3z_inst/n712_7 ;
wire \controller_3p3z_inst/n711_7 ;
wire \controller_3p3z_inst/n710_7 ;
wire \controller_3p3z_inst/n709_7 ;
wire \controller_3p3z_inst/n708_7 ;
wire \controller_3p3z_inst/n707_7 ;
wire \controller_3p3z_inst/n706_7 ;
wire \controller_3p3z_inst/n705_7 ;
wire \controller_3p3z_inst/n704_7 ;
wire \controller_3p3z_inst/n703_7 ;
wire \controller_3p3z_inst/n702_7 ;
wire \controller_3p3z_inst/n701_7 ;
wire \controller_3p3z_inst/n684_7 ;
wire \controller_3p3z_inst/n683_7 ;
wire \controller_3p3z_inst/n682_7 ;
wire \controller_3p3z_inst/n681_7 ;
wire \controller_3p3z_inst/n680_7 ;
wire \controller_3p3z_inst/n679_7 ;
wire \controller_3p3z_inst/n678_7 ;
wire \controller_3p3z_inst/n677_7 ;
wire \controller_3p3z_inst/n676_7 ;
wire \controller_3p3z_inst/n675_7 ;
wire \controller_3p3z_inst/n674_7 ;
wire \controller_3p3z_inst/n673_7 ;
wire \controller_3p3z_inst/n672_7 ;
wire \controller_3p3z_inst/n671_7 ;
wire \controller_3p3z_inst/n670_7 ;
wire \controller_3p3z_inst/n669_7 ;
wire \controller_3p3z_inst/n563_11 ;
wire \controller_3p3z_inst/ram_en12_din_15_11 ;
wire \controller_3p3z_inst/n1374_9 ;
wire \controller_3p3z_inst/n1509_8 ;
wire \controller_3p3z_inst/n1509_10 ;
wire \controller_3p3z_inst/n564_7 ;
wire \controller_3p3z_inst/ram_wr_en ;
wire \controller_3p3z_inst/data_valid ;
wire \controller_3p3z_inst/ram_not_ready_flag ;
wire \controller_3p3z_inst/ram_not_ready ;
wire \controller_3p3z_inst/multout_valid ;
wire \controller_3p3z_inst/adder_valid ;
wire \controller_3p3z_inst/acc_valid ;
wire \controller_3p3z_inst/acc_init ;
wire \controller_3p3z_inst/ram_en12_addrb_0_6 ;
wire \controller_3p3z_inst/n1290_33_SUM ;
wire \controller_3p3z_inst/n1290_36 ;
wire \controller_3p3z_inst/n1290_34_SUM ;
wire \controller_3p3z_inst/n1290_38 ;
wire \controller_3p3z_inst/n1290_35_SUM ;
wire \controller_3p3z_inst/n1290_40 ;
wire \controller_3p3z_inst/n1290_36_SUM ;
wire \controller_3p3z_inst/n1290_42 ;
wire \controller_3p3z_inst/n1290_37_SUM ;
wire \controller_3p3z_inst/n1290_44 ;
wire \controller_3p3z_inst/n1290_38_SUM ;
wire \controller_3p3z_inst/n1290_46 ;
wire \controller_3p3z_inst/n1290_39_SUM ;
wire \controller_3p3z_inst/n1290_48 ;
wire \controller_3p3z_inst/n1290_40_SUM ;
wire \controller_3p3z_inst/n1290_50 ;
wire \controller_3p3z_inst/n1290_41_SUM ;
wire \controller_3p3z_inst/n1290_52 ;
wire \controller_3p3z_inst/n1290_42_SUM ;
wire \controller_3p3z_inst/n1290_54 ;
wire \controller_3p3z_inst/n1290_43_SUM ;
wire \controller_3p3z_inst/n1290_56 ;
wire \controller_3p3z_inst/n1290_44_SUM ;
wire \controller_3p3z_inst/n1290_58 ;
wire \controller_3p3z_inst/n1290_45_SUM ;
wire \controller_3p3z_inst/n1290_60 ;
wire \controller_3p3z_inst/n1290_46_SUM ;
wire \controller_3p3z_inst/n1290_62 ;
wire \controller_3p3z_inst/n1290_47_SUM ;
wire \controller_3p3z_inst/n1290_64 ;
wire \controller_3p3z_inst/n1291_33_SUM ;
wire \controller_3p3z_inst/n1291_36 ;
wire \controller_3p3z_inst/n1291_34_SUM ;
wire \controller_3p3z_inst/n1291_38 ;
wire \controller_3p3z_inst/n1291_35_SUM ;
wire \controller_3p3z_inst/n1291_40 ;
wire \controller_3p3z_inst/n1291_36_SUM ;
wire \controller_3p3z_inst/n1291_42 ;
wire \controller_3p3z_inst/n1291_37_SUM ;
wire \controller_3p3z_inst/n1291_44 ;
wire \controller_3p3z_inst/n1291_38_SUM ;
wire \controller_3p3z_inst/n1291_46 ;
wire \controller_3p3z_inst/n1291_39_SUM ;
wire \controller_3p3z_inst/n1291_48 ;
wire \controller_3p3z_inst/n1291_40_SUM ;
wire \controller_3p3z_inst/n1291_50 ;
wire \controller_3p3z_inst/n1291_41_SUM ;
wire \controller_3p3z_inst/n1291_52 ;
wire \controller_3p3z_inst/n1291_42_SUM ;
wire \controller_3p3z_inst/n1291_54 ;
wire \controller_3p3z_inst/n1291_43_SUM ;
wire \controller_3p3z_inst/n1291_56 ;
wire \controller_3p3z_inst/n1291_44_SUM ;
wire \controller_3p3z_inst/n1291_58 ;
wire \controller_3p3z_inst/n1291_45_SUM ;
wire \controller_3p3z_inst/n1291_60 ;
wire \controller_3p3z_inst/n1291_46_SUM ;
wire \controller_3p3z_inst/n1291_62 ;
wire \controller_3p3z_inst/n1291_47_SUM ;
wire \controller_3p3z_inst/n1291_64 ;
wire \controller_3p3z_inst/n1162_1 ;
wire \controller_3p3z_inst/n1162_2 ;
wire \controller_3p3z_inst/n1161_1 ;
wire \controller_3p3z_inst/n1161_2 ;
wire \controller_3p3z_inst/n1160_1 ;
wire \controller_3p3z_inst/n1160_2 ;
wire \controller_3p3z_inst/n1159_1 ;
wire \controller_3p3z_inst/n1159_2 ;
wire \controller_3p3z_inst/n1158_1 ;
wire \controller_3p3z_inst/n1158_2 ;
wire \controller_3p3z_inst/n1157_1 ;
wire \controller_3p3z_inst/n1157_2 ;
wire \controller_3p3z_inst/n1156_1 ;
wire \controller_3p3z_inst/n1156_2 ;
wire \controller_3p3z_inst/n1155_1 ;
wire \controller_3p3z_inst/n1155_2 ;
wire \controller_3p3z_inst/n1154_1 ;
wire \controller_3p3z_inst/n1154_2 ;
wire \controller_3p3z_inst/n1153_1 ;
wire \controller_3p3z_inst/n1153_2 ;
wire \controller_3p3z_inst/n1152_1 ;
wire \controller_3p3z_inst/n1152_2 ;
wire \controller_3p3z_inst/n1151_1 ;
wire \controller_3p3z_inst/n1151_2 ;
wire \controller_3p3z_inst/n1150_1 ;
wire \controller_3p3z_inst/n1150_2 ;
wire \controller_3p3z_inst/n1149_1 ;
wire \controller_3p3z_inst/n1149_2 ;
wire \controller_3p3z_inst/n1148_1 ;
wire \controller_3p3z_inst/n1148_2 ;
wire \controller_3p3z_inst/n1147_1 ;
wire \controller_3p3z_inst/n1147_2 ;
wire \controller_3p3z_inst/n1146_1 ;
wire \controller_3p3z_inst/n1146_2 ;
wire \controller_3p3z_inst/n1145_1 ;
wire \controller_3p3z_inst/n1145_2 ;
wire \controller_3p3z_inst/n1144_1 ;
wire \controller_3p3z_inst/n1144_2 ;
wire \controller_3p3z_inst/n1143_1 ;
wire \controller_3p3z_inst/n1143_2 ;
wire \controller_3p3z_inst/n1142_1 ;
wire \controller_3p3z_inst/n1142_2 ;
wire \controller_3p3z_inst/n1141_1 ;
wire \controller_3p3z_inst/n1141_2 ;
wire \controller_3p3z_inst/n1140_1 ;
wire \controller_3p3z_inst/n1140_2 ;
wire \controller_3p3z_inst/n1139_1 ;
wire \controller_3p3z_inst/n1139_0_COUT ;
wire \controller_3p3z_inst/n391_2 ;
wire \controller_3p3z_inst/n391_3 ;
wire \controller_3p3z_inst/n390_2 ;
wire \controller_3p3z_inst/n390_3 ;
wire \controller_3p3z_inst/n389_2 ;
wire \controller_3p3z_inst/n389_3 ;
wire \controller_3p3z_inst/n388_2 ;
wire \controller_3p3z_inst/n388_3 ;
wire \controller_3p3z_inst/n387_2 ;
wire \controller_3p3z_inst/n387_3 ;
wire \controller_3p3z_inst/n386_2 ;
wire \controller_3p3z_inst/n386_3 ;
wire \controller_3p3z_inst/n385_2 ;
wire \controller_3p3z_inst/n385_3 ;
wire \controller_3p3z_inst/n384_2 ;
wire \controller_3p3z_inst/n384_3 ;
wire \controller_3p3z_inst/n383_2 ;
wire \controller_3p3z_inst/n383_3 ;
wire \controller_3p3z_inst/n382_2 ;
wire \controller_3p3z_inst/n382_3 ;
wire \controller_3p3z_inst/n381_2 ;
wire \controller_3p3z_inst/n381_3 ;
wire \controller_3p3z_inst/n380_2 ;
wire \controller_3p3z_inst/n380_3 ;
wire \controller_3p3z_inst/n379_2 ;
wire \controller_3p3z_inst/n379_3 ;
wire \controller_3p3z_inst/n378_2 ;
wire \controller_3p3z_inst/n378_3 ;
wire \controller_3p3z_inst/n377_2 ;
wire \controller_3p3z_inst/n377_3 ;
wire \controller_3p3z_inst/n376_2 ;
wire \controller_3p3z_inst/n376_0_COUT ;
wire \controller_3p3z_inst/n6_6 ;
wire \controller_3p3z_inst/n269_3 ;
wire \controller_3p3z_inst/n284_3 ;
wire \controller_3p3z_inst/n189_3 ;
wire [0:0] \controller_3p3z_inst/ram_a2_addra ;
wire [15:0] \controller_3p3z_inst/ram_a1_din ;
wire [15:0] \controller_3p3z_inst/ram_a2_din ;
wire [15:0] \controller_3p3z_inst/ram_a3_din ;
wire [15:0] \controller_3p3z_inst/ram_b0_din ;
wire [15:0] \controller_3p3z_inst/ram_b1_din ;
wire [15:0] \controller_3p3z_inst/ram_b2_din ;
wire [15:0] \controller_3p3z_inst/ram_max_din ;
wire [15:0] \controller_3p3z_inst/ram_min_din ;
wire [0:0] \controller_3p3z_inst/data_chn ;
wire [15:0] \controller_3p3z_inst/ram_en0_din ;
wire [0:0] \controller_3p3z_inst/cnt_chn ;
wire [2:0] \controller_3p3z_inst/cnt_mult ;
wire [2:0] \controller_3p3z_inst/out_valid ;
wire [15:0] \controller_3p3z_inst/mult_a0 ;
wire [15:0] \controller_3p3z_inst/mult_b0 ;
wire [15:0] \controller_3p3z_inst/mult_a1 ;
wire [15:0] \controller_3p3z_inst/mult_b1 ;
wire [23:0] \controller_3p3z_inst/acc_out ;
wire [15:0] \controller_3p3z_inst/ram_un23_din ;
wire [15:0] \controller_3p3z_inst/ram_en12_din ;
wire [0:0] \controller_3p3z_inst/ram_un23_addrb ;
wire [0:0] \controller_3p3z_inst/ram_un23_addra ;
wire [23:0] \controller_3p3z_inst/adder_out ;
wire [15:0] \controller_3p3z_inst/ram_un1_dout ;
wire [15:0] \controller_3p3z_inst/ram_un23_dout ;
wire [15:0] \controller_3p3z_inst/ram_en0_dout ;
wire [15:0] \controller_3p3z_inst/ram_en12_dout ;
wire [15:0] \controller_3p3z_inst/ram_a1_dout ;
wire [15:0] \controller_3p3z_inst/ram_a2_dout ;
wire [15:0] \controller_3p3z_inst/ram_a3_dout ;
wire [15:0] \controller_3p3z_inst/ram_b0_dout ;
wire [15:0] \controller_3p3z_inst/ram_b1_dout ;
wire [15:0] \controller_3p3z_inst/ram_b2_dout ;
wire [15:0] \controller_3p3z_inst/ram_max_dout ;
wire [15:0] \controller_3p3z_inst/ram_min_dout ;
wire [53:24] \controller_3p3z_inst/DOUT ;
wire [54:0] \controller_3p3z_inst/CASO ;
wire [17:0] \controller_3p3z_inst/SOA ;
wire [17:0] \controller_3p3z_inst/SOB ;
wire [15:0] \controller_3p3z_inst/spram_Un1/mem[0] ;
wire \controller_3p3z_inst/spram_Un23/n139_3 ;
wire \controller_3p3z_inst/spram_Un23/n140_3 ;
wire \controller_3p3z_inst/spram_Un23/n141_3 ;
wire \controller_3p3z_inst/spram_Un23/n142_3 ;
wire \controller_3p3z_inst/spram_Un23/n143_3 ;
wire \controller_3p3z_inst/spram_Un23/n144_3 ;
wire \controller_3p3z_inst/spram_Un23/n145_3 ;
wire \controller_3p3z_inst/spram_Un23/n146_3 ;
wire \controller_3p3z_inst/spram_Un23/n147_3 ;
wire \controller_3p3z_inst/spram_Un23/n148_3 ;
wire \controller_3p3z_inst/spram_Un23/n149_3 ;
wire \controller_3p3z_inst/spram_Un23/n150_3 ;
wire \controller_3p3z_inst/spram_Un23/n151_3 ;
wire \controller_3p3z_inst/spram_Un23/n152_3 ;
wire \controller_3p3z_inst/spram_Un23/n153_3 ;
wire \controller_3p3z_inst/spram_Un23/n154_3 ;
wire [15:0] \controller_3p3z_inst/spram_Un23/mem[0] ;
wire [15:0] \controller_3p3z_inst/spram_Un23/mem[1] ;
wire \controller_3p3z_inst/spram_En0/n189_3 ;
wire [15:0] \controller_3p3z_inst/spram_En0/mem[0] ;
wire \controller_3p3z_inst/spram_En12/n139_3 ;
wire \controller_3p3z_inst/spram_En12/n140_3 ;
wire \controller_3p3z_inst/spram_En12/n141_3 ;
wire \controller_3p3z_inst/spram_En12/n142_3 ;
wire \controller_3p3z_inst/spram_En12/n143_3 ;
wire \controller_3p3z_inst/spram_En12/n144_3 ;
wire \controller_3p3z_inst/spram_En12/n145_3 ;
wire \controller_3p3z_inst/spram_En12/n146_3 ;
wire \controller_3p3z_inst/spram_En12/n147_3 ;
wire \controller_3p3z_inst/spram_En12/n148_3 ;
wire \controller_3p3z_inst/spram_En12/n149_3 ;
wire \controller_3p3z_inst/spram_En12/n150_3 ;
wire \controller_3p3z_inst/spram_En12/n151_3 ;
wire \controller_3p3z_inst/spram_En12/n152_3 ;
wire \controller_3p3z_inst/spram_En12/n153_3 ;
wire \controller_3p3z_inst/spram_En12/n154_3 ;
wire [15:0] \controller_3p3z_inst/spram_En12/mem[0] ;
wire [15:0] \controller_3p3z_inst/spram_En12/mem[1] ;
wire [15:0] \controller_3p3z_inst/spram_a1/mem[0] ;
wire [15:0] \controller_3p3z_inst/spram_a2/mem[0] ;
wire [15:0] \controller_3p3z_inst/spram_a3/mem[0] ;
wire [15:0] \controller_3p3z_inst/spram_b0/mem[0] ;
wire [15:0] \controller_3p3z_inst/spram_b1/mem[0] ;
wire [15:0] \controller_3p3z_inst/spram_b2/mem[0] ;
wire [15:0] \controller_3p3z_inst/spram_max/mem[0] ;
wire [15:0] \controller_3p3z_inst/spram_min/mem[0] ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
OBUF gowin_buf_0 (
	.I(GND),
	.O(u_chn_o[0])
);
LUT4 \controller_3p3z_inst/n576_s0  (
	.I0(\controller_3p3z_inst/cnt_chn [0]),
	.I1(\controller_3p3z_inst/data_chn [0]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.I3(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.F(\controller_3p3z_inst/n576_3 )
);
defparam \controller_3p3z_inst/n576_s0 .INIT=16'h9000;
LUT3 \controller_3p3z_inst/n685_s0  (
	.I0(\controller_3p3z_inst/ram_un1_dout [15]),
	.I1(\controller_3p3z_inst/ram_un23_dout [15]),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1453_2 )
);
defparam \controller_3p3z_inst/n685_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n686_s0  (
	.I0(\controller_3p3z_inst/ram_un1_dout [14]),
	.I1(\controller_3p3z_inst/ram_un23_dout [14]),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1454_2 )
);
defparam \controller_3p3z_inst/n686_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n687_s0  (
	.I0(\controller_3p3z_inst/ram_un1_dout [13]),
	.I1(\controller_3p3z_inst/ram_un23_dout [13]),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1455_2 )
);
defparam \controller_3p3z_inst/n687_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n688_s0  (
	.I0(\controller_3p3z_inst/ram_un1_dout [12]),
	.I1(\controller_3p3z_inst/ram_un23_dout [12]),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1456_2 )
);
defparam \controller_3p3z_inst/n688_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n689_s0  (
	.I0(\controller_3p3z_inst/ram_un1_dout [11]),
	.I1(\controller_3p3z_inst/ram_un23_dout [11]),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1457_2 )
);
defparam \controller_3p3z_inst/n689_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n690_s0  (
	.I0(\controller_3p3z_inst/ram_un1_dout [10]),
	.I1(\controller_3p3z_inst/ram_un23_dout [10]),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1458_2 )
);
defparam \controller_3p3z_inst/n690_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n691_s0  (
	.I0(\controller_3p3z_inst/ram_un1_dout [9]),
	.I1(\controller_3p3z_inst/ram_un23_dout [9]),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1459_2 )
);
defparam \controller_3p3z_inst/n691_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n692_s0  (
	.I0(\controller_3p3z_inst/ram_un1_dout [8]),
	.I1(\controller_3p3z_inst/ram_un23_dout [8]),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1460_2 )
);
defparam \controller_3p3z_inst/n692_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n693_s0  (
	.I0(\controller_3p3z_inst/ram_un1_dout [7]),
	.I1(\controller_3p3z_inst/ram_un23_dout [7]),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1461_2 )
);
defparam \controller_3p3z_inst/n693_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n694_s0  (
	.I0(\controller_3p3z_inst/ram_un1_dout [6]),
	.I1(\controller_3p3z_inst/ram_un23_dout [6]),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1462_2 )
);
defparam \controller_3p3z_inst/n694_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n695_s0  (
	.I0(\controller_3p3z_inst/ram_un1_dout [5]),
	.I1(\controller_3p3z_inst/ram_un23_dout [5]),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1463_2 )
);
defparam \controller_3p3z_inst/n695_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n696_s0  (
	.I0(\controller_3p3z_inst/ram_un1_dout [4]),
	.I1(\controller_3p3z_inst/ram_un23_dout [4]),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1464_2 )
);
defparam \controller_3p3z_inst/n696_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n697_s0  (
	.I0(\controller_3p3z_inst/ram_un1_dout [3]),
	.I1(\controller_3p3z_inst/ram_un23_dout [3]),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1465_2 )
);
defparam \controller_3p3z_inst/n697_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n698_s0  (
	.I0(\controller_3p3z_inst/ram_un1_dout [2]),
	.I1(\controller_3p3z_inst/ram_un23_dout [2]),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1466_2 )
);
defparam \controller_3p3z_inst/n698_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n699_s0  (
	.I0(\controller_3p3z_inst/ram_un1_dout [1]),
	.I1(\controller_3p3z_inst/ram_un23_dout [1]),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1467_2 )
);
defparam \controller_3p3z_inst/n699_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n700_s0  (
	.I0(\controller_3p3z_inst/ram_un1_dout [0]),
	.I1(\controller_3p3z_inst/ram_un23_dout [0]),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1468_2 )
);
defparam \controller_3p3z_inst/n700_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n717_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [15]),
	.I1(\controller_3p3z_inst/n717_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n717_4 )
);
defparam \controller_3p3z_inst/n717_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n718_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [14]),
	.I1(\controller_3p3z_inst/n718_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n718_4 )
);
defparam \controller_3p3z_inst/n718_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n719_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [13]),
	.I1(\controller_3p3z_inst/n719_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n719_4 )
);
defparam \controller_3p3z_inst/n719_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n720_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [12]),
	.I1(\controller_3p3z_inst/n720_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n720_4 )
);
defparam \controller_3p3z_inst/n720_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n721_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [11]),
	.I1(\controller_3p3z_inst/n721_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n721_4 )
);
defparam \controller_3p3z_inst/n721_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n722_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [10]),
	.I1(\controller_3p3z_inst/n722_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n722_4 )
);
defparam \controller_3p3z_inst/n722_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n723_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [9]),
	.I1(\controller_3p3z_inst/n723_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n723_4 )
);
defparam \controller_3p3z_inst/n723_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n724_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [8]),
	.I1(\controller_3p3z_inst/n724_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n724_4 )
);
defparam \controller_3p3z_inst/n724_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n725_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [7]),
	.I1(\controller_3p3z_inst/n725_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n725_4 )
);
defparam \controller_3p3z_inst/n725_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n726_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [6]),
	.I1(\controller_3p3z_inst/n726_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n726_4 )
);
defparam \controller_3p3z_inst/n726_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n727_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [5]),
	.I1(\controller_3p3z_inst/n727_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n727_4 )
);
defparam \controller_3p3z_inst/n727_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n728_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [4]),
	.I1(\controller_3p3z_inst/n728_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n728_4 )
);
defparam \controller_3p3z_inst/n728_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n729_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [3]),
	.I1(\controller_3p3z_inst/n729_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n729_4 )
);
defparam \controller_3p3z_inst/n729_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n730_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [2]),
	.I1(\controller_3p3z_inst/n730_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n730_4 )
);
defparam \controller_3p3z_inst/n730_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n731_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [1]),
	.I1(\controller_3p3z_inst/n731_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n731_4 )
);
defparam \controller_3p3z_inst/n731_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n732_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [0]),
	.I1(\controller_3p3z_inst/n732_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n732_4 )
);
defparam \controller_3p3z_inst/n732_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n1114_s0  (
	.I0(\controller_3p3z_inst/cnt_mult [1]),
	.I1(\controller_3p3z_inst/cnt_mult [0]),
	.I2(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/mult_a1_15_7 )
);
defparam \controller_3p3z_inst/n1114_s0 .INIT=8'h07;
LUT3 \controller_3p3z_inst/n1175_s0  (
	.I0(\controller_3p3z_inst/adder_out [23]),
	.I1(\controller_3p3z_inst/n1139_1 ),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1175_3 )
);
defparam \controller_3p3z_inst/n1175_s0 .INIT=8'hAC;
LUT3 \controller_3p3z_inst/n1176_s0  (
	.I0(\controller_3p3z_inst/n1140_1 ),
	.I1(\controller_3p3z_inst/adder_out [22]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1176_3 )
);
defparam \controller_3p3z_inst/n1176_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1177_s0  (
	.I0(\controller_3p3z_inst/n1141_1 ),
	.I1(\controller_3p3z_inst/adder_out [21]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1177_3 )
);
defparam \controller_3p3z_inst/n1177_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1178_s0  (
	.I0(\controller_3p3z_inst/n1142_1 ),
	.I1(\controller_3p3z_inst/adder_out [20]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1178_3 )
);
defparam \controller_3p3z_inst/n1178_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1179_s0  (
	.I0(\controller_3p3z_inst/n1143_1 ),
	.I1(\controller_3p3z_inst/adder_out [19]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1179_3 )
);
defparam \controller_3p3z_inst/n1179_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1180_s0  (
	.I0(\controller_3p3z_inst/n1144_1 ),
	.I1(\controller_3p3z_inst/adder_out [18]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1180_3 )
);
defparam \controller_3p3z_inst/n1180_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1181_s0  (
	.I0(\controller_3p3z_inst/n1145_1 ),
	.I1(\controller_3p3z_inst/adder_out [17]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1181_3 )
);
defparam \controller_3p3z_inst/n1181_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1182_s0  (
	.I0(\controller_3p3z_inst/n1146_1 ),
	.I1(\controller_3p3z_inst/adder_out [16]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1182_3 )
);
defparam \controller_3p3z_inst/n1182_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1183_s0  (
	.I0(\controller_3p3z_inst/n1147_1 ),
	.I1(\controller_3p3z_inst/adder_out [15]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1183_3 )
);
defparam \controller_3p3z_inst/n1183_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1184_s0  (
	.I0(\controller_3p3z_inst/n1148_1 ),
	.I1(\controller_3p3z_inst/adder_out [14]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1184_3 )
);
defparam \controller_3p3z_inst/n1184_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1185_s0  (
	.I0(\controller_3p3z_inst/n1149_1 ),
	.I1(\controller_3p3z_inst/adder_out [13]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1185_3 )
);
defparam \controller_3p3z_inst/n1185_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1186_s0  (
	.I0(\controller_3p3z_inst/n1150_1 ),
	.I1(\controller_3p3z_inst/adder_out [12]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1186_3 )
);
defparam \controller_3p3z_inst/n1186_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1187_s0  (
	.I0(\controller_3p3z_inst/n1151_1 ),
	.I1(\controller_3p3z_inst/adder_out [11]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1187_3 )
);
defparam \controller_3p3z_inst/n1187_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1188_s0  (
	.I0(\controller_3p3z_inst/n1152_1 ),
	.I1(\controller_3p3z_inst/adder_out [10]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1188_3 )
);
defparam \controller_3p3z_inst/n1188_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1189_s0  (
	.I0(\controller_3p3z_inst/n1153_1 ),
	.I1(\controller_3p3z_inst/adder_out [9]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1189_3 )
);
defparam \controller_3p3z_inst/n1189_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1190_s0  (
	.I0(\controller_3p3z_inst/n1154_1 ),
	.I1(\controller_3p3z_inst/adder_out [8]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1190_3 )
);
defparam \controller_3p3z_inst/n1190_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1191_s0  (
	.I0(\controller_3p3z_inst/n1155_1 ),
	.I1(\controller_3p3z_inst/adder_out [7]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1191_3 )
);
defparam \controller_3p3z_inst/n1191_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1192_s0  (
	.I0(\controller_3p3z_inst/n1156_1 ),
	.I1(\controller_3p3z_inst/adder_out [6]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1192_3 )
);
defparam \controller_3p3z_inst/n1192_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1193_s0  (
	.I0(\controller_3p3z_inst/n1157_1 ),
	.I1(\controller_3p3z_inst/adder_out [5]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1193_3 )
);
defparam \controller_3p3z_inst/n1193_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1194_s0  (
	.I0(\controller_3p3z_inst/n1158_1 ),
	.I1(\controller_3p3z_inst/adder_out [4]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1194_3 )
);
defparam \controller_3p3z_inst/n1194_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1195_s0  (
	.I0(\controller_3p3z_inst/n1159_1 ),
	.I1(\controller_3p3z_inst/adder_out [3]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1195_3 )
);
defparam \controller_3p3z_inst/n1195_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1196_s0  (
	.I0(\controller_3p3z_inst/n1160_1 ),
	.I1(\controller_3p3z_inst/adder_out [2]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1196_3 )
);
defparam \controller_3p3z_inst/n1196_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1197_s0  (
	.I0(\controller_3p3z_inst/n1161_1 ),
	.I1(\controller_3p3z_inst/adder_out [1]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1197_3 )
);
defparam \controller_3p3z_inst/n1197_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n1198_s0  (
	.I0(\controller_3p3z_inst/n1162_1 ),
	.I1(\controller_3p3z_inst/adder_out [0]),
	.I2(\controller_3p3z_inst/acc_init ),
	.F(\controller_3p3z_inst/n1198_3 )
);
defparam \controller_3p3z_inst/n1198_s0 .INIT=8'hCA;
LUT4 \controller_3p3z_inst/n1308_s0  (
	.I0(\controller_3p3z_inst/n1290_64 ),
	.I1(\controller_3p3z_inst/ram_min_dout [15]),
	.I2(\controller_3p3z_inst/acc_out [23]),
	.I3(\controller_3p3z_inst/ram_max_dout [15]),
	.F(\controller_3p3z_inst/n1308_3 )
);
defparam \controller_3p3z_inst/n1308_s0 .INIT=16'hEFC0;
LUT4 \controller_3p3z_inst/n1309_s0  (
	.I0(\controller_3p3z_inst/n1309_4 ),
	.I1(\controller_3p3z_inst/n1309_5 ),
	.I2(\controller_3p3z_inst/ram_max_dout [14]),
	.I3(\controller_3p3z_inst/n1309_6 ),
	.F(\controller_3p3z_inst/n1309_3 )
);
defparam \controller_3p3z_inst/n1309_s0 .INIT=16'hEEF0;
LUT4 \controller_3p3z_inst/n1310_s0  (
	.I0(\controller_3p3z_inst/n1310_4 ),
	.I1(\controller_3p3z_inst/n1310_5 ),
	.I2(\controller_3p3z_inst/ram_max_dout [13]),
	.I3(\controller_3p3z_inst/n1309_6 ),
	.F(\controller_3p3z_inst/n1310_3 )
);
defparam \controller_3p3z_inst/n1310_s0 .INIT=16'hEEF0;
LUT4 \controller_3p3z_inst/n1311_s0  (
	.I0(\controller_3p3z_inst/n1311_4 ),
	.I1(\controller_3p3z_inst/n1311_5 ),
	.I2(\controller_3p3z_inst/ram_max_dout [12]),
	.I3(\controller_3p3z_inst/n1309_6 ),
	.F(\controller_3p3z_inst/n1311_3 )
);
defparam \controller_3p3z_inst/n1311_s0 .INIT=16'hEEF0;
LUT4 \controller_3p3z_inst/n1312_s0  (
	.I0(\controller_3p3z_inst/n1312_4 ),
	.I1(\controller_3p3z_inst/n1312_5 ),
	.I2(\controller_3p3z_inst/ram_max_dout [11]),
	.I3(\controller_3p3z_inst/n1309_6 ),
	.F(\controller_3p3z_inst/n1312_3 )
);
defparam \controller_3p3z_inst/n1312_s0 .INIT=16'hEEF0;
LUT4 \controller_3p3z_inst/n1313_s0  (
	.I0(\controller_3p3z_inst/n1313_4 ),
	.I1(\controller_3p3z_inst/n1313_5 ),
	.I2(\controller_3p3z_inst/ram_max_dout [10]),
	.I3(\controller_3p3z_inst/n1309_6 ),
	.F(\controller_3p3z_inst/n1313_3 )
);
defparam \controller_3p3z_inst/n1313_s0 .INIT=16'hEEF0;
LUT4 \controller_3p3z_inst/n1314_s0  (
	.I0(\controller_3p3z_inst/n1314_4 ),
	.I1(\controller_3p3z_inst/n1314_5 ),
	.I2(\controller_3p3z_inst/ram_max_dout [9]),
	.I3(\controller_3p3z_inst/n1309_6 ),
	.F(\controller_3p3z_inst/n1314_3 )
);
defparam \controller_3p3z_inst/n1314_s0 .INIT=16'hEEF0;
LUT4 \controller_3p3z_inst/n1315_s0  (
	.I0(\controller_3p3z_inst/n1315_4 ),
	.I1(\controller_3p3z_inst/n1315_5 ),
	.I2(\controller_3p3z_inst/ram_max_dout [8]),
	.I3(\controller_3p3z_inst/n1309_6 ),
	.F(\controller_3p3z_inst/n1315_3 )
);
defparam \controller_3p3z_inst/n1315_s0 .INIT=16'hEEF0;
LUT4 \controller_3p3z_inst/n1316_s0  (
	.I0(\controller_3p3z_inst/n1316_4 ),
	.I1(\controller_3p3z_inst/n1316_5 ),
	.I2(\controller_3p3z_inst/ram_max_dout [7]),
	.I3(\controller_3p3z_inst/n1309_6 ),
	.F(\controller_3p3z_inst/n1316_3 )
);
defparam \controller_3p3z_inst/n1316_s0 .INIT=16'hEEF0;
LUT4 \controller_3p3z_inst/n1317_s0  (
	.I0(\controller_3p3z_inst/n1317_4 ),
	.I1(\controller_3p3z_inst/n1317_5 ),
	.I2(\controller_3p3z_inst/ram_max_dout [6]),
	.I3(\controller_3p3z_inst/n1309_6 ),
	.F(\controller_3p3z_inst/n1317_3 )
);
defparam \controller_3p3z_inst/n1317_s0 .INIT=16'hEEF0;
LUT4 \controller_3p3z_inst/n1318_s0  (
	.I0(\controller_3p3z_inst/n1318_4 ),
	.I1(\controller_3p3z_inst/n1318_5 ),
	.I2(\controller_3p3z_inst/ram_max_dout [5]),
	.I3(\controller_3p3z_inst/n1309_6 ),
	.F(\controller_3p3z_inst/n1318_3 )
);
defparam \controller_3p3z_inst/n1318_s0 .INIT=16'hEEF0;
LUT4 \controller_3p3z_inst/n1319_s0  (
	.I0(\controller_3p3z_inst/n1319_4 ),
	.I1(\controller_3p3z_inst/n1319_5 ),
	.I2(\controller_3p3z_inst/ram_max_dout [4]),
	.I3(\controller_3p3z_inst/n1309_6 ),
	.F(\controller_3p3z_inst/n1319_3 )
);
defparam \controller_3p3z_inst/n1319_s0 .INIT=16'hEEF0;
LUT4 \controller_3p3z_inst/n1320_s0  (
	.I0(\controller_3p3z_inst/n1320_4 ),
	.I1(\controller_3p3z_inst/n1320_5 ),
	.I2(\controller_3p3z_inst/ram_max_dout [3]),
	.I3(\controller_3p3z_inst/n1309_6 ),
	.F(\controller_3p3z_inst/n1320_3 )
);
defparam \controller_3p3z_inst/n1320_s0 .INIT=16'hEEF0;
LUT4 \controller_3p3z_inst/n1321_s0  (
	.I0(\controller_3p3z_inst/n1321_4 ),
	.I1(\controller_3p3z_inst/n1321_5 ),
	.I2(\controller_3p3z_inst/ram_max_dout [2]),
	.I3(\controller_3p3z_inst/n1309_6 ),
	.F(\controller_3p3z_inst/n1321_3 )
);
defparam \controller_3p3z_inst/n1321_s0 .INIT=16'hEEF0;
LUT4 \controller_3p3z_inst/n1322_s0  (
	.I0(\controller_3p3z_inst/n1322_4 ),
	.I1(\controller_3p3z_inst/n1322_5 ),
	.I2(\controller_3p3z_inst/ram_max_dout [1]),
	.I3(\controller_3p3z_inst/n1309_6 ),
	.F(\controller_3p3z_inst/n1322_3 )
);
defparam \controller_3p3z_inst/n1322_s0 .INIT=16'hEEF0;
LUT4 \controller_3p3z_inst/n1323_s0  (
	.I0(\controller_3p3z_inst/n1323_4 ),
	.I1(\controller_3p3z_inst/n1323_5 ),
	.I2(\controller_3p3z_inst/ram_max_dout [0]),
	.I3(\controller_3p3z_inst/n1309_6 ),
	.F(\controller_3p3z_inst/n1323_3 )
);
defparam \controller_3p3z_inst/n1323_s0 .INIT=16'hEEF0;
LUT3 \controller_3p3z_inst/n1527_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [15]),
	.I1(\controller_3p3z_inst/n1527_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1527_4 )
);
defparam \controller_3p3z_inst/n1527_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n1528_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [14]),
	.I1(\controller_3p3z_inst/n1528_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1528_4 )
);
defparam \controller_3p3z_inst/n1528_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n1529_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [13]),
	.I1(\controller_3p3z_inst/n1529_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1529_4 )
);
defparam \controller_3p3z_inst/n1529_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n1530_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [12]),
	.I1(\controller_3p3z_inst/n1530_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1530_4 )
);
defparam \controller_3p3z_inst/n1530_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n1531_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [11]),
	.I1(\controller_3p3z_inst/n1531_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1531_4 )
);
defparam \controller_3p3z_inst/n1531_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n1532_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [10]),
	.I1(\controller_3p3z_inst/n1532_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1532_4 )
);
defparam \controller_3p3z_inst/n1532_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n1533_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [9]),
	.I1(\controller_3p3z_inst/n1533_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1533_4 )
);
defparam \controller_3p3z_inst/n1533_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n1534_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [8]),
	.I1(\controller_3p3z_inst/n1534_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1534_4 )
);
defparam \controller_3p3z_inst/n1534_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n1535_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [7]),
	.I1(\controller_3p3z_inst/n1535_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1535_4 )
);
defparam \controller_3p3z_inst/n1535_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n1536_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [6]),
	.I1(\controller_3p3z_inst/n1536_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1536_4 )
);
defparam \controller_3p3z_inst/n1536_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n1537_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [5]),
	.I1(\controller_3p3z_inst/n1537_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1537_4 )
);
defparam \controller_3p3z_inst/n1537_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n1538_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [4]),
	.I1(\controller_3p3z_inst/n1538_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1538_4 )
);
defparam \controller_3p3z_inst/n1538_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n1539_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [3]),
	.I1(\controller_3p3z_inst/n1539_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1539_4 )
);
defparam \controller_3p3z_inst/n1539_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n1540_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [2]),
	.I1(\controller_3p3z_inst/n1540_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1540_4 )
);
defparam \controller_3p3z_inst/n1540_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n1541_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [1]),
	.I1(\controller_3p3z_inst/n1541_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1541_4 )
);
defparam \controller_3p3z_inst/n1541_s1 .INIT=8'hA3;
LUT3 \controller_3p3z_inst/n1542_s1  (
	.I0(\controller_3p3z_inst/ram_en12_dout [0]),
	.I1(\controller_3p3z_inst/n1542_5 ),
	.I2(\controller_3p3z_inst/n1509_10 ),
	.F(\controller_3p3z_inst/n1542_4 )
);
defparam \controller_3p3z_inst/n1542_s1 .INIT=8'hA3;
LUT2 \controller_3p3z_inst/acc_out_35_s3  (
	.I0(\controller_3p3z_inst/acc_init ),
	.I1(\controller_3p3z_inst/acc_valid ),
	.F(\controller_3p3z_inst/acc_out_35_8 )
);
defparam \controller_3p3z_inst/acc_out_35_s3 .INIT=4'hE;
LUT4 \controller_3p3z_inst/cnt_chn_0_s2  (
	.I0(\controller_3p3z_inst/data_chn [0]),
	.I1(\controller_3p3z_inst/cnt_chn [0]),
	.I2(\controller_3p3z_inst/cnt_chn_0_7 ),
	.I3(\controller_3p3z_inst/mult_valid2_8 ),
	.F(\controller_3p3z_inst/cnt_chn_0_6 )
);
defparam \controller_3p3z_inst/cnt_chn_0_s2 .INIT=16'hF400;
LUT3 \controller_3p3z_inst/n481_s1  (
	.I0(\controller_3p3z_inst/cnt_mult [1]),
	.I1(\controller_3p3z_inst/cnt_mult [0]),
	.I2(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n481_5 )
);
defparam \controller_3p3z_inst/n481_s1 .INIT=8'h70;
LUT4 \controller_3p3z_inst/n482_s1  (
	.I0(\controller_3p3z_inst/cnt_chn_0_7 ),
	.I1(\controller_3p3z_inst/n482_6 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n482_5 )
);
defparam \controller_3p3z_inst/n482_s1 .INIT=16'h4F30;
LUT4 \controller_3p3z_inst/n483_s1  (
	.I0(\controller_3p3z_inst/cnt_chn_0_7 ),
	.I1(\controller_3p3z_inst/cnt_mult [0]),
	.I2(\controller_3p3z_inst/n483_6 ),
	.I3(\controller_3p3z_inst/mult_valid2_8 ),
	.F(\controller_3p3z_inst/n483_5 )
);
defparam \controller_3p3z_inst/n483_s1 .INIT=16'h0733;
LUT2 \controller_3p3z_inst/mult_valid2_s2  (
	.I0(\controller_3p3z_inst/cnt_mult [2]),
	.I1(\controller_3p3z_inst/cnt_mult [1]),
	.F(\controller_3p3z_inst/mult_valid2_8 )
);
defparam \controller_3p3z_inst/mult_valid2_s2 .INIT=4'h4;
LUT3 \controller_3p3z_inst/n669_s2  (
	.I0(\controller_3p3z_inst/ram_b0_dout [15]),
	.I1(\controller_3p3z_inst/ram_b1_dout [15]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n669_5 )
);
defparam \controller_3p3z_inst/n669_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n670_s2  (
	.I0(\controller_3p3z_inst/ram_b0_dout [14]),
	.I1(\controller_3p3z_inst/ram_b1_dout [14]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n670_5 )
);
defparam \controller_3p3z_inst/n670_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n671_s2  (
	.I0(\controller_3p3z_inst/ram_b0_dout [13]),
	.I1(\controller_3p3z_inst/ram_b1_dout [13]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n671_5 )
);
defparam \controller_3p3z_inst/n671_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n672_s2  (
	.I0(\controller_3p3z_inst/ram_b0_dout [12]),
	.I1(\controller_3p3z_inst/ram_b1_dout [12]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n672_5 )
);
defparam \controller_3p3z_inst/n672_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n673_s2  (
	.I0(\controller_3p3z_inst/ram_b0_dout [11]),
	.I1(\controller_3p3z_inst/ram_b1_dout [11]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n673_5 )
);
defparam \controller_3p3z_inst/n673_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n674_s2  (
	.I0(\controller_3p3z_inst/ram_b0_dout [10]),
	.I1(\controller_3p3z_inst/ram_b1_dout [10]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n674_5 )
);
defparam \controller_3p3z_inst/n674_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n675_s2  (
	.I0(\controller_3p3z_inst/ram_b0_dout [9]),
	.I1(\controller_3p3z_inst/ram_b1_dout [9]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n675_5 )
);
defparam \controller_3p3z_inst/n675_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n676_s2  (
	.I0(\controller_3p3z_inst/ram_b0_dout [8]),
	.I1(\controller_3p3z_inst/ram_b1_dout [8]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n676_5 )
);
defparam \controller_3p3z_inst/n676_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n677_s2  (
	.I0(\controller_3p3z_inst/ram_b0_dout [7]),
	.I1(\controller_3p3z_inst/ram_b1_dout [7]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n677_5 )
);
defparam \controller_3p3z_inst/n677_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n678_s2  (
	.I0(\controller_3p3z_inst/ram_b0_dout [6]),
	.I1(\controller_3p3z_inst/ram_b1_dout [6]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n678_5 )
);
defparam \controller_3p3z_inst/n678_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n679_s2  (
	.I0(\controller_3p3z_inst/ram_b0_dout [5]),
	.I1(\controller_3p3z_inst/ram_b1_dout [5]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n679_5 )
);
defparam \controller_3p3z_inst/n679_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n680_s2  (
	.I0(\controller_3p3z_inst/ram_b0_dout [4]),
	.I1(\controller_3p3z_inst/ram_b1_dout [4]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n680_5 )
);
defparam \controller_3p3z_inst/n680_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n681_s2  (
	.I0(\controller_3p3z_inst/ram_b0_dout [3]),
	.I1(\controller_3p3z_inst/ram_b1_dout [3]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n681_5 )
);
defparam \controller_3p3z_inst/n681_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n682_s2  (
	.I0(\controller_3p3z_inst/ram_b0_dout [2]),
	.I1(\controller_3p3z_inst/ram_b1_dout [2]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n682_5 )
);
defparam \controller_3p3z_inst/n682_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n683_s2  (
	.I0(\controller_3p3z_inst/ram_b0_dout [1]),
	.I1(\controller_3p3z_inst/ram_b1_dout [1]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n683_5 )
);
defparam \controller_3p3z_inst/n683_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n684_s2  (
	.I0(\controller_3p3z_inst/ram_b0_dout [0]),
	.I1(\controller_3p3z_inst/ram_b1_dout [0]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n684_5 )
);
defparam \controller_3p3z_inst/n684_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n701_s2  (
	.I0(\controller_3p3z_inst/ram_a1_dout [15]),
	.I1(\controller_3p3z_inst/ram_a2_dout [15]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n701_5 )
);
defparam \controller_3p3z_inst/n701_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n702_s2  (
	.I0(\controller_3p3z_inst/ram_a1_dout [14]),
	.I1(\controller_3p3z_inst/ram_a2_dout [14]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n702_5 )
);
defparam \controller_3p3z_inst/n702_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n703_s2  (
	.I0(\controller_3p3z_inst/ram_a1_dout [13]),
	.I1(\controller_3p3z_inst/ram_a2_dout [13]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n703_5 )
);
defparam \controller_3p3z_inst/n703_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n704_s2  (
	.I0(\controller_3p3z_inst/ram_a1_dout [12]),
	.I1(\controller_3p3z_inst/ram_a2_dout [12]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n704_5 )
);
defparam \controller_3p3z_inst/n704_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n705_s2  (
	.I0(\controller_3p3z_inst/ram_a1_dout [11]),
	.I1(\controller_3p3z_inst/ram_a2_dout [11]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n705_5 )
);
defparam \controller_3p3z_inst/n705_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n706_s2  (
	.I0(\controller_3p3z_inst/ram_a1_dout [10]),
	.I1(\controller_3p3z_inst/ram_a2_dout [10]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n706_5 )
);
defparam \controller_3p3z_inst/n706_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n707_s2  (
	.I0(\controller_3p3z_inst/ram_a1_dout [9]),
	.I1(\controller_3p3z_inst/ram_a2_dout [9]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n707_5 )
);
defparam \controller_3p3z_inst/n707_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n708_s2  (
	.I0(\controller_3p3z_inst/ram_a1_dout [8]),
	.I1(\controller_3p3z_inst/ram_a2_dout [8]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n708_5 )
);
defparam \controller_3p3z_inst/n708_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n709_s2  (
	.I0(\controller_3p3z_inst/ram_a1_dout [7]),
	.I1(\controller_3p3z_inst/ram_a2_dout [7]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n709_5 )
);
defparam \controller_3p3z_inst/n709_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n710_s2  (
	.I0(\controller_3p3z_inst/ram_a1_dout [6]),
	.I1(\controller_3p3z_inst/ram_a2_dout [6]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n710_5 )
);
defparam \controller_3p3z_inst/n710_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n711_s2  (
	.I0(\controller_3p3z_inst/ram_a1_dout [5]),
	.I1(\controller_3p3z_inst/ram_a2_dout [5]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n711_5 )
);
defparam \controller_3p3z_inst/n711_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n712_s2  (
	.I0(\controller_3p3z_inst/ram_a1_dout [4]),
	.I1(\controller_3p3z_inst/ram_a2_dout [4]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n712_5 )
);
defparam \controller_3p3z_inst/n712_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n713_s2  (
	.I0(\controller_3p3z_inst/ram_a1_dout [3]),
	.I1(\controller_3p3z_inst/ram_a2_dout [3]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n713_5 )
);
defparam \controller_3p3z_inst/n713_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n714_s2  (
	.I0(\controller_3p3z_inst/ram_a1_dout [2]),
	.I1(\controller_3p3z_inst/ram_a2_dout [2]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n714_5 )
);
defparam \controller_3p3z_inst/n714_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n715_s2  (
	.I0(\controller_3p3z_inst/ram_a1_dout [1]),
	.I1(\controller_3p3z_inst/ram_a2_dout [1]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n715_5 )
);
defparam \controller_3p3z_inst/n715_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n716_s2  (
	.I0(\controller_3p3z_inst/ram_a1_dout [0]),
	.I1(\controller_3p3z_inst/ram_a2_dout [0]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n716_5 )
);
defparam \controller_3p3z_inst/n716_s2 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/n717_s2  (
	.I0(\controller_3p3z_inst/ram_en0_dout [15]),
	.I1(\controller_3p3z_inst/ram_en0_din [15]),
	.I2(\controller_3p3z_inst/ram_not_ready ),
	.F(\controller_3p3z_inst/n717_5 )
);
defparam \controller_3p3z_inst/n717_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n718_s2  (
	.I0(\controller_3p3z_inst/ram_en0_dout [14]),
	.I1(\controller_3p3z_inst/ram_en0_din [14]),
	.I2(\controller_3p3z_inst/ram_not_ready ),
	.F(\controller_3p3z_inst/n718_5 )
);
defparam \controller_3p3z_inst/n718_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n719_s2  (
	.I0(\controller_3p3z_inst/ram_en0_dout [13]),
	.I1(\controller_3p3z_inst/ram_en0_din [13]),
	.I2(\controller_3p3z_inst/ram_not_ready ),
	.F(\controller_3p3z_inst/n719_5 )
);
defparam \controller_3p3z_inst/n719_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n720_s2  (
	.I0(\controller_3p3z_inst/ram_en0_dout [12]),
	.I1(\controller_3p3z_inst/ram_en0_din [12]),
	.I2(\controller_3p3z_inst/ram_not_ready ),
	.F(\controller_3p3z_inst/n720_5 )
);
defparam \controller_3p3z_inst/n720_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n721_s2  (
	.I0(\controller_3p3z_inst/ram_en0_dout [11]),
	.I1(\controller_3p3z_inst/ram_en0_din [11]),
	.I2(\controller_3p3z_inst/ram_not_ready ),
	.F(\controller_3p3z_inst/n721_5 )
);
defparam \controller_3p3z_inst/n721_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n722_s2  (
	.I0(\controller_3p3z_inst/ram_en0_dout [10]),
	.I1(\controller_3p3z_inst/ram_en0_din [10]),
	.I2(\controller_3p3z_inst/ram_not_ready ),
	.F(\controller_3p3z_inst/n722_5 )
);
defparam \controller_3p3z_inst/n722_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n723_s2  (
	.I0(\controller_3p3z_inst/ram_en0_dout [9]),
	.I1(\controller_3p3z_inst/ram_en0_din [9]),
	.I2(\controller_3p3z_inst/ram_not_ready ),
	.F(\controller_3p3z_inst/n723_5 )
);
defparam \controller_3p3z_inst/n723_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n724_s2  (
	.I0(\controller_3p3z_inst/ram_en0_dout [8]),
	.I1(\controller_3p3z_inst/ram_en0_din [8]),
	.I2(\controller_3p3z_inst/ram_not_ready ),
	.F(\controller_3p3z_inst/n724_5 )
);
defparam \controller_3p3z_inst/n724_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n725_s2  (
	.I0(\controller_3p3z_inst/ram_en0_dout [7]),
	.I1(\controller_3p3z_inst/ram_en0_din [7]),
	.I2(\controller_3p3z_inst/ram_not_ready ),
	.F(\controller_3p3z_inst/n725_5 )
);
defparam \controller_3p3z_inst/n725_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n726_s2  (
	.I0(\controller_3p3z_inst/ram_en0_dout [6]),
	.I1(\controller_3p3z_inst/ram_en0_din [6]),
	.I2(\controller_3p3z_inst/ram_not_ready ),
	.F(\controller_3p3z_inst/n726_5 )
);
defparam \controller_3p3z_inst/n726_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n727_s2  (
	.I0(\controller_3p3z_inst/ram_en0_dout [5]),
	.I1(\controller_3p3z_inst/ram_en0_din [5]),
	.I2(\controller_3p3z_inst/ram_not_ready ),
	.F(\controller_3p3z_inst/n727_5 )
);
defparam \controller_3p3z_inst/n727_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n728_s2  (
	.I0(\controller_3p3z_inst/ram_en0_dout [4]),
	.I1(\controller_3p3z_inst/ram_en0_din [4]),
	.I2(\controller_3p3z_inst/ram_not_ready ),
	.F(\controller_3p3z_inst/n728_5 )
);
defparam \controller_3p3z_inst/n728_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n729_s2  (
	.I0(\controller_3p3z_inst/ram_en0_dout [3]),
	.I1(\controller_3p3z_inst/ram_en0_din [3]),
	.I2(\controller_3p3z_inst/ram_not_ready ),
	.F(\controller_3p3z_inst/n729_5 )
);
defparam \controller_3p3z_inst/n729_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n730_s2  (
	.I0(\controller_3p3z_inst/ram_en0_dout [2]),
	.I1(\controller_3p3z_inst/ram_en0_din [2]),
	.I2(\controller_3p3z_inst/ram_not_ready ),
	.F(\controller_3p3z_inst/n730_5 )
);
defparam \controller_3p3z_inst/n730_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n731_s2  (
	.I0(\controller_3p3z_inst/ram_en0_dout [1]),
	.I1(\controller_3p3z_inst/ram_en0_din [1]),
	.I2(\controller_3p3z_inst/ram_not_ready ),
	.F(\controller_3p3z_inst/n731_5 )
);
defparam \controller_3p3z_inst/n731_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n732_s2  (
	.I0(\controller_3p3z_inst/ram_en0_dout [0]),
	.I1(\controller_3p3z_inst/ram_en0_din [0]),
	.I2(\controller_3p3z_inst/ram_not_ready ),
	.F(\controller_3p3z_inst/n732_5 )
);
defparam \controller_3p3z_inst/n732_s2 .INIT=8'h35;
LUT4 \controller_3p3z_inst/n1309_s1  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/n1291_64 ),
	.I2(\controller_3p3z_inst/ram_min_dout [15]),
	.I3(\controller_3p3z_inst/acc_out [22]),
	.F(\controller_3p3z_inst/n1309_4 )
);
defparam \controller_3p3z_inst/n1309_s1 .INIT=16'h7100;
LUT4 \controller_3p3z_inst/n1309_s2  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/ram_min_dout [15]),
	.I2(\controller_3p3z_inst/n1291_64 ),
	.I3(\controller_3p3z_inst/ram_min_dout [14]),
	.F(\controller_3p3z_inst/n1309_5 )
);
defparam \controller_3p3z_inst/n1309_s2 .INIT=16'hB200;
LUT3 \controller_3p3z_inst/n1309_s3  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/ram_max_dout [15]),
	.I2(\controller_3p3z_inst/n1290_64 ),
	.F(\controller_3p3z_inst/n1309_6 )
);
defparam \controller_3p3z_inst/n1309_s3 .INIT=8'h2B;
LUT4 \controller_3p3z_inst/n1310_s1  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/n1291_64 ),
	.I2(\controller_3p3z_inst/ram_min_dout [15]),
	.I3(\controller_3p3z_inst/acc_out [21]),
	.F(\controller_3p3z_inst/n1310_4 )
);
defparam \controller_3p3z_inst/n1310_s1 .INIT=16'h7100;
LUT4 \controller_3p3z_inst/n1310_s2  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/ram_min_dout [15]),
	.I2(\controller_3p3z_inst/n1291_64 ),
	.I3(\controller_3p3z_inst/ram_min_dout [13]),
	.F(\controller_3p3z_inst/n1310_5 )
);
defparam \controller_3p3z_inst/n1310_s2 .INIT=16'hB200;
LUT4 \controller_3p3z_inst/n1311_s1  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/n1291_64 ),
	.I2(\controller_3p3z_inst/ram_min_dout [15]),
	.I3(\controller_3p3z_inst/acc_out [20]),
	.F(\controller_3p3z_inst/n1311_4 )
);
defparam \controller_3p3z_inst/n1311_s1 .INIT=16'h7100;
LUT4 \controller_3p3z_inst/n1311_s2  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/ram_min_dout [15]),
	.I2(\controller_3p3z_inst/n1291_64 ),
	.I3(\controller_3p3z_inst/ram_min_dout [12]),
	.F(\controller_3p3z_inst/n1311_5 )
);
defparam \controller_3p3z_inst/n1311_s2 .INIT=16'hB200;
LUT4 \controller_3p3z_inst/n1312_s1  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/n1291_64 ),
	.I2(\controller_3p3z_inst/ram_min_dout [15]),
	.I3(\controller_3p3z_inst/acc_out [19]),
	.F(\controller_3p3z_inst/n1312_4 )
);
defparam \controller_3p3z_inst/n1312_s1 .INIT=16'h7100;
LUT4 \controller_3p3z_inst/n1312_s2  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/ram_min_dout [15]),
	.I2(\controller_3p3z_inst/n1291_64 ),
	.I3(\controller_3p3z_inst/ram_min_dout [11]),
	.F(\controller_3p3z_inst/n1312_5 )
);
defparam \controller_3p3z_inst/n1312_s2 .INIT=16'hB200;
LUT4 \controller_3p3z_inst/n1313_s1  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/n1291_64 ),
	.I2(\controller_3p3z_inst/ram_min_dout [15]),
	.I3(\controller_3p3z_inst/acc_out [18]),
	.F(\controller_3p3z_inst/n1313_4 )
);
defparam \controller_3p3z_inst/n1313_s1 .INIT=16'h7100;
LUT4 \controller_3p3z_inst/n1313_s2  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/ram_min_dout [15]),
	.I2(\controller_3p3z_inst/n1291_64 ),
	.I3(\controller_3p3z_inst/ram_min_dout [10]),
	.F(\controller_3p3z_inst/n1313_5 )
);
defparam \controller_3p3z_inst/n1313_s2 .INIT=16'hB200;
LUT4 \controller_3p3z_inst/n1314_s1  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/n1291_64 ),
	.I2(\controller_3p3z_inst/ram_min_dout [15]),
	.I3(\controller_3p3z_inst/acc_out [17]),
	.F(\controller_3p3z_inst/n1314_4 )
);
defparam \controller_3p3z_inst/n1314_s1 .INIT=16'h7100;
LUT4 \controller_3p3z_inst/n1314_s2  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/ram_min_dout [15]),
	.I2(\controller_3p3z_inst/n1291_64 ),
	.I3(\controller_3p3z_inst/ram_min_dout [9]),
	.F(\controller_3p3z_inst/n1314_5 )
);
defparam \controller_3p3z_inst/n1314_s2 .INIT=16'hB200;
LUT4 \controller_3p3z_inst/n1315_s1  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/n1291_64 ),
	.I2(\controller_3p3z_inst/ram_min_dout [15]),
	.I3(\controller_3p3z_inst/acc_out [16]),
	.F(\controller_3p3z_inst/n1315_4 )
);
defparam \controller_3p3z_inst/n1315_s1 .INIT=16'h7100;
LUT4 \controller_3p3z_inst/n1315_s2  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/ram_min_dout [15]),
	.I2(\controller_3p3z_inst/n1291_64 ),
	.I3(\controller_3p3z_inst/ram_min_dout [8]),
	.F(\controller_3p3z_inst/n1315_5 )
);
defparam \controller_3p3z_inst/n1315_s2 .INIT=16'hB200;
LUT4 \controller_3p3z_inst/n1316_s1  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/n1291_64 ),
	.I2(\controller_3p3z_inst/ram_min_dout [15]),
	.I3(\controller_3p3z_inst/acc_out [15]),
	.F(\controller_3p3z_inst/n1316_4 )
);
defparam \controller_3p3z_inst/n1316_s1 .INIT=16'h7100;
LUT4 \controller_3p3z_inst/n1316_s2  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/ram_min_dout [15]),
	.I2(\controller_3p3z_inst/n1291_64 ),
	.I3(\controller_3p3z_inst/ram_min_dout [7]),
	.F(\controller_3p3z_inst/n1316_5 )
);
defparam \controller_3p3z_inst/n1316_s2 .INIT=16'hB200;
LUT4 \controller_3p3z_inst/n1317_s1  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/n1291_64 ),
	.I2(\controller_3p3z_inst/ram_min_dout [15]),
	.I3(\controller_3p3z_inst/acc_out [14]),
	.F(\controller_3p3z_inst/n1317_4 )
);
defparam \controller_3p3z_inst/n1317_s1 .INIT=16'h7100;
LUT4 \controller_3p3z_inst/n1317_s2  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/ram_min_dout [15]),
	.I2(\controller_3p3z_inst/n1291_64 ),
	.I3(\controller_3p3z_inst/ram_min_dout [6]),
	.F(\controller_3p3z_inst/n1317_5 )
);
defparam \controller_3p3z_inst/n1317_s2 .INIT=16'hB200;
LUT4 \controller_3p3z_inst/n1318_s1  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/n1291_64 ),
	.I2(\controller_3p3z_inst/ram_min_dout [15]),
	.I3(\controller_3p3z_inst/acc_out [13]),
	.F(\controller_3p3z_inst/n1318_4 )
);
defparam \controller_3p3z_inst/n1318_s1 .INIT=16'h7100;
LUT4 \controller_3p3z_inst/n1318_s2  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/ram_min_dout [15]),
	.I2(\controller_3p3z_inst/n1291_64 ),
	.I3(\controller_3p3z_inst/ram_min_dout [5]),
	.F(\controller_3p3z_inst/n1318_5 )
);
defparam \controller_3p3z_inst/n1318_s2 .INIT=16'hB200;
LUT4 \controller_3p3z_inst/n1319_s1  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/n1291_64 ),
	.I2(\controller_3p3z_inst/ram_min_dout [15]),
	.I3(\controller_3p3z_inst/acc_out [12]),
	.F(\controller_3p3z_inst/n1319_4 )
);
defparam \controller_3p3z_inst/n1319_s1 .INIT=16'h7100;
LUT4 \controller_3p3z_inst/n1319_s2  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/ram_min_dout [15]),
	.I2(\controller_3p3z_inst/n1291_64 ),
	.I3(\controller_3p3z_inst/ram_min_dout [4]),
	.F(\controller_3p3z_inst/n1319_5 )
);
defparam \controller_3p3z_inst/n1319_s2 .INIT=16'hB200;
LUT4 \controller_3p3z_inst/n1320_s1  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/n1291_64 ),
	.I2(\controller_3p3z_inst/ram_min_dout [15]),
	.I3(\controller_3p3z_inst/acc_out [11]),
	.F(\controller_3p3z_inst/n1320_4 )
);
defparam \controller_3p3z_inst/n1320_s1 .INIT=16'h7100;
LUT4 \controller_3p3z_inst/n1320_s2  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/ram_min_dout [15]),
	.I2(\controller_3p3z_inst/n1291_64 ),
	.I3(\controller_3p3z_inst/ram_min_dout [3]),
	.F(\controller_3p3z_inst/n1320_5 )
);
defparam \controller_3p3z_inst/n1320_s2 .INIT=16'hB200;
LUT4 \controller_3p3z_inst/n1321_s1  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/n1291_64 ),
	.I2(\controller_3p3z_inst/ram_min_dout [15]),
	.I3(\controller_3p3z_inst/acc_out [10]),
	.F(\controller_3p3z_inst/n1321_4 )
);
defparam \controller_3p3z_inst/n1321_s1 .INIT=16'h7100;
LUT4 \controller_3p3z_inst/n1321_s2  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/ram_min_dout [15]),
	.I2(\controller_3p3z_inst/n1291_64 ),
	.I3(\controller_3p3z_inst/ram_min_dout [2]),
	.F(\controller_3p3z_inst/n1321_5 )
);
defparam \controller_3p3z_inst/n1321_s2 .INIT=16'hB200;
LUT4 \controller_3p3z_inst/n1322_s1  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/n1291_64 ),
	.I2(\controller_3p3z_inst/ram_min_dout [15]),
	.I3(\controller_3p3z_inst/acc_out [9]),
	.F(\controller_3p3z_inst/n1322_4 )
);
defparam \controller_3p3z_inst/n1322_s1 .INIT=16'h7100;
LUT4 \controller_3p3z_inst/n1322_s2  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/ram_min_dout [15]),
	.I2(\controller_3p3z_inst/n1291_64 ),
	.I3(\controller_3p3z_inst/ram_min_dout [1]),
	.F(\controller_3p3z_inst/n1322_5 )
);
defparam \controller_3p3z_inst/n1322_s2 .INIT=16'hB200;
LUT4 \controller_3p3z_inst/n1323_s1  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/n1291_64 ),
	.I2(\controller_3p3z_inst/ram_min_dout [15]),
	.I3(\controller_3p3z_inst/acc_out [8]),
	.F(\controller_3p3z_inst/n1323_4 )
);
defparam \controller_3p3z_inst/n1323_s1 .INIT=16'h7100;
LUT4 \controller_3p3z_inst/n1323_s2  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/ram_min_dout [15]),
	.I2(\controller_3p3z_inst/n1291_64 ),
	.I3(\controller_3p3z_inst/ram_min_dout [0]),
	.F(\controller_3p3z_inst/n1323_5 )
);
defparam \controller_3p3z_inst/n1323_s2 .INIT=16'hB200;
LUT3 \controller_3p3z_inst/n1527_s2  (
	.I0(\controller_3p3z_inst/ram_en0_din [15]),
	.I1(\controller_3p3z_inst/ram_en0_dout [15]),
	.I2(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n1527_5 )
);
defparam \controller_3p3z_inst/n1527_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n1528_s2  (
	.I0(\controller_3p3z_inst/ram_en0_din [14]),
	.I1(\controller_3p3z_inst/ram_en0_dout [14]),
	.I2(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n1528_5 )
);
defparam \controller_3p3z_inst/n1528_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n1529_s2  (
	.I0(\controller_3p3z_inst/ram_en0_din [13]),
	.I1(\controller_3p3z_inst/ram_en0_dout [13]),
	.I2(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n1529_5 )
);
defparam \controller_3p3z_inst/n1529_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n1530_s2  (
	.I0(\controller_3p3z_inst/ram_en0_din [12]),
	.I1(\controller_3p3z_inst/ram_en0_dout [12]),
	.I2(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n1530_5 )
);
defparam \controller_3p3z_inst/n1530_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n1531_s2  (
	.I0(\controller_3p3z_inst/ram_en0_din [11]),
	.I1(\controller_3p3z_inst/ram_en0_dout [11]),
	.I2(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n1531_5 )
);
defparam \controller_3p3z_inst/n1531_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n1532_s2  (
	.I0(\controller_3p3z_inst/ram_en0_din [10]),
	.I1(\controller_3p3z_inst/ram_en0_dout [10]),
	.I2(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n1532_5 )
);
defparam \controller_3p3z_inst/n1532_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n1533_s2  (
	.I0(\controller_3p3z_inst/ram_en0_din [9]),
	.I1(\controller_3p3z_inst/ram_en0_dout [9]),
	.I2(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n1533_5 )
);
defparam \controller_3p3z_inst/n1533_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n1534_s2  (
	.I0(\controller_3p3z_inst/ram_en0_din [8]),
	.I1(\controller_3p3z_inst/ram_en0_dout [8]),
	.I2(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n1534_5 )
);
defparam \controller_3p3z_inst/n1534_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n1535_s2  (
	.I0(\controller_3p3z_inst/ram_en0_din [7]),
	.I1(\controller_3p3z_inst/ram_en0_dout [7]),
	.I2(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n1535_5 )
);
defparam \controller_3p3z_inst/n1535_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n1536_s2  (
	.I0(\controller_3p3z_inst/ram_en0_din [6]),
	.I1(\controller_3p3z_inst/ram_en0_dout [6]),
	.I2(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n1536_5 )
);
defparam \controller_3p3z_inst/n1536_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n1537_s2  (
	.I0(\controller_3p3z_inst/ram_en0_din [5]),
	.I1(\controller_3p3z_inst/ram_en0_dout [5]),
	.I2(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n1537_5 )
);
defparam \controller_3p3z_inst/n1537_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n1538_s2  (
	.I0(\controller_3p3z_inst/ram_en0_din [4]),
	.I1(\controller_3p3z_inst/ram_en0_dout [4]),
	.I2(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n1538_5 )
);
defparam \controller_3p3z_inst/n1538_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n1539_s2  (
	.I0(\controller_3p3z_inst/ram_en0_din [3]),
	.I1(\controller_3p3z_inst/ram_en0_dout [3]),
	.I2(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n1539_5 )
);
defparam \controller_3p3z_inst/n1539_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n1540_s2  (
	.I0(\controller_3p3z_inst/ram_en0_din [2]),
	.I1(\controller_3p3z_inst/ram_en0_dout [2]),
	.I2(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n1540_5 )
);
defparam \controller_3p3z_inst/n1540_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n1541_s2  (
	.I0(\controller_3p3z_inst/ram_en0_din [1]),
	.I1(\controller_3p3z_inst/ram_en0_dout [1]),
	.I2(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n1541_5 )
);
defparam \controller_3p3z_inst/n1541_s2 .INIT=8'h35;
LUT3 \controller_3p3z_inst/n1542_s2  (
	.I0(\controller_3p3z_inst/ram_en0_din [0]),
	.I1(\controller_3p3z_inst/ram_en0_dout [0]),
	.I2(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n1542_5 )
);
defparam \controller_3p3z_inst/n1542_s2 .INIT=8'h35;
LUT2 \controller_3p3z_inst/cnt_chn_0_s3  (
	.I0(\controller_3p3z_inst/data_valid ),
	.I1(data_valid_i),
	.F(\controller_3p3z_inst/cnt_chn_0_7 )
);
defparam \controller_3p3z_inst/cnt_chn_0_s3 .INIT=4'h4;
LUT4 \controller_3p3z_inst/n482_s2  (
	.I0(\controller_3p3z_inst/data_chn [0]),
	.I1(\controller_3p3z_inst/cnt_chn [0]),
	.I2(\controller_3p3z_inst/cnt_mult [2]),
	.I3(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n482_6 )
);
defparam \controller_3p3z_inst/n482_s2 .INIT=16'h0B04;
LUT2 \controller_3p3z_inst/n483_s2  (
	.I0(\controller_3p3z_inst/data_chn [0]),
	.I1(\controller_3p3z_inst/cnt_chn [0]),
	.F(\controller_3p3z_inst/n483_6 )
);
defparam \controller_3p3z_inst/n483_s2 .INIT=4'h4;
LUT3 \controller_3p3z_inst/n443_s3  (
	.I0(\controller_3p3z_inst/cnt_chn [0]),
	.I1(\controller_3p3z_inst/data_valid ),
	.I2(data_valid_i),
	.F(\controller_3p3z_inst/n443_8 )
);
defparam \controller_3p3z_inst/n443_s3 .INIT=8'h45;
LUT4 \controller_3p3z_inst/n582_s1  (
	.I0(\controller_3p3z_inst/cnt_mult [0]),
	.I1(\controller_3p3z_inst/cnt_mult [2]),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/ram_not_ready_flag ),
	.F(\controller_3p3z_inst/n582_5 )
);
defparam \controller_3p3z_inst/n582_s1 .INIT=16'hFF20;
LUT3 \controller_3p3z_inst/mult_valid2_s3  (
	.I0(\controller_3p3z_inst/cnt_mult [0]),
	.I1(\controller_3p3z_inst/cnt_mult [2]),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.F(\controller_3p3z_inst/mult_valid2 )
);
defparam \controller_3p3z_inst/mult_valid2_s3 .INIT=8'h10;
LUT4 \controller_3p3z_inst/n716_s3  (
	.I0(\controller_3p3z_inst/ram_a3_dout [0]),
	.I1(\controller_3p3z_inst/n716_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n716_7 )
);
defparam \controller_3p3z_inst/n716_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n715_s3  (
	.I0(\controller_3p3z_inst/ram_a3_dout [1]),
	.I1(\controller_3p3z_inst/n715_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n715_7 )
);
defparam \controller_3p3z_inst/n715_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n714_s3  (
	.I0(\controller_3p3z_inst/ram_a3_dout [2]),
	.I1(\controller_3p3z_inst/n714_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n714_7 )
);
defparam \controller_3p3z_inst/n714_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n713_s3  (
	.I0(\controller_3p3z_inst/ram_a3_dout [3]),
	.I1(\controller_3p3z_inst/n713_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n713_7 )
);
defparam \controller_3p3z_inst/n713_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n712_s3  (
	.I0(\controller_3p3z_inst/ram_a3_dout [4]),
	.I1(\controller_3p3z_inst/n712_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n712_7 )
);
defparam \controller_3p3z_inst/n712_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n711_s3  (
	.I0(\controller_3p3z_inst/ram_a3_dout [5]),
	.I1(\controller_3p3z_inst/n711_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n711_7 )
);
defparam \controller_3p3z_inst/n711_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n710_s3  (
	.I0(\controller_3p3z_inst/ram_a3_dout [6]),
	.I1(\controller_3p3z_inst/n710_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n710_7 )
);
defparam \controller_3p3z_inst/n710_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n709_s3  (
	.I0(\controller_3p3z_inst/ram_a3_dout [7]),
	.I1(\controller_3p3z_inst/n709_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n709_7 )
);
defparam \controller_3p3z_inst/n709_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n708_s3  (
	.I0(\controller_3p3z_inst/ram_a3_dout [8]),
	.I1(\controller_3p3z_inst/n708_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n708_7 )
);
defparam \controller_3p3z_inst/n708_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n707_s3  (
	.I0(\controller_3p3z_inst/ram_a3_dout [9]),
	.I1(\controller_3p3z_inst/n707_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n707_7 )
);
defparam \controller_3p3z_inst/n707_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n706_s3  (
	.I0(\controller_3p3z_inst/ram_a3_dout [10]),
	.I1(\controller_3p3z_inst/n706_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n706_7 )
);
defparam \controller_3p3z_inst/n706_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n705_s3  (
	.I0(\controller_3p3z_inst/ram_a3_dout [11]),
	.I1(\controller_3p3z_inst/n705_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n705_7 )
);
defparam \controller_3p3z_inst/n705_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n704_s3  (
	.I0(\controller_3p3z_inst/ram_a3_dout [12]),
	.I1(\controller_3p3z_inst/n704_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n704_7 )
);
defparam \controller_3p3z_inst/n704_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n703_s3  (
	.I0(\controller_3p3z_inst/ram_a3_dout [13]),
	.I1(\controller_3p3z_inst/n703_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n703_7 )
);
defparam \controller_3p3z_inst/n703_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n702_s3  (
	.I0(\controller_3p3z_inst/ram_a3_dout [14]),
	.I1(\controller_3p3z_inst/n702_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n702_7 )
);
defparam \controller_3p3z_inst/n702_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n701_s3  (
	.I0(\controller_3p3z_inst/ram_a3_dout [15]),
	.I1(\controller_3p3z_inst/n701_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n701_7 )
);
defparam \controller_3p3z_inst/n701_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n684_s3  (
	.I0(\controller_3p3z_inst/ram_b2_dout [0]),
	.I1(\controller_3p3z_inst/n684_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n684_7 )
);
defparam \controller_3p3z_inst/n684_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n683_s3  (
	.I0(\controller_3p3z_inst/ram_b2_dout [1]),
	.I1(\controller_3p3z_inst/n683_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n683_7 )
);
defparam \controller_3p3z_inst/n683_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n682_s3  (
	.I0(\controller_3p3z_inst/ram_b2_dout [2]),
	.I1(\controller_3p3z_inst/n682_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n682_7 )
);
defparam \controller_3p3z_inst/n682_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n681_s3  (
	.I0(\controller_3p3z_inst/ram_b2_dout [3]),
	.I1(\controller_3p3z_inst/n681_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n681_7 )
);
defparam \controller_3p3z_inst/n681_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n680_s3  (
	.I0(\controller_3p3z_inst/ram_b2_dout [4]),
	.I1(\controller_3p3z_inst/n680_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n680_7 )
);
defparam \controller_3p3z_inst/n680_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n679_s3  (
	.I0(\controller_3p3z_inst/ram_b2_dout [5]),
	.I1(\controller_3p3z_inst/n679_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n679_7 )
);
defparam \controller_3p3z_inst/n679_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n678_s3  (
	.I0(\controller_3p3z_inst/ram_b2_dout [6]),
	.I1(\controller_3p3z_inst/n678_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n678_7 )
);
defparam \controller_3p3z_inst/n678_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n677_s3  (
	.I0(\controller_3p3z_inst/ram_b2_dout [7]),
	.I1(\controller_3p3z_inst/n677_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n677_7 )
);
defparam \controller_3p3z_inst/n677_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n676_s3  (
	.I0(\controller_3p3z_inst/ram_b2_dout [8]),
	.I1(\controller_3p3z_inst/n676_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n676_7 )
);
defparam \controller_3p3z_inst/n676_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n675_s3  (
	.I0(\controller_3p3z_inst/ram_b2_dout [9]),
	.I1(\controller_3p3z_inst/n675_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n675_7 )
);
defparam \controller_3p3z_inst/n675_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n674_s3  (
	.I0(\controller_3p3z_inst/ram_b2_dout [10]),
	.I1(\controller_3p3z_inst/n674_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n674_7 )
);
defparam \controller_3p3z_inst/n674_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n673_s3  (
	.I0(\controller_3p3z_inst/ram_b2_dout [11]),
	.I1(\controller_3p3z_inst/n673_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n673_7 )
);
defparam \controller_3p3z_inst/n673_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n672_s3  (
	.I0(\controller_3p3z_inst/ram_b2_dout [12]),
	.I1(\controller_3p3z_inst/n672_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n672_7 )
);
defparam \controller_3p3z_inst/n672_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n671_s3  (
	.I0(\controller_3p3z_inst/ram_b2_dout [13]),
	.I1(\controller_3p3z_inst/n671_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n671_7 )
);
defparam \controller_3p3z_inst/n671_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n670_s3  (
	.I0(\controller_3p3z_inst/ram_b2_dout [14]),
	.I1(\controller_3p3z_inst/n670_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n670_7 )
);
defparam \controller_3p3z_inst/n670_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n669_s3  (
	.I0(\controller_3p3z_inst/ram_b2_dout [15]),
	.I1(\controller_3p3z_inst/n669_5 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n669_7 )
);
defparam \controller_3p3z_inst/n669_s3 .INIT=16'hAAAC;
LUT4 \controller_3p3z_inst/n563_s3  (
	.I0(\controller_3p3z_inst/ram_un23_addrb [0]),
	.I1(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n563_11 )
);
defparam \controller_3p3z_inst/n563_s3 .INIT=16'hAAA1;
LUT2 \controller_3p3z_inst/ram_en12_din_15_s3  (
	.I0(\controller_3p3z_inst/cnt_mult [1]),
	.I1(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/ram_en12_din_15_11 )
);
defparam \controller_3p3z_inst/ram_en12_din_15_s3 .INIT=4'h1;
LUT4 \controller_3p3z_inst/n1374_s4  (
	.I0(tready_o),
	.I1(data_chn_i[0]),
	.I2(data_valid_i),
	.I3(u_valid_o),
	.F(\controller_3p3z_inst/n1374_9 )
);
defparam \controller_3p3z_inst/n1374_s4 .INIT=16'hCF8A;
LUT4 \controller_3p3z_inst/n1509_s3  (
	.I0(\controller_3p3z_inst/cnt_mult [1]),
	.I1(\controller_3p3z_inst/cnt_mult [2]),
	.I2(\controller_3p3z_inst/ram_un23_addra [0]),
	.I3(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n1509_8 )
);
defparam \controller_3p3z_inst/n1509_s3 .INIT=16'hF1E0;
LUT3 \controller_3p3z_inst/n1509_s4  (
	.I0(\controller_3p3z_inst/cnt_mult [1]),
	.I1(\controller_3p3z_inst/cnt_mult [2]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.F(\controller_3p3z_inst/n1509_10 )
);
defparam \controller_3p3z_inst/n1509_s4 .INIT=8'hFE;
LUT3 \controller_3p3z_inst/n564_s3  (
	.I0(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.I1(\controller_3p3z_inst/cnt_mult [1]),
	.I2(\controller_3p3z_inst/cnt_mult [2]),
	.F(\controller_3p3z_inst/n564_7 )
);
defparam \controller_3p3z_inst/n564_s3 .INIT=8'hA9;
DFFCE \controller_3p3z_inst/ram_a2_addra_0_s0  (
	.D(param_chn_i[0]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_addra [0])
);
defparam \controller_3p3z_inst/ram_a2_addra_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a1_din_15_s0  (
	.D(param_a1_i[15]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_din [15])
);
defparam \controller_3p3z_inst/ram_a1_din_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a1_din_14_s0  (
	.D(param_a1_i[14]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_din [14])
);
defparam \controller_3p3z_inst/ram_a1_din_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a1_din_13_s0  (
	.D(param_a1_i[13]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_din [13])
);
defparam \controller_3p3z_inst/ram_a1_din_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a1_din_12_s0  (
	.D(param_a1_i[12]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_din [12])
);
defparam \controller_3p3z_inst/ram_a1_din_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a1_din_11_s0  (
	.D(param_a1_i[11]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_din [11])
);
defparam \controller_3p3z_inst/ram_a1_din_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a1_din_10_s0  (
	.D(param_a1_i[10]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_din [10])
);
defparam \controller_3p3z_inst/ram_a1_din_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a1_din_9_s0  (
	.D(param_a1_i[9]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_din [9])
);
defparam \controller_3p3z_inst/ram_a1_din_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a1_din_8_s0  (
	.D(param_a1_i[8]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_din [8])
);
defparam \controller_3p3z_inst/ram_a1_din_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a1_din_7_s0  (
	.D(param_a1_i[7]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_din [7])
);
defparam \controller_3p3z_inst/ram_a1_din_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a1_din_6_s0  (
	.D(param_a1_i[6]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_din [6])
);
defparam \controller_3p3z_inst/ram_a1_din_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a1_din_5_s0  (
	.D(param_a1_i[5]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_din [5])
);
defparam \controller_3p3z_inst/ram_a1_din_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a1_din_4_s0  (
	.D(param_a1_i[4]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_din [4])
);
defparam \controller_3p3z_inst/ram_a1_din_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a1_din_3_s0  (
	.D(param_a1_i[3]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_din [3])
);
defparam \controller_3p3z_inst/ram_a1_din_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a1_din_2_s0  (
	.D(param_a1_i[2]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_din [2])
);
defparam \controller_3p3z_inst/ram_a1_din_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a1_din_1_s0  (
	.D(param_a1_i[1]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_din [1])
);
defparam \controller_3p3z_inst/ram_a1_din_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a1_din_0_s0  (
	.D(param_a1_i[0]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_din [0])
);
defparam \controller_3p3z_inst/ram_a1_din_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a2_din_15_s0  (
	.D(param_a2_i[15]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_din [15])
);
defparam \controller_3p3z_inst/ram_a2_din_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a2_din_14_s0  (
	.D(param_a2_i[14]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_din [14])
);
defparam \controller_3p3z_inst/ram_a2_din_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a2_din_13_s0  (
	.D(param_a2_i[13]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_din [13])
);
defparam \controller_3p3z_inst/ram_a2_din_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a2_din_12_s0  (
	.D(param_a2_i[12]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_din [12])
);
defparam \controller_3p3z_inst/ram_a2_din_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a2_din_11_s0  (
	.D(param_a2_i[11]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_din [11])
);
defparam \controller_3p3z_inst/ram_a2_din_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a2_din_10_s0  (
	.D(param_a2_i[10]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_din [10])
);
defparam \controller_3p3z_inst/ram_a2_din_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a2_din_9_s0  (
	.D(param_a2_i[9]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_din [9])
);
defparam \controller_3p3z_inst/ram_a2_din_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a2_din_8_s0  (
	.D(param_a2_i[8]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_din [8])
);
defparam \controller_3p3z_inst/ram_a2_din_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a2_din_7_s0  (
	.D(param_a2_i[7]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_din [7])
);
defparam \controller_3p3z_inst/ram_a2_din_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a2_din_6_s0  (
	.D(param_a2_i[6]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_din [6])
);
defparam \controller_3p3z_inst/ram_a2_din_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a2_din_5_s0  (
	.D(param_a2_i[5]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_din [5])
);
defparam \controller_3p3z_inst/ram_a2_din_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a2_din_4_s0  (
	.D(param_a2_i[4]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_din [4])
);
defparam \controller_3p3z_inst/ram_a2_din_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a2_din_3_s0  (
	.D(param_a2_i[3]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_din [3])
);
defparam \controller_3p3z_inst/ram_a2_din_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a2_din_2_s0  (
	.D(param_a2_i[2]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_din [2])
);
defparam \controller_3p3z_inst/ram_a2_din_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a2_din_1_s0  (
	.D(param_a2_i[1]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_din [1])
);
defparam \controller_3p3z_inst/ram_a2_din_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a2_din_0_s0  (
	.D(param_a2_i[0]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_din [0])
);
defparam \controller_3p3z_inst/ram_a2_din_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a3_din_15_s0  (
	.D(param_a3_i[15]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_din [15])
);
defparam \controller_3p3z_inst/ram_a3_din_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a3_din_14_s0  (
	.D(param_a3_i[14]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_din [14])
);
defparam \controller_3p3z_inst/ram_a3_din_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a3_din_13_s0  (
	.D(param_a3_i[13]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_din [13])
);
defparam \controller_3p3z_inst/ram_a3_din_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a3_din_12_s0  (
	.D(param_a3_i[12]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_din [12])
);
defparam \controller_3p3z_inst/ram_a3_din_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a3_din_11_s0  (
	.D(param_a3_i[11]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_din [11])
);
defparam \controller_3p3z_inst/ram_a3_din_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a3_din_10_s0  (
	.D(param_a3_i[10]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_din [10])
);
defparam \controller_3p3z_inst/ram_a3_din_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a3_din_9_s0  (
	.D(param_a3_i[9]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_din [9])
);
defparam \controller_3p3z_inst/ram_a3_din_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a3_din_8_s0  (
	.D(param_a3_i[8]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_din [8])
);
defparam \controller_3p3z_inst/ram_a3_din_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a3_din_7_s0  (
	.D(param_a3_i[7]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_din [7])
);
defparam \controller_3p3z_inst/ram_a3_din_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a3_din_6_s0  (
	.D(param_a3_i[6]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_din [6])
);
defparam \controller_3p3z_inst/ram_a3_din_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a3_din_5_s0  (
	.D(param_a3_i[5]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_din [5])
);
defparam \controller_3p3z_inst/ram_a3_din_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a3_din_4_s0  (
	.D(param_a3_i[4]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_din [4])
);
defparam \controller_3p3z_inst/ram_a3_din_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a3_din_3_s0  (
	.D(param_a3_i[3]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_din [3])
);
defparam \controller_3p3z_inst/ram_a3_din_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a3_din_2_s0  (
	.D(param_a3_i[2]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_din [2])
);
defparam \controller_3p3z_inst/ram_a3_din_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a3_din_1_s0  (
	.D(param_a3_i[1]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_din [1])
);
defparam \controller_3p3z_inst/ram_a3_din_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_a3_din_0_s0  (
	.D(param_a3_i[0]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_din [0])
);
defparam \controller_3p3z_inst/ram_a3_din_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b0_din_15_s0  (
	.D(param_b0_i[15]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_din [15])
);
defparam \controller_3p3z_inst/ram_b0_din_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b0_din_14_s0  (
	.D(param_b0_i[14]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_din [14])
);
defparam \controller_3p3z_inst/ram_b0_din_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b0_din_13_s0  (
	.D(param_b0_i[13]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_din [13])
);
defparam \controller_3p3z_inst/ram_b0_din_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b0_din_12_s0  (
	.D(param_b0_i[12]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_din [12])
);
defparam \controller_3p3z_inst/ram_b0_din_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b0_din_11_s0  (
	.D(param_b0_i[11]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_din [11])
);
defparam \controller_3p3z_inst/ram_b0_din_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b0_din_10_s0  (
	.D(param_b0_i[10]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_din [10])
);
defparam \controller_3p3z_inst/ram_b0_din_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b0_din_9_s0  (
	.D(param_b0_i[9]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_din [9])
);
defparam \controller_3p3z_inst/ram_b0_din_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b0_din_8_s0  (
	.D(param_b0_i[8]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_din [8])
);
defparam \controller_3p3z_inst/ram_b0_din_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b0_din_7_s0  (
	.D(param_b0_i[7]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_din [7])
);
defparam \controller_3p3z_inst/ram_b0_din_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b0_din_6_s0  (
	.D(param_b0_i[6]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_din [6])
);
defparam \controller_3p3z_inst/ram_b0_din_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b0_din_5_s0  (
	.D(param_b0_i[5]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_din [5])
);
defparam \controller_3p3z_inst/ram_b0_din_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b0_din_4_s0  (
	.D(param_b0_i[4]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_din [4])
);
defparam \controller_3p3z_inst/ram_b0_din_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b0_din_3_s0  (
	.D(param_b0_i[3]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_din [3])
);
defparam \controller_3p3z_inst/ram_b0_din_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b0_din_2_s0  (
	.D(param_b0_i[2]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_din [2])
);
defparam \controller_3p3z_inst/ram_b0_din_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b0_din_1_s0  (
	.D(param_b0_i[1]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_din [1])
);
defparam \controller_3p3z_inst/ram_b0_din_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b0_din_0_s0  (
	.D(param_b0_i[0]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_din [0])
);
defparam \controller_3p3z_inst/ram_b0_din_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b1_din_15_s0  (
	.D(param_b1_i[15]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_din [15])
);
defparam \controller_3p3z_inst/ram_b1_din_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b1_din_14_s0  (
	.D(param_b1_i[14]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_din [14])
);
defparam \controller_3p3z_inst/ram_b1_din_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b1_din_13_s0  (
	.D(param_b1_i[13]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_din [13])
);
defparam \controller_3p3z_inst/ram_b1_din_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b1_din_12_s0  (
	.D(param_b1_i[12]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_din [12])
);
defparam \controller_3p3z_inst/ram_b1_din_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b1_din_11_s0  (
	.D(param_b1_i[11]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_din [11])
);
defparam \controller_3p3z_inst/ram_b1_din_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b1_din_10_s0  (
	.D(param_b1_i[10]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_din [10])
);
defparam \controller_3p3z_inst/ram_b1_din_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b1_din_9_s0  (
	.D(param_b1_i[9]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_din [9])
);
defparam \controller_3p3z_inst/ram_b1_din_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b1_din_8_s0  (
	.D(param_b1_i[8]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_din [8])
);
defparam \controller_3p3z_inst/ram_b1_din_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b1_din_7_s0  (
	.D(param_b1_i[7]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_din [7])
);
defparam \controller_3p3z_inst/ram_b1_din_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b1_din_6_s0  (
	.D(param_b1_i[6]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_din [6])
);
defparam \controller_3p3z_inst/ram_b1_din_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b1_din_5_s0  (
	.D(param_b1_i[5]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_din [5])
);
defparam \controller_3p3z_inst/ram_b1_din_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b1_din_4_s0  (
	.D(param_b1_i[4]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_din [4])
);
defparam \controller_3p3z_inst/ram_b1_din_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b1_din_3_s0  (
	.D(param_b1_i[3]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_din [3])
);
defparam \controller_3p3z_inst/ram_b1_din_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b1_din_2_s0  (
	.D(param_b1_i[2]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_din [2])
);
defparam \controller_3p3z_inst/ram_b1_din_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b1_din_1_s0  (
	.D(param_b1_i[1]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_din [1])
);
defparam \controller_3p3z_inst/ram_b1_din_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b1_din_0_s0  (
	.D(param_b1_i[0]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_din [0])
);
defparam \controller_3p3z_inst/ram_b1_din_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b2_din_15_s0  (
	.D(param_b2_i[15]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_din [15])
);
defparam \controller_3p3z_inst/ram_b2_din_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b2_din_14_s0  (
	.D(param_b2_i[14]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_din [14])
);
defparam \controller_3p3z_inst/ram_b2_din_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b2_din_13_s0  (
	.D(param_b2_i[13]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_din [13])
);
defparam \controller_3p3z_inst/ram_b2_din_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b2_din_12_s0  (
	.D(param_b2_i[12]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_din [12])
);
defparam \controller_3p3z_inst/ram_b2_din_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b2_din_11_s0  (
	.D(param_b2_i[11]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_din [11])
);
defparam \controller_3p3z_inst/ram_b2_din_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b2_din_10_s0  (
	.D(param_b2_i[10]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_din [10])
);
defparam \controller_3p3z_inst/ram_b2_din_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b2_din_9_s0  (
	.D(param_b2_i[9]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_din [9])
);
defparam \controller_3p3z_inst/ram_b2_din_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b2_din_8_s0  (
	.D(param_b2_i[8]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_din [8])
);
defparam \controller_3p3z_inst/ram_b2_din_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b2_din_7_s0  (
	.D(param_b2_i[7]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_din [7])
);
defparam \controller_3p3z_inst/ram_b2_din_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b2_din_6_s0  (
	.D(param_b2_i[6]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_din [6])
);
defparam \controller_3p3z_inst/ram_b2_din_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b2_din_5_s0  (
	.D(param_b2_i[5]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_din [5])
);
defparam \controller_3p3z_inst/ram_b2_din_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b2_din_4_s0  (
	.D(param_b2_i[4]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_din [4])
);
defparam \controller_3p3z_inst/ram_b2_din_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b2_din_3_s0  (
	.D(param_b2_i[3]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_din [3])
);
defparam \controller_3p3z_inst/ram_b2_din_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b2_din_2_s0  (
	.D(param_b2_i[2]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_din [2])
);
defparam \controller_3p3z_inst/ram_b2_din_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b2_din_1_s0  (
	.D(param_b2_i[1]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_din [1])
);
defparam \controller_3p3z_inst/ram_b2_din_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_b2_din_0_s0  (
	.D(param_b2_i[0]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_din [0])
);
defparam \controller_3p3z_inst/ram_b2_din_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_max_din_15_s0  (
	.D(param_max_i[15]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_din [15])
);
defparam \controller_3p3z_inst/ram_max_din_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_max_din_14_s0  (
	.D(param_max_i[14]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_din [14])
);
defparam \controller_3p3z_inst/ram_max_din_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_max_din_13_s0  (
	.D(param_max_i[13]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_din [13])
);
defparam \controller_3p3z_inst/ram_max_din_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_max_din_12_s0  (
	.D(param_max_i[12]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_din [12])
);
defparam \controller_3p3z_inst/ram_max_din_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_max_din_11_s0  (
	.D(param_max_i[11]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_din [11])
);
defparam \controller_3p3z_inst/ram_max_din_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_max_din_10_s0  (
	.D(param_max_i[10]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_din [10])
);
defparam \controller_3p3z_inst/ram_max_din_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_max_din_9_s0  (
	.D(param_max_i[9]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_din [9])
);
defparam \controller_3p3z_inst/ram_max_din_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_max_din_8_s0  (
	.D(param_max_i[8]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_din [8])
);
defparam \controller_3p3z_inst/ram_max_din_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_max_din_7_s0  (
	.D(param_max_i[7]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_din [7])
);
defparam \controller_3p3z_inst/ram_max_din_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_max_din_6_s0  (
	.D(param_max_i[6]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_din [6])
);
defparam \controller_3p3z_inst/ram_max_din_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_max_din_5_s0  (
	.D(param_max_i[5]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_din [5])
);
defparam \controller_3p3z_inst/ram_max_din_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_max_din_4_s0  (
	.D(param_max_i[4]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_din [4])
);
defparam \controller_3p3z_inst/ram_max_din_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_max_din_3_s0  (
	.D(param_max_i[3]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_din [3])
);
defparam \controller_3p3z_inst/ram_max_din_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_max_din_2_s0  (
	.D(param_max_i[2]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_din [2])
);
defparam \controller_3p3z_inst/ram_max_din_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_max_din_1_s0  (
	.D(param_max_i[1]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_din [1])
);
defparam \controller_3p3z_inst/ram_max_din_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_max_din_0_s0  (
	.D(param_max_i[0]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_din [0])
);
defparam \controller_3p3z_inst/ram_max_din_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_min_din_15_s0  (
	.D(param_min_i[15]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_din [15])
);
defparam \controller_3p3z_inst/ram_min_din_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_min_din_14_s0  (
	.D(param_min_i[14]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_din [14])
);
defparam \controller_3p3z_inst/ram_min_din_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_min_din_13_s0  (
	.D(param_min_i[13]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_din [13])
);
defparam \controller_3p3z_inst/ram_min_din_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_min_din_12_s0  (
	.D(param_min_i[12]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_din [12])
);
defparam \controller_3p3z_inst/ram_min_din_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_min_din_11_s0  (
	.D(param_min_i[11]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_din [11])
);
defparam \controller_3p3z_inst/ram_min_din_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_min_din_10_s0  (
	.D(param_min_i[10]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_din [10])
);
defparam \controller_3p3z_inst/ram_min_din_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_min_din_9_s0  (
	.D(param_min_i[9]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_din [9])
);
defparam \controller_3p3z_inst/ram_min_din_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_min_din_8_s0  (
	.D(param_min_i[8]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_din [8])
);
defparam \controller_3p3z_inst/ram_min_din_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_min_din_7_s0  (
	.D(param_min_i[7]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_din [7])
);
defparam \controller_3p3z_inst/ram_min_din_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_min_din_6_s0  (
	.D(param_min_i[6]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_din [6])
);
defparam \controller_3p3z_inst/ram_min_din_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_min_din_5_s0  (
	.D(param_min_i[5]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_din [5])
);
defparam \controller_3p3z_inst/ram_min_din_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_min_din_4_s0  (
	.D(param_min_i[4]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_din [4])
);
defparam \controller_3p3z_inst/ram_min_din_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_min_din_3_s0  (
	.D(param_min_i[3]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_din [3])
);
defparam \controller_3p3z_inst/ram_min_din_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_min_din_2_s0  (
	.D(param_min_i[2]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_din [2])
);
defparam \controller_3p3z_inst/ram_min_din_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_min_din_1_s0  (
	.D(param_min_i[1]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_din [1])
);
defparam \controller_3p3z_inst/ram_min_din_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_min_din_0_s0  (
	.D(param_min_i[0]),
	.CLK(clk),
	.CE(param_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_din [0])
);
defparam \controller_3p3z_inst/ram_min_din_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/data_chn_0_s0  (
	.D(data_chn_i[0]),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/data_chn [0])
);
defparam \controller_3p3z_inst/data_chn_0_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/ram_wr_en_s0  (
	.D(param_valid_i),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_wr_en )
);
defparam \controller_3p3z_inst/ram_wr_en_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/data_valid_s0  (
	.D(data_valid_i),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/data_valid )
);
defparam \controller_3p3z_inst/data_valid_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en0_din_15_s0  (
	.D(\controller_3p3z_inst/n376_2 ),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_din [15])
);
defparam \controller_3p3z_inst/ram_en0_din_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en0_din_14_s0  (
	.D(\controller_3p3z_inst/n377_2 ),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_din [14])
);
defparam \controller_3p3z_inst/ram_en0_din_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en0_din_13_s0  (
	.D(\controller_3p3z_inst/n378_2 ),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_din [13])
);
defparam \controller_3p3z_inst/ram_en0_din_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en0_din_12_s0  (
	.D(\controller_3p3z_inst/n379_2 ),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_din [12])
);
defparam \controller_3p3z_inst/ram_en0_din_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en0_din_11_s0  (
	.D(\controller_3p3z_inst/n380_2 ),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_din [11])
);
defparam \controller_3p3z_inst/ram_en0_din_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en0_din_10_s0  (
	.D(\controller_3p3z_inst/n381_2 ),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_din [10])
);
defparam \controller_3p3z_inst/ram_en0_din_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en0_din_9_s0  (
	.D(\controller_3p3z_inst/n382_2 ),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_din [9])
);
defparam \controller_3p3z_inst/ram_en0_din_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en0_din_8_s0  (
	.D(\controller_3p3z_inst/n383_2 ),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_din [8])
);
defparam \controller_3p3z_inst/ram_en0_din_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en0_din_7_s0  (
	.D(\controller_3p3z_inst/n384_2 ),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_din [7])
);
defparam \controller_3p3z_inst/ram_en0_din_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en0_din_6_s0  (
	.D(\controller_3p3z_inst/n385_2 ),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_din [6])
);
defparam \controller_3p3z_inst/ram_en0_din_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en0_din_5_s0  (
	.D(\controller_3p3z_inst/n386_2 ),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_din [5])
);
defparam \controller_3p3z_inst/ram_en0_din_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en0_din_4_s0  (
	.D(\controller_3p3z_inst/n387_2 ),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_din [4])
);
defparam \controller_3p3z_inst/ram_en0_din_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en0_din_3_s0  (
	.D(\controller_3p3z_inst/n388_2 ),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_din [3])
);
defparam \controller_3p3z_inst/ram_en0_din_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en0_din_2_s0  (
	.D(\controller_3p3z_inst/n389_2 ),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_din [2])
);
defparam \controller_3p3z_inst/ram_en0_din_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en0_din_1_s0  (
	.D(\controller_3p3z_inst/n390_2 ),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_din [1])
);
defparam \controller_3p3z_inst/ram_en0_din_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en0_din_0_s0  (
	.D(\controller_3p3z_inst/n391_2 ),
	.CLK(clk),
	.CE(data_valid_i),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_din [0])
);
defparam \controller_3p3z_inst/ram_en0_din_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/cnt_chn_0_s0  (
	.D(\controller_3p3z_inst/n443_8 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/cnt_chn_0_6 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/cnt_chn [0])
);
defparam \controller_3p3z_inst/cnt_chn_0_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/cnt_mult_2_s0  (
	.D(\controller_3p3z_inst/n481_5 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/cnt_mult [2])
);
defparam \controller_3p3z_inst/cnt_mult_2_s0 .INIT=1'b0;
DFFP \controller_3p3z_inst/cnt_mult_0_s0  (
	.D(\controller_3p3z_inst/n483_5 ),
	.CLK(clk),
	.PRESET(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/cnt_mult [0])
);
defparam \controller_3p3z_inst/cnt_mult_0_s0 .INIT=1'b1;
DFFC \controller_3p3z_inst/ram_not_ready_flag_s0  (
	.D(\controller_3p3z_inst/n576_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_not_ready_flag )
);
defparam \controller_3p3z_inst/ram_not_ready_flag_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/ram_not_ready_s0  (
	.D(\controller_3p3z_inst/n582_5 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_not_ready )
);
defparam \controller_3p3z_inst/ram_not_ready_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/multout_valid_s0  (
	.D(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/multout_valid )
);
defparam \controller_3p3z_inst/multout_valid_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/adder_valid_s0  (
	.D(\controller_3p3z_inst/multout_valid ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/adder_valid )
);
defparam \controller_3p3z_inst/adder_valid_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/acc_valid_s0  (
	.D(\controller_3p3z_inst/adder_valid ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_valid )
);
defparam \controller_3p3z_inst/acc_valid_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/acc_init_s0  (
	.D(\controller_3p3z_inst/mult_valid2 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_init )
);
defparam \controller_3p3z_inst/acc_init_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/out_valid_2_s0  (
	.D(\controller_3p3z_inst/out_valid [1]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/out_valid [2])
);
defparam \controller_3p3z_inst/out_valid_2_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/out_valid_1_s0  (
	.D(\controller_3p3z_inst/out_valid [0]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/out_valid [1])
);
defparam \controller_3p3z_inst/out_valid_1_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/out_valid_0_s0  (
	.D(\controller_3p3z_inst/acc_init ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/out_valid [0])
);
defparam \controller_3p3z_inst/out_valid_0_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/u_valid_o_s0  (
	.D(\controller_3p3z_inst/out_valid [2]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_valid_o)
);
defparam \controller_3p3z_inst/u_valid_o_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/u_data_o_15_s0  (
	.D(\controller_3p3z_inst/n1308_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/out_valid [2]),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_data_o[15])
);
defparam \controller_3p3z_inst/u_data_o_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/u_data_o_14_s0  (
	.D(\controller_3p3z_inst/n1309_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/out_valid [2]),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_data_o[14])
);
defparam \controller_3p3z_inst/u_data_o_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/u_data_o_13_s0  (
	.D(\controller_3p3z_inst/n1310_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/out_valid [2]),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_data_o[13])
);
defparam \controller_3p3z_inst/u_data_o_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/u_data_o_12_s0  (
	.D(\controller_3p3z_inst/n1311_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/out_valid [2]),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_data_o[12])
);
defparam \controller_3p3z_inst/u_data_o_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/u_data_o_11_s0  (
	.D(\controller_3p3z_inst/n1312_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/out_valid [2]),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_data_o[11])
);
defparam \controller_3p3z_inst/u_data_o_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/u_data_o_10_s0  (
	.D(\controller_3p3z_inst/n1313_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/out_valid [2]),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_data_o[10])
);
defparam \controller_3p3z_inst/u_data_o_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/u_data_o_9_s0  (
	.D(\controller_3p3z_inst/n1314_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/out_valid [2]),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_data_o[9])
);
defparam \controller_3p3z_inst/u_data_o_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/u_data_o_8_s0  (
	.D(\controller_3p3z_inst/n1315_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/out_valid [2]),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_data_o[8])
);
defparam \controller_3p3z_inst/u_data_o_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/u_data_o_7_s0  (
	.D(\controller_3p3z_inst/n1316_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/out_valid [2]),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_data_o[7])
);
defparam \controller_3p3z_inst/u_data_o_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/u_data_o_6_s0  (
	.D(\controller_3p3z_inst/n1317_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/out_valid [2]),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_data_o[6])
);
defparam \controller_3p3z_inst/u_data_o_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/u_data_o_5_s0  (
	.D(\controller_3p3z_inst/n1318_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/out_valid [2]),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_data_o[5])
);
defparam \controller_3p3z_inst/u_data_o_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/u_data_o_4_s0  (
	.D(\controller_3p3z_inst/n1319_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/out_valid [2]),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_data_o[4])
);
defparam \controller_3p3z_inst/u_data_o_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/u_data_o_3_s0  (
	.D(\controller_3p3z_inst/n1320_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/out_valid [2]),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_data_o[3])
);
defparam \controller_3p3z_inst/u_data_o_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/u_data_o_2_s0  (
	.D(\controller_3p3z_inst/n1321_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/out_valid [2]),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_data_o[2])
);
defparam \controller_3p3z_inst/u_data_o_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/u_data_o_1_s0  (
	.D(\controller_3p3z_inst/n1322_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/out_valid [2]),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_data_o[1])
);
defparam \controller_3p3z_inst/u_data_o_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/u_data_o_0_s0  (
	.D(\controller_3p3z_inst/n1323_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/out_valid [2]),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(u_data_o[0])
);
defparam \controller_3p3z_inst/u_data_o_0_s0 .INIT=1'b0;
DFFP \controller_3p3z_inst/cnt_mult_1_s0  (
	.D(\controller_3p3z_inst/n482_5 ),
	.CLK(clk),
	.PRESET(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/cnt_mult [1])
);
defparam \controller_3p3z_inst/cnt_mult_1_s0 .INIT=1'b1;
DFFCE \controller_3p3z_inst/mult_a0_15_s1  (
	.D(\controller_3p3z_inst/n717_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a0 [15])
);
defparam \controller_3p3z_inst/mult_a0_15_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a0_14_s1  (
	.D(\controller_3p3z_inst/n718_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a0 [14])
);
defparam \controller_3p3z_inst/mult_a0_14_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a0_13_s1  (
	.D(\controller_3p3z_inst/n719_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a0 [13])
);
defparam \controller_3p3z_inst/mult_a0_13_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a0_12_s1  (
	.D(\controller_3p3z_inst/n720_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a0 [12])
);
defparam \controller_3p3z_inst/mult_a0_12_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a0_11_s1  (
	.D(\controller_3p3z_inst/n721_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a0 [11])
);
defparam \controller_3p3z_inst/mult_a0_11_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a0_10_s1  (
	.D(\controller_3p3z_inst/n722_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a0 [10])
);
defparam \controller_3p3z_inst/mult_a0_10_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a0_9_s1  (
	.D(\controller_3p3z_inst/n723_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a0 [9])
);
defparam \controller_3p3z_inst/mult_a0_9_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a0_8_s1  (
	.D(\controller_3p3z_inst/n724_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a0 [8])
);
defparam \controller_3p3z_inst/mult_a0_8_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a0_7_s1  (
	.D(\controller_3p3z_inst/n725_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a0 [7])
);
defparam \controller_3p3z_inst/mult_a0_7_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a0_6_s1  (
	.D(\controller_3p3z_inst/n726_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a0 [6])
);
defparam \controller_3p3z_inst/mult_a0_6_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a0_5_s1  (
	.D(\controller_3p3z_inst/n727_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a0 [5])
);
defparam \controller_3p3z_inst/mult_a0_5_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a0_4_s1  (
	.D(\controller_3p3z_inst/n728_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a0 [4])
);
defparam \controller_3p3z_inst/mult_a0_4_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a0_3_s1  (
	.D(\controller_3p3z_inst/n729_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a0 [3])
);
defparam \controller_3p3z_inst/mult_a0_3_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a0_2_s1  (
	.D(\controller_3p3z_inst/n730_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a0 [2])
);
defparam \controller_3p3z_inst/mult_a0_2_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a0_1_s1  (
	.D(\controller_3p3z_inst/n731_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a0 [1])
);
defparam \controller_3p3z_inst/mult_a0_1_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a0_0_s1  (
	.D(\controller_3p3z_inst/n732_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a0 [0])
);
defparam \controller_3p3z_inst/mult_a0_0_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b0_15_s1  (
	.D(\controller_3p3z_inst/n669_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b0 [15])
);
defparam \controller_3p3z_inst/mult_b0_15_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b0_14_s1  (
	.D(\controller_3p3z_inst/n670_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b0 [14])
);
defparam \controller_3p3z_inst/mult_b0_14_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b0_13_s1  (
	.D(\controller_3p3z_inst/n671_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b0 [13])
);
defparam \controller_3p3z_inst/mult_b0_13_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b0_12_s1  (
	.D(\controller_3p3z_inst/n672_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b0 [12])
);
defparam \controller_3p3z_inst/mult_b0_12_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b0_11_s1  (
	.D(\controller_3p3z_inst/n673_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b0 [11])
);
defparam \controller_3p3z_inst/mult_b0_11_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b0_10_s1  (
	.D(\controller_3p3z_inst/n674_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b0 [10])
);
defparam \controller_3p3z_inst/mult_b0_10_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b0_9_s1  (
	.D(\controller_3p3z_inst/n675_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b0 [9])
);
defparam \controller_3p3z_inst/mult_b0_9_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b0_8_s1  (
	.D(\controller_3p3z_inst/n676_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b0 [8])
);
defparam \controller_3p3z_inst/mult_b0_8_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b0_7_s1  (
	.D(\controller_3p3z_inst/n677_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b0 [7])
);
defparam \controller_3p3z_inst/mult_b0_7_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b0_6_s1  (
	.D(\controller_3p3z_inst/n678_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b0 [6])
);
defparam \controller_3p3z_inst/mult_b0_6_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b0_5_s1  (
	.D(\controller_3p3z_inst/n679_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b0 [5])
);
defparam \controller_3p3z_inst/mult_b0_5_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b0_4_s1  (
	.D(\controller_3p3z_inst/n680_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b0 [4])
);
defparam \controller_3p3z_inst/mult_b0_4_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b0_3_s1  (
	.D(\controller_3p3z_inst/n681_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b0 [3])
);
defparam \controller_3p3z_inst/mult_b0_3_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b0_2_s1  (
	.D(\controller_3p3z_inst/n682_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b0 [2])
);
defparam \controller_3p3z_inst/mult_b0_2_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b0_1_s1  (
	.D(\controller_3p3z_inst/n683_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b0 [1])
);
defparam \controller_3p3z_inst/mult_b0_1_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b0_0_s1  (
	.D(\controller_3p3z_inst/n684_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b0 [0])
);
defparam \controller_3p3z_inst/mult_b0_0_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a1_15_s1  (
	.D(\controller_3p3z_inst/n1453_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a1 [15])
);
defparam \controller_3p3z_inst/mult_a1_15_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a1_14_s1  (
	.D(\controller_3p3z_inst/n1454_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a1 [14])
);
defparam \controller_3p3z_inst/mult_a1_14_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a1_13_s1  (
	.D(\controller_3p3z_inst/n1455_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a1 [13])
);
defparam \controller_3p3z_inst/mult_a1_13_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a1_12_s1  (
	.D(\controller_3p3z_inst/n1456_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a1 [12])
);
defparam \controller_3p3z_inst/mult_a1_12_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a1_11_s1  (
	.D(\controller_3p3z_inst/n1457_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a1 [11])
);
defparam \controller_3p3z_inst/mult_a1_11_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a1_10_s1  (
	.D(\controller_3p3z_inst/n1458_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a1 [10])
);
defparam \controller_3p3z_inst/mult_a1_10_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a1_9_s1  (
	.D(\controller_3p3z_inst/n1459_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a1 [9])
);
defparam \controller_3p3z_inst/mult_a1_9_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a1_8_s1  (
	.D(\controller_3p3z_inst/n1460_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a1 [8])
);
defparam \controller_3p3z_inst/mult_a1_8_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a1_7_s1  (
	.D(\controller_3p3z_inst/n1461_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a1 [7])
);
defparam \controller_3p3z_inst/mult_a1_7_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a1_6_s1  (
	.D(\controller_3p3z_inst/n1462_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a1 [6])
);
defparam \controller_3p3z_inst/mult_a1_6_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a1_5_s1  (
	.D(\controller_3p3z_inst/n1463_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a1 [5])
);
defparam \controller_3p3z_inst/mult_a1_5_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a1_4_s1  (
	.D(\controller_3p3z_inst/n1464_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a1 [4])
);
defparam \controller_3p3z_inst/mult_a1_4_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a1_3_s1  (
	.D(\controller_3p3z_inst/n1465_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a1 [3])
);
defparam \controller_3p3z_inst/mult_a1_3_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a1_2_s1  (
	.D(\controller_3p3z_inst/n1466_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a1 [2])
);
defparam \controller_3p3z_inst/mult_a1_2_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a1_1_s1  (
	.D(\controller_3p3z_inst/n1467_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a1 [1])
);
defparam \controller_3p3z_inst/mult_a1_1_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_a1_0_s1  (
	.D(\controller_3p3z_inst/n1468_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_a1 [0])
);
defparam \controller_3p3z_inst/mult_a1_0_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b1_15_s1  (
	.D(\controller_3p3z_inst/n701_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b1 [15])
);
defparam \controller_3p3z_inst/mult_b1_15_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b1_14_s1  (
	.D(\controller_3p3z_inst/n702_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b1 [14])
);
defparam \controller_3p3z_inst/mult_b1_14_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b1_13_s1  (
	.D(\controller_3p3z_inst/n703_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b1 [13])
);
defparam \controller_3p3z_inst/mult_b1_13_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b1_12_s1  (
	.D(\controller_3p3z_inst/n704_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b1 [12])
);
defparam \controller_3p3z_inst/mult_b1_12_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b1_11_s1  (
	.D(\controller_3p3z_inst/n705_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b1 [11])
);
defparam \controller_3p3z_inst/mult_b1_11_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b1_10_s1  (
	.D(\controller_3p3z_inst/n706_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b1 [10])
);
defparam \controller_3p3z_inst/mult_b1_10_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b1_9_s1  (
	.D(\controller_3p3z_inst/n707_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b1 [9])
);
defparam \controller_3p3z_inst/mult_b1_9_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b1_8_s1  (
	.D(\controller_3p3z_inst/n708_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b1 [8])
);
defparam \controller_3p3z_inst/mult_b1_8_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b1_7_s1  (
	.D(\controller_3p3z_inst/n709_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b1 [7])
);
defparam \controller_3p3z_inst/mult_b1_7_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b1_6_s1  (
	.D(\controller_3p3z_inst/n710_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b1 [6])
);
defparam \controller_3p3z_inst/mult_b1_6_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b1_5_s1  (
	.D(\controller_3p3z_inst/n711_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b1 [5])
);
defparam \controller_3p3z_inst/mult_b1_5_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b1_4_s1  (
	.D(\controller_3p3z_inst/n712_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b1 [4])
);
defparam \controller_3p3z_inst/mult_b1_4_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b1_3_s1  (
	.D(\controller_3p3z_inst/n713_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b1 [3])
);
defparam \controller_3p3z_inst/mult_b1_3_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b1_2_s1  (
	.D(\controller_3p3z_inst/n714_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b1 [2])
);
defparam \controller_3p3z_inst/mult_b1_2_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b1_1_s1  (
	.D(\controller_3p3z_inst/n715_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b1 [1])
);
defparam \controller_3p3z_inst/mult_b1_1_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/mult_b1_0_s1  (
	.D(\controller_3p3z_inst/n716_7 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/mult_a1_15_7 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/mult_b1 [0])
);
defparam \controller_3p3z_inst/mult_b1_0_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_23_s1  (
	.D(\controller_3p3z_inst/n1175_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [23])
);
defparam \controller_3p3z_inst/acc_out_23_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_22_s1  (
	.D(\controller_3p3z_inst/n1176_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [22])
);
defparam \controller_3p3z_inst/acc_out_22_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_21_s1  (
	.D(\controller_3p3z_inst/n1177_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [21])
);
defparam \controller_3p3z_inst/acc_out_21_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_20_s1  (
	.D(\controller_3p3z_inst/n1178_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [20])
);
defparam \controller_3p3z_inst/acc_out_20_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_19_s1  (
	.D(\controller_3p3z_inst/n1179_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [19])
);
defparam \controller_3p3z_inst/acc_out_19_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_18_s1  (
	.D(\controller_3p3z_inst/n1180_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [18])
);
defparam \controller_3p3z_inst/acc_out_18_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_17_s1  (
	.D(\controller_3p3z_inst/n1181_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [17])
);
defparam \controller_3p3z_inst/acc_out_17_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_16_s1  (
	.D(\controller_3p3z_inst/n1182_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [16])
);
defparam \controller_3p3z_inst/acc_out_16_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_15_s1  (
	.D(\controller_3p3z_inst/n1183_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [15])
);
defparam \controller_3p3z_inst/acc_out_15_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_14_s1  (
	.D(\controller_3p3z_inst/n1184_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [14])
);
defparam \controller_3p3z_inst/acc_out_14_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_13_s1  (
	.D(\controller_3p3z_inst/n1185_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [13])
);
defparam \controller_3p3z_inst/acc_out_13_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_12_s1  (
	.D(\controller_3p3z_inst/n1186_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [12])
);
defparam \controller_3p3z_inst/acc_out_12_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_11_s1  (
	.D(\controller_3p3z_inst/n1187_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [11])
);
defparam \controller_3p3z_inst/acc_out_11_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_10_s1  (
	.D(\controller_3p3z_inst/n1188_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [10])
);
defparam \controller_3p3z_inst/acc_out_10_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_9_s1  (
	.D(\controller_3p3z_inst/n1189_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [9])
);
defparam \controller_3p3z_inst/acc_out_9_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_8_s1  (
	.D(\controller_3p3z_inst/n1190_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [8])
);
defparam \controller_3p3z_inst/acc_out_8_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_7_s1  (
	.D(\controller_3p3z_inst/n1191_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [7])
);
defparam \controller_3p3z_inst/acc_out_7_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_6_s1  (
	.D(\controller_3p3z_inst/n1192_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [6])
);
defparam \controller_3p3z_inst/acc_out_6_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_5_s1  (
	.D(\controller_3p3z_inst/n1193_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [5])
);
defparam \controller_3p3z_inst/acc_out_5_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_4_s1  (
	.D(\controller_3p3z_inst/n1194_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [4])
);
defparam \controller_3p3z_inst/acc_out_4_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_3_s1  (
	.D(\controller_3p3z_inst/n1195_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [3])
);
defparam \controller_3p3z_inst/acc_out_3_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_2_s1  (
	.D(\controller_3p3z_inst/n1196_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [2])
);
defparam \controller_3p3z_inst/acc_out_2_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_1_s1  (
	.D(\controller_3p3z_inst/n1197_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [1])
);
defparam \controller_3p3z_inst/acc_out_1_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/acc_out_0_s1  (
	.D(\controller_3p3z_inst/n1198_3 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/acc_out_35_8 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/acc_out [0])
);
defparam \controller_3p3z_inst/acc_out_0_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_un23_din_15_s1  (
	.D(\controller_3p3z_inst/n1453_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_din [15])
);
defparam \controller_3p3z_inst/ram_un23_din_15_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_un23_din_14_s1  (
	.D(\controller_3p3z_inst/n1454_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_din [14])
);
defparam \controller_3p3z_inst/ram_un23_din_14_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_un23_din_13_s1  (
	.D(\controller_3p3z_inst/n1455_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_din [13])
);
defparam \controller_3p3z_inst/ram_un23_din_13_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_un23_din_12_s1  (
	.D(\controller_3p3z_inst/n1456_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_din [12])
);
defparam \controller_3p3z_inst/ram_un23_din_12_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_un23_din_11_s1  (
	.D(\controller_3p3z_inst/n1457_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_din [11])
);
defparam \controller_3p3z_inst/ram_un23_din_11_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_un23_din_10_s1  (
	.D(\controller_3p3z_inst/n1458_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_din [10])
);
defparam \controller_3p3z_inst/ram_un23_din_10_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_un23_din_9_s1  (
	.D(\controller_3p3z_inst/n1459_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_din [9])
);
defparam \controller_3p3z_inst/ram_un23_din_9_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_un23_din_8_s1  (
	.D(\controller_3p3z_inst/n1460_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_din [8])
);
defparam \controller_3p3z_inst/ram_un23_din_8_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_un23_din_7_s1  (
	.D(\controller_3p3z_inst/n1461_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_din [7])
);
defparam \controller_3p3z_inst/ram_un23_din_7_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_un23_din_6_s1  (
	.D(\controller_3p3z_inst/n1462_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_din [6])
);
defparam \controller_3p3z_inst/ram_un23_din_6_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_un23_din_5_s1  (
	.D(\controller_3p3z_inst/n1463_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_din [5])
);
defparam \controller_3p3z_inst/ram_un23_din_5_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_un23_din_4_s1  (
	.D(\controller_3p3z_inst/n1464_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_din [4])
);
defparam \controller_3p3z_inst/ram_un23_din_4_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_un23_din_3_s1  (
	.D(\controller_3p3z_inst/n1465_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_din [3])
);
defparam \controller_3p3z_inst/ram_un23_din_3_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_un23_din_2_s1  (
	.D(\controller_3p3z_inst/n1466_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_din [2])
);
defparam \controller_3p3z_inst/ram_un23_din_2_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_un23_din_1_s1  (
	.D(\controller_3p3z_inst/n1467_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_din [1])
);
defparam \controller_3p3z_inst/ram_un23_din_1_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_un23_din_0_s1  (
	.D(\controller_3p3z_inst/n1468_2 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_din [0])
);
defparam \controller_3p3z_inst/ram_un23_din_0_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en12_din_15_s1  (
	.D(\controller_3p3z_inst/n1527_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_din [15])
);
defparam \controller_3p3z_inst/ram_en12_din_15_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en12_din_14_s1  (
	.D(\controller_3p3z_inst/n1528_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_din [14])
);
defparam \controller_3p3z_inst/ram_en12_din_14_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en12_din_13_s1  (
	.D(\controller_3p3z_inst/n1529_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_din [13])
);
defparam \controller_3p3z_inst/ram_en12_din_13_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en12_din_12_s1  (
	.D(\controller_3p3z_inst/n1530_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_din [12])
);
defparam \controller_3p3z_inst/ram_en12_din_12_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en12_din_11_s1  (
	.D(\controller_3p3z_inst/n1531_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_din [11])
);
defparam \controller_3p3z_inst/ram_en12_din_11_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en12_din_10_s1  (
	.D(\controller_3p3z_inst/n1532_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_din [10])
);
defparam \controller_3p3z_inst/ram_en12_din_10_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en12_din_9_s1  (
	.D(\controller_3p3z_inst/n1533_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_din [9])
);
defparam \controller_3p3z_inst/ram_en12_din_9_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en12_din_8_s1  (
	.D(\controller_3p3z_inst/n1534_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_din [8])
);
defparam \controller_3p3z_inst/ram_en12_din_8_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en12_din_7_s1  (
	.D(\controller_3p3z_inst/n1535_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_din [7])
);
defparam \controller_3p3z_inst/ram_en12_din_7_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en12_din_6_s1  (
	.D(\controller_3p3z_inst/n1536_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_din [6])
);
defparam \controller_3p3z_inst/ram_en12_din_6_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en12_din_5_s1  (
	.D(\controller_3p3z_inst/n1537_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_din [5])
);
defparam \controller_3p3z_inst/ram_en12_din_5_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en12_din_4_s1  (
	.D(\controller_3p3z_inst/n1538_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_din [4])
);
defparam \controller_3p3z_inst/ram_en12_din_4_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en12_din_3_s1  (
	.D(\controller_3p3z_inst/n1539_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_din [3])
);
defparam \controller_3p3z_inst/ram_en12_din_3_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en12_din_2_s1  (
	.D(\controller_3p3z_inst/n1540_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_din [2])
);
defparam \controller_3p3z_inst/ram_en12_din_2_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en12_din_1_s1  (
	.D(\controller_3p3z_inst/n1541_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_din [1])
);
defparam \controller_3p3z_inst/ram_en12_din_1_s1 .INIT=1'b0;
DFFCE \controller_3p3z_inst/ram_en12_din_0_s1  (
	.D(\controller_3p3z_inst/n1542_4 ),
	.CLK(clk),
	.CE(\controller_3p3z_inst/ram_en12_din_15_11 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_din [0])
);
defparam \controller_3p3z_inst/ram_en12_din_0_s1 .INIT=1'b0;
DFFC \controller_3p3z_inst/ram_un23_addrb_0_s1  (
	.D(\controller_3p3z_inst/n563_11 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_addrb [0])
);
defparam \controller_3p3z_inst/ram_un23_addrb_0_s1 .INIT=1'b0;
DFFP \controller_3p3z_inst/tready_o_s5  (
	.D(\controller_3p3z_inst/n1374_9 ),
	.CLK(clk),
	.PRESET(\controller_3p3z_inst/n6_6 ),
	.Q(tready_o)
);
defparam \controller_3p3z_inst/tready_o_s5 .INIT=1'b1;
DFFC \controller_3p3z_inst/ram_un23_addra_0_s3  (
	.D(\controller_3p3z_inst/n1509_8 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_addra [0])
);
defparam \controller_3p3z_inst/ram_un23_addra_0_s3 .INIT=1'b0;
DFFC \controller_3p3z_inst/ram_en12_addrb_0_s2  (
	.D(\controller_3p3z_inst/n564_7 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_addrb_0_6 )
);
defparam \controller_3p3z_inst/ram_en12_addrb_0_s2 .INIT=1'b0;
MULTADDALU18X18 \controller_3p3z_inst/add_948_s4  (
	.ACCLOAD(GND),
	.CE(VCC),
	.CLK(clk),
	.RESET(\controller_3p3z_inst/n6_6 ),
	.SIA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.SIB({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A0({\controller_3p3z_inst/mult_a0 [15], \controller_3p3z_inst/mult_a0 [15], \controller_3p3z_inst/mult_a0 [15:0]}),
	.B0({\controller_3p3z_inst/mult_b0 [15], \controller_3p3z_inst/mult_b0 [15], \controller_3p3z_inst/mult_b0 [15:0]}),
	.A1({\controller_3p3z_inst/mult_a1 [15], \controller_3p3z_inst/mult_a1 [15], \controller_3p3z_inst/mult_a1 [15:0]}),
	.B1({\controller_3p3z_inst/mult_b1 [15], \controller_3p3z_inst/mult_b1 [15], \controller_3p3z_inst/mult_b1 [15:0]}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.CASI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ASIGN({VCC, VCC}),
	.BSIGN({VCC, VCC}),
	.ASEL({GND, GND}),
	.BSEL({GND, GND}),
	.SOA({\controller_3p3z_inst/SOA [17:0]}),
	.SOB({\controller_3p3z_inst/SOB [17:0]}),
	.CASO({\controller_3p3z_inst/CASO [54:0]}),
	.DOUT({\controller_3p3z_inst/DOUT [53:24], \controller_3p3z_inst/adder_out [23:0]})
);
defparam \controller_3p3z_inst/add_948_s4 .A0REG=1'b0;
defparam \controller_3p3z_inst/add_948_s4 .A1REG=1'b0;
defparam \controller_3p3z_inst/add_948_s4 .B0REG=1'b0;
defparam \controller_3p3z_inst/add_948_s4 .B1REG=1'b0;
defparam \controller_3p3z_inst/add_948_s4 .CREG=1'b0;
defparam \controller_3p3z_inst/add_948_s4 .SOA_REG=1'b0;
defparam \controller_3p3z_inst/add_948_s4 .OUT_REG=1'b1;
defparam \controller_3p3z_inst/add_948_s4 .PIPE0_REG=1'b1;
defparam \controller_3p3z_inst/add_948_s4 .PIPE1_REG=1'b1;
defparam \controller_3p3z_inst/add_948_s4 .ASIGN0_REG=1'b0;
defparam \controller_3p3z_inst/add_948_s4 .ASIGN1_REG=1'b0;
defparam \controller_3p3z_inst/add_948_s4 .BSIGN0_REG=1'b0;
defparam \controller_3p3z_inst/add_948_s4 .BSIGN1_REG=1'b0;
defparam \controller_3p3z_inst/add_948_s4 .B_ADD_SUB=1'b0;
defparam \controller_3p3z_inst/add_948_s4 .C_ADD_SUB=1'b0;
defparam \controller_3p3z_inst/add_948_s4 .MULT_RESET_MODE="ASYNC";
defparam \controller_3p3z_inst/add_948_s4 .ACCLOAD_REG0=1'b0;
defparam \controller_3p3z_inst/add_948_s4 .ACCLOAD_REG1=1'b0;
defparam \controller_3p3z_inst/add_948_s4 .MULTADDALU18X18_MODE=0;
ALU \controller_3p3z_inst/n1290_s32  (
	.I0(GND),
	.I1(\controller_3p3z_inst/ram_max_dout [0]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/acc_out [8]),
	.COUT(\controller_3p3z_inst/n1290_36 ),
	.SUM(\controller_3p3z_inst/n1290_33_SUM )
);
defparam \controller_3p3z_inst/n1290_s32 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1290_s33  (
	.I0(\controller_3p3z_inst/acc_out [9]),
	.I1(\controller_3p3z_inst/ram_max_dout [1]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1290_36 ),
	.COUT(\controller_3p3z_inst/n1290_38 ),
	.SUM(\controller_3p3z_inst/n1290_34_SUM )
);
defparam \controller_3p3z_inst/n1290_s33 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1290_s34  (
	.I0(\controller_3p3z_inst/acc_out [10]),
	.I1(\controller_3p3z_inst/ram_max_dout [2]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1290_38 ),
	.COUT(\controller_3p3z_inst/n1290_40 ),
	.SUM(\controller_3p3z_inst/n1290_35_SUM )
);
defparam \controller_3p3z_inst/n1290_s34 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1290_s35  (
	.I0(\controller_3p3z_inst/acc_out [11]),
	.I1(\controller_3p3z_inst/ram_max_dout [3]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1290_40 ),
	.COUT(\controller_3p3z_inst/n1290_42 ),
	.SUM(\controller_3p3z_inst/n1290_36_SUM )
);
defparam \controller_3p3z_inst/n1290_s35 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1290_s36  (
	.I0(\controller_3p3z_inst/acc_out [12]),
	.I1(\controller_3p3z_inst/ram_max_dout [4]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1290_42 ),
	.COUT(\controller_3p3z_inst/n1290_44 ),
	.SUM(\controller_3p3z_inst/n1290_37_SUM )
);
defparam \controller_3p3z_inst/n1290_s36 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1290_s37  (
	.I0(\controller_3p3z_inst/acc_out [13]),
	.I1(\controller_3p3z_inst/ram_max_dout [5]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1290_44 ),
	.COUT(\controller_3p3z_inst/n1290_46 ),
	.SUM(\controller_3p3z_inst/n1290_38_SUM )
);
defparam \controller_3p3z_inst/n1290_s37 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1290_s38  (
	.I0(\controller_3p3z_inst/acc_out [14]),
	.I1(\controller_3p3z_inst/ram_max_dout [6]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1290_46 ),
	.COUT(\controller_3p3z_inst/n1290_48 ),
	.SUM(\controller_3p3z_inst/n1290_39_SUM )
);
defparam \controller_3p3z_inst/n1290_s38 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1290_s39  (
	.I0(\controller_3p3z_inst/acc_out [15]),
	.I1(\controller_3p3z_inst/ram_max_dout [7]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1290_48 ),
	.COUT(\controller_3p3z_inst/n1290_50 ),
	.SUM(\controller_3p3z_inst/n1290_40_SUM )
);
defparam \controller_3p3z_inst/n1290_s39 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1290_s40  (
	.I0(\controller_3p3z_inst/acc_out [16]),
	.I1(\controller_3p3z_inst/ram_max_dout [8]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1290_50 ),
	.COUT(\controller_3p3z_inst/n1290_52 ),
	.SUM(\controller_3p3z_inst/n1290_41_SUM )
);
defparam \controller_3p3z_inst/n1290_s40 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1290_s41  (
	.I0(\controller_3p3z_inst/acc_out [17]),
	.I1(\controller_3p3z_inst/ram_max_dout [9]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1290_52 ),
	.COUT(\controller_3p3z_inst/n1290_54 ),
	.SUM(\controller_3p3z_inst/n1290_42_SUM )
);
defparam \controller_3p3z_inst/n1290_s41 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1290_s42  (
	.I0(\controller_3p3z_inst/acc_out [18]),
	.I1(\controller_3p3z_inst/ram_max_dout [10]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1290_54 ),
	.COUT(\controller_3p3z_inst/n1290_56 ),
	.SUM(\controller_3p3z_inst/n1290_43_SUM )
);
defparam \controller_3p3z_inst/n1290_s42 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1290_s43  (
	.I0(\controller_3p3z_inst/acc_out [19]),
	.I1(\controller_3p3z_inst/ram_max_dout [11]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1290_56 ),
	.COUT(\controller_3p3z_inst/n1290_58 ),
	.SUM(\controller_3p3z_inst/n1290_44_SUM )
);
defparam \controller_3p3z_inst/n1290_s43 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1290_s44  (
	.I0(\controller_3p3z_inst/acc_out [20]),
	.I1(\controller_3p3z_inst/ram_max_dout [12]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1290_58 ),
	.COUT(\controller_3p3z_inst/n1290_60 ),
	.SUM(\controller_3p3z_inst/n1290_45_SUM )
);
defparam \controller_3p3z_inst/n1290_s44 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1290_s45  (
	.I0(\controller_3p3z_inst/acc_out [21]),
	.I1(\controller_3p3z_inst/ram_max_dout [13]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1290_60 ),
	.COUT(\controller_3p3z_inst/n1290_62 ),
	.SUM(\controller_3p3z_inst/n1290_46_SUM )
);
defparam \controller_3p3z_inst/n1290_s45 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1290_s46  (
	.I0(\controller_3p3z_inst/acc_out [22]),
	.I1(\controller_3p3z_inst/ram_max_dout [14]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1290_62 ),
	.COUT(\controller_3p3z_inst/n1290_64 ),
	.SUM(\controller_3p3z_inst/n1290_47_SUM )
);
defparam \controller_3p3z_inst/n1290_s46 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1291_s32  (
	.I0(GND),
	.I1(\controller_3p3z_inst/acc_out [8]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/ram_min_dout [0]),
	.COUT(\controller_3p3z_inst/n1291_36 ),
	.SUM(\controller_3p3z_inst/n1291_33_SUM )
);
defparam \controller_3p3z_inst/n1291_s32 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1291_s33  (
	.I0(\controller_3p3z_inst/ram_min_dout [1]),
	.I1(\controller_3p3z_inst/acc_out [9]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1291_36 ),
	.COUT(\controller_3p3z_inst/n1291_38 ),
	.SUM(\controller_3p3z_inst/n1291_34_SUM )
);
defparam \controller_3p3z_inst/n1291_s33 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1291_s34  (
	.I0(\controller_3p3z_inst/ram_min_dout [2]),
	.I1(\controller_3p3z_inst/acc_out [10]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1291_38 ),
	.COUT(\controller_3p3z_inst/n1291_40 ),
	.SUM(\controller_3p3z_inst/n1291_35_SUM )
);
defparam \controller_3p3z_inst/n1291_s34 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1291_s35  (
	.I0(\controller_3p3z_inst/ram_min_dout [3]),
	.I1(\controller_3p3z_inst/acc_out [11]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1291_40 ),
	.COUT(\controller_3p3z_inst/n1291_42 ),
	.SUM(\controller_3p3z_inst/n1291_36_SUM )
);
defparam \controller_3p3z_inst/n1291_s35 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1291_s36  (
	.I0(\controller_3p3z_inst/ram_min_dout [4]),
	.I1(\controller_3p3z_inst/acc_out [12]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1291_42 ),
	.COUT(\controller_3p3z_inst/n1291_44 ),
	.SUM(\controller_3p3z_inst/n1291_37_SUM )
);
defparam \controller_3p3z_inst/n1291_s36 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1291_s37  (
	.I0(\controller_3p3z_inst/ram_min_dout [5]),
	.I1(\controller_3p3z_inst/acc_out [13]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1291_44 ),
	.COUT(\controller_3p3z_inst/n1291_46 ),
	.SUM(\controller_3p3z_inst/n1291_38_SUM )
);
defparam \controller_3p3z_inst/n1291_s37 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1291_s38  (
	.I0(\controller_3p3z_inst/ram_min_dout [6]),
	.I1(\controller_3p3z_inst/acc_out [14]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1291_46 ),
	.COUT(\controller_3p3z_inst/n1291_48 ),
	.SUM(\controller_3p3z_inst/n1291_39_SUM )
);
defparam \controller_3p3z_inst/n1291_s38 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1291_s39  (
	.I0(\controller_3p3z_inst/ram_min_dout [7]),
	.I1(\controller_3p3z_inst/acc_out [15]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1291_48 ),
	.COUT(\controller_3p3z_inst/n1291_50 ),
	.SUM(\controller_3p3z_inst/n1291_40_SUM )
);
defparam \controller_3p3z_inst/n1291_s39 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1291_s40  (
	.I0(\controller_3p3z_inst/ram_min_dout [8]),
	.I1(\controller_3p3z_inst/acc_out [16]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1291_50 ),
	.COUT(\controller_3p3z_inst/n1291_52 ),
	.SUM(\controller_3p3z_inst/n1291_41_SUM )
);
defparam \controller_3p3z_inst/n1291_s40 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1291_s41  (
	.I0(\controller_3p3z_inst/ram_min_dout [9]),
	.I1(\controller_3p3z_inst/acc_out [17]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1291_52 ),
	.COUT(\controller_3p3z_inst/n1291_54 ),
	.SUM(\controller_3p3z_inst/n1291_42_SUM )
);
defparam \controller_3p3z_inst/n1291_s41 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1291_s42  (
	.I0(\controller_3p3z_inst/ram_min_dout [10]),
	.I1(\controller_3p3z_inst/acc_out [18]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1291_54 ),
	.COUT(\controller_3p3z_inst/n1291_56 ),
	.SUM(\controller_3p3z_inst/n1291_43_SUM )
);
defparam \controller_3p3z_inst/n1291_s42 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1291_s43  (
	.I0(\controller_3p3z_inst/ram_min_dout [11]),
	.I1(\controller_3p3z_inst/acc_out [19]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1291_56 ),
	.COUT(\controller_3p3z_inst/n1291_58 ),
	.SUM(\controller_3p3z_inst/n1291_44_SUM )
);
defparam \controller_3p3z_inst/n1291_s43 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1291_s44  (
	.I0(\controller_3p3z_inst/ram_min_dout [12]),
	.I1(\controller_3p3z_inst/acc_out [20]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1291_58 ),
	.COUT(\controller_3p3z_inst/n1291_60 ),
	.SUM(\controller_3p3z_inst/n1291_45_SUM )
);
defparam \controller_3p3z_inst/n1291_s44 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1291_s45  (
	.I0(\controller_3p3z_inst/ram_min_dout [13]),
	.I1(\controller_3p3z_inst/acc_out [21]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1291_60 ),
	.COUT(\controller_3p3z_inst/n1291_62 ),
	.SUM(\controller_3p3z_inst/n1291_46_SUM )
);
defparam \controller_3p3z_inst/n1291_s45 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1291_s46  (
	.I0(\controller_3p3z_inst/ram_min_dout [14]),
	.I1(\controller_3p3z_inst/acc_out [22]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1291_62 ),
	.COUT(\controller_3p3z_inst/n1291_64 ),
	.SUM(\controller_3p3z_inst/n1291_47_SUM )
);
defparam \controller_3p3z_inst/n1291_s46 .ALU_MODE=1;
ALU \controller_3p3z_inst/n1162_s  (
	.I0(\controller_3p3z_inst/acc_out [0]),
	.I1(\controller_3p3z_inst/adder_out [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\controller_3p3z_inst/n1162_2 ),
	.SUM(\controller_3p3z_inst/n1162_1 )
);
defparam \controller_3p3z_inst/n1162_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1161_s  (
	.I0(\controller_3p3z_inst/acc_out [1]),
	.I1(\controller_3p3z_inst/adder_out [1]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1162_2 ),
	.COUT(\controller_3p3z_inst/n1161_2 ),
	.SUM(\controller_3p3z_inst/n1161_1 )
);
defparam \controller_3p3z_inst/n1161_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1160_s  (
	.I0(\controller_3p3z_inst/acc_out [2]),
	.I1(\controller_3p3z_inst/adder_out [2]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1161_2 ),
	.COUT(\controller_3p3z_inst/n1160_2 ),
	.SUM(\controller_3p3z_inst/n1160_1 )
);
defparam \controller_3p3z_inst/n1160_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1159_s  (
	.I0(\controller_3p3z_inst/acc_out [3]),
	.I1(\controller_3p3z_inst/adder_out [3]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1160_2 ),
	.COUT(\controller_3p3z_inst/n1159_2 ),
	.SUM(\controller_3p3z_inst/n1159_1 )
);
defparam \controller_3p3z_inst/n1159_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1158_s  (
	.I0(\controller_3p3z_inst/acc_out [4]),
	.I1(\controller_3p3z_inst/adder_out [4]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1159_2 ),
	.COUT(\controller_3p3z_inst/n1158_2 ),
	.SUM(\controller_3p3z_inst/n1158_1 )
);
defparam \controller_3p3z_inst/n1158_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1157_s  (
	.I0(\controller_3p3z_inst/acc_out [5]),
	.I1(\controller_3p3z_inst/adder_out [5]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1158_2 ),
	.COUT(\controller_3p3z_inst/n1157_2 ),
	.SUM(\controller_3p3z_inst/n1157_1 )
);
defparam \controller_3p3z_inst/n1157_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1156_s  (
	.I0(\controller_3p3z_inst/acc_out [6]),
	.I1(\controller_3p3z_inst/adder_out [6]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1157_2 ),
	.COUT(\controller_3p3z_inst/n1156_2 ),
	.SUM(\controller_3p3z_inst/n1156_1 )
);
defparam \controller_3p3z_inst/n1156_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1155_s  (
	.I0(\controller_3p3z_inst/acc_out [7]),
	.I1(\controller_3p3z_inst/adder_out [7]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1156_2 ),
	.COUT(\controller_3p3z_inst/n1155_2 ),
	.SUM(\controller_3p3z_inst/n1155_1 )
);
defparam \controller_3p3z_inst/n1155_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1154_s  (
	.I0(\controller_3p3z_inst/acc_out [8]),
	.I1(\controller_3p3z_inst/adder_out [8]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1155_2 ),
	.COUT(\controller_3p3z_inst/n1154_2 ),
	.SUM(\controller_3p3z_inst/n1154_1 )
);
defparam \controller_3p3z_inst/n1154_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1153_s  (
	.I0(\controller_3p3z_inst/acc_out [9]),
	.I1(\controller_3p3z_inst/adder_out [9]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1154_2 ),
	.COUT(\controller_3p3z_inst/n1153_2 ),
	.SUM(\controller_3p3z_inst/n1153_1 )
);
defparam \controller_3p3z_inst/n1153_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1152_s  (
	.I0(\controller_3p3z_inst/acc_out [10]),
	.I1(\controller_3p3z_inst/adder_out [10]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1153_2 ),
	.COUT(\controller_3p3z_inst/n1152_2 ),
	.SUM(\controller_3p3z_inst/n1152_1 )
);
defparam \controller_3p3z_inst/n1152_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1151_s  (
	.I0(\controller_3p3z_inst/acc_out [11]),
	.I1(\controller_3p3z_inst/adder_out [11]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1152_2 ),
	.COUT(\controller_3p3z_inst/n1151_2 ),
	.SUM(\controller_3p3z_inst/n1151_1 )
);
defparam \controller_3p3z_inst/n1151_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1150_s  (
	.I0(\controller_3p3z_inst/acc_out [12]),
	.I1(\controller_3p3z_inst/adder_out [12]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1151_2 ),
	.COUT(\controller_3p3z_inst/n1150_2 ),
	.SUM(\controller_3p3z_inst/n1150_1 )
);
defparam \controller_3p3z_inst/n1150_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1149_s  (
	.I0(\controller_3p3z_inst/acc_out [13]),
	.I1(\controller_3p3z_inst/adder_out [13]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1150_2 ),
	.COUT(\controller_3p3z_inst/n1149_2 ),
	.SUM(\controller_3p3z_inst/n1149_1 )
);
defparam \controller_3p3z_inst/n1149_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1148_s  (
	.I0(\controller_3p3z_inst/acc_out [14]),
	.I1(\controller_3p3z_inst/adder_out [14]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1149_2 ),
	.COUT(\controller_3p3z_inst/n1148_2 ),
	.SUM(\controller_3p3z_inst/n1148_1 )
);
defparam \controller_3p3z_inst/n1148_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1147_s  (
	.I0(\controller_3p3z_inst/acc_out [15]),
	.I1(\controller_3p3z_inst/adder_out [15]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1148_2 ),
	.COUT(\controller_3p3z_inst/n1147_2 ),
	.SUM(\controller_3p3z_inst/n1147_1 )
);
defparam \controller_3p3z_inst/n1147_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1146_s  (
	.I0(\controller_3p3z_inst/acc_out [16]),
	.I1(\controller_3p3z_inst/adder_out [16]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1147_2 ),
	.COUT(\controller_3p3z_inst/n1146_2 ),
	.SUM(\controller_3p3z_inst/n1146_1 )
);
defparam \controller_3p3z_inst/n1146_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1145_s  (
	.I0(\controller_3p3z_inst/acc_out [17]),
	.I1(\controller_3p3z_inst/adder_out [17]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1146_2 ),
	.COUT(\controller_3p3z_inst/n1145_2 ),
	.SUM(\controller_3p3z_inst/n1145_1 )
);
defparam \controller_3p3z_inst/n1145_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1144_s  (
	.I0(\controller_3p3z_inst/acc_out [18]),
	.I1(\controller_3p3z_inst/adder_out [18]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1145_2 ),
	.COUT(\controller_3p3z_inst/n1144_2 ),
	.SUM(\controller_3p3z_inst/n1144_1 )
);
defparam \controller_3p3z_inst/n1144_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1143_s  (
	.I0(\controller_3p3z_inst/acc_out [19]),
	.I1(\controller_3p3z_inst/adder_out [19]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1144_2 ),
	.COUT(\controller_3p3z_inst/n1143_2 ),
	.SUM(\controller_3p3z_inst/n1143_1 )
);
defparam \controller_3p3z_inst/n1143_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1142_s  (
	.I0(\controller_3p3z_inst/acc_out [20]),
	.I1(\controller_3p3z_inst/adder_out [20]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1143_2 ),
	.COUT(\controller_3p3z_inst/n1142_2 ),
	.SUM(\controller_3p3z_inst/n1142_1 )
);
defparam \controller_3p3z_inst/n1142_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1141_s  (
	.I0(\controller_3p3z_inst/acc_out [21]),
	.I1(\controller_3p3z_inst/adder_out [21]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1142_2 ),
	.COUT(\controller_3p3z_inst/n1141_2 ),
	.SUM(\controller_3p3z_inst/n1141_1 )
);
defparam \controller_3p3z_inst/n1141_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1140_s  (
	.I0(\controller_3p3z_inst/acc_out [22]),
	.I1(\controller_3p3z_inst/adder_out [22]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1141_2 ),
	.COUT(\controller_3p3z_inst/n1140_2 ),
	.SUM(\controller_3p3z_inst/n1140_1 )
);
defparam \controller_3p3z_inst/n1140_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n1139_s  (
	.I0(\controller_3p3z_inst/acc_out [23]),
	.I1(\controller_3p3z_inst/adder_out [23]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n1140_2 ),
	.COUT(\controller_3p3z_inst/n1139_0_COUT ),
	.SUM(\controller_3p3z_inst/n1139_1 )
);
defparam \controller_3p3z_inst/n1139_s .ALU_MODE=0;
ALU \controller_3p3z_inst/n391_s  (
	.I0(data_ref_i[0]),
	.I1(data_fdb_i[0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\controller_3p3z_inst/n391_3 ),
	.SUM(\controller_3p3z_inst/n391_2 )
);
defparam \controller_3p3z_inst/n391_s .ALU_MODE=1;
ALU \controller_3p3z_inst/n390_s  (
	.I0(data_ref_i[1]),
	.I1(data_fdb_i[1]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n391_3 ),
	.COUT(\controller_3p3z_inst/n390_3 ),
	.SUM(\controller_3p3z_inst/n390_2 )
);
defparam \controller_3p3z_inst/n390_s .ALU_MODE=1;
ALU \controller_3p3z_inst/n389_s  (
	.I0(data_ref_i[2]),
	.I1(data_fdb_i[2]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n390_3 ),
	.COUT(\controller_3p3z_inst/n389_3 ),
	.SUM(\controller_3p3z_inst/n389_2 )
);
defparam \controller_3p3z_inst/n389_s .ALU_MODE=1;
ALU \controller_3p3z_inst/n388_s  (
	.I0(data_ref_i[3]),
	.I1(data_fdb_i[3]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n389_3 ),
	.COUT(\controller_3p3z_inst/n388_3 ),
	.SUM(\controller_3p3z_inst/n388_2 )
);
defparam \controller_3p3z_inst/n388_s .ALU_MODE=1;
ALU \controller_3p3z_inst/n387_s  (
	.I0(data_ref_i[4]),
	.I1(data_fdb_i[4]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n388_3 ),
	.COUT(\controller_3p3z_inst/n387_3 ),
	.SUM(\controller_3p3z_inst/n387_2 )
);
defparam \controller_3p3z_inst/n387_s .ALU_MODE=1;
ALU \controller_3p3z_inst/n386_s  (
	.I0(data_ref_i[5]),
	.I1(data_fdb_i[5]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n387_3 ),
	.COUT(\controller_3p3z_inst/n386_3 ),
	.SUM(\controller_3p3z_inst/n386_2 )
);
defparam \controller_3p3z_inst/n386_s .ALU_MODE=1;
ALU \controller_3p3z_inst/n385_s  (
	.I0(data_ref_i[6]),
	.I1(data_fdb_i[6]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n386_3 ),
	.COUT(\controller_3p3z_inst/n385_3 ),
	.SUM(\controller_3p3z_inst/n385_2 )
);
defparam \controller_3p3z_inst/n385_s .ALU_MODE=1;
ALU \controller_3p3z_inst/n384_s  (
	.I0(data_ref_i[7]),
	.I1(data_fdb_i[7]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n385_3 ),
	.COUT(\controller_3p3z_inst/n384_3 ),
	.SUM(\controller_3p3z_inst/n384_2 )
);
defparam \controller_3p3z_inst/n384_s .ALU_MODE=1;
ALU \controller_3p3z_inst/n383_s  (
	.I0(data_ref_i[8]),
	.I1(data_fdb_i[8]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n384_3 ),
	.COUT(\controller_3p3z_inst/n383_3 ),
	.SUM(\controller_3p3z_inst/n383_2 )
);
defparam \controller_3p3z_inst/n383_s .ALU_MODE=1;
ALU \controller_3p3z_inst/n382_s  (
	.I0(data_ref_i[9]),
	.I1(data_fdb_i[9]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n383_3 ),
	.COUT(\controller_3p3z_inst/n382_3 ),
	.SUM(\controller_3p3z_inst/n382_2 )
);
defparam \controller_3p3z_inst/n382_s .ALU_MODE=1;
ALU \controller_3p3z_inst/n381_s  (
	.I0(data_ref_i[10]),
	.I1(data_fdb_i[10]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n382_3 ),
	.COUT(\controller_3p3z_inst/n381_3 ),
	.SUM(\controller_3p3z_inst/n381_2 )
);
defparam \controller_3p3z_inst/n381_s .ALU_MODE=1;
ALU \controller_3p3z_inst/n380_s  (
	.I0(data_ref_i[11]),
	.I1(data_fdb_i[11]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n381_3 ),
	.COUT(\controller_3p3z_inst/n380_3 ),
	.SUM(\controller_3p3z_inst/n380_2 )
);
defparam \controller_3p3z_inst/n380_s .ALU_MODE=1;
ALU \controller_3p3z_inst/n379_s  (
	.I0(data_ref_i[12]),
	.I1(data_fdb_i[12]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n380_3 ),
	.COUT(\controller_3p3z_inst/n379_3 ),
	.SUM(\controller_3p3z_inst/n379_2 )
);
defparam \controller_3p3z_inst/n379_s .ALU_MODE=1;
ALU \controller_3p3z_inst/n378_s  (
	.I0(data_ref_i[13]),
	.I1(data_fdb_i[13]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n379_3 ),
	.COUT(\controller_3p3z_inst/n378_3 ),
	.SUM(\controller_3p3z_inst/n378_2 )
);
defparam \controller_3p3z_inst/n378_s .ALU_MODE=1;
ALU \controller_3p3z_inst/n377_s  (
	.I0(data_ref_i[14]),
	.I1(data_fdb_i[14]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n378_3 ),
	.COUT(\controller_3p3z_inst/n377_3 ),
	.SUM(\controller_3p3z_inst/n377_2 )
);
defparam \controller_3p3z_inst/n377_s .ALU_MODE=1;
ALU \controller_3p3z_inst/n376_s  (
	.I0(data_ref_i[15]),
	.I1(data_fdb_i[15]),
	.I3(GND),
	.CIN(\controller_3p3z_inst/n377_3 ),
	.COUT(\controller_3p3z_inst/n376_0_COUT ),
	.SUM(\controller_3p3z_inst/n376_2 )
);
defparam \controller_3p3z_inst/n376_s .ALU_MODE=1;
LUT1 \controller_3p3z_inst/n6_s2  (
	.I0(rstn),
	.F(\controller_3p3z_inst/n6_6 )
);
defparam \controller_3p3z_inst/n6_s2 .INIT=2'h1;
DFFCE \controller_3p3z_inst/spram_Un1/mem[0]_15_s0  (
	.D(u_data_o[15]),
	.CLK(clk),
	.CE(u_valid_o),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un1/mem[0] [15])
);
defparam \controller_3p3z_inst/spram_Un1/mem[0]_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un1/mem[0]_14_s0  (
	.D(u_data_o[14]),
	.CLK(clk),
	.CE(u_valid_o),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un1/mem[0] [14])
);
defparam \controller_3p3z_inst/spram_Un1/mem[0]_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un1/mem[0]_13_s0  (
	.D(u_data_o[13]),
	.CLK(clk),
	.CE(u_valid_o),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un1/mem[0] [13])
);
defparam \controller_3p3z_inst/spram_Un1/mem[0]_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un1/mem[0]_12_s0  (
	.D(u_data_o[12]),
	.CLK(clk),
	.CE(u_valid_o),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un1/mem[0] [12])
);
defparam \controller_3p3z_inst/spram_Un1/mem[0]_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un1/mem[0]_11_s0  (
	.D(u_data_o[11]),
	.CLK(clk),
	.CE(u_valid_o),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un1/mem[0] [11])
);
defparam \controller_3p3z_inst/spram_Un1/mem[0]_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un1/mem[0]_10_s0  (
	.D(u_data_o[10]),
	.CLK(clk),
	.CE(u_valid_o),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un1/mem[0] [10])
);
defparam \controller_3p3z_inst/spram_Un1/mem[0]_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un1/mem[0]_9_s0  (
	.D(u_data_o[9]),
	.CLK(clk),
	.CE(u_valid_o),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un1/mem[0] [9])
);
defparam \controller_3p3z_inst/spram_Un1/mem[0]_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un1/mem[0]_8_s0  (
	.D(u_data_o[8]),
	.CLK(clk),
	.CE(u_valid_o),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un1/mem[0] [8])
);
defparam \controller_3p3z_inst/spram_Un1/mem[0]_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un1/mem[0]_7_s0  (
	.D(u_data_o[7]),
	.CLK(clk),
	.CE(u_valid_o),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un1/mem[0] [7])
);
defparam \controller_3p3z_inst/spram_Un1/mem[0]_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un1/mem[0]_6_s0  (
	.D(u_data_o[6]),
	.CLK(clk),
	.CE(u_valid_o),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un1/mem[0] [6])
);
defparam \controller_3p3z_inst/spram_Un1/mem[0]_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un1/mem[0]_5_s0  (
	.D(u_data_o[5]),
	.CLK(clk),
	.CE(u_valid_o),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un1/mem[0] [5])
);
defparam \controller_3p3z_inst/spram_Un1/mem[0]_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un1/mem[0]_4_s0  (
	.D(u_data_o[4]),
	.CLK(clk),
	.CE(u_valid_o),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un1/mem[0] [4])
);
defparam \controller_3p3z_inst/spram_Un1/mem[0]_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un1/mem[0]_3_s0  (
	.D(u_data_o[3]),
	.CLK(clk),
	.CE(u_valid_o),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un1/mem[0] [3])
);
defparam \controller_3p3z_inst/spram_Un1/mem[0]_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un1/mem[0]_2_s0  (
	.D(u_data_o[2]),
	.CLK(clk),
	.CE(u_valid_o),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un1/mem[0] [2])
);
defparam \controller_3p3z_inst/spram_Un1/mem[0]_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un1/mem[0]_1_s0  (
	.D(u_data_o[1]),
	.CLK(clk),
	.CE(u_valid_o),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un1/mem[0] [1])
);
defparam \controller_3p3z_inst/spram_Un1/mem[0]_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un1/mem[0]_0_s0  (
	.D(u_data_o[0]),
	.CLK(clk),
	.CE(u_valid_o),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un1/mem[0] [0])
);
defparam \controller_3p3z_inst/spram_Un1/mem[0]_0_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un1/data_b_o_15_s0  (
	.D(\controller_3p3z_inst/spram_Un1/mem[0] [15]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un1_dout [15])
);
defparam \controller_3p3z_inst/spram_Un1/data_b_o_15_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un1/data_b_o_14_s0  (
	.D(\controller_3p3z_inst/spram_Un1/mem[0] [14]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un1_dout [14])
);
defparam \controller_3p3z_inst/spram_Un1/data_b_o_14_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un1/data_b_o_13_s0  (
	.D(\controller_3p3z_inst/spram_Un1/mem[0] [13]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un1_dout [13])
);
defparam \controller_3p3z_inst/spram_Un1/data_b_o_13_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un1/data_b_o_12_s0  (
	.D(\controller_3p3z_inst/spram_Un1/mem[0] [12]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un1_dout [12])
);
defparam \controller_3p3z_inst/spram_Un1/data_b_o_12_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un1/data_b_o_11_s0  (
	.D(\controller_3p3z_inst/spram_Un1/mem[0] [11]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un1_dout [11])
);
defparam \controller_3p3z_inst/spram_Un1/data_b_o_11_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un1/data_b_o_10_s0  (
	.D(\controller_3p3z_inst/spram_Un1/mem[0] [10]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un1_dout [10])
);
defparam \controller_3p3z_inst/spram_Un1/data_b_o_10_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un1/data_b_o_9_s0  (
	.D(\controller_3p3z_inst/spram_Un1/mem[0] [9]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un1_dout [9])
);
defparam \controller_3p3z_inst/spram_Un1/data_b_o_9_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un1/data_b_o_8_s0  (
	.D(\controller_3p3z_inst/spram_Un1/mem[0] [8]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un1_dout [8])
);
defparam \controller_3p3z_inst/spram_Un1/data_b_o_8_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un1/data_b_o_7_s0  (
	.D(\controller_3p3z_inst/spram_Un1/mem[0] [7]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un1_dout [7])
);
defparam \controller_3p3z_inst/spram_Un1/data_b_o_7_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un1/data_b_o_6_s0  (
	.D(\controller_3p3z_inst/spram_Un1/mem[0] [6]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un1_dout [6])
);
defparam \controller_3p3z_inst/spram_Un1/data_b_o_6_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un1/data_b_o_5_s0  (
	.D(\controller_3p3z_inst/spram_Un1/mem[0] [5]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un1_dout [5])
);
defparam \controller_3p3z_inst/spram_Un1/data_b_o_5_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un1/data_b_o_4_s0  (
	.D(\controller_3p3z_inst/spram_Un1/mem[0] [4]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un1_dout [4])
);
defparam \controller_3p3z_inst/spram_Un1/data_b_o_4_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un1/data_b_o_3_s0  (
	.D(\controller_3p3z_inst/spram_Un1/mem[0] [3]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un1_dout [3])
);
defparam \controller_3p3z_inst/spram_Un1/data_b_o_3_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un1/data_b_o_2_s0  (
	.D(\controller_3p3z_inst/spram_Un1/mem[0] [2]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un1_dout [2])
);
defparam \controller_3p3z_inst/spram_Un1/data_b_o_2_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un1/data_b_o_1_s0  (
	.D(\controller_3p3z_inst/spram_Un1/mem[0] [1]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un1_dout [1])
);
defparam \controller_3p3z_inst/spram_Un1/data_b_o_1_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un1/data_b_o_0_s0  (
	.D(\controller_3p3z_inst/spram_Un1/mem[0] [0]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un1_dout [0])
);
defparam \controller_3p3z_inst/spram_Un1/data_b_o_0_s0 .INIT=1'b0;
LUT3 \controller_3p3z_inst/spram_Un23/n139_s0  (
	.I0(\controller_3p3z_inst/spram_Un23/mem[1] [15]),
	.I1(\controller_3p3z_inst/spram_Un23/mem[0] [15]),
	.I2(\controller_3p3z_inst/ram_un23_addrb [0]),
	.F(\controller_3p3z_inst/spram_Un23/n139_3 )
);
defparam \controller_3p3z_inst/spram_Un23/n139_s0 .INIT=8'hAC;
LUT3 \controller_3p3z_inst/spram_Un23/n140_s0  (
	.I0(\controller_3p3z_inst/spram_Un23/mem[0] [14]),
	.I1(\controller_3p3z_inst/spram_Un23/mem[1] [14]),
	.I2(\controller_3p3z_inst/ram_un23_addrb [0]),
	.F(\controller_3p3z_inst/spram_Un23/n140_3 )
);
defparam \controller_3p3z_inst/spram_Un23/n140_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_Un23/n141_s0  (
	.I0(\controller_3p3z_inst/spram_Un23/mem[0] [13]),
	.I1(\controller_3p3z_inst/spram_Un23/mem[1] [13]),
	.I2(\controller_3p3z_inst/ram_un23_addrb [0]),
	.F(\controller_3p3z_inst/spram_Un23/n141_3 )
);
defparam \controller_3p3z_inst/spram_Un23/n141_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_Un23/n142_s0  (
	.I0(\controller_3p3z_inst/spram_Un23/mem[0] [12]),
	.I1(\controller_3p3z_inst/spram_Un23/mem[1] [12]),
	.I2(\controller_3p3z_inst/ram_un23_addrb [0]),
	.F(\controller_3p3z_inst/spram_Un23/n142_3 )
);
defparam \controller_3p3z_inst/spram_Un23/n142_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_Un23/n143_s0  (
	.I0(\controller_3p3z_inst/spram_Un23/mem[0] [11]),
	.I1(\controller_3p3z_inst/spram_Un23/mem[1] [11]),
	.I2(\controller_3p3z_inst/ram_un23_addrb [0]),
	.F(\controller_3p3z_inst/spram_Un23/n143_3 )
);
defparam \controller_3p3z_inst/spram_Un23/n143_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_Un23/n144_s0  (
	.I0(\controller_3p3z_inst/spram_Un23/mem[0] [10]),
	.I1(\controller_3p3z_inst/spram_Un23/mem[1] [10]),
	.I2(\controller_3p3z_inst/ram_un23_addrb [0]),
	.F(\controller_3p3z_inst/spram_Un23/n144_3 )
);
defparam \controller_3p3z_inst/spram_Un23/n144_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_Un23/n145_s0  (
	.I0(\controller_3p3z_inst/spram_Un23/mem[0] [9]),
	.I1(\controller_3p3z_inst/spram_Un23/mem[1] [9]),
	.I2(\controller_3p3z_inst/ram_un23_addrb [0]),
	.F(\controller_3p3z_inst/spram_Un23/n145_3 )
);
defparam \controller_3p3z_inst/spram_Un23/n145_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_Un23/n146_s0  (
	.I0(\controller_3p3z_inst/spram_Un23/mem[0] [8]),
	.I1(\controller_3p3z_inst/spram_Un23/mem[1] [8]),
	.I2(\controller_3p3z_inst/ram_un23_addrb [0]),
	.F(\controller_3p3z_inst/spram_Un23/n146_3 )
);
defparam \controller_3p3z_inst/spram_Un23/n146_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_Un23/n147_s0  (
	.I0(\controller_3p3z_inst/spram_Un23/mem[0] [7]),
	.I1(\controller_3p3z_inst/spram_Un23/mem[1] [7]),
	.I2(\controller_3p3z_inst/ram_un23_addrb [0]),
	.F(\controller_3p3z_inst/spram_Un23/n147_3 )
);
defparam \controller_3p3z_inst/spram_Un23/n147_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_Un23/n148_s0  (
	.I0(\controller_3p3z_inst/spram_Un23/mem[0] [6]),
	.I1(\controller_3p3z_inst/spram_Un23/mem[1] [6]),
	.I2(\controller_3p3z_inst/ram_un23_addrb [0]),
	.F(\controller_3p3z_inst/spram_Un23/n148_3 )
);
defparam \controller_3p3z_inst/spram_Un23/n148_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_Un23/n149_s0  (
	.I0(\controller_3p3z_inst/spram_Un23/mem[0] [5]),
	.I1(\controller_3p3z_inst/spram_Un23/mem[1] [5]),
	.I2(\controller_3p3z_inst/ram_un23_addrb [0]),
	.F(\controller_3p3z_inst/spram_Un23/n149_3 )
);
defparam \controller_3p3z_inst/spram_Un23/n149_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_Un23/n150_s0  (
	.I0(\controller_3p3z_inst/spram_Un23/mem[0] [4]),
	.I1(\controller_3p3z_inst/spram_Un23/mem[1] [4]),
	.I2(\controller_3p3z_inst/ram_un23_addrb [0]),
	.F(\controller_3p3z_inst/spram_Un23/n150_3 )
);
defparam \controller_3p3z_inst/spram_Un23/n150_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_Un23/n151_s0  (
	.I0(\controller_3p3z_inst/spram_Un23/mem[0] [3]),
	.I1(\controller_3p3z_inst/spram_Un23/mem[1] [3]),
	.I2(\controller_3p3z_inst/ram_un23_addrb [0]),
	.F(\controller_3p3z_inst/spram_Un23/n151_3 )
);
defparam \controller_3p3z_inst/spram_Un23/n151_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_Un23/n152_s0  (
	.I0(\controller_3p3z_inst/spram_Un23/mem[0] [2]),
	.I1(\controller_3p3z_inst/spram_Un23/mem[1] [2]),
	.I2(\controller_3p3z_inst/ram_un23_addrb [0]),
	.F(\controller_3p3z_inst/spram_Un23/n152_3 )
);
defparam \controller_3p3z_inst/spram_Un23/n152_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_Un23/n153_s0  (
	.I0(\controller_3p3z_inst/spram_Un23/mem[0] [1]),
	.I1(\controller_3p3z_inst/spram_Un23/mem[1] [1]),
	.I2(\controller_3p3z_inst/ram_un23_addrb [0]),
	.F(\controller_3p3z_inst/spram_Un23/n153_3 )
);
defparam \controller_3p3z_inst/spram_Un23/n153_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_Un23/n154_s0  (
	.I0(\controller_3p3z_inst/spram_Un23/mem[0] [0]),
	.I1(\controller_3p3z_inst/spram_Un23/mem[1] [0]),
	.I2(\controller_3p3z_inst/ram_un23_addrb [0]),
	.F(\controller_3p3z_inst/spram_Un23/n154_3 )
);
defparam \controller_3p3z_inst/spram_Un23/n154_s0 .INIT=8'hCA;
DFFCE \controller_3p3z_inst/spram_Un23/mem[0]_15_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [15]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[0] [15])
);
defparam \controller_3p3z_inst/spram_Un23/mem[0]_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[0]_14_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [14]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[0] [14])
);
defparam \controller_3p3z_inst/spram_Un23/mem[0]_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[0]_13_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [13]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[0] [13])
);
defparam \controller_3p3z_inst/spram_Un23/mem[0]_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[0]_12_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [12]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[0] [12])
);
defparam \controller_3p3z_inst/spram_Un23/mem[0]_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[0]_11_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [11]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[0] [11])
);
defparam \controller_3p3z_inst/spram_Un23/mem[0]_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[0]_10_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [10]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[0] [10])
);
defparam \controller_3p3z_inst/spram_Un23/mem[0]_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[0]_9_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [9]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[0] [9])
);
defparam \controller_3p3z_inst/spram_Un23/mem[0]_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[0]_8_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [8]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[0] [8])
);
defparam \controller_3p3z_inst/spram_Un23/mem[0]_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[0]_7_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [7]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[0] [7])
);
defparam \controller_3p3z_inst/spram_Un23/mem[0]_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[0]_6_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [6]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[0] [6])
);
defparam \controller_3p3z_inst/spram_Un23/mem[0]_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[0]_5_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [5]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[0] [5])
);
defparam \controller_3p3z_inst/spram_Un23/mem[0]_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[0]_4_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [4]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[0] [4])
);
defparam \controller_3p3z_inst/spram_Un23/mem[0]_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[0]_3_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [3]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[0] [3])
);
defparam \controller_3p3z_inst/spram_Un23/mem[0]_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[0]_2_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [2]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[0] [2])
);
defparam \controller_3p3z_inst/spram_Un23/mem[0]_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[0]_1_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [1]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[0] [1])
);
defparam \controller_3p3z_inst/spram_Un23/mem[0]_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[0]_0_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [0]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[0] [0])
);
defparam \controller_3p3z_inst/spram_Un23/mem[0]_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[1]_15_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [15]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[1] [15])
);
defparam \controller_3p3z_inst/spram_Un23/mem[1]_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[1]_14_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [14]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[1] [14])
);
defparam \controller_3p3z_inst/spram_Un23/mem[1]_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[1]_13_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [13]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[1] [13])
);
defparam \controller_3p3z_inst/spram_Un23/mem[1]_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[1]_12_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [12]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[1] [12])
);
defparam \controller_3p3z_inst/spram_Un23/mem[1]_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[1]_11_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [11]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[1] [11])
);
defparam \controller_3p3z_inst/spram_Un23/mem[1]_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[1]_10_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [10]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[1] [10])
);
defparam \controller_3p3z_inst/spram_Un23/mem[1]_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[1]_9_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [9]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[1] [9])
);
defparam \controller_3p3z_inst/spram_Un23/mem[1]_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[1]_8_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [8]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[1] [8])
);
defparam \controller_3p3z_inst/spram_Un23/mem[1]_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[1]_7_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [7]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[1] [7])
);
defparam \controller_3p3z_inst/spram_Un23/mem[1]_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[1]_6_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [6]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[1] [6])
);
defparam \controller_3p3z_inst/spram_Un23/mem[1]_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[1]_5_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [5]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[1] [5])
);
defparam \controller_3p3z_inst/spram_Un23/mem[1]_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[1]_4_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [4]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[1] [4])
);
defparam \controller_3p3z_inst/spram_Un23/mem[1]_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[1]_3_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [3]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[1] [3])
);
defparam \controller_3p3z_inst/spram_Un23/mem[1]_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[1]_2_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [2]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[1] [2])
);
defparam \controller_3p3z_inst/spram_Un23/mem[1]_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[1]_1_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [1]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[1] [1])
);
defparam \controller_3p3z_inst/spram_Un23/mem[1]_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_Un23/mem[1]_0_s0  (
	.D(\controller_3p3z_inst/ram_un23_din [0]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_Un23/mem[1] [0])
);
defparam \controller_3p3z_inst/spram_Un23/mem[1]_0_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un23/data_b_o_15_s0  (
	.D(\controller_3p3z_inst/spram_Un23/n139_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_dout [15])
);
defparam \controller_3p3z_inst/spram_Un23/data_b_o_15_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un23/data_b_o_14_s0  (
	.D(\controller_3p3z_inst/spram_Un23/n140_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_dout [14])
);
defparam \controller_3p3z_inst/spram_Un23/data_b_o_14_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un23/data_b_o_13_s0  (
	.D(\controller_3p3z_inst/spram_Un23/n141_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_dout [13])
);
defparam \controller_3p3z_inst/spram_Un23/data_b_o_13_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un23/data_b_o_12_s0  (
	.D(\controller_3p3z_inst/spram_Un23/n142_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_dout [12])
);
defparam \controller_3p3z_inst/spram_Un23/data_b_o_12_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un23/data_b_o_11_s0  (
	.D(\controller_3p3z_inst/spram_Un23/n143_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_dout [11])
);
defparam \controller_3p3z_inst/spram_Un23/data_b_o_11_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un23/data_b_o_10_s0  (
	.D(\controller_3p3z_inst/spram_Un23/n144_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_dout [10])
);
defparam \controller_3p3z_inst/spram_Un23/data_b_o_10_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un23/data_b_o_9_s0  (
	.D(\controller_3p3z_inst/spram_Un23/n145_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_dout [9])
);
defparam \controller_3p3z_inst/spram_Un23/data_b_o_9_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un23/data_b_o_8_s0  (
	.D(\controller_3p3z_inst/spram_Un23/n146_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_dout [8])
);
defparam \controller_3p3z_inst/spram_Un23/data_b_o_8_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un23/data_b_o_7_s0  (
	.D(\controller_3p3z_inst/spram_Un23/n147_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_dout [7])
);
defparam \controller_3p3z_inst/spram_Un23/data_b_o_7_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un23/data_b_o_6_s0  (
	.D(\controller_3p3z_inst/spram_Un23/n148_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_dout [6])
);
defparam \controller_3p3z_inst/spram_Un23/data_b_o_6_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un23/data_b_o_5_s0  (
	.D(\controller_3p3z_inst/spram_Un23/n149_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_dout [5])
);
defparam \controller_3p3z_inst/spram_Un23/data_b_o_5_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un23/data_b_o_4_s0  (
	.D(\controller_3p3z_inst/spram_Un23/n150_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_dout [4])
);
defparam \controller_3p3z_inst/spram_Un23/data_b_o_4_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un23/data_b_o_3_s0  (
	.D(\controller_3p3z_inst/spram_Un23/n151_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_dout [3])
);
defparam \controller_3p3z_inst/spram_Un23/data_b_o_3_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un23/data_b_o_2_s0  (
	.D(\controller_3p3z_inst/spram_Un23/n152_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_dout [2])
);
defparam \controller_3p3z_inst/spram_Un23/data_b_o_2_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un23/data_b_o_1_s0  (
	.D(\controller_3p3z_inst/spram_Un23/n153_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_dout [1])
);
defparam \controller_3p3z_inst/spram_Un23/data_b_o_1_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_Un23/data_b_o_0_s0  (
	.D(\controller_3p3z_inst/spram_Un23/n154_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_un23_dout [0])
);
defparam \controller_3p3z_inst/spram_Un23/data_b_o_0_s0 .INIT=1'b0;
LUT2 \controller_3p3z_inst/spram_En0/n189_s0  (
	.I0(\controller_3p3z_inst/data_chn [0]),
	.I1(\controller_3p3z_inst/data_valid ),
	.F(\controller_3p3z_inst/spram_En0/n189_3 )
);
defparam \controller_3p3z_inst/spram_En0/n189_s0 .INIT=4'h4;
DFFCE \controller_3p3z_inst/spram_En0/mem[0]_15_s0  (
	.D(\controller_3p3z_inst/ram_en0_din [15]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/spram_En0/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En0/mem[0] [15])
);
defparam \controller_3p3z_inst/spram_En0/mem[0]_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En0/mem[0]_14_s0  (
	.D(\controller_3p3z_inst/ram_en0_din [14]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/spram_En0/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En0/mem[0] [14])
);
defparam \controller_3p3z_inst/spram_En0/mem[0]_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En0/mem[0]_13_s0  (
	.D(\controller_3p3z_inst/ram_en0_din [13]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/spram_En0/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En0/mem[0] [13])
);
defparam \controller_3p3z_inst/spram_En0/mem[0]_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En0/mem[0]_12_s0  (
	.D(\controller_3p3z_inst/ram_en0_din [12]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/spram_En0/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En0/mem[0] [12])
);
defparam \controller_3p3z_inst/spram_En0/mem[0]_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En0/mem[0]_11_s0  (
	.D(\controller_3p3z_inst/ram_en0_din [11]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/spram_En0/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En0/mem[0] [11])
);
defparam \controller_3p3z_inst/spram_En0/mem[0]_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En0/mem[0]_10_s0  (
	.D(\controller_3p3z_inst/ram_en0_din [10]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/spram_En0/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En0/mem[0] [10])
);
defparam \controller_3p3z_inst/spram_En0/mem[0]_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En0/mem[0]_9_s0  (
	.D(\controller_3p3z_inst/ram_en0_din [9]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/spram_En0/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En0/mem[0] [9])
);
defparam \controller_3p3z_inst/spram_En0/mem[0]_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En0/mem[0]_8_s0  (
	.D(\controller_3p3z_inst/ram_en0_din [8]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/spram_En0/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En0/mem[0] [8])
);
defparam \controller_3p3z_inst/spram_En0/mem[0]_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En0/mem[0]_7_s0  (
	.D(\controller_3p3z_inst/ram_en0_din [7]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/spram_En0/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En0/mem[0] [7])
);
defparam \controller_3p3z_inst/spram_En0/mem[0]_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En0/mem[0]_6_s0  (
	.D(\controller_3p3z_inst/ram_en0_din [6]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/spram_En0/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En0/mem[0] [6])
);
defparam \controller_3p3z_inst/spram_En0/mem[0]_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En0/mem[0]_5_s0  (
	.D(\controller_3p3z_inst/ram_en0_din [5]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/spram_En0/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En0/mem[0] [5])
);
defparam \controller_3p3z_inst/spram_En0/mem[0]_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En0/mem[0]_4_s0  (
	.D(\controller_3p3z_inst/ram_en0_din [4]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/spram_En0/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En0/mem[0] [4])
);
defparam \controller_3p3z_inst/spram_En0/mem[0]_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En0/mem[0]_3_s0  (
	.D(\controller_3p3z_inst/ram_en0_din [3]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/spram_En0/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En0/mem[0] [3])
);
defparam \controller_3p3z_inst/spram_En0/mem[0]_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En0/mem[0]_2_s0  (
	.D(\controller_3p3z_inst/ram_en0_din [2]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/spram_En0/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En0/mem[0] [2])
);
defparam \controller_3p3z_inst/spram_En0/mem[0]_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En0/mem[0]_1_s0  (
	.D(\controller_3p3z_inst/ram_en0_din [1]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/spram_En0/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En0/mem[0] [1])
);
defparam \controller_3p3z_inst/spram_En0/mem[0]_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En0/mem[0]_0_s0  (
	.D(\controller_3p3z_inst/ram_en0_din [0]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/spram_En0/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En0/mem[0] [0])
);
defparam \controller_3p3z_inst/spram_En0/mem[0]_0_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En0/data_b_o_15_s0  (
	.D(\controller_3p3z_inst/spram_En0/mem[0] [15]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_dout [15])
);
defparam \controller_3p3z_inst/spram_En0/data_b_o_15_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En0/data_b_o_14_s0  (
	.D(\controller_3p3z_inst/spram_En0/mem[0] [14]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_dout [14])
);
defparam \controller_3p3z_inst/spram_En0/data_b_o_14_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En0/data_b_o_13_s0  (
	.D(\controller_3p3z_inst/spram_En0/mem[0] [13]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_dout [13])
);
defparam \controller_3p3z_inst/spram_En0/data_b_o_13_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En0/data_b_o_12_s0  (
	.D(\controller_3p3z_inst/spram_En0/mem[0] [12]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_dout [12])
);
defparam \controller_3p3z_inst/spram_En0/data_b_o_12_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En0/data_b_o_11_s0  (
	.D(\controller_3p3z_inst/spram_En0/mem[0] [11]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_dout [11])
);
defparam \controller_3p3z_inst/spram_En0/data_b_o_11_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En0/data_b_o_10_s0  (
	.D(\controller_3p3z_inst/spram_En0/mem[0] [10]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_dout [10])
);
defparam \controller_3p3z_inst/spram_En0/data_b_o_10_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En0/data_b_o_9_s0  (
	.D(\controller_3p3z_inst/spram_En0/mem[0] [9]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_dout [9])
);
defparam \controller_3p3z_inst/spram_En0/data_b_o_9_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En0/data_b_o_8_s0  (
	.D(\controller_3p3z_inst/spram_En0/mem[0] [8]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_dout [8])
);
defparam \controller_3p3z_inst/spram_En0/data_b_o_8_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En0/data_b_o_7_s0  (
	.D(\controller_3p3z_inst/spram_En0/mem[0] [7]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_dout [7])
);
defparam \controller_3p3z_inst/spram_En0/data_b_o_7_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En0/data_b_o_6_s0  (
	.D(\controller_3p3z_inst/spram_En0/mem[0] [6]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_dout [6])
);
defparam \controller_3p3z_inst/spram_En0/data_b_o_6_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En0/data_b_o_5_s0  (
	.D(\controller_3p3z_inst/spram_En0/mem[0] [5]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_dout [5])
);
defparam \controller_3p3z_inst/spram_En0/data_b_o_5_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En0/data_b_o_4_s0  (
	.D(\controller_3p3z_inst/spram_En0/mem[0] [4]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_dout [4])
);
defparam \controller_3p3z_inst/spram_En0/data_b_o_4_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En0/data_b_o_3_s0  (
	.D(\controller_3p3z_inst/spram_En0/mem[0] [3]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_dout [3])
);
defparam \controller_3p3z_inst/spram_En0/data_b_o_3_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En0/data_b_o_2_s0  (
	.D(\controller_3p3z_inst/spram_En0/mem[0] [2]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_dout [2])
);
defparam \controller_3p3z_inst/spram_En0/data_b_o_2_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En0/data_b_o_1_s0  (
	.D(\controller_3p3z_inst/spram_En0/mem[0] [1]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_dout [1])
);
defparam \controller_3p3z_inst/spram_En0/data_b_o_1_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En0/data_b_o_0_s0  (
	.D(\controller_3p3z_inst/spram_En0/mem[0] [0]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en0_dout [0])
);
defparam \controller_3p3z_inst/spram_En0/data_b_o_0_s0 .INIT=1'b0;
LUT4 \controller_3p3z_inst/spram_En12/n269_s0  (
	.I0(\controller_3p3z_inst/cnt_mult [2]),
	.I1(\controller_3p3z_inst/ram_un23_addra [0]),
	.I2(\controller_3p3z_inst/cnt_mult [0]),
	.I3(\controller_3p3z_inst/cnt_mult [1]),
	.F(\controller_3p3z_inst/n269_3 )
);
defparam \controller_3p3z_inst/spram_En12/n269_s0 .INIT=16'h0110;
LUT4 \controller_3p3z_inst/spram_En12/n284_s0  (
	.I0(\controller_3p3z_inst/cnt_mult [2]),
	.I1(\controller_3p3z_inst/cnt_mult [0]),
	.I2(\controller_3p3z_inst/cnt_mult [1]),
	.I3(\controller_3p3z_inst/ram_un23_addra [0]),
	.F(\controller_3p3z_inst/n284_3 )
);
defparam \controller_3p3z_inst/spram_En12/n284_s0 .INIT=16'h1400;
LUT3 \controller_3p3z_inst/spram_En12/n139_s0  (
	.I0(\controller_3p3z_inst/spram_En12/mem[1] [15]),
	.I1(\controller_3p3z_inst/spram_En12/mem[0] [15]),
	.I2(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.F(\controller_3p3z_inst/spram_En12/n139_3 )
);
defparam \controller_3p3z_inst/spram_En12/n139_s0 .INIT=8'hAC;
LUT3 \controller_3p3z_inst/spram_En12/n140_s0  (
	.I0(\controller_3p3z_inst/spram_En12/mem[0] [14]),
	.I1(\controller_3p3z_inst/spram_En12/mem[1] [14]),
	.I2(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.F(\controller_3p3z_inst/spram_En12/n140_3 )
);
defparam \controller_3p3z_inst/spram_En12/n140_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_En12/n141_s0  (
	.I0(\controller_3p3z_inst/spram_En12/mem[0] [13]),
	.I1(\controller_3p3z_inst/spram_En12/mem[1] [13]),
	.I2(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.F(\controller_3p3z_inst/spram_En12/n141_3 )
);
defparam \controller_3p3z_inst/spram_En12/n141_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_En12/n142_s0  (
	.I0(\controller_3p3z_inst/spram_En12/mem[0] [12]),
	.I1(\controller_3p3z_inst/spram_En12/mem[1] [12]),
	.I2(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.F(\controller_3p3z_inst/spram_En12/n142_3 )
);
defparam \controller_3p3z_inst/spram_En12/n142_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_En12/n143_s0  (
	.I0(\controller_3p3z_inst/spram_En12/mem[0] [11]),
	.I1(\controller_3p3z_inst/spram_En12/mem[1] [11]),
	.I2(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.F(\controller_3p3z_inst/spram_En12/n143_3 )
);
defparam \controller_3p3z_inst/spram_En12/n143_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_En12/n144_s0  (
	.I0(\controller_3p3z_inst/spram_En12/mem[0] [10]),
	.I1(\controller_3p3z_inst/spram_En12/mem[1] [10]),
	.I2(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.F(\controller_3p3z_inst/spram_En12/n144_3 )
);
defparam \controller_3p3z_inst/spram_En12/n144_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_En12/n145_s0  (
	.I0(\controller_3p3z_inst/spram_En12/mem[0] [9]),
	.I1(\controller_3p3z_inst/spram_En12/mem[1] [9]),
	.I2(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.F(\controller_3p3z_inst/spram_En12/n145_3 )
);
defparam \controller_3p3z_inst/spram_En12/n145_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_En12/n146_s0  (
	.I0(\controller_3p3z_inst/spram_En12/mem[0] [8]),
	.I1(\controller_3p3z_inst/spram_En12/mem[1] [8]),
	.I2(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.F(\controller_3p3z_inst/spram_En12/n146_3 )
);
defparam \controller_3p3z_inst/spram_En12/n146_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_En12/n147_s0  (
	.I0(\controller_3p3z_inst/spram_En12/mem[0] [7]),
	.I1(\controller_3p3z_inst/spram_En12/mem[1] [7]),
	.I2(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.F(\controller_3p3z_inst/spram_En12/n147_3 )
);
defparam \controller_3p3z_inst/spram_En12/n147_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_En12/n148_s0  (
	.I0(\controller_3p3z_inst/spram_En12/mem[0] [6]),
	.I1(\controller_3p3z_inst/spram_En12/mem[1] [6]),
	.I2(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.F(\controller_3p3z_inst/spram_En12/n148_3 )
);
defparam \controller_3p3z_inst/spram_En12/n148_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_En12/n149_s0  (
	.I0(\controller_3p3z_inst/spram_En12/mem[0] [5]),
	.I1(\controller_3p3z_inst/spram_En12/mem[1] [5]),
	.I2(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.F(\controller_3p3z_inst/spram_En12/n149_3 )
);
defparam \controller_3p3z_inst/spram_En12/n149_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_En12/n150_s0  (
	.I0(\controller_3p3z_inst/spram_En12/mem[0] [4]),
	.I1(\controller_3p3z_inst/spram_En12/mem[1] [4]),
	.I2(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.F(\controller_3p3z_inst/spram_En12/n150_3 )
);
defparam \controller_3p3z_inst/spram_En12/n150_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_En12/n151_s0  (
	.I0(\controller_3p3z_inst/spram_En12/mem[0] [3]),
	.I1(\controller_3p3z_inst/spram_En12/mem[1] [3]),
	.I2(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.F(\controller_3p3z_inst/spram_En12/n151_3 )
);
defparam \controller_3p3z_inst/spram_En12/n151_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_En12/n152_s0  (
	.I0(\controller_3p3z_inst/spram_En12/mem[0] [2]),
	.I1(\controller_3p3z_inst/spram_En12/mem[1] [2]),
	.I2(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.F(\controller_3p3z_inst/spram_En12/n152_3 )
);
defparam \controller_3p3z_inst/spram_En12/n152_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_En12/n153_s0  (
	.I0(\controller_3p3z_inst/spram_En12/mem[0] [1]),
	.I1(\controller_3p3z_inst/spram_En12/mem[1] [1]),
	.I2(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.F(\controller_3p3z_inst/spram_En12/n153_3 )
);
defparam \controller_3p3z_inst/spram_En12/n153_s0 .INIT=8'hCA;
LUT3 \controller_3p3z_inst/spram_En12/n154_s0  (
	.I0(\controller_3p3z_inst/spram_En12/mem[0] [0]),
	.I1(\controller_3p3z_inst/spram_En12/mem[1] [0]),
	.I2(\controller_3p3z_inst/ram_en12_addrb_0_6 ),
	.F(\controller_3p3z_inst/spram_En12/n154_3 )
);
defparam \controller_3p3z_inst/spram_En12/n154_s0 .INIT=8'hCA;
DFFCE \controller_3p3z_inst/spram_En12/mem[0]_15_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [15]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[0] [15])
);
defparam \controller_3p3z_inst/spram_En12/mem[0]_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[0]_14_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [14]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[0] [14])
);
defparam \controller_3p3z_inst/spram_En12/mem[0]_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[0]_13_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [13]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[0] [13])
);
defparam \controller_3p3z_inst/spram_En12/mem[0]_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[0]_12_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [12]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[0] [12])
);
defparam \controller_3p3z_inst/spram_En12/mem[0]_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[0]_11_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [11]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[0] [11])
);
defparam \controller_3p3z_inst/spram_En12/mem[0]_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[0]_10_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [10]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[0] [10])
);
defparam \controller_3p3z_inst/spram_En12/mem[0]_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[0]_9_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [9]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[0] [9])
);
defparam \controller_3p3z_inst/spram_En12/mem[0]_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[0]_8_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [8]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[0] [8])
);
defparam \controller_3p3z_inst/spram_En12/mem[0]_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[0]_7_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [7]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[0] [7])
);
defparam \controller_3p3z_inst/spram_En12/mem[0]_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[0]_6_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [6]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[0] [6])
);
defparam \controller_3p3z_inst/spram_En12/mem[0]_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[0]_5_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [5]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[0] [5])
);
defparam \controller_3p3z_inst/spram_En12/mem[0]_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[0]_4_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [4]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[0] [4])
);
defparam \controller_3p3z_inst/spram_En12/mem[0]_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[0]_3_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [3]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[0] [3])
);
defparam \controller_3p3z_inst/spram_En12/mem[0]_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[0]_2_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [2]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[0] [2])
);
defparam \controller_3p3z_inst/spram_En12/mem[0]_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[0]_1_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [1]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[0] [1])
);
defparam \controller_3p3z_inst/spram_En12/mem[0]_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[0]_0_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [0]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n269_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[0] [0])
);
defparam \controller_3p3z_inst/spram_En12/mem[0]_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[1]_15_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [15]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[1] [15])
);
defparam \controller_3p3z_inst/spram_En12/mem[1]_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[1]_14_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [14]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[1] [14])
);
defparam \controller_3p3z_inst/spram_En12/mem[1]_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[1]_13_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [13]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[1] [13])
);
defparam \controller_3p3z_inst/spram_En12/mem[1]_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[1]_12_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [12]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[1] [12])
);
defparam \controller_3p3z_inst/spram_En12/mem[1]_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[1]_11_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [11]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[1] [11])
);
defparam \controller_3p3z_inst/spram_En12/mem[1]_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[1]_10_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [10]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[1] [10])
);
defparam \controller_3p3z_inst/spram_En12/mem[1]_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[1]_9_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [9]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[1] [9])
);
defparam \controller_3p3z_inst/spram_En12/mem[1]_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[1]_8_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [8]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[1] [8])
);
defparam \controller_3p3z_inst/spram_En12/mem[1]_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[1]_7_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [7]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[1] [7])
);
defparam \controller_3p3z_inst/spram_En12/mem[1]_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[1]_6_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [6]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[1] [6])
);
defparam \controller_3p3z_inst/spram_En12/mem[1]_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[1]_5_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [5]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[1] [5])
);
defparam \controller_3p3z_inst/spram_En12/mem[1]_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[1]_4_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [4]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[1] [4])
);
defparam \controller_3p3z_inst/spram_En12/mem[1]_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[1]_3_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [3]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[1] [3])
);
defparam \controller_3p3z_inst/spram_En12/mem[1]_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[1]_2_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [2]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[1] [2])
);
defparam \controller_3p3z_inst/spram_En12/mem[1]_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[1]_1_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [1]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[1] [1])
);
defparam \controller_3p3z_inst/spram_En12/mem[1]_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_En12/mem[1]_0_s0  (
	.D(\controller_3p3z_inst/ram_en12_din [0]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n284_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_En12/mem[1] [0])
);
defparam \controller_3p3z_inst/spram_En12/mem[1]_0_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En12/data_b_o_15_s0  (
	.D(\controller_3p3z_inst/spram_En12/n139_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_dout [15])
);
defparam \controller_3p3z_inst/spram_En12/data_b_o_15_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En12/data_b_o_14_s0  (
	.D(\controller_3p3z_inst/spram_En12/n140_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_dout [14])
);
defparam \controller_3p3z_inst/spram_En12/data_b_o_14_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En12/data_b_o_13_s0  (
	.D(\controller_3p3z_inst/spram_En12/n141_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_dout [13])
);
defparam \controller_3p3z_inst/spram_En12/data_b_o_13_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En12/data_b_o_12_s0  (
	.D(\controller_3p3z_inst/spram_En12/n142_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_dout [12])
);
defparam \controller_3p3z_inst/spram_En12/data_b_o_12_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En12/data_b_o_11_s0  (
	.D(\controller_3p3z_inst/spram_En12/n143_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_dout [11])
);
defparam \controller_3p3z_inst/spram_En12/data_b_o_11_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En12/data_b_o_10_s0  (
	.D(\controller_3p3z_inst/spram_En12/n144_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_dout [10])
);
defparam \controller_3p3z_inst/spram_En12/data_b_o_10_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En12/data_b_o_9_s0  (
	.D(\controller_3p3z_inst/spram_En12/n145_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_dout [9])
);
defparam \controller_3p3z_inst/spram_En12/data_b_o_9_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En12/data_b_o_8_s0  (
	.D(\controller_3p3z_inst/spram_En12/n146_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_dout [8])
);
defparam \controller_3p3z_inst/spram_En12/data_b_o_8_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En12/data_b_o_7_s0  (
	.D(\controller_3p3z_inst/spram_En12/n147_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_dout [7])
);
defparam \controller_3p3z_inst/spram_En12/data_b_o_7_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En12/data_b_o_6_s0  (
	.D(\controller_3p3z_inst/spram_En12/n148_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_dout [6])
);
defparam \controller_3p3z_inst/spram_En12/data_b_o_6_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En12/data_b_o_5_s0  (
	.D(\controller_3p3z_inst/spram_En12/n149_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_dout [5])
);
defparam \controller_3p3z_inst/spram_En12/data_b_o_5_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En12/data_b_o_4_s0  (
	.D(\controller_3p3z_inst/spram_En12/n150_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_dout [4])
);
defparam \controller_3p3z_inst/spram_En12/data_b_o_4_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En12/data_b_o_3_s0  (
	.D(\controller_3p3z_inst/spram_En12/n151_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_dout [3])
);
defparam \controller_3p3z_inst/spram_En12/data_b_o_3_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En12/data_b_o_2_s0  (
	.D(\controller_3p3z_inst/spram_En12/n152_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_dout [2])
);
defparam \controller_3p3z_inst/spram_En12/data_b_o_2_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En12/data_b_o_1_s0  (
	.D(\controller_3p3z_inst/spram_En12/n153_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_dout [1])
);
defparam \controller_3p3z_inst/spram_En12/data_b_o_1_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_En12/data_b_o_0_s0  (
	.D(\controller_3p3z_inst/spram_En12/n154_3 ),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_en12_dout [0])
);
defparam \controller_3p3z_inst/spram_En12/data_b_o_0_s0 .INIT=1'b0;
LUT2 \controller_3p3z_inst/spram_a1/n189_s0  (
	.I0(\controller_3p3z_inst/ram_a2_addra [0]),
	.I1(\controller_3p3z_inst/ram_wr_en ),
	.F(\controller_3p3z_inst/n189_3 )
);
defparam \controller_3p3z_inst/spram_a1/n189_s0 .INIT=4'h4;
DFFCE \controller_3p3z_inst/spram_a1/mem[0]_15_s0  (
	.D(\controller_3p3z_inst/ram_a1_din [15]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a1/mem[0] [15])
);
defparam \controller_3p3z_inst/spram_a1/mem[0]_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a1/mem[0]_14_s0  (
	.D(\controller_3p3z_inst/ram_a1_din [14]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a1/mem[0] [14])
);
defparam \controller_3p3z_inst/spram_a1/mem[0]_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a1/mem[0]_13_s0  (
	.D(\controller_3p3z_inst/ram_a1_din [13]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a1/mem[0] [13])
);
defparam \controller_3p3z_inst/spram_a1/mem[0]_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a1/mem[0]_12_s0  (
	.D(\controller_3p3z_inst/ram_a1_din [12]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a1/mem[0] [12])
);
defparam \controller_3p3z_inst/spram_a1/mem[0]_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a1/mem[0]_11_s0  (
	.D(\controller_3p3z_inst/ram_a1_din [11]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a1/mem[0] [11])
);
defparam \controller_3p3z_inst/spram_a1/mem[0]_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a1/mem[0]_10_s0  (
	.D(\controller_3p3z_inst/ram_a1_din [10]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a1/mem[0] [10])
);
defparam \controller_3p3z_inst/spram_a1/mem[0]_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a1/mem[0]_9_s0  (
	.D(\controller_3p3z_inst/ram_a1_din [9]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a1/mem[0] [9])
);
defparam \controller_3p3z_inst/spram_a1/mem[0]_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a1/mem[0]_8_s0  (
	.D(\controller_3p3z_inst/ram_a1_din [8]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a1/mem[0] [8])
);
defparam \controller_3p3z_inst/spram_a1/mem[0]_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a1/mem[0]_7_s0  (
	.D(\controller_3p3z_inst/ram_a1_din [7]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a1/mem[0] [7])
);
defparam \controller_3p3z_inst/spram_a1/mem[0]_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a1/mem[0]_6_s0  (
	.D(\controller_3p3z_inst/ram_a1_din [6]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a1/mem[0] [6])
);
defparam \controller_3p3z_inst/spram_a1/mem[0]_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a1/mem[0]_5_s0  (
	.D(\controller_3p3z_inst/ram_a1_din [5]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a1/mem[0] [5])
);
defparam \controller_3p3z_inst/spram_a1/mem[0]_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a1/mem[0]_4_s0  (
	.D(\controller_3p3z_inst/ram_a1_din [4]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a1/mem[0] [4])
);
defparam \controller_3p3z_inst/spram_a1/mem[0]_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a1/mem[0]_3_s0  (
	.D(\controller_3p3z_inst/ram_a1_din [3]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a1/mem[0] [3])
);
defparam \controller_3p3z_inst/spram_a1/mem[0]_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a1/mem[0]_2_s0  (
	.D(\controller_3p3z_inst/ram_a1_din [2]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a1/mem[0] [2])
);
defparam \controller_3p3z_inst/spram_a1/mem[0]_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a1/mem[0]_1_s0  (
	.D(\controller_3p3z_inst/ram_a1_din [1]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a1/mem[0] [1])
);
defparam \controller_3p3z_inst/spram_a1/mem[0]_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a1/mem[0]_0_s0  (
	.D(\controller_3p3z_inst/ram_a1_din [0]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a1/mem[0] [0])
);
defparam \controller_3p3z_inst/spram_a1/mem[0]_0_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a1/data_b_o_15_s0  (
	.D(\controller_3p3z_inst/spram_a1/mem[0] [15]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_dout [15])
);
defparam \controller_3p3z_inst/spram_a1/data_b_o_15_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a1/data_b_o_14_s0  (
	.D(\controller_3p3z_inst/spram_a1/mem[0] [14]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_dout [14])
);
defparam \controller_3p3z_inst/spram_a1/data_b_o_14_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a1/data_b_o_13_s0  (
	.D(\controller_3p3z_inst/spram_a1/mem[0] [13]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_dout [13])
);
defparam \controller_3p3z_inst/spram_a1/data_b_o_13_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a1/data_b_o_12_s0  (
	.D(\controller_3p3z_inst/spram_a1/mem[0] [12]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_dout [12])
);
defparam \controller_3p3z_inst/spram_a1/data_b_o_12_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a1/data_b_o_11_s0  (
	.D(\controller_3p3z_inst/spram_a1/mem[0] [11]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_dout [11])
);
defparam \controller_3p3z_inst/spram_a1/data_b_o_11_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a1/data_b_o_10_s0  (
	.D(\controller_3p3z_inst/spram_a1/mem[0] [10]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_dout [10])
);
defparam \controller_3p3z_inst/spram_a1/data_b_o_10_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a1/data_b_o_9_s0  (
	.D(\controller_3p3z_inst/spram_a1/mem[0] [9]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_dout [9])
);
defparam \controller_3p3z_inst/spram_a1/data_b_o_9_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a1/data_b_o_8_s0  (
	.D(\controller_3p3z_inst/spram_a1/mem[0] [8]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_dout [8])
);
defparam \controller_3p3z_inst/spram_a1/data_b_o_8_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a1/data_b_o_7_s0  (
	.D(\controller_3p3z_inst/spram_a1/mem[0] [7]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_dout [7])
);
defparam \controller_3p3z_inst/spram_a1/data_b_o_7_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a1/data_b_o_6_s0  (
	.D(\controller_3p3z_inst/spram_a1/mem[0] [6]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_dout [6])
);
defparam \controller_3p3z_inst/spram_a1/data_b_o_6_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a1/data_b_o_5_s0  (
	.D(\controller_3p3z_inst/spram_a1/mem[0] [5]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_dout [5])
);
defparam \controller_3p3z_inst/spram_a1/data_b_o_5_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a1/data_b_o_4_s0  (
	.D(\controller_3p3z_inst/spram_a1/mem[0] [4]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_dout [4])
);
defparam \controller_3p3z_inst/spram_a1/data_b_o_4_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a1/data_b_o_3_s0  (
	.D(\controller_3p3z_inst/spram_a1/mem[0] [3]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_dout [3])
);
defparam \controller_3p3z_inst/spram_a1/data_b_o_3_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a1/data_b_o_2_s0  (
	.D(\controller_3p3z_inst/spram_a1/mem[0] [2]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_dout [2])
);
defparam \controller_3p3z_inst/spram_a1/data_b_o_2_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a1/data_b_o_1_s0  (
	.D(\controller_3p3z_inst/spram_a1/mem[0] [1]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_dout [1])
);
defparam \controller_3p3z_inst/spram_a1/data_b_o_1_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a1/data_b_o_0_s0  (
	.D(\controller_3p3z_inst/spram_a1/mem[0] [0]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a1_dout [0])
);
defparam \controller_3p3z_inst/spram_a1/data_b_o_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a2/mem[0]_15_s0  (
	.D(\controller_3p3z_inst/ram_a2_din [15]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a2/mem[0] [15])
);
defparam \controller_3p3z_inst/spram_a2/mem[0]_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a2/mem[0]_14_s0  (
	.D(\controller_3p3z_inst/ram_a2_din [14]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a2/mem[0] [14])
);
defparam \controller_3p3z_inst/spram_a2/mem[0]_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a2/mem[0]_13_s0  (
	.D(\controller_3p3z_inst/ram_a2_din [13]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a2/mem[0] [13])
);
defparam \controller_3p3z_inst/spram_a2/mem[0]_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a2/mem[0]_12_s0  (
	.D(\controller_3p3z_inst/ram_a2_din [12]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a2/mem[0] [12])
);
defparam \controller_3p3z_inst/spram_a2/mem[0]_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a2/mem[0]_11_s0  (
	.D(\controller_3p3z_inst/ram_a2_din [11]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a2/mem[0] [11])
);
defparam \controller_3p3z_inst/spram_a2/mem[0]_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a2/mem[0]_10_s0  (
	.D(\controller_3p3z_inst/ram_a2_din [10]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a2/mem[0] [10])
);
defparam \controller_3p3z_inst/spram_a2/mem[0]_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a2/mem[0]_9_s0  (
	.D(\controller_3p3z_inst/ram_a2_din [9]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a2/mem[0] [9])
);
defparam \controller_3p3z_inst/spram_a2/mem[0]_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a2/mem[0]_8_s0  (
	.D(\controller_3p3z_inst/ram_a2_din [8]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a2/mem[0] [8])
);
defparam \controller_3p3z_inst/spram_a2/mem[0]_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a2/mem[0]_7_s0  (
	.D(\controller_3p3z_inst/ram_a2_din [7]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a2/mem[0] [7])
);
defparam \controller_3p3z_inst/spram_a2/mem[0]_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a2/mem[0]_6_s0  (
	.D(\controller_3p3z_inst/ram_a2_din [6]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a2/mem[0] [6])
);
defparam \controller_3p3z_inst/spram_a2/mem[0]_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a2/mem[0]_5_s0  (
	.D(\controller_3p3z_inst/ram_a2_din [5]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a2/mem[0] [5])
);
defparam \controller_3p3z_inst/spram_a2/mem[0]_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a2/mem[0]_4_s0  (
	.D(\controller_3p3z_inst/ram_a2_din [4]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a2/mem[0] [4])
);
defparam \controller_3p3z_inst/spram_a2/mem[0]_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a2/mem[0]_3_s0  (
	.D(\controller_3p3z_inst/ram_a2_din [3]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a2/mem[0] [3])
);
defparam \controller_3p3z_inst/spram_a2/mem[0]_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a2/mem[0]_2_s0  (
	.D(\controller_3p3z_inst/ram_a2_din [2]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a2/mem[0] [2])
);
defparam \controller_3p3z_inst/spram_a2/mem[0]_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a2/mem[0]_1_s0  (
	.D(\controller_3p3z_inst/ram_a2_din [1]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a2/mem[0] [1])
);
defparam \controller_3p3z_inst/spram_a2/mem[0]_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a2/mem[0]_0_s0  (
	.D(\controller_3p3z_inst/ram_a2_din [0]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a2/mem[0] [0])
);
defparam \controller_3p3z_inst/spram_a2/mem[0]_0_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a2/data_b_o_15_s0  (
	.D(\controller_3p3z_inst/spram_a2/mem[0] [15]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_dout [15])
);
defparam \controller_3p3z_inst/spram_a2/data_b_o_15_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a2/data_b_o_14_s0  (
	.D(\controller_3p3z_inst/spram_a2/mem[0] [14]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_dout [14])
);
defparam \controller_3p3z_inst/spram_a2/data_b_o_14_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a2/data_b_o_13_s0  (
	.D(\controller_3p3z_inst/spram_a2/mem[0] [13]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_dout [13])
);
defparam \controller_3p3z_inst/spram_a2/data_b_o_13_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a2/data_b_o_12_s0  (
	.D(\controller_3p3z_inst/spram_a2/mem[0] [12]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_dout [12])
);
defparam \controller_3p3z_inst/spram_a2/data_b_o_12_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a2/data_b_o_11_s0  (
	.D(\controller_3p3z_inst/spram_a2/mem[0] [11]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_dout [11])
);
defparam \controller_3p3z_inst/spram_a2/data_b_o_11_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a2/data_b_o_10_s0  (
	.D(\controller_3p3z_inst/spram_a2/mem[0] [10]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_dout [10])
);
defparam \controller_3p3z_inst/spram_a2/data_b_o_10_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a2/data_b_o_9_s0  (
	.D(\controller_3p3z_inst/spram_a2/mem[0] [9]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_dout [9])
);
defparam \controller_3p3z_inst/spram_a2/data_b_o_9_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a2/data_b_o_8_s0  (
	.D(\controller_3p3z_inst/spram_a2/mem[0] [8]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_dout [8])
);
defparam \controller_3p3z_inst/spram_a2/data_b_o_8_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a2/data_b_o_7_s0  (
	.D(\controller_3p3z_inst/spram_a2/mem[0] [7]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_dout [7])
);
defparam \controller_3p3z_inst/spram_a2/data_b_o_7_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a2/data_b_o_6_s0  (
	.D(\controller_3p3z_inst/spram_a2/mem[0] [6]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_dout [6])
);
defparam \controller_3p3z_inst/spram_a2/data_b_o_6_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a2/data_b_o_5_s0  (
	.D(\controller_3p3z_inst/spram_a2/mem[0] [5]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_dout [5])
);
defparam \controller_3p3z_inst/spram_a2/data_b_o_5_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a2/data_b_o_4_s0  (
	.D(\controller_3p3z_inst/spram_a2/mem[0] [4]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_dout [4])
);
defparam \controller_3p3z_inst/spram_a2/data_b_o_4_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a2/data_b_o_3_s0  (
	.D(\controller_3p3z_inst/spram_a2/mem[0] [3]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_dout [3])
);
defparam \controller_3p3z_inst/spram_a2/data_b_o_3_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a2/data_b_o_2_s0  (
	.D(\controller_3p3z_inst/spram_a2/mem[0] [2]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_dout [2])
);
defparam \controller_3p3z_inst/spram_a2/data_b_o_2_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a2/data_b_o_1_s0  (
	.D(\controller_3p3z_inst/spram_a2/mem[0] [1]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_dout [1])
);
defparam \controller_3p3z_inst/spram_a2/data_b_o_1_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a2/data_b_o_0_s0  (
	.D(\controller_3p3z_inst/spram_a2/mem[0] [0]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a2_dout [0])
);
defparam \controller_3p3z_inst/spram_a2/data_b_o_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a3/mem[0]_15_s0  (
	.D(\controller_3p3z_inst/ram_a3_din [15]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a3/mem[0] [15])
);
defparam \controller_3p3z_inst/spram_a3/mem[0]_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a3/mem[0]_14_s0  (
	.D(\controller_3p3z_inst/ram_a3_din [14]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a3/mem[0] [14])
);
defparam \controller_3p3z_inst/spram_a3/mem[0]_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a3/mem[0]_13_s0  (
	.D(\controller_3p3z_inst/ram_a3_din [13]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a3/mem[0] [13])
);
defparam \controller_3p3z_inst/spram_a3/mem[0]_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a3/mem[0]_12_s0  (
	.D(\controller_3p3z_inst/ram_a3_din [12]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a3/mem[0] [12])
);
defparam \controller_3p3z_inst/spram_a3/mem[0]_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a3/mem[0]_11_s0  (
	.D(\controller_3p3z_inst/ram_a3_din [11]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a3/mem[0] [11])
);
defparam \controller_3p3z_inst/spram_a3/mem[0]_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a3/mem[0]_10_s0  (
	.D(\controller_3p3z_inst/ram_a3_din [10]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a3/mem[0] [10])
);
defparam \controller_3p3z_inst/spram_a3/mem[0]_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a3/mem[0]_9_s0  (
	.D(\controller_3p3z_inst/ram_a3_din [9]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a3/mem[0] [9])
);
defparam \controller_3p3z_inst/spram_a3/mem[0]_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a3/mem[0]_8_s0  (
	.D(\controller_3p3z_inst/ram_a3_din [8]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a3/mem[0] [8])
);
defparam \controller_3p3z_inst/spram_a3/mem[0]_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a3/mem[0]_7_s0  (
	.D(\controller_3p3z_inst/ram_a3_din [7]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a3/mem[0] [7])
);
defparam \controller_3p3z_inst/spram_a3/mem[0]_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a3/mem[0]_6_s0  (
	.D(\controller_3p3z_inst/ram_a3_din [6]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a3/mem[0] [6])
);
defparam \controller_3p3z_inst/spram_a3/mem[0]_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a3/mem[0]_5_s0  (
	.D(\controller_3p3z_inst/ram_a3_din [5]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a3/mem[0] [5])
);
defparam \controller_3p3z_inst/spram_a3/mem[0]_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a3/mem[0]_4_s0  (
	.D(\controller_3p3z_inst/ram_a3_din [4]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a3/mem[0] [4])
);
defparam \controller_3p3z_inst/spram_a3/mem[0]_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a3/mem[0]_3_s0  (
	.D(\controller_3p3z_inst/ram_a3_din [3]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a3/mem[0] [3])
);
defparam \controller_3p3z_inst/spram_a3/mem[0]_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a3/mem[0]_2_s0  (
	.D(\controller_3p3z_inst/ram_a3_din [2]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a3/mem[0] [2])
);
defparam \controller_3p3z_inst/spram_a3/mem[0]_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a3/mem[0]_1_s0  (
	.D(\controller_3p3z_inst/ram_a3_din [1]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a3/mem[0] [1])
);
defparam \controller_3p3z_inst/spram_a3/mem[0]_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_a3/mem[0]_0_s0  (
	.D(\controller_3p3z_inst/ram_a3_din [0]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_a3/mem[0] [0])
);
defparam \controller_3p3z_inst/spram_a3/mem[0]_0_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a3/data_b_o_15_s0  (
	.D(\controller_3p3z_inst/spram_a3/mem[0] [15]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_dout [15])
);
defparam \controller_3p3z_inst/spram_a3/data_b_o_15_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a3/data_b_o_14_s0  (
	.D(\controller_3p3z_inst/spram_a3/mem[0] [14]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_dout [14])
);
defparam \controller_3p3z_inst/spram_a3/data_b_o_14_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a3/data_b_o_13_s0  (
	.D(\controller_3p3z_inst/spram_a3/mem[0] [13]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_dout [13])
);
defparam \controller_3p3z_inst/spram_a3/data_b_o_13_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a3/data_b_o_12_s0  (
	.D(\controller_3p3z_inst/spram_a3/mem[0] [12]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_dout [12])
);
defparam \controller_3p3z_inst/spram_a3/data_b_o_12_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a3/data_b_o_11_s0  (
	.D(\controller_3p3z_inst/spram_a3/mem[0] [11]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_dout [11])
);
defparam \controller_3p3z_inst/spram_a3/data_b_o_11_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a3/data_b_o_10_s0  (
	.D(\controller_3p3z_inst/spram_a3/mem[0] [10]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_dout [10])
);
defparam \controller_3p3z_inst/spram_a3/data_b_o_10_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a3/data_b_o_9_s0  (
	.D(\controller_3p3z_inst/spram_a3/mem[0] [9]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_dout [9])
);
defparam \controller_3p3z_inst/spram_a3/data_b_o_9_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a3/data_b_o_8_s0  (
	.D(\controller_3p3z_inst/spram_a3/mem[0] [8]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_dout [8])
);
defparam \controller_3p3z_inst/spram_a3/data_b_o_8_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a3/data_b_o_7_s0  (
	.D(\controller_3p3z_inst/spram_a3/mem[0] [7]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_dout [7])
);
defparam \controller_3p3z_inst/spram_a3/data_b_o_7_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a3/data_b_o_6_s0  (
	.D(\controller_3p3z_inst/spram_a3/mem[0] [6]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_dout [6])
);
defparam \controller_3p3z_inst/spram_a3/data_b_o_6_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a3/data_b_o_5_s0  (
	.D(\controller_3p3z_inst/spram_a3/mem[0] [5]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_dout [5])
);
defparam \controller_3p3z_inst/spram_a3/data_b_o_5_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a3/data_b_o_4_s0  (
	.D(\controller_3p3z_inst/spram_a3/mem[0] [4]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_dout [4])
);
defparam \controller_3p3z_inst/spram_a3/data_b_o_4_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a3/data_b_o_3_s0  (
	.D(\controller_3p3z_inst/spram_a3/mem[0] [3]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_dout [3])
);
defparam \controller_3p3z_inst/spram_a3/data_b_o_3_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a3/data_b_o_2_s0  (
	.D(\controller_3p3z_inst/spram_a3/mem[0] [2]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_dout [2])
);
defparam \controller_3p3z_inst/spram_a3/data_b_o_2_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a3/data_b_o_1_s0  (
	.D(\controller_3p3z_inst/spram_a3/mem[0] [1]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_dout [1])
);
defparam \controller_3p3z_inst/spram_a3/data_b_o_1_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_a3/data_b_o_0_s0  (
	.D(\controller_3p3z_inst/spram_a3/mem[0] [0]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_a3_dout [0])
);
defparam \controller_3p3z_inst/spram_a3/data_b_o_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b0/mem[0]_15_s0  (
	.D(\controller_3p3z_inst/ram_b0_din [15]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b0/mem[0] [15])
);
defparam \controller_3p3z_inst/spram_b0/mem[0]_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b0/mem[0]_14_s0  (
	.D(\controller_3p3z_inst/ram_b0_din [14]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b0/mem[0] [14])
);
defparam \controller_3p3z_inst/spram_b0/mem[0]_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b0/mem[0]_13_s0  (
	.D(\controller_3p3z_inst/ram_b0_din [13]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b0/mem[0] [13])
);
defparam \controller_3p3z_inst/spram_b0/mem[0]_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b0/mem[0]_12_s0  (
	.D(\controller_3p3z_inst/ram_b0_din [12]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b0/mem[0] [12])
);
defparam \controller_3p3z_inst/spram_b0/mem[0]_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b0/mem[0]_11_s0  (
	.D(\controller_3p3z_inst/ram_b0_din [11]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b0/mem[0] [11])
);
defparam \controller_3p3z_inst/spram_b0/mem[0]_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b0/mem[0]_10_s0  (
	.D(\controller_3p3z_inst/ram_b0_din [10]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b0/mem[0] [10])
);
defparam \controller_3p3z_inst/spram_b0/mem[0]_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b0/mem[0]_9_s0  (
	.D(\controller_3p3z_inst/ram_b0_din [9]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b0/mem[0] [9])
);
defparam \controller_3p3z_inst/spram_b0/mem[0]_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b0/mem[0]_8_s0  (
	.D(\controller_3p3z_inst/ram_b0_din [8]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b0/mem[0] [8])
);
defparam \controller_3p3z_inst/spram_b0/mem[0]_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b0/mem[0]_7_s0  (
	.D(\controller_3p3z_inst/ram_b0_din [7]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b0/mem[0] [7])
);
defparam \controller_3p3z_inst/spram_b0/mem[0]_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b0/mem[0]_6_s0  (
	.D(\controller_3p3z_inst/ram_b0_din [6]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b0/mem[0] [6])
);
defparam \controller_3p3z_inst/spram_b0/mem[0]_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b0/mem[0]_5_s0  (
	.D(\controller_3p3z_inst/ram_b0_din [5]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b0/mem[0] [5])
);
defparam \controller_3p3z_inst/spram_b0/mem[0]_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b0/mem[0]_4_s0  (
	.D(\controller_3p3z_inst/ram_b0_din [4]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b0/mem[0] [4])
);
defparam \controller_3p3z_inst/spram_b0/mem[0]_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b0/mem[0]_3_s0  (
	.D(\controller_3p3z_inst/ram_b0_din [3]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b0/mem[0] [3])
);
defparam \controller_3p3z_inst/spram_b0/mem[0]_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b0/mem[0]_2_s0  (
	.D(\controller_3p3z_inst/ram_b0_din [2]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b0/mem[0] [2])
);
defparam \controller_3p3z_inst/spram_b0/mem[0]_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b0/mem[0]_1_s0  (
	.D(\controller_3p3z_inst/ram_b0_din [1]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b0/mem[0] [1])
);
defparam \controller_3p3z_inst/spram_b0/mem[0]_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b0/mem[0]_0_s0  (
	.D(\controller_3p3z_inst/ram_b0_din [0]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b0/mem[0] [0])
);
defparam \controller_3p3z_inst/spram_b0/mem[0]_0_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b0/data_b_o_15_s0  (
	.D(\controller_3p3z_inst/spram_b0/mem[0] [15]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_dout [15])
);
defparam \controller_3p3z_inst/spram_b0/data_b_o_15_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b0/data_b_o_14_s0  (
	.D(\controller_3p3z_inst/spram_b0/mem[0] [14]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_dout [14])
);
defparam \controller_3p3z_inst/spram_b0/data_b_o_14_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b0/data_b_o_13_s0  (
	.D(\controller_3p3z_inst/spram_b0/mem[0] [13]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_dout [13])
);
defparam \controller_3p3z_inst/spram_b0/data_b_o_13_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b0/data_b_o_12_s0  (
	.D(\controller_3p3z_inst/spram_b0/mem[0] [12]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_dout [12])
);
defparam \controller_3p3z_inst/spram_b0/data_b_o_12_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b0/data_b_o_11_s0  (
	.D(\controller_3p3z_inst/spram_b0/mem[0] [11]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_dout [11])
);
defparam \controller_3p3z_inst/spram_b0/data_b_o_11_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b0/data_b_o_10_s0  (
	.D(\controller_3p3z_inst/spram_b0/mem[0] [10]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_dout [10])
);
defparam \controller_3p3z_inst/spram_b0/data_b_o_10_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b0/data_b_o_9_s0  (
	.D(\controller_3p3z_inst/spram_b0/mem[0] [9]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_dout [9])
);
defparam \controller_3p3z_inst/spram_b0/data_b_o_9_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b0/data_b_o_8_s0  (
	.D(\controller_3p3z_inst/spram_b0/mem[0] [8]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_dout [8])
);
defparam \controller_3p3z_inst/spram_b0/data_b_o_8_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b0/data_b_o_7_s0  (
	.D(\controller_3p3z_inst/spram_b0/mem[0] [7]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_dout [7])
);
defparam \controller_3p3z_inst/spram_b0/data_b_o_7_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b0/data_b_o_6_s0  (
	.D(\controller_3p3z_inst/spram_b0/mem[0] [6]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_dout [6])
);
defparam \controller_3p3z_inst/spram_b0/data_b_o_6_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b0/data_b_o_5_s0  (
	.D(\controller_3p3z_inst/spram_b0/mem[0] [5]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_dout [5])
);
defparam \controller_3p3z_inst/spram_b0/data_b_o_5_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b0/data_b_o_4_s0  (
	.D(\controller_3p3z_inst/spram_b0/mem[0] [4]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_dout [4])
);
defparam \controller_3p3z_inst/spram_b0/data_b_o_4_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b0/data_b_o_3_s0  (
	.D(\controller_3p3z_inst/spram_b0/mem[0] [3]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_dout [3])
);
defparam \controller_3p3z_inst/spram_b0/data_b_o_3_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b0/data_b_o_2_s0  (
	.D(\controller_3p3z_inst/spram_b0/mem[0] [2]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_dout [2])
);
defparam \controller_3p3z_inst/spram_b0/data_b_o_2_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b0/data_b_o_1_s0  (
	.D(\controller_3p3z_inst/spram_b0/mem[0] [1]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_dout [1])
);
defparam \controller_3p3z_inst/spram_b0/data_b_o_1_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b0/data_b_o_0_s0  (
	.D(\controller_3p3z_inst/spram_b0/mem[0] [0]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b0_dout [0])
);
defparam \controller_3p3z_inst/spram_b0/data_b_o_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b1/mem[0]_15_s0  (
	.D(\controller_3p3z_inst/ram_b1_din [15]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b1/mem[0] [15])
);
defparam \controller_3p3z_inst/spram_b1/mem[0]_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b1/mem[0]_14_s0  (
	.D(\controller_3p3z_inst/ram_b1_din [14]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b1/mem[0] [14])
);
defparam \controller_3p3z_inst/spram_b1/mem[0]_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b1/mem[0]_13_s0  (
	.D(\controller_3p3z_inst/ram_b1_din [13]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b1/mem[0] [13])
);
defparam \controller_3p3z_inst/spram_b1/mem[0]_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b1/mem[0]_12_s0  (
	.D(\controller_3p3z_inst/ram_b1_din [12]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b1/mem[0] [12])
);
defparam \controller_3p3z_inst/spram_b1/mem[0]_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b1/mem[0]_11_s0  (
	.D(\controller_3p3z_inst/ram_b1_din [11]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b1/mem[0] [11])
);
defparam \controller_3p3z_inst/spram_b1/mem[0]_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b1/mem[0]_10_s0  (
	.D(\controller_3p3z_inst/ram_b1_din [10]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b1/mem[0] [10])
);
defparam \controller_3p3z_inst/spram_b1/mem[0]_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b1/mem[0]_9_s0  (
	.D(\controller_3p3z_inst/ram_b1_din [9]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b1/mem[0] [9])
);
defparam \controller_3p3z_inst/spram_b1/mem[0]_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b1/mem[0]_8_s0  (
	.D(\controller_3p3z_inst/ram_b1_din [8]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b1/mem[0] [8])
);
defparam \controller_3p3z_inst/spram_b1/mem[0]_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b1/mem[0]_7_s0  (
	.D(\controller_3p3z_inst/ram_b1_din [7]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b1/mem[0] [7])
);
defparam \controller_3p3z_inst/spram_b1/mem[0]_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b1/mem[0]_6_s0  (
	.D(\controller_3p3z_inst/ram_b1_din [6]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b1/mem[0] [6])
);
defparam \controller_3p3z_inst/spram_b1/mem[0]_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b1/mem[0]_5_s0  (
	.D(\controller_3p3z_inst/ram_b1_din [5]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b1/mem[0] [5])
);
defparam \controller_3p3z_inst/spram_b1/mem[0]_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b1/mem[0]_4_s0  (
	.D(\controller_3p3z_inst/ram_b1_din [4]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b1/mem[0] [4])
);
defparam \controller_3p3z_inst/spram_b1/mem[0]_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b1/mem[0]_3_s0  (
	.D(\controller_3p3z_inst/ram_b1_din [3]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b1/mem[0] [3])
);
defparam \controller_3p3z_inst/spram_b1/mem[0]_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b1/mem[0]_2_s0  (
	.D(\controller_3p3z_inst/ram_b1_din [2]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b1/mem[0] [2])
);
defparam \controller_3p3z_inst/spram_b1/mem[0]_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b1/mem[0]_1_s0  (
	.D(\controller_3p3z_inst/ram_b1_din [1]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b1/mem[0] [1])
);
defparam \controller_3p3z_inst/spram_b1/mem[0]_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b1/mem[0]_0_s0  (
	.D(\controller_3p3z_inst/ram_b1_din [0]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b1/mem[0] [0])
);
defparam \controller_3p3z_inst/spram_b1/mem[0]_0_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b1/data_b_o_15_s0  (
	.D(\controller_3p3z_inst/spram_b1/mem[0] [15]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_dout [15])
);
defparam \controller_3p3z_inst/spram_b1/data_b_o_15_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b1/data_b_o_14_s0  (
	.D(\controller_3p3z_inst/spram_b1/mem[0] [14]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_dout [14])
);
defparam \controller_3p3z_inst/spram_b1/data_b_o_14_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b1/data_b_o_13_s0  (
	.D(\controller_3p3z_inst/spram_b1/mem[0] [13]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_dout [13])
);
defparam \controller_3p3z_inst/spram_b1/data_b_o_13_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b1/data_b_o_12_s0  (
	.D(\controller_3p3z_inst/spram_b1/mem[0] [12]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_dout [12])
);
defparam \controller_3p3z_inst/spram_b1/data_b_o_12_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b1/data_b_o_11_s0  (
	.D(\controller_3p3z_inst/spram_b1/mem[0] [11]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_dout [11])
);
defparam \controller_3p3z_inst/spram_b1/data_b_o_11_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b1/data_b_o_10_s0  (
	.D(\controller_3p3z_inst/spram_b1/mem[0] [10]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_dout [10])
);
defparam \controller_3p3z_inst/spram_b1/data_b_o_10_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b1/data_b_o_9_s0  (
	.D(\controller_3p3z_inst/spram_b1/mem[0] [9]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_dout [9])
);
defparam \controller_3p3z_inst/spram_b1/data_b_o_9_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b1/data_b_o_8_s0  (
	.D(\controller_3p3z_inst/spram_b1/mem[0] [8]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_dout [8])
);
defparam \controller_3p3z_inst/spram_b1/data_b_o_8_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b1/data_b_o_7_s0  (
	.D(\controller_3p3z_inst/spram_b1/mem[0] [7]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_dout [7])
);
defparam \controller_3p3z_inst/spram_b1/data_b_o_7_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b1/data_b_o_6_s0  (
	.D(\controller_3p3z_inst/spram_b1/mem[0] [6]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_dout [6])
);
defparam \controller_3p3z_inst/spram_b1/data_b_o_6_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b1/data_b_o_5_s0  (
	.D(\controller_3p3z_inst/spram_b1/mem[0] [5]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_dout [5])
);
defparam \controller_3p3z_inst/spram_b1/data_b_o_5_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b1/data_b_o_4_s0  (
	.D(\controller_3p3z_inst/spram_b1/mem[0] [4]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_dout [4])
);
defparam \controller_3p3z_inst/spram_b1/data_b_o_4_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b1/data_b_o_3_s0  (
	.D(\controller_3p3z_inst/spram_b1/mem[0] [3]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_dout [3])
);
defparam \controller_3p3z_inst/spram_b1/data_b_o_3_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b1/data_b_o_2_s0  (
	.D(\controller_3p3z_inst/spram_b1/mem[0] [2]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_dout [2])
);
defparam \controller_3p3z_inst/spram_b1/data_b_o_2_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b1/data_b_o_1_s0  (
	.D(\controller_3p3z_inst/spram_b1/mem[0] [1]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_dout [1])
);
defparam \controller_3p3z_inst/spram_b1/data_b_o_1_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b1/data_b_o_0_s0  (
	.D(\controller_3p3z_inst/spram_b1/mem[0] [0]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b1_dout [0])
);
defparam \controller_3p3z_inst/spram_b1/data_b_o_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b2/mem[0]_15_s0  (
	.D(\controller_3p3z_inst/ram_b2_din [15]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b2/mem[0] [15])
);
defparam \controller_3p3z_inst/spram_b2/mem[0]_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b2/mem[0]_14_s0  (
	.D(\controller_3p3z_inst/ram_b2_din [14]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b2/mem[0] [14])
);
defparam \controller_3p3z_inst/spram_b2/mem[0]_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b2/mem[0]_13_s0  (
	.D(\controller_3p3z_inst/ram_b2_din [13]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b2/mem[0] [13])
);
defparam \controller_3p3z_inst/spram_b2/mem[0]_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b2/mem[0]_12_s0  (
	.D(\controller_3p3z_inst/ram_b2_din [12]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b2/mem[0] [12])
);
defparam \controller_3p3z_inst/spram_b2/mem[0]_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b2/mem[0]_11_s0  (
	.D(\controller_3p3z_inst/ram_b2_din [11]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b2/mem[0] [11])
);
defparam \controller_3p3z_inst/spram_b2/mem[0]_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b2/mem[0]_10_s0  (
	.D(\controller_3p3z_inst/ram_b2_din [10]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b2/mem[0] [10])
);
defparam \controller_3p3z_inst/spram_b2/mem[0]_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b2/mem[0]_9_s0  (
	.D(\controller_3p3z_inst/ram_b2_din [9]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b2/mem[0] [9])
);
defparam \controller_3p3z_inst/spram_b2/mem[0]_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b2/mem[0]_8_s0  (
	.D(\controller_3p3z_inst/ram_b2_din [8]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b2/mem[0] [8])
);
defparam \controller_3p3z_inst/spram_b2/mem[0]_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b2/mem[0]_7_s0  (
	.D(\controller_3p3z_inst/ram_b2_din [7]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b2/mem[0] [7])
);
defparam \controller_3p3z_inst/spram_b2/mem[0]_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b2/mem[0]_6_s0  (
	.D(\controller_3p3z_inst/ram_b2_din [6]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b2/mem[0] [6])
);
defparam \controller_3p3z_inst/spram_b2/mem[0]_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b2/mem[0]_5_s0  (
	.D(\controller_3p3z_inst/ram_b2_din [5]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b2/mem[0] [5])
);
defparam \controller_3p3z_inst/spram_b2/mem[0]_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b2/mem[0]_4_s0  (
	.D(\controller_3p3z_inst/ram_b2_din [4]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b2/mem[0] [4])
);
defparam \controller_3p3z_inst/spram_b2/mem[0]_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b2/mem[0]_3_s0  (
	.D(\controller_3p3z_inst/ram_b2_din [3]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b2/mem[0] [3])
);
defparam \controller_3p3z_inst/spram_b2/mem[0]_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b2/mem[0]_2_s0  (
	.D(\controller_3p3z_inst/ram_b2_din [2]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b2/mem[0] [2])
);
defparam \controller_3p3z_inst/spram_b2/mem[0]_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b2/mem[0]_1_s0  (
	.D(\controller_3p3z_inst/ram_b2_din [1]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b2/mem[0] [1])
);
defparam \controller_3p3z_inst/spram_b2/mem[0]_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_b2/mem[0]_0_s0  (
	.D(\controller_3p3z_inst/ram_b2_din [0]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_b2/mem[0] [0])
);
defparam \controller_3p3z_inst/spram_b2/mem[0]_0_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b2/data_b_o_15_s0  (
	.D(\controller_3p3z_inst/spram_b2/mem[0] [15]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_dout [15])
);
defparam \controller_3p3z_inst/spram_b2/data_b_o_15_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b2/data_b_o_14_s0  (
	.D(\controller_3p3z_inst/spram_b2/mem[0] [14]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_dout [14])
);
defparam \controller_3p3z_inst/spram_b2/data_b_o_14_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b2/data_b_o_13_s0  (
	.D(\controller_3p3z_inst/spram_b2/mem[0] [13]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_dout [13])
);
defparam \controller_3p3z_inst/spram_b2/data_b_o_13_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b2/data_b_o_12_s0  (
	.D(\controller_3p3z_inst/spram_b2/mem[0] [12]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_dout [12])
);
defparam \controller_3p3z_inst/spram_b2/data_b_o_12_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b2/data_b_o_11_s0  (
	.D(\controller_3p3z_inst/spram_b2/mem[0] [11]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_dout [11])
);
defparam \controller_3p3z_inst/spram_b2/data_b_o_11_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b2/data_b_o_10_s0  (
	.D(\controller_3p3z_inst/spram_b2/mem[0] [10]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_dout [10])
);
defparam \controller_3p3z_inst/spram_b2/data_b_o_10_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b2/data_b_o_9_s0  (
	.D(\controller_3p3z_inst/spram_b2/mem[0] [9]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_dout [9])
);
defparam \controller_3p3z_inst/spram_b2/data_b_o_9_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b2/data_b_o_8_s0  (
	.D(\controller_3p3z_inst/spram_b2/mem[0] [8]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_dout [8])
);
defparam \controller_3p3z_inst/spram_b2/data_b_o_8_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b2/data_b_o_7_s0  (
	.D(\controller_3p3z_inst/spram_b2/mem[0] [7]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_dout [7])
);
defparam \controller_3p3z_inst/spram_b2/data_b_o_7_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b2/data_b_o_6_s0  (
	.D(\controller_3p3z_inst/spram_b2/mem[0] [6]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_dout [6])
);
defparam \controller_3p3z_inst/spram_b2/data_b_o_6_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b2/data_b_o_5_s0  (
	.D(\controller_3p3z_inst/spram_b2/mem[0] [5]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_dout [5])
);
defparam \controller_3p3z_inst/spram_b2/data_b_o_5_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b2/data_b_o_4_s0  (
	.D(\controller_3p3z_inst/spram_b2/mem[0] [4]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_dout [4])
);
defparam \controller_3p3z_inst/spram_b2/data_b_o_4_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b2/data_b_o_3_s0  (
	.D(\controller_3p3z_inst/spram_b2/mem[0] [3]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_dout [3])
);
defparam \controller_3p3z_inst/spram_b2/data_b_o_3_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b2/data_b_o_2_s0  (
	.D(\controller_3p3z_inst/spram_b2/mem[0] [2]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_dout [2])
);
defparam \controller_3p3z_inst/spram_b2/data_b_o_2_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b2/data_b_o_1_s0  (
	.D(\controller_3p3z_inst/spram_b2/mem[0] [1]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_dout [1])
);
defparam \controller_3p3z_inst/spram_b2/data_b_o_1_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_b2/data_b_o_0_s0  (
	.D(\controller_3p3z_inst/spram_b2/mem[0] [0]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_b2_dout [0])
);
defparam \controller_3p3z_inst/spram_b2/data_b_o_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_max/mem[0]_15_s0  (
	.D(\controller_3p3z_inst/ram_max_din [15]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_max/mem[0] [15])
);
defparam \controller_3p3z_inst/spram_max/mem[0]_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_max/mem[0]_14_s0  (
	.D(\controller_3p3z_inst/ram_max_din [14]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_max/mem[0] [14])
);
defparam \controller_3p3z_inst/spram_max/mem[0]_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_max/mem[0]_13_s0  (
	.D(\controller_3p3z_inst/ram_max_din [13]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_max/mem[0] [13])
);
defparam \controller_3p3z_inst/spram_max/mem[0]_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_max/mem[0]_12_s0  (
	.D(\controller_3p3z_inst/ram_max_din [12]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_max/mem[0] [12])
);
defparam \controller_3p3z_inst/spram_max/mem[0]_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_max/mem[0]_11_s0  (
	.D(\controller_3p3z_inst/ram_max_din [11]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_max/mem[0] [11])
);
defparam \controller_3p3z_inst/spram_max/mem[0]_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_max/mem[0]_10_s0  (
	.D(\controller_3p3z_inst/ram_max_din [10]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_max/mem[0] [10])
);
defparam \controller_3p3z_inst/spram_max/mem[0]_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_max/mem[0]_9_s0  (
	.D(\controller_3p3z_inst/ram_max_din [9]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_max/mem[0] [9])
);
defparam \controller_3p3z_inst/spram_max/mem[0]_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_max/mem[0]_8_s0  (
	.D(\controller_3p3z_inst/ram_max_din [8]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_max/mem[0] [8])
);
defparam \controller_3p3z_inst/spram_max/mem[0]_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_max/mem[0]_7_s0  (
	.D(\controller_3p3z_inst/ram_max_din [7]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_max/mem[0] [7])
);
defparam \controller_3p3z_inst/spram_max/mem[0]_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_max/mem[0]_6_s0  (
	.D(\controller_3p3z_inst/ram_max_din [6]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_max/mem[0] [6])
);
defparam \controller_3p3z_inst/spram_max/mem[0]_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_max/mem[0]_5_s0  (
	.D(\controller_3p3z_inst/ram_max_din [5]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_max/mem[0] [5])
);
defparam \controller_3p3z_inst/spram_max/mem[0]_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_max/mem[0]_4_s0  (
	.D(\controller_3p3z_inst/ram_max_din [4]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_max/mem[0] [4])
);
defparam \controller_3p3z_inst/spram_max/mem[0]_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_max/mem[0]_3_s0  (
	.D(\controller_3p3z_inst/ram_max_din [3]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_max/mem[0] [3])
);
defparam \controller_3p3z_inst/spram_max/mem[0]_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_max/mem[0]_2_s0  (
	.D(\controller_3p3z_inst/ram_max_din [2]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_max/mem[0] [2])
);
defparam \controller_3p3z_inst/spram_max/mem[0]_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_max/mem[0]_1_s0  (
	.D(\controller_3p3z_inst/ram_max_din [1]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_max/mem[0] [1])
);
defparam \controller_3p3z_inst/spram_max/mem[0]_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_max/mem[0]_0_s0  (
	.D(\controller_3p3z_inst/ram_max_din [0]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_max/mem[0] [0])
);
defparam \controller_3p3z_inst/spram_max/mem[0]_0_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_max/data_b_o_15_s0  (
	.D(\controller_3p3z_inst/spram_max/mem[0] [15]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_dout [15])
);
defparam \controller_3p3z_inst/spram_max/data_b_o_15_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_max/data_b_o_14_s0  (
	.D(\controller_3p3z_inst/spram_max/mem[0] [14]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_dout [14])
);
defparam \controller_3p3z_inst/spram_max/data_b_o_14_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_max/data_b_o_13_s0  (
	.D(\controller_3p3z_inst/spram_max/mem[0] [13]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_dout [13])
);
defparam \controller_3p3z_inst/spram_max/data_b_o_13_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_max/data_b_o_12_s0  (
	.D(\controller_3p3z_inst/spram_max/mem[0] [12]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_dout [12])
);
defparam \controller_3p3z_inst/spram_max/data_b_o_12_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_max/data_b_o_11_s0  (
	.D(\controller_3p3z_inst/spram_max/mem[0] [11]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_dout [11])
);
defparam \controller_3p3z_inst/spram_max/data_b_o_11_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_max/data_b_o_10_s0  (
	.D(\controller_3p3z_inst/spram_max/mem[0] [10]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_dout [10])
);
defparam \controller_3p3z_inst/spram_max/data_b_o_10_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_max/data_b_o_9_s0  (
	.D(\controller_3p3z_inst/spram_max/mem[0] [9]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_dout [9])
);
defparam \controller_3p3z_inst/spram_max/data_b_o_9_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_max/data_b_o_8_s0  (
	.D(\controller_3p3z_inst/spram_max/mem[0] [8]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_dout [8])
);
defparam \controller_3p3z_inst/spram_max/data_b_o_8_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_max/data_b_o_7_s0  (
	.D(\controller_3p3z_inst/spram_max/mem[0] [7]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_dout [7])
);
defparam \controller_3p3z_inst/spram_max/data_b_o_7_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_max/data_b_o_6_s0  (
	.D(\controller_3p3z_inst/spram_max/mem[0] [6]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_dout [6])
);
defparam \controller_3p3z_inst/spram_max/data_b_o_6_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_max/data_b_o_5_s0  (
	.D(\controller_3p3z_inst/spram_max/mem[0] [5]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_dout [5])
);
defparam \controller_3p3z_inst/spram_max/data_b_o_5_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_max/data_b_o_4_s0  (
	.D(\controller_3p3z_inst/spram_max/mem[0] [4]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_dout [4])
);
defparam \controller_3p3z_inst/spram_max/data_b_o_4_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_max/data_b_o_3_s0  (
	.D(\controller_3p3z_inst/spram_max/mem[0] [3]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_dout [3])
);
defparam \controller_3p3z_inst/spram_max/data_b_o_3_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_max/data_b_o_2_s0  (
	.D(\controller_3p3z_inst/spram_max/mem[0] [2]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_dout [2])
);
defparam \controller_3p3z_inst/spram_max/data_b_o_2_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_max/data_b_o_1_s0  (
	.D(\controller_3p3z_inst/spram_max/mem[0] [1]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_dout [1])
);
defparam \controller_3p3z_inst/spram_max/data_b_o_1_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_max/data_b_o_0_s0  (
	.D(\controller_3p3z_inst/spram_max/mem[0] [0]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_max_dout [0])
);
defparam \controller_3p3z_inst/spram_max/data_b_o_0_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_min/mem[0]_15_s0  (
	.D(\controller_3p3z_inst/ram_min_din [15]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_min/mem[0] [15])
);
defparam \controller_3p3z_inst/spram_min/mem[0]_15_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_min/mem[0]_14_s0  (
	.D(\controller_3p3z_inst/ram_min_din [14]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_min/mem[0] [14])
);
defparam \controller_3p3z_inst/spram_min/mem[0]_14_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_min/mem[0]_13_s0  (
	.D(\controller_3p3z_inst/ram_min_din [13]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_min/mem[0] [13])
);
defparam \controller_3p3z_inst/spram_min/mem[0]_13_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_min/mem[0]_12_s0  (
	.D(\controller_3p3z_inst/ram_min_din [12]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_min/mem[0] [12])
);
defparam \controller_3p3z_inst/spram_min/mem[0]_12_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_min/mem[0]_11_s0  (
	.D(\controller_3p3z_inst/ram_min_din [11]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_min/mem[0] [11])
);
defparam \controller_3p3z_inst/spram_min/mem[0]_11_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_min/mem[0]_10_s0  (
	.D(\controller_3p3z_inst/ram_min_din [10]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_min/mem[0] [10])
);
defparam \controller_3p3z_inst/spram_min/mem[0]_10_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_min/mem[0]_9_s0  (
	.D(\controller_3p3z_inst/ram_min_din [9]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_min/mem[0] [9])
);
defparam \controller_3p3z_inst/spram_min/mem[0]_9_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_min/mem[0]_8_s0  (
	.D(\controller_3p3z_inst/ram_min_din [8]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_min/mem[0] [8])
);
defparam \controller_3p3z_inst/spram_min/mem[0]_8_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_min/mem[0]_7_s0  (
	.D(\controller_3p3z_inst/ram_min_din [7]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_min/mem[0] [7])
);
defparam \controller_3p3z_inst/spram_min/mem[0]_7_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_min/mem[0]_6_s0  (
	.D(\controller_3p3z_inst/ram_min_din [6]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_min/mem[0] [6])
);
defparam \controller_3p3z_inst/spram_min/mem[0]_6_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_min/mem[0]_5_s0  (
	.D(\controller_3p3z_inst/ram_min_din [5]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_min/mem[0] [5])
);
defparam \controller_3p3z_inst/spram_min/mem[0]_5_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_min/mem[0]_4_s0  (
	.D(\controller_3p3z_inst/ram_min_din [4]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_min/mem[0] [4])
);
defparam \controller_3p3z_inst/spram_min/mem[0]_4_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_min/mem[0]_3_s0  (
	.D(\controller_3p3z_inst/ram_min_din [3]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_min/mem[0] [3])
);
defparam \controller_3p3z_inst/spram_min/mem[0]_3_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_min/mem[0]_2_s0  (
	.D(\controller_3p3z_inst/ram_min_din [2]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_min/mem[0] [2])
);
defparam \controller_3p3z_inst/spram_min/mem[0]_2_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_min/mem[0]_1_s0  (
	.D(\controller_3p3z_inst/ram_min_din [1]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_min/mem[0] [1])
);
defparam \controller_3p3z_inst/spram_min/mem[0]_1_s0 .INIT=1'b0;
DFFCE \controller_3p3z_inst/spram_min/mem[0]_0_s0  (
	.D(\controller_3p3z_inst/ram_min_din [0]),
	.CLK(clk),
	.CE(\controller_3p3z_inst/n189_3 ),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/spram_min/mem[0] [0])
);
defparam \controller_3p3z_inst/spram_min/mem[0]_0_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_min/data_b_o_15_s0  (
	.D(\controller_3p3z_inst/spram_min/mem[0] [15]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_dout [15])
);
defparam \controller_3p3z_inst/spram_min/data_b_o_15_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_min/data_b_o_14_s0  (
	.D(\controller_3p3z_inst/spram_min/mem[0] [14]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_dout [14])
);
defparam \controller_3p3z_inst/spram_min/data_b_o_14_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_min/data_b_o_13_s0  (
	.D(\controller_3p3z_inst/spram_min/mem[0] [13]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_dout [13])
);
defparam \controller_3p3z_inst/spram_min/data_b_o_13_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_min/data_b_o_12_s0  (
	.D(\controller_3p3z_inst/spram_min/mem[0] [12]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_dout [12])
);
defparam \controller_3p3z_inst/spram_min/data_b_o_12_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_min/data_b_o_11_s0  (
	.D(\controller_3p3z_inst/spram_min/mem[0] [11]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_dout [11])
);
defparam \controller_3p3z_inst/spram_min/data_b_o_11_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_min/data_b_o_10_s0  (
	.D(\controller_3p3z_inst/spram_min/mem[0] [10]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_dout [10])
);
defparam \controller_3p3z_inst/spram_min/data_b_o_10_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_min/data_b_o_9_s0  (
	.D(\controller_3p3z_inst/spram_min/mem[0] [9]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_dout [9])
);
defparam \controller_3p3z_inst/spram_min/data_b_o_9_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_min/data_b_o_8_s0  (
	.D(\controller_3p3z_inst/spram_min/mem[0] [8]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_dout [8])
);
defparam \controller_3p3z_inst/spram_min/data_b_o_8_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_min/data_b_o_7_s0  (
	.D(\controller_3p3z_inst/spram_min/mem[0] [7]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_dout [7])
);
defparam \controller_3p3z_inst/spram_min/data_b_o_7_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_min/data_b_o_6_s0  (
	.D(\controller_3p3z_inst/spram_min/mem[0] [6]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_dout [6])
);
defparam \controller_3p3z_inst/spram_min/data_b_o_6_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_min/data_b_o_5_s0  (
	.D(\controller_3p3z_inst/spram_min/mem[0] [5]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_dout [5])
);
defparam \controller_3p3z_inst/spram_min/data_b_o_5_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_min/data_b_o_4_s0  (
	.D(\controller_3p3z_inst/spram_min/mem[0] [4]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_dout [4])
);
defparam \controller_3p3z_inst/spram_min/data_b_o_4_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_min/data_b_o_3_s0  (
	.D(\controller_3p3z_inst/spram_min/mem[0] [3]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_dout [3])
);
defparam \controller_3p3z_inst/spram_min/data_b_o_3_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_min/data_b_o_2_s0  (
	.D(\controller_3p3z_inst/spram_min/mem[0] [2]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_dout [2])
);
defparam \controller_3p3z_inst/spram_min/data_b_o_2_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_min/data_b_o_1_s0  (
	.D(\controller_3p3z_inst/spram_min/mem[0] [1]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_dout [1])
);
defparam \controller_3p3z_inst/spram_min/data_b_o_1_s0 .INIT=1'b0;
DFFC \controller_3p3z_inst/spram_min/data_b_o_0_s0  (
	.D(\controller_3p3z_inst/spram_min/mem[0] [0]),
	.CLK(clk),
	.CLEAR(\controller_3p3z_inst/n6_6 ),
	.Q(\controller_3p3z_inst/ram_min_dout [0])
);
defparam \controller_3p3z_inst/spram_min/data_b_o_0_s0 .INIT=1'b0;
endmodule
