/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [2:0] _06_;
  wire [3:0] _07_;
  wire [6:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [25:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire [9:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_50z;
  wire celloutsig_0_54z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire celloutsig_0_69z;
  wire [5:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_54z = ~(celloutsig_0_36z[0] & celloutsig_0_4z);
  assign celloutsig_0_29z = ~(celloutsig_0_25z & celloutsig_0_15z);
  assign celloutsig_0_37z = ~(in_data[22] | _01_);
  assign celloutsig_1_6z = ~(celloutsig_1_0z | _02_);
  assign celloutsig_1_10z = ~(celloutsig_1_4z | _02_);
  assign celloutsig_1_18z = ~(celloutsig_1_2z | celloutsig_1_14z[4]);
  assign celloutsig_0_11z = ~(in_data[67] | celloutsig_0_8z);
  assign celloutsig_0_5z = ~in_data[14];
  assign celloutsig_0_10z = ~celloutsig_0_9z;
  assign celloutsig_0_66z = ~((_04_ | celloutsig_0_2z) & (celloutsig_0_58z | celloutsig_0_4z));
  assign celloutsig_0_8z = ~((celloutsig_0_7z | in_data[54]) & (celloutsig_0_3z[17] | celloutsig_0_6z[0]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_0z) & (in_data[133] | celloutsig_1_1z[5]));
  assign celloutsig_1_4z = ~((celloutsig_1_1z[4] | celloutsig_1_0z) & (celloutsig_1_2z | in_data[160]));
  assign celloutsig_0_20z = ~((celloutsig_0_4z | celloutsig_0_12z) & (celloutsig_0_1z | celloutsig_0_2z));
  assign celloutsig_0_49z = celloutsig_0_35z | ~(celloutsig_0_2z);
  assign celloutsig_0_7z = in_data[81] | ~(celloutsig_0_6z[1]);
  assign celloutsig_0_19z = celloutsig_0_5z | ~(in_data[14]);
  assign celloutsig_0_30z = celloutsig_0_21z | ~(celloutsig_0_8z);
  assign celloutsig_0_24z = celloutsig_0_0z ^ celloutsig_0_11z;
  assign celloutsig_1_0z = ~(in_data[120] ^ in_data[187]);
  assign celloutsig_0_22z = ~(celloutsig_0_8z ^ celloutsig_0_9z);
  assign celloutsig_0_50z = { celloutsig_0_12z, celloutsig_0_36z } + { celloutsig_0_46z[8:1], celloutsig_0_32z, celloutsig_0_47z };
  reg [2:0] _31_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _31_ <= 3'h0;
    else _31_ <= celloutsig_1_1z[2:0];
  assign { _05_, _06_[1], _02_ } = _31_;
  reg [3:0] _32_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _32_ <= 4'h0;
    else _32_ <= { _05_, _06_[1], _02_, celloutsig_1_9z };
  assign { _07_[3], _03_, _07_[1:0] } = _32_;
  reg [6:0] _33_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _33_ <= 7'h00;
    else _33_ <= { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_9z };
  assign { _04_, _01_, _08_[4:2], _00_, _08_[0] } = _33_;
  assign celloutsig_0_46z = { celloutsig_0_21z, celloutsig_0_36z } / { 1'h1, celloutsig_0_3z[23:21], celloutsig_0_37z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_34z, celloutsig_0_30z };
  assign celloutsig_0_74z = { celloutsig_0_9z, celloutsig_0_69z, celloutsig_0_58z, celloutsig_0_21z } / { 1'h1, celloutsig_0_50z[5], celloutsig_0_31z, celloutsig_0_39z };
  assign celloutsig_1_8z = { celloutsig_1_7z[1:0], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, _05_, _06_[1], _02_ } / { 1'h1, in_data[139:133], celloutsig_1_4z, celloutsig_1_6z, _05_, _06_[1], _02_, _05_, _06_[1], _02_, celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_8z[16:7], celloutsig_1_10z, celloutsig_1_0z } / { 1'h1, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_14z = { celloutsig_1_1z[1:0], celloutsig_1_7z } / { 1'h1, celloutsig_1_7z[1:0], celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_1_19z = in_data[177:170] / { 1'h1, celloutsig_1_13z[4:3], celloutsig_1_4z, _07_[3], _03_, _07_[1:0] };
  assign celloutsig_0_3z = { in_data[30:6], celloutsig_0_1z } / { 1'h1, in_data[89:67], celloutsig_0_2z, in_data[0] };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z } / { 1'h1, in_data[90:86] };
  assign celloutsig_0_16z = { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_11z } / { 1'h1, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_34z = { celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_12z } == { celloutsig_0_3z[17:0], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_39z = { celloutsig_0_6z[3], celloutsig_0_25z, celloutsig_0_37z, celloutsig_0_11z, celloutsig_0_32z, celloutsig_0_2z } == celloutsig_0_36z[6:1];
  assign celloutsig_0_12z = { celloutsig_0_6z[2], celloutsig_0_6z } == { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_21z = { celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_18z } == { celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_26z = { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_7z } == celloutsig_0_6z[2:0];
  assign celloutsig_0_35z = { celloutsig_0_6z[5:1], celloutsig_0_20z, celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_14z } >= { celloutsig_0_3z[11:3], celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_10z, celloutsig_0_29z };
  assign celloutsig_1_9z = { celloutsig_1_1z[7:4], celloutsig_1_4z } >= { celloutsig_1_7z[1], celloutsig_1_5z, _05_, _06_[1], _02_ };
  assign celloutsig_1_11z = { celloutsig_1_8z[12:2], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_4z } >= { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_17z = { celloutsig_0_3z[22:18], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_13z } >= { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_2z = { in_data[50:47], celloutsig_0_1z } >= in_data[68:64];
  assign celloutsig_0_32z = { in_data[58:55], celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_1z } >= { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_0_69z = { celloutsig_0_40z[7:2], celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_66z } <= celloutsig_0_50z[8:0];
  assign celloutsig_0_13z = { celloutsig_0_6z[3], celloutsig_0_0z, celloutsig_0_12z } <= { celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_1_5z = { in_data[146:144], celloutsig_1_4z, _05_, _06_[1], _02_ } < in_data[168:162];
  assign celloutsig_0_1z = { in_data[88:80], celloutsig_0_0z } < { in_data[69:62], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_36z = ~ in_data[16:8];
  assign celloutsig_0_40z = ~ celloutsig_0_3z[18:10];
  assign celloutsig_1_7z = ~ { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_14z = & { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z[12] };
  assign celloutsig_0_0z = | in_data[71:68];
  assign celloutsig_0_31z = | { celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_4z, in_data[78:76] };
  assign celloutsig_0_4z = ~^ in_data[47:29];
  assign celloutsig_0_58z = ~^ { celloutsig_0_54z, celloutsig_0_21z, celloutsig_0_49z };
  assign celloutsig_0_75z = ~^ { celloutsig_0_36z[8:2], celloutsig_0_10z };
  assign celloutsig_0_9z = ~^ { in_data[18:6], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_25z = ~^ { celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_0_28z = ~^ { celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_1_1z = in_data[144:137] ^ in_data[121:114];
  assign celloutsig_0_47z = ~((celloutsig_0_29z & celloutsig_0_46z[1]) | (celloutsig_0_16z[3] & celloutsig_0_36z[2]));
  assign celloutsig_0_15z = ~((celloutsig_0_12z & celloutsig_0_2z) | (celloutsig_0_9z & celloutsig_0_1z));
  assign celloutsig_0_18z = ~((celloutsig_0_16z[1] & celloutsig_0_16z[4]) | (celloutsig_0_14z & in_data[28]));
  assign { _06_[2], _06_[0] } = { _05_, _02_ };
  assign _07_[2] = _03_;
  assign { _08_[6:5], _08_[1] } = { _04_, _01_, _00_ };
  assign { out_data[128], out_data[103:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
