Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/xilinx-repo/prajak/BASIC_GATES_TB_isim_beh.exe -prj /home/ise/xilinx-repo/prajak/BASIC_GATES_TB_beh.prj work.BASIC_GATES_TB 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/xilinx-repo/prajak/BASIC_GATES.vhd" into library work
Parsing VHDL file "/home/ise/xilinx-repo/prajak/BASIC_GATES_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95300 KB
Fuse CPU Usage: 910 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity BASIC_GATES [basic_gates_default]
Compiling architecture behavior of entity basic_gates_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/ise/xilinx-repo/prajak/BASIC_GATES_TB_isim_beh.exe
Fuse Memory Usage: 103920 KB
Fuse CPU Usage: 950 ms
GCC CPU Usage: 540 ms
