// Seed: 336800521
module module_0 (
    output tri id_0,
    input uwire id_1,
    input tri1 id_2,
    input wand id_3,
    input uwire id_4,
    input supply0 id_5,
    input supply0 id_6
);
  assign id_0 = id_2;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    output uwire id_0
    , id_3,
    input  tri1  id_1
);
  logic id_4;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output wire id_0,
    input supply0 id_1,
    output supply0 id_2,
    output wor id_3,
    input supply1 id_4,
    input wor id_5
);
  wire id_7;
  assign id_0 = id_4 - id_5 < id_1;
  assign id_7 = id_4;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_1,
      id_5,
      id_1,
      id_1
  );
endmodule
