#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 19:04:26 2025
# Process ID: 3584479
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W12_N4
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W12_N4/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W12_N4/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W12_N4/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W12_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W12_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W12_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3584548
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3040.078 ; gain = 242.801 ; free physical = 90410 ; free virtual = 200865
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.508; parent = 2372.353; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.164; parent = 3040.082; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W12_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W12_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3118.047 ; gain = 320.770 ; free physical = 90335 ; free virtual = 200791
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.508; parent = 2372.353; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.133; parent = 3118.051; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3135.859 ; gain = 338.582 ; free physical = 90335 ; free virtual = 200791
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.508; parent = 2372.353; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4108.945; parent = 3135.863; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3135.859 ; gain = 338.582 ; free physical = 90336 ; free virtual = 200791
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.508; parent = 2372.353; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4108.945; parent = 3135.863; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3135.859 ; gain = 0.000 ; free physical = 90338 ; free virtual = 200793
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W12_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W12_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.578 ; gain = 0.000 ; free physical = 90431 ; free virtual = 200886
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3303.578 ; gain = 0.000 ; free physical = 90430 ; free virtual = 200885
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.578 ; gain = 506.301 ; free physical = 90447 ; free virtual = 200902
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.371; parent = 2388.216; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.648; parent = 3271.566; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.578 ; gain = 506.301 ; free physical = 90448 ; free virtual = 200904
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.371; parent = 2388.216; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.648; parent = 3271.566; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.578 ; gain = 506.301 ; free physical = 90449 ; free virtual = 200904
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.371; parent = 2388.216; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.648; parent = 3271.566; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.578 ; gain = 506.301 ; free physical = 90503 ; free virtual = 200959
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.371; parent = 2388.216; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.648; parent = 3271.566; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 99    
+---Registers : 
	               24 Bit    Registers := 102   
	               17 Bit    Registers := 100   
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3303.578 ; gain = 506.301 ; free physical = 90681 ; free virtual = 201147
Synthesis current peak Physical Memory [PSS] (MB): peak = 2679.770; parent = 2425.646; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.648; parent = 3271.566; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 3711.875 ; gain = 914.598 ; free physical = 90218 ; free virtual = 200684
Synthesis current peak Physical Memory [PSS] (MB): peak = 3248.992; parent = 2994.868; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4684.961; parent = 3711.879; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 3740.016 ; gain = 942.738 ; free physical = 90176 ; free virtual = 200642
Synthesis current peak Physical Memory [PSS] (MB): peak = 3273.852; parent = 3019.728; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4713.102; parent = 3740.020; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 4189.859 ; gain = 1392.582 ; free physical = 89773 ; free virtual = 200239
Synthesis current peak Physical Memory [PSS] (MB): peak = 3286.965; parent = 3032.841; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5162.945; parent = 4189.863; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 4189.859 ; gain = 1392.582 ; free physical = 89823 ; free virtual = 200289
Synthesis current peak Physical Memory [PSS] (MB): peak = 3287.812; parent = 3033.688; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5162.945; parent = 4189.863; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 4189.859 ; gain = 1392.582 ; free physical = 89823 ; free virtual = 200289
Synthesis current peak Physical Memory [PSS] (MB): peak = 3287.867; parent = 3033.743; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5162.945; parent = 4189.863; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 4189.859 ; gain = 1392.582 ; free physical = 89829 ; free virtual = 200295
Synthesis current peak Physical Memory [PSS] (MB): peak = 3289.840; parent = 3035.716; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5162.945; parent = 4189.863; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 4189.859 ; gain = 1392.582 ; free physical = 89829 ; free virtual = 200295
Synthesis current peak Physical Memory [PSS] (MB): peak = 3289.902; parent = 3035.778; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5162.945; parent = 4189.863; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 4189.859 ; gain = 1392.582 ; free physical = 89829 ; free virtual = 200295
Synthesis current peak Physical Memory [PSS] (MB): peak = 3290.348; parent = 3036.224; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5162.945; parent = 4189.863; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 4189.859 ; gain = 1392.582 ; free physical = 89829 ; free virtual = 200295
Synthesis current peak Physical Memory [PSS] (MB): peak = 3290.348; parent = 3036.224; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5162.945; parent = 4189.863; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage6_reg[3][18] | 4      | 19    | YES          | NO                 | YES               | 19     | 0       | 
|dotprod     | vld_layer8_reg    | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   997|
|3     |LUT2   |  4195|
|4     |LUT4   |  2200|
|5     |LUT5   |  1600|
|6     |LUT6   |  5400|
|7     |SRL16E |    20|
|8     |FDRE   |  3605|
|9     |IBUF   |  3203|
|10    |OBUF   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 4189.859 ; gain = 1392.582 ; free physical = 89829 ; free virtual = 200295
Synthesis current peak Physical Memory [PSS] (MB): peak = 3290.348; parent = 3036.224; children = 254.155
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5162.945; parent = 4189.863; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 4189.859 ; gain = 1224.863 ; free physical = 89837 ; free virtual = 200303
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 4189.867 ; gain = 1392.582 ; free physical = 89838 ; free virtual = 200305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4189.867 ; gain = 0.000 ; free physical = 89953 ; free virtual = 200420
INFO: [Netlist 29-17] Analyzing 4201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W12_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W12_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4189.867 ; gain = 0.000 ; free physical = 89887 ; free virtual = 200354
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3204 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3203 instances

Synth Design complete, checksum: a89ec4d
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 4189.867 ; gain = 2485.379 ; free physical = 90061 ; free virtual = 200528
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W12_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W12_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4678.629 ; gain = 488.762 ; free physical = 89252 ; free virtual = 199718
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 19:05:55 2025...
