D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH	,	V_55
SYNC_FLUSH_CTL	,	V_259
vram_end	,	V_130
r6xx_remap_render_backend	,	F_66
TCLK	,	V_44
radeon_card_posted	,	F_158
upper_32_bits	,	F_22
rv770_pcie_gart_disable	,	F_40
INACTIVE_QD_PIPES_SHIFT	,	V_213
CB_COLOR6_BASE	,	V_314
dev	,	V_84
DEALLOC_DIST_MASK	,	V_248
radeon_gart_table_vram_free	,	F_44
RREG16	,	F_186
SPI_CONFIG_CNTL	,	V_215
PA_SC_MODE_CNTL	,	V_300
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_104
backend_map	,	V_226
MC_VM_MD_L1_TLB2_CNTL	,	V_98
ARRAY_SIZE	,	F_17
DMA_PACKET	,	F_139
rv770_page_flip	,	F_20
VOLTAGE_SW	,	V_79
R7XX_MAX_SIMDS	,	V_220
ring_obj	,	V_361
"IB initialization failed (%d).\n"	,	L_14
TARGET_LINK_SPEED_MASK	,	V_389
rv515_mc_resume	,	F_50
r700_cp_fini	,	F_59
SQ_THREAD_RESOURCE_MGMT	,	V_277
BANK_SELECT	,	F_33
"Expecting atombios for R600 GPU\n"	,	L_17
ENABLE_L2_FRAGMENT_PROCESSING	,	V_88
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_113
rptr_save_reg	,	V_166
max_pipes	,	V_192
"r600 startup failed on resume\n"	,	L_16
CGTS_SYS_TCC_DISABLE	,	V_243
r600_vram_scratch_init	,	F_128
crtc_offset	,	V_52
EFFECTIVE_L2_QUEUE_SIZE	,	F_32
crtc_base	,	V_47
PA_SC_LINE_STIPPLE_STATE	,	V_297
DCP_TILING_CONFIG	,	V_236
r600_ih_ring_init	,	F_168
CACHE_DEPTH	,	F_75
ASIC_T_SHIFT	,	V_66
MC_VM_FB_LOCATION	,	V_134
TC_ONLY	,	V_290
"enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_21
LC_TARGET_LINK_SPEED_OVERRIDE_EN	,	V_390
bios	,	V_359
dclk_div	,	V_7
NUM_INTERP	,	F_116
sx_max_export_size	,	V_201
VGT_ES_PER_GS	,	V_293
ASIC_IS_AVIVO	,	F_156
"disabling GPU acceleration\n"	,	L_20
RREG32	,	F_19
rv730_mgcg_init	,	V_32
LC_LINK_WIDTH_RD_SHIFT	,	V_378
reference_freq	,	V_40
R7XX_MAX_PIPES_MASK	,	V_219
FORCE_EOV_MAX_REZ_CNT	,	F_113
rv770_init_golden_registers	,	F_15
NUM_VS_THREADS	,	F_101
CACHE_INVALIDATION	,	F_114
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_94
mc_vram_size	,	V_324
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_95
PAGE_TABLE_DEPTH	,	F_37
D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH	,	V_57
UPLL_REF_DIV	,	F_9
r600_audio_init	,	F_144
radeon_mc	,	V_321
radeon_voltage	,	V_76
UVD_UDEC_TILING_CONFIG	,	V_242
real_vram_size	,	V_325
i	,	V_53
BANK_SWAPS	,	F_71
irq	,	V_344
j	,	V_121
req_ps_idx	,	V_68
sq_dyn_gpr_size_simd_ab_0	,	V_179
D1GRPH_SECONDARY_SURFACE_ADDRESS	,	V_59
r	,	V_8
pci_resource_len	,	F_124
NUM_GS_STACK_ENTRIES	,	F_106
ENABLE_NEW_SMX_ADDRESS	,	V_256
VC_AND_TC	,	V_292
radeon_atom_set_voltage	,	F_27
config	,	V_189
r7xx_golden_dyn_gpr_registers	,	V_24
GRBM_SOFT_RESET	,	V_155
SCRATCH_UMSK	,	V_146
"Card not posted and no BIOS - ignoring\n"	,	L_18
UPLL_SW_HILEN	,	F_10
VCLK_SRC_SEL	,	F_4
cc_gc_shader_pipe_config	,	V_182
CACHE_UPDATE_MODE	,	F_34
VGT_OUT_DEALLOC_CNTL	,	V_247
UPLL_SW_LOLEN	,	F_11
CB_COLOR2_BASE	,	V_310
VC_ENHANCE	,	V_320
size_af	,	V_323
PA_SC_AA_CONFIG	,	V_302
radeon_gart_table_vram_pin	,	F_30
radeon_gart_fini	,	F_43
DX9_CONSTS	,	V_272
spll	,	V_39
SX_MISC	,	V_299
gart	,	V_82
R600_CP_RB_RPTR	,	V_347
LC_LINK_WIDTH_MASK	,	V_379
r7xx_golden_registers	,	V_23
r600_count_pipe_bits	,	F_64
PCIE_SPEED_8_0GT	,	V_373
speed_cntl	,	V_365
DRM_ERROR	,	F_130
PA_SC_FIFO_SIZE	,	V_265
PCIE_LC_LINK_WIDTH_CNTL	,	V_374
CGTS_TCC_DISABLE	,	V_244
SQ_MS_FIFO_SIZES	,	V_270
crtcs	,	V_50
CP_PFP_HALT	,	V_145
size_bf	,	V_322
GS_PRIO	,	F_93
is_atom_bios	,	V_358
"Wait for MC idle timedout !\n"	,	L_5
LC_UPCONFIGURE_DIS	,	V_375
RADEON_IS_AGP	,	V_126
GB_TILING_CONFIG	,	V_235
SMX_SAR_CTL0	,	V_260
VGT_VERTEX_REUSE_BLOCK_CNTL	,	V_249
R600_RING_TYPE_UVD_INDEX	,	V_342
atom_asic_init	,	F_146
vclk	,	V_3
radeon_ttm_set_active_vram_size	,	F_53
gtt_end	,	V_108
active_number	,	V_188
DMA_TILING_CONFIG	,	V_238
DB_DEBUG3	,	V_261
DB_DEBUG4	,	V_262
radeon_program_register_sequence	,	F_16
MC_ARB_RAMCFG	,	V_210
radeon_gem_fini	,	F_177
disabled_rb_mask	,	V_187
AUTO_INVLD_EN	,	F_115
DONE_FIFO_HIWATER	,	F_88
sx_debug_1	,	V_169
DMA_TILING_CONFIG2	,	V_239
SQ_CONFIG	,	V_271
atom_context	,	V_356
sx_num_of_sets	,	V_205
RREG32_PCIE_PORT	,	F_184
VGT_CACHE_INVALIDATION	,	V_289
DRM_DEBUG	,	F_24
family	,	V_9
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_114
NOOFBANK_MASK	,	V_227
ACK_FLUSH_CTL	,	F_78
VGT_GS_PER_VS	,	V_295
DMA_RB_RPTR	,	V_351
VM_L2_CNTL	,	V_86
pfp_fw	,	V_151
LC_RENEGOTIATION_SUPPORT	,	V_376
ROW_TILING	,	F_69
RADEON_IS_PCIE	,	V_369
radeon_gtt_location	,	F_121
rv770_gpu_init	,	F_62
BANK_TILING	,	F_67
max_hw_contexts	,	V_199
CP_MEQ_THRESHOLDS	,	V_252
r600_dma_stop	,	F_151
tmp	,	V_41
ENABLE_L1_FRAGMENT_PROCESSING	,	V_93
CP_ME_CNTL	,	V_143
rv770_agp_enable	,	F_45
ENABLE_L2_CACHE	,	V_87
VGA_MEMORY_DISABLE	,	V_124
RADEON_RING_TYPE_GFX_INDEX	,	V_148
ddev	,	V_360
ih	,	V_362
radeon_gart_table_vram_unpin	,	F_41
R700_PFP_UCODE_SIZE	,	V_159
CB_COLOR5_BASE	,	V_313
PA_SC_CLIPRECT_RULE	,	V_303
vram_width	,	V_336
radeon_ib_pool_fini	,	F_173
CGTS_USER_TCC_DISABLE	,	V_246
rv710_mgcg_init	,	V_35
fb_div	,	V_5
SPI_INPUT_Z	,	V_305
gb_tiling_config	,	V_180
radeon_uvd_fini	,	F_175
CP_ME_HALT	,	V_144
ROQ_IB2_START	,	F_73
rv770_get_xclk	,	F_18
NOOFROWS_MASK	,	V_232
CONFIG_MEMSIZE	,	V_339
hdp_host_path_cntl	,	V_178
current_vddc	,	V_80
DRM_INFO	,	F_39
gs_prim_buffer_depth	,	V_174
requested_power_state_index	,	V_70
D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH	,	V_58
max_gs_threads	,	V_200
MC_VM_AGP_BASE	,	V_140
ring_size	,	V_343
LC_OTHER_SIDE_EVER_SENT_GEN2	,	V_385
save	,	V_120
max_stack_entries	,	V_198
tiling_nbanks	,	V_229
"radeon: failed initializing UVD (%d).\n"	,	L_13
R600_CP_RB_WPTR	,	V_348
PA_SC_FORCE_EOV_MAX_CNTS	,	V_288
HDP_NONSURFACE_SIZE	,	V_137
CP_PFP_UCODE_DATA	,	V_160
u16	,	T_4
ENABLE_L1_TLB	,	V_92
radeon_fence_driver_init	,	F_162
rv770_set_uvd_clocks	,	F_1
ROQ_IB1_START	,	F_72
MC_VM_MD_L1_TLB1_CNTL	,	V_97
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_128
CP_ME_RAM_DATA	,	V_163
GRBM_CNTL	,	V_209
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_4
NUM_PS_STACK_ENTRIES	,	F_104
R7XX_MAX_PIPES	,	V_214
CHANSIZE_MASK	,	V_332
r600_init_microcode	,	F_129
"failed initializing CP fences (%d).\n"	,	L_9
"radeon: audio init failed\n"	,	L_15
CHANSIZE_OVERRIDE	,	V_331
HDP_NONSURFACE_INFO	,	V_136
NUM_VS_STACK_ENTRIES	,	F_105
gtt_base_align	,	V_327
rv770_pm_misc	,	F_26
CC_RB_BACKEND_DISABLE	,	V_217
rv770_mc_init	,	F_122
DISABLE_TILE_COVERED_FOR_PS_ITER	,	V_263
pdev	,	V_25
sq_config	,	V_176
PS_PRIO	,	F_91
WREG32_PCIE_PORT	,	F_185
evergreen_set_uvd_clocks	,	F_2
MC_VM_MB_L1_TLB2_CNTL	,	V_102
u32	,	T_1
mc	,	V_105
UPLL_SW_MASK	,	V_21
r600_irq_suspend	,	F_152
radeon_fence_driver_start_ring	,	F_132
HDP_TILING_CONFIG	,	V_237
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_131
agp_base	,	V_141
vram_is_ddr	,	V_330
UVD_RBC_RB_WPTR	,	V_355
SQ_DYN_GPR_SIZE_SIMD_AB_0	,	V_280
radeon_crtc	,	V_48
SQ_DYN_GPR_SIZE_SIMD_AB_4	,	V_284
SQ_DYN_GPR_SIZE_SIMD_AB_3	,	V_283
CP_PFP_UCODE_ADDR	,	V_158
SQ_DYN_GPR_SIZE_SIMD_AB_2	,	V_282
"failed initializing DMA fences (%d).\n"	,	L_10
SQ_DYN_GPR_SIZE_SIMD_AB_1	,	V_281
WREG32_P	,	F_3
SQ_DYN_GPR_SIZE_SIMD_AB_7	,	V_287
SQ_DYN_GPR_SIZE_SIMD_AB_6	,	V_286
SQ_DYN_GPR_SIZE_SIMD_AB_5	,	V_285
rv770_suspend	,	F_147
CB_COLOR3_BASE	,	V_311
ASIC_T_MASK	,	V_65
SC_EARLYZ_TILE_FIFO_SIZE	,	F_85
rv770_cp_load_microcode	,	F_54
smx_dc_ctl0	,	V_170
BUF_SWAP_32BIT	,	V_153
SC_PRIM_FIFO_SIZE	,	F_83
gtt_start	,	V_106
accel_working	,	V_357
AVIVO_D1GRPH_SURFACE_UPDATE_PENDING	,	V_62
PA_SC_EDGERULE	,	V_301
VCLK_SRC_SEL_MASK	,	V_12
cc_rb_backend_disable	,	V_181
VC_ENABLE	,	V_273
DCLK_SRC_SEL_MASK	,	V_13
SMX_BUFFER_SIZE	,	F_82
max_threads	,	V_197
visible_vram_size	,	V_142
radeon_fence_driver_fini	,	F_178
DCLK_SRC_SEL	,	F_5
HDP_HOST_PATH_CNTL	,	V_317
SET_VOLTAGE_TYPE_ASIC_VDDC	,	V_81
TCP_CNTL	,	V_316
rv515_mc_stop	,	F_47
GRBM_READ_TIMEOUT	,	F_63
dev_warn	,	F_49
R600_RING_TYPE_DMA_INDEX	,	V_341
"UVD fences init error (%d).\n"	,	L_11
CP_PERFMON_CNTL	,	V_269
r600_irq_fini	,	F_171
PIPE_TILING	,	F_65
u64	,	T_2
tiling_npipes	,	V_222
radeon_ib_pool_init	,	F_143
CP_ME_RAM_WADDR	,	V_161
radeon_uvd_suspend	,	F_150
"limiting VRAM\n"	,	L_6
AVIVO_D1GRPH_UPDATE_LOCK	,	V_54
pm	,	V_69
GS_FLUSH_CTL	,	F_77
ps	,	V_74
aper_size	,	V_338
ring	,	V_147
ALU_UPDATE_FIFO_HIWATER	,	F_89
radeon_agp_init	,	F_163
CG_UPLL_FUNC_CNTL	,	V_14
"Update pending now high. Unlocking vupdate_lock.\n"	,	L_1
r600_mc_wait_for_idle	,	F_48
r600_irq_set	,	F_137
dclk	,	V_4
UPLL_SW_HILEN2	,	F_12
max_bus_speed	,	V_371
POSITION_BUFFER_SIZE	,	F_81
radeon_ring_fini	,	F_60
vram_start	,	V_127
lanes	,	V_364
r700_cp_stop	,	F_52
SX_EXPORT_BUFFER_SIZES	,	V_264
CB_COLOR7_FRAG	,	V_307
CHIP_RV740	,	V_10
PCIE_SPEED_5_0GT	,	V_372
rv740_golden_registers	,	V_36
MC_VM_MD_L1_TLB0_CNTL	,	V_96
CG_UPLL_FUNC_CNTL_3	,	V_16
sc_earlyz_tile_fifo_fize	,	V_208
CG_UPLL_FUNC_CNTL_2	,	V_11
R700_PM4_UCODE_SIZE	,	V_162
SMX_EVENT_CTL	,	V_258
link_cntl2	,	V_366
CG_CLKPIN_CNTL	,	V_42
NOOFROWS_SHIFT	,	V_233
radeon_uvd_calc_upll_dividers	,	F_6
EXPORT_SRC_C	,	V_274
RADEON_WB_CP_RPTR_OFFSET	,	V_346
radeon_update_bandwidth_info	,	F_125
sc_prim_fifo_size	,	V_206
link_width_cntl	,	V_363
SC_HIZ_TILE_FIFO_SIZE	,	F_84
CHIP_RV730	,	V_30
device	,	V_26
VM_CONTEXT0_CNTL	,	V_111
r600_pcie_gart_tlb_flush	,	F_38
NUM_ES_GPRS	,	F_99
LC_LINK_WIDTH_RD_MASK	,	V_377
radeon_wb_disable	,	F_153
EFFECTIVE_L1_QUEUE_SIZE	,	F_36
__be32	,	T_3
ASIC_IS_X2	,	F_183
RB_BUFSZ	,	F_57
sx_max_export_pos_size	,	V_202
R7XX_MAX_BACKENDS	,	V_218
BURSTLENGTH_SHIFT	,	V_231
radeon_pcie_gen2	,	V_367
PA_SC_LINE_STIPPLE	,	V_304
MM_CFGREGS_CNTL	,	V_387
MC_VM_AGP_BOT	,	V_139
r600_cp_resume	,	F_140
rdev	,	V_2
rv515_mc_save	,	V_119
radeon_surface_init	,	F_160
sq_thread_resource_mgmt	,	V_177
be32_to_cpup	,	F_58
HDP_NONSURFACE_BASE	,	V_135
rv740_mgcg_init	,	V_37
uvd_v1_0_init	,	F_142
radeon_atombios_fini	,	F_181
radeon_uvd_init	,	F_167
rv770_golden_registers	,	V_28
sq_num_cf_insts	,	V_204
D1GRPH_PRIMARY_SURFACE_ADDRESS	,	V_60
power_state	,	V_75
fw_data	,	V_149
r600_pcie_gart_init	,	F_169
r600_dma_resume	,	F_141
PIPE_TILING__SHIFT	,	V_225
LC_OTHER_SIDE_SUPPORTS_GEN2	,	V_386
XTALIN_DIVIDE	,	V_45
CHIP_RV710	,	V_33
rv770ce_golden_registers	,	V_27
NOOFBANK_SHIFT	,	V_228
SMX_DC_CTL0	,	V_257
reference_clock	,	V_38
bus	,	V_370
rv770_mc_program	,	F_46
radeon_bo_init	,	F_165
RADEON_CP_PACKET2	,	V_349
R7XX_MAX_SIMDS_MASK	,	V_221
radeon_device	,	V_1
mdelay	,	F_14
PA_CL_ENHANCE	,	V_318
NUM_ES_THREADS	,	F_102
rv770_init	,	F_154
sx_max_export_smx_size	,	V_203
ES_PRIO	,	F_94
NUM_GS_GPRS	,	F_98
CB_COLOR1_BASE	,	V_309
MC_SHARED_CHMAP	,	V_333
req_cm_idx	,	V_71
"Setting: v: %d\n"	,	L_2
radeon_ring	,	V_165
LC_CLR_FAILED_SPD_CHANGE_CNT	,	V_391
rv770_pcie_gen2_enable	,	F_127
uvd_v2_2_resume	,	F_133
r600_irq_init	,	F_135
R600_WB_DMA_RPTR_OFFSET	,	V_350
UVD_UDEC_DBW_TILING_CONFIG	,	V_241
PA_SC_MULTI_CHIP_CNTL	,	V_266
MC_VM_MB_L1_TLB0_CNTL	,	V_100
EFFECTIVE_L1_TLB_SIZE	,	F_35
rv770_pcie_gart_fini	,	F_42
radeon_ring_init	,	F_138
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_129
max_gprs	,	V_196
BURSTLENGTH_MASK	,	V_230
mode_info	,	V_49
VS_PRIO	,	F_92
CB_COLOR0_BASE	,	V_308
HDP_DEBUG1	,	V_122
AVIVO_D1GRPH_UPDATE	,	V_51
WREG16	,	F_187
ES_AND_GS_AUTO	,	V_291
CHIP_RV770	,	V_22
rv770_startup	,	F_126
PCIE_LC_SPEED_CNTL	,	V_384
radeon_wb_fini	,	F_172
installed	,	V_345
ta_aux_cntl	,	V_168
WREG32	,	F_21
ENABLE_CONTEXT	,	V_112
gpu_addr	,	V_133
TA_CNTL_AUX	,	V_253
inactive_pipes	,	V_185
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_89
radeon_irq_kms_init	,	F_134
clock_info	,	V_78
VM_L2_CNTL2	,	V_90
VM_L2_CNTL3	,	V_91
dev_err	,	F_29
RB_NO_UPDATE	,	V_154
VGT_NUM_INSTANCES	,	V_267
tile_config	,	V_234
UVD_UDEC_DB_TILING_CONFIG	,	V_240
RADEON_IS_IGP	,	V_368
VTX_DONE_DELAY	,	F_86
NUM_VS_GPRS	,	F_96
"VRAM: %lluM 0x%08llX - 0x%08llX (%lluM used)\n"	,	L_7
MC_VM_AGP_TOP	,	V_138
NUM_PS_THREADS	,	F_100
LC_GEN2_EN_STRAP	,	V_392
CC_GC_SHADER_PIPE_CONFIG	,	V_211
"radeon: IH init failed (%d).\n"	,	L_12
rv710_golden_registers	,	V_34
voltage	,	V_77
NUM_CLAUSE_TEMP_GPRS	,	F_97
__BIG_ENDIAN	,	F_55
rv770	,	V_190
rv515_vga_render_disable	,	F_51
DB_CLK_OFF_DELAY	,	F_79
FORCE_EOV_MAX_CLK_CNT	,	F_112
me_fw	,	V_150
CB_COLOR7_BASE	,	V_315
GROUP_SIZE	,	F_68
tiling_group_size	,	V_191
rv770_get_temp	,	F_25
dummy_page	,	V_115
PIPE_TILING__MASK	,	V_224
CACHE_FIFO_SIZE	,	F_87
LC_RECONFIG_ARC_MISSING_ESCAPE	,	V_380
UPLL_RESET_MASK	,	V_18
max_simds	,	V_194
r600_scratch_init	,	F_159
CGTS_USER_SYS_TCC_DISABLE	,	V_245
dev_info	,	F_119
"GPU not posted. posting now...\n"	,	L_19
VGT_GS_PER_ES	,	V_294
radeon_wb_init	,	F_131
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_107
CLIP_VTX_REORDER_ENA	,	V_319
actual_temp	,	V_67
FETCH_FIFO_HIWATER	,	F_90
numchan	,	V_329
mc_arb_ramcfg	,	V_183
MC_VM_MD_L1_TLB3_CNTL	,	V_99
UPLL_FB_DIV_MASK	,	V_17
NUM_GS_THREADS	,	F_103
radeon_vram_location	,	F_120
"No VRAM object for PCIE GART.\n"	,	L_3
VGT_GS_VERTEX_REUSE	,	V_296
SIMDB_RING0	,	F_110
aper_base	,	V_337
SIMDB_RING1	,	F_111
r600_audio_fini	,	F_148
num_gs_verts_per_thread	,	V_172
chansize	,	V_328
radeon_uvd_send_upll_ctlreq	,	F_8
UVD_RBC_RB_RPTR	,	V_354
radeon_irq_kms_fini	,	F_136
usec_timeout	,	V_61
kfree	,	F_182
MM_WR_TO_CFG_EN	,	V_388
requested_clock_mode_index	,	V_72
flags	,	V_125
max_backends	,	V_195
COLOR_BUFFER_SIZE	,	F_80
r600_dma_fini	,	F_170
VTX_REUSE_DEPTH_MASK	,	V_250
gtt_size	,	V_117
DISABLE_INTERP_1	,	V_216
rv770_mgcg_init	,	V_29
R7XX_MAX_BACKENDS_MASK	,	V_223
UPLL_FB_DIV	,	F_7
robj	,	V_83
EINVAL	,	V_85
VGA_HDP_CONTROL	,	V_123
NUM_CLIP_SEQ	,	F_117
LC_UPCONFIGURE_SUPPORT	,	V_383
shader_pipe_config	,	V_186
UPLL_BYPASS_EN_MASK	,	V_19
udelay	,	F_23
NOOFCHAN_SHIFT	,	V_335
LC_RENEGOTIATE_EN	,	V_382
DISABLE_CUBE_ANISO	,	V_254
data	,	V_157
table_addr	,	V_110
CG_MULT_THERMAL_STATUS	,	V_64
CP_QUEUE_THRESHOLDS	,	V_251
r600_ring_init	,	F_166
MC_VM_MB_L1_TLB1_CNTL	,	V_101
vclk_div	,	V_6
mc_mask	,	V_326
LC_RECONFIG_NOW	,	V_381
uvd_v1_0_fini	,	F_149
UPLL_REF_DIV_MASK	,	V_20
rv770_pcie_gart_enable	,	F_28
radeon_power_state	,	V_73
num_qd_pipes	,	V_167
vgt_gs_per_es	,	V_173
SQ_STACK_RESOURCE_MGMT_2	,	V_279
SQ_STACK_RESOURCE_MGMT_1	,	V_278
NUM_ES_STACK_ENTRIES	,	F_107
MC_VM_MB_L1_TLB3_CNTL	,	V_103
CP_ME_RAM_RADDR	,	V_164
SPI_CONFIG_CNTL_1	,	V_268
r700_vram_gtt_location	,	F_118
pci_resource_start	,	F_123
vram_scratch	,	V_132
max_tile_pipes	,	V_193
radeon_get_clock_info	,	F_161
UPLL_SLEEP_MASK	,	V_15
DMA_PACKET_NOP	,	V_353
radeon_gart_restore	,	F_31
STQ_SPLIT	,	F_74
rv770_resume	,	F_145
sc_hiz_tile_fifo_size	,	V_207
SPI_PS_IN_CONTROL_0	,	V_306
D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH	,	V_56
ES_FLUSH_CTL	,	F_76
RB_BLKSZ	,	F_56
SIMDA_RING1	,	F_109
SIMDA_RING0	,	F_108
rv730_golden_registers	,	V_31
"Failed to load firmware!\n"	,	L_8
INACTIVE_QD_PIPES_MASK	,	V_212
radeon_get_bios	,	F_155
rlc_fw	,	V_340
radeon_bo_fini	,	F_180
sq_ms_fifo_sizes	,	V_175
ready	,	V_118
radeon_agp_disable	,	F_164
DMA_RB_WPTR	,	V_352
radeon_atombios_init	,	F_157
r600_vram_scratch_fini	,	F_176
addr	,	V_116
radeon_agp_fini	,	F_179
SX_DEBUG_1	,	V_255
db_debug3	,	V_171
temp	,	V_63
db_debug4	,	V_184
CP_RB_CNTL	,	V_152
SOFT_RESET_CP	,	V_156
NUM_PS_GPRS	,	F_95
SQ_GPR_RESOURCE_MGMT_1	,	V_275
SQ_GPR_RESOURCE_MGMT_2	,	V_276
MUX_TCLK_TO_XCLK	,	V_43
radeon_scratch_free	,	F_61
NOOFCHAN_MASK	,	V_334
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_109
CB_COLOR4_BASE	,	V_312
UPLL_SW_LOLEN2	,	F_13
SAMPLE_SPLIT	,	F_70
VGT_STRMOUT_EN	,	V_298
rv770_fini	,	F_174
crtc_id	,	V_46
