# Maintainer: Felix Yan <felixonmars@archlinux.org>
# Contributor: Marcin (CTRL) Wieczorek <marcin@marcin.co>
# Contributor: Jeffrey Tolar <tolar.jeffrey at gmail dot com>

pkgname=verilator
pkgver=4.004
pkgrel=1
pkgdesc='The fastest free Verilog HDL simulator'
url='http://www.veripool.org/projects/verilator/wiki/Intro'
arch=('x86_64')
license=('LGPL')
depends=('gcc-libs')
makedepends=('gcc')
source=("http://www.veripool.org/ftp/verilator-$pkgver.tgz")
sha512sums=('f8aa345826cfb2045af54026dc17a90a8f33735399e582e43252bd5bd1766615c2ab049236bda78c917628ac54e303bd2412d442fac2789c0fcc4f38770ecff5')

build() {
  cd verilator-$pkgver

  ./configure --prefix=/usr
  make
}

package() {
  cd verilator-$pkgver

  make install DESTDIR="$pkgdir"
}
