Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May  9 16:23:54 2023
| Host         : client32 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_control_sets -verbose -file check_40G_sim_wrapper_control_sets_placed.rpt
| Design       : check_40G_sim_wrapper
| Device       : xczu19eg
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1249 |
|    Minimum number of control sets                        |  1249 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   910 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1249 |
| >= 0 to < 4        |   163 |
| >= 4 to < 6        |   226 |
| >= 6 to < 8        |    57 |
| >= 8 to < 10       |    56 |
| >= 10 to < 12      |    27 |
| >= 12 to < 14      |    25 |
| >= 14 to < 16      |    18 |
| >= 16              |   677 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           18207 |         3778 |
| No           | No                    | Yes                    |             263 |           75 |
| No           | Yes                   | No                     |            9265 |         2277 |
| Yes          | No                    | No                     |           14666 |         3398 |
| Yes          | No                    | Yes                    |             186 |           40 |
| Yes          | Yes                   | No                     |            5423 |         1359 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                                                                                      Clock Signal                                                                                                                                     |                                                                                                                                               Enable Signal                                                                                                                                              |                                                                                                                                                  Set/Reset Signal                                                                                                                                                  | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/reset_flop_out                                                                                                                        |                1 |              1 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/vio_1/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                      |                1 |              1 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                                  | check_40G_sim_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                      |                1 |              1 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                               |                1 |              1 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/ecpri_demux_0/inst/CU_data_in_V_data_V_0_sel4                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                        |                1 |              1 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                    | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                     |                1 |              1 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                    | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                     |                1 |              1 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                    | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                     |                1 |              1 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                    | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/Userplane_L1_Data_Gen_1/inst/p_20_in                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                      | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                     |                1 |              1 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                    | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                     |                1 |              1 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                               |                1 |              1 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                      | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                     |                1 |              1 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int               |                1 |              1 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                               |                1 |              1 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                    | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                     |                1 |              1 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/core_gtwiz_userclk_tx_reset_in_0                                                                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                               |                1 |              1 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                                  | check_40G_sim_i/vio_1/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                      |                1 |              1 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/core_gtwiz_userclk_rx_reset_in_0                                                                                                                                                                                                                |                1 |              1 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                            |                1 |              1 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                              |                1 |              1 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                      | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                   |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DELETE_FCS/sop_d2                                                                                                                                  |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/tick_reg_mode_sel_r_i_1_n_0                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                   |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                   |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/ecpri_demux_0/inst/CU_data_in_V_data_V_0_sel3                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_pmtick_tx_clk_syncer/i_syncpls_clkin_rstsync/reset_pipe_out                                                                                                               |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1_n_0                                                |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_gt_rx_reset_r_i_1_n_0                                                                                                                                         | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                   |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/compare                                                                                                                            | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/o_multicast_i_1_n_0                                                                                                                          |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_pmtick_rx_clk_syncer/i_syncpls_clkin_rstsync/reset_pipe_out                                                                                                               |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/align_status[0]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                        |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                   |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                   |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_en_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/E[0]                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]_0[0]                                                                                                                                                                                                                    |                2 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/compare                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Ethernet_demux_0/inst/eth_data_in_user_V1                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[1]_i_1_n_0                                                                                                                                                                                                          |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/E[0]                                                                                                                 | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_decoder_state_d4                                                                                                                                |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/lfi_seq[1]_i_2_n_0                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/lfi_seq[1]_i_1_n_0                                                                                                                                 |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/lfi_fault                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2                                                                                                                                   | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/stat_rx_remote_fault_i_1_n_0                                                                                                                       |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rfi_seq[1]_i_2_n_0                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rfi_seq[1]_i_1_n_0                                                                                                                                 |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/tstamp_d2_nxt                                                                                                                         | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DELETE_FCS/reset_flop_out                                                                                                                          |                2 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                           | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                            | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_out                                                                                                                                            |                2 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dic_r                                                                                                                            | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dic_r[1]_i_1_n_0                                                                                                                           |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b                                                                                                                  | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/mty_qual_r[1]_i_1_n_0                                                                                                                      |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/ena                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_FTP/reset_flop_out                                                                                                                              |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/l1tomplane_0/inst/ap_condition_146                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Data_Gen_1/inst/p_Result_s_reg_3390                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/l1tomplane_0/inst/j_V                                                                                                                                                                                                                                                                    | check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                                                                         |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/my_total_good_bytes_nxt                                                                                                                 | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_STATS/reset_flop_out                                                                                                                         |                2 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/mparam_0/inst/ap_NS_iter2_fsm1                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_register_slice_7/inst/axisc_register_slice_0/gen_AB_reg_slice.state[1]_i_1_n_0                                                                                                                                                                                                      | check_40G_sim_i/axis_register_slice_7/inst/areset_r                                                                                                                                                                                                                                                                |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                 |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/eCpri_header_config_0/inst/data_src_state[1]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/eCpri_header_config_0/inst/ap_block_pp0_stage0_11001                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out                                                                                                                          |                2 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/mparam_0/inst/mplane_state[1]_i_1_n_0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/l1tomplane_0/inst/ap_NS_iter2_fsm1                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_reg_STAT_TX_STATUS_REG1_clear_syncer/STAT_TX_STATUS_REG1_clear_cond                                                                                             | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/tx_reset_pulse_len_reg_n_0_[0]                                                                                                                                              |                2 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/l1tomplane_0/inst/outdata_V_V_1_load_B                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/l1tomplane_0/inst/outdata_V_V_1_load_A                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/E[0]                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]_0[1]                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]_0[2]                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                                         | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                                                |                1 |              2 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/mparam_0/inst/p_34_in                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_pmtick_rx_clk_syncer/i_syncpls_clkout_rstsync/reset_pipe_out                                                                                                              |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_pmtick_tx_clk_syncer/i_syncpls_clkout_rstsync/reset_pipe_out                                                                                                              |                1 |              2 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]_0[6]                                                                                                                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                       |                2 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/Userplane_L1_Data_Gen_1/inst/data_src_state                                                                                                                                                                                                                                              | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                       |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                            |                2 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_14/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                      |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                       |                2 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/cycles[3]_i_2_n_0                                                                                                                  | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/SR[0]                                                                                                                                                  |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                       |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_3/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]_0[6]                                                                                                                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_2/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]_0[5]                                                                                                                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                                         | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                                                |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                            |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]_0[5]                                                                                                                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]_0[4]                                                                                                                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/tstamp_d2_nxt                                                                                                                         | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/reset_flop_out_reg[0]                                                                                                                                  |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]_0[3]                                                                                                                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_1/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]_0[4]                                                                                                                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]_0[3]                                                                                                                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                            |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                3 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_depacketiser_0/inst/p_68_in                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_1[0]                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                            |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_core_cdc_sync_gt_rx_serdes_resetdone_0/rx_serdes_reset                                                                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_1_nxt                                                                                                    | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                           |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_TX_RESET_BUFFER/reset_flop_out                                                                                                                                            |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/stat_tx_total_bytes[2]_i_1_n_0                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/tx_reset_out_reg_0[0]                                                                                                                                                       |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_core_cdc_sync_gt_tx_resetdone_0/tx_reset                                                                                                                                                                                                      |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                   |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                   |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/sent_pause_class_nxt1                                                                                                    | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/word_counter[2]_i_1_n_0                                                                                                            |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_8_nxt                                                                                                    | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                           |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                            |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_2_nxt                                                                                                    | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                           |                2 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3_nxt                                                                                                    | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                           |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_4_nxt                                                                                                    | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                           |                2 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_0_nxt                                                                                                    | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                           |                2 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_7_nxt                                                                                                    | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                           |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_6_nxt                                                                                                    | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                           |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5_nxt                                                                                                    | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                           |                2 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                       |                2 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/E[0] | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                            |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/ecpri_demux_0/inst/ap_condition_931                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_reg_9[0]                                                                                                                | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/shift_ptr_p4_r[2]_i_1_n_0                                                                                                                  |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/E[0]   | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                   | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/fcs_qual_r                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_packetiser_0/inst/oran_ctrl_state                                                                                                                                                                                                                                                 | check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                                                                         |                2 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/oran_ctrl_states_V[2]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_FIFO_WADDR_GRAY_SYNC/E[0]                                                                                                            | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/SR[0]                                                                                                                                                     |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_packetiser_0/inst/p_13_in                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_n_0                               | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                                                                                | check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                                                                         |                2 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_n_0                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                   | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_RX_RESET_BUFFER/reset_flop_out                                                                                                                                            |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                       |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                       |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_dwidth_converter_0/inst/areset_r                                                                                                                                                                                                                                                              |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_RX_SYNC/reset_pipe_out                                                                                                                                          |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/tkeep_cleaner_FAPI_1/inst/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                                                                                | check_40G_sim_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                            |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_TX_SYNC/SR[0]                                                                                                                                                   |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Ethernet_demux_0/inst/p_132_in                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_rx_force_resync                                                                                                                                                         |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Ethernet_demux_0/inst/state_V                                                                                                                                                                                                                                                            | check_40G_sim_i/Ethernet_demux_0/inst/state_V[2]_i_1_n_0                                                                                                                                                                                                                                                           |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Ethernet_demux_0/inst/p_111_in                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_RX_RESET_BUFFER/reset_flop_out                                                                                                                                            |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                       |                2 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_TX_RESET_BUFFER/reset_flop_out                                                                                                                                            |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_10/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                      |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_12/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                      |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_15/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                      |                2 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AS[0]                                                                                                                                                                       |                1 |              3 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/rx_serdes_reset_out_reg[0]_0[0]                                                                                                                                             |                1 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/axi_ctl_core_mode_switch_r_i_1_n_0                                                                                                                                          |                2 |              3 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1__62_n_0                                                                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                 |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                                                              |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__65_n_0                                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                    |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                    |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                        |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1__64_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1__63_n_0                                                                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                             |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1__61_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/E[0]                                                                                                                     | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                           |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1__60_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                           | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                       |                2 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout[55]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                            |                2 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                 |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                               |                3 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                             | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                       |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                         | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                                                |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/syncer_reset_from_tx_clk_to_Bus2IP_clk/reset_pipe_out                                                                                                                       |                2 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/rx_serdes_reset_r[0]_i_1_n_0                                                                                                                                      | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                   |                3 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                |                2 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                          |                1 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/stat_rx_unicast_i_1_n_0                                                                                                                              |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                3 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/enaout_reg_0[0]                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_SCRAMBLER/reset_flop_out                                                                                                                        |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/E[0]                                                                                                                             | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                           |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/syncer_reset_from_Bus2IP_clk_to_tx_clk/reset_pipe_out                                                                                                                       |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                 |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_dwidth_converter_1/inst/areset_r                                                                                                                                                                                                                                                              |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl0_p5_r_reg[2]_2                                                                                                                      |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_reg_9[0]                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                3 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1__73_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1__61_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1__62_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1__63_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1__64_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1__65_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1__66_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1__67_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1__68_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1__69_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1__70_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1__71_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1__72_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1__60_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1__74_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1__75_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1__76_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1__77_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1__78_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1__79_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1__80_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1__81_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1__82_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1__83_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1__84_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1__85_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2                                                                                                                                   | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_decoder_state_d4                                                                                                                                |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt[3]_i_1_n_0                                                                                                                         |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                             | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                       |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/Userplane_L1_Data_Gen_1/inst/subframeID_val_V0                                                                                                                                                                                                                                           | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |                2 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/Userplane_L1_Data_Gen_1/inst/ap_condition_166                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                3 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/Userplane_L1_Data_Gen_1/inst/ap_condition_166                                                                                                                                                                                                                                            | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |                2 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                4 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d1                                                                                                                                   | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_i_1_n_0                                                                                                            |                4 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2                                                                                                                                   | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out                                                                                                                             |                2 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              4 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip[3]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1__86_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                    |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__87_n_0                                                                                                                                                                                                    |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                                                              |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                     |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                           |                2 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                4 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                           |                2 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                                                   |                1 |              4 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_core_cdc_sync_axi_ctl_gt_tx_reset_0/gtwiz_reset_tx_datapath_in[0]                                                                                                                                                                             |                1 |              5 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/stat_rx_bad_preamble_i_1_n_0                                                                                                                       |                2 |              5 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/decoder2fcs_sop                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0[63]_i_1_n_0                                                                                                                            |                2 |              5 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_HI_BER_MONITOR/framing_error_cnt[4]_i_2_n_0                                                                                                      | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_HI_BER/ctl_rx_test_pattern_out_reg[0]                                                                                                              |                1 |              5 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_error_block_d3                                                                                                                      | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out                                                                                                                             |                3 |              5 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1_n_0                 |                1 |              5 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/temp_coeff_data_V[127]_i_1_n_0                                                                                                                                                                                                                                | check_40G_sim_i/cplane_depacketizer_0/inst/coeff_count_V[4]_i_3_n_0                                                                                                                                                                                                                                                |                2 |              5 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DELETE_FCS/reset_flop_out                                                                                                                          |                3 |              5 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0_n_0              |                1 |              5 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_LBUS_FIFO/reset_flop_out                                                                                                                           |                1 |              5 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                                                                         |                4 |              5 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[3].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/rst_in0                                   |                1 |              5 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                    |                3 |              5 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                        | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                1 |              5 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                 | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                2 |              5 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any      |                1 |              5 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2          |                1 |              5 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                               | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int               |                1 |              5 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_core_cdc_sync_axi_gt_resetall_0/gtwiz_reset_all_in[0]                                                                                                                                                                                         |                1 |              5 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg_n_0_[0]                                                                                                                                                                                                                    | check_40G_sim_i/vio_2/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                      |                3 |              6 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_depacketiser_0/inst/symbolID_V[5]_i_2_n_0                                                                                                                                                                                                                                         | check_40G_sim_i/uplane_depacketiser_0/inst/symbolID_V[5]_i_1_n_0                                                                                                                                                                                                                                                   |                1 |              6 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt0                                                                                                                                 | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/SR[0]                                                                                                                                 |                1 |              6 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                                          | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |                1 |              6 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |                3 |              6 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/rx_reset                                                                                                                                                                                                           |                2 |              6 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                            |                2 |              6 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/syncer_reset_from_Bus2IP_clk_to_rx_clk/reset_pipe_out                                                                                                                       |                2 |              6 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                      | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |                2 |              6 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                       | check_40G_sim_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                    |                1 |              6 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                         | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                                                |                1 |              6 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/Userplane_L1_Data_Gen_1/inst/sym_count_V0                                                                                                                                                                                                                                                | check_40G_sim_i/Userplane_L1_Data_Gen_1/inst/sym_count_V[5]_i_1_n_0                                                                                                                                                                                                                                                |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                        |                2 |              6 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d1                                                                                                                                   | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out                                                                                                                             |                3 |              6 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                       |                1 |              6 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/proc_sys_reset_2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                       | check_40G_sim_i/proc_sys_reset_2/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                    |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                       |                1 |              6 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                       | check_40G_sim_i/proc_sys_reset_1/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                    |                1 |              6 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_2/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                                  | check_40G_sim_i/vio_2/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                      |                2 |              6 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                            |                1 |              6 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                     | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                                                                      |                3 |              6 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/syncer_reset_from_rx_clk_to_Bus2IP_clk/reset_pipe_out                                                                                                                       |                1 |              6 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                5 |              6 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                3 |              6 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                       |                2 |              6 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                    |                3 |              6 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                    | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                    |                2 |              7 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_2[0]                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                            |                3 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_15/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |                3 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/p_Result_96_reg_21510                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                6 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_10/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |                3 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                2 |              7 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                              | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                          |                2 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/reg_9802                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                6 |              7 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                            |                2 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/test_ena                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DESCR/SR[0]                                                                                                                                        |                2 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/p_Result_99_reg_21260                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                6 |              7 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                    | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                    |                2 |              7 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                    | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                    |                1 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2                                                                                                                                   | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/lfi                                                                                                                                                |                2 |              7 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                            |                3 |              7 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                    | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                    |                2 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/ctl_tx_test_pattern_enable_out_reg[0]                                                                                                 | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_SCRAMBLER/reset_flop_out                                                                                                                        |                1 |              7 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                 | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                          |                1 |              7 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/Userplane_L1_Data_Gen_1/inst/L1_data_out_V_1_load_B                                                                                                                                                                                                                                      | check_40G_sim_i/Userplane_L1_Data_Gen_1/inst/L1_data_out_V_1_payload_B[39]_i_1_n_0                                                                                                                                                                                                                                 |                2 |              7 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/Userplane_L1_Data_Gen_1/inst/L1_data_out_V_1_load_A                                                                                                                                                                                                                                      | check_40G_sim_i/Userplane_L1_Data_Gen_1/inst/L1_data_out_V_1_payload_A[39]_i_1_n_0                                                                                                                                                                                                                                 |                2 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_14/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |                2 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                3 |              7 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                            |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                       |                2 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_12/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |                2 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                3 |              7 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                            |                3 |              7 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                            |                3 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                2 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                3 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                3 |              7 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/temp_coeff_data_V[127]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                6 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                             |                2 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr                                                                                                                                   |                2 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/p_32_in                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                                                          |                3 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/trunc_ln647_5_reg_2121[7]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                7 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/reg_9920                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/trunc_ln647_6_reg_2116[7]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                7 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/col_cnt[7]_i_1_n_0                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out                                                                                                                             |                3 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/E[0]                                                                                                                             | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/parity_valid_pipe[0][7]_i_1_n_0                                                                                                            |                2 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                              | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                    |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[127]_i_1_n_0                                                                                                                                                                                                | check_40G_sim_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                                                                                                       |                2 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/beam_id_info_layer_V0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                         |                1 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/reg_1000227_out                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |                6 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/p_Result_s_reg_22330                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/reg_9805                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                6 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/reg_9803                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/reg_9800                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/reg_10040                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                                                                       |                3 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_3/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                                  | check_40G_sim_i/vio_3/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                      |                3 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_3/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg_n_0_[0]                                                                                                                                                                                                                    | check_40G_sim_i/vio_3/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                      |                5 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/vio_3/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                                                                             |                2 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                               | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                             |                2 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_depacketiser_0/inst/data_in_V_data_V_0_sel5                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                             |                1 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0][0]                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                            |                3 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_depacketiser_0/inst/data_in_V_data_V_0_sel4                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                                                      |                2 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                                                          |                3 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b                                                                                                                  | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/stall_pipes_r_b_reg                                                                                                                |                2 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[7]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                                             | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                              |                2 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_depacketiser_0/inst/PRB_fragmentation_V0                                                                                                                                                                                                                                          | check_40G_sim_i/uplane_depacketiser_0/inst/PRB_fragmentation_V[7]_i_1_n_0                                                                                                                                                                                                                                          |                3 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_packetiser_0/inst/PRB_fragmentation03_in                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                                                      |                3 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/Userplane_L1_Data_Gen_1/inst/frameID_in_V_read_reg_6830                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_packetiser_0/inst/eCPRI_header_V_TREADY                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_packetiser_0/inst/reg_5261                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter                                                                                                                         | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter[7]_i_1_n_0                                                                                                                        |                2 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_packetiser_0/inst/PRB_fragmentation3                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                               |                3 |              8 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_1                                                                                                                                                                                                     | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                                                                      |                2 |              8 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_depacketiser_0/inst/data_in_V_data_V_0_sel547_out                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                4 |              9 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                              | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                    |                2 |              9 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_reg_STAT_RX_STATUS_REG1_clear_syncer/STAT_RX_STATUS_REG1_clear_cond                                                                                             | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/rx_reset_pulse_len_reg_n_0_[0]                                                                                                                                              |                3 |              9 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                          | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                    |                3 |              9 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                9 |              9 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                              | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                    |                2 |              9 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                                                                                    |                1 |              9 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                4 |              9 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_RX_SYNC/SS[0]                                                                                                                                                   |                1 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                     |                4 |             10 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/vio_2/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                                                                             |                2 |             10 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_bytes_accumulator/counter_lsb[23]_i_1__45_n_0                                                                                                    |                2 |             10 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                3 |             10 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                 |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                             |                2 |             10 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/ecpri_demux_0/inst/CU_data_in_V_data_V_0_sel2                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                5 |             10 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                5 |             10 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_TX_SYNC/SS[0]                                                                                                                                                   |                1 |             10 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                 | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                               |                3 |             10 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_packetiser_0/inst/PRB_fragmentation3                                                                                                                                                                                                                                              | check_40G_sim_i/uplane_packetiser_0/inst/count_value_V[9]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |             10 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                     | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                3 |             10 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                      | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                2 |             10 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_bytes_accumulator/counter_lsb[23]_i_1__54_n_0                                                                                                    |                2 |             10 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                       |                3 |             10 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                               |                1 |             10 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                             |                1 |             10 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                               | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                             |                3 |             10 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             10 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]               | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                1 |             10 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_FTP/reset_flop_out                                                                                                                              |                3 |             11 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_STATS/reset_flop_out                                                                                                                         |                5 |             11 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/ena                                                                                                                                        | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/my_total_good_bytes[14]_i_1__0_n_0                                                                                                                   |                2 |             11 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_rx_check_sfd_r_i_1_n_0                                                                                                                                        | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                   |                9 |             11 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/my_total_good_bytes_nxt                                                                                                                 | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/my_total_good_bytes[14]_i_1_n_0                                                                                                                   |                3 |             11 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                              | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |                4 |             11 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                             |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                             |                2 |             12 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                 |                3 |             12 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                7 |             12 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                               |                2 |             12 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             12 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                6 |             12 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                  |                4 |             12 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_depacketiser_0/inst/PRB_count_V0                                                                                                                                                                                                                                                  | check_40G_sim_i/uplane_depacketiser_0/inst/PRB_count_V[11]_i_1_n_0                                                                                                                                                                                                                                                 |                3 |             12 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                             |                1 |             12 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                  |                4 |             12 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                6 |             12 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                       |                3 |             12 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                7 |             12 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                5 |             12 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                6 |             12 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                 |                3 |             12 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                       |                3 |             12 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                                                                         |                8 |             12 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]_0[1]                                                                                                                                                                                                                    |                7 |             13 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                               |                3 |             13 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/start_count_5K_0_reg_n_0                                                                                                                                                                                                                                             | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/SR[0]                                                                                                                                                                                                                                   |                3 |             13 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]_0[2]                                                                                                                                                                                                                    |                7 |             13 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out                                                                                                                             |               12 |             13 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                              | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |                4 |             13 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/STAT_STATUS_REG1_clear_r_i_1_n_0                                                                                                                                            |                5 |             14 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/ecpri_demux_0/inst/ap_NS_iter2_fsm1                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                2 |             14 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/Userplane_L1_Data_Gen_1/inst/ap_condition_152                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                4 |             14 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/stat_rx_total_good_bytes[13]_i_1_n_0                                                                                                                 |                2 |             14 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/SR[0]                                                                                                                                                     |                4 |             14 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/stat_tx_total_good_bytes[13]_i_1_n_0                                                                                                              |                5 |             14 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/p_4_in                                                                                                                                                         | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |                4 |             14 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                      |                5 |             15 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/truncate_flag_reg[0]                                                                                                                         | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/SS[0]                                                                                                                                                  |                3 |             15 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                      |                5 |             15 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]_0[0]                                                                                                                                                                                                                    |                8 |             15 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_tx_send_rfi_r_i_1_n_0                                                                                                                                         | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                   |                6 |             15 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/vio_1/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                                                                             |                4 |             15 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/my_total_good_bytes_d1[14]_i_1_n_0                                                                                                      | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_STATS/reset_flop_out                                                                                                                         |                3 |             15 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                                                                             |                4 |             15 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/ena                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                3 |             15 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/my_total_good_bytes_d1[14]_i_1__0_n_0                                                                                                      | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_STATS/reset_flop_out                                                                                                                               |                2 |             15 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                                | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |                5 |             15 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               10 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                |                                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               12 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                8 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               10 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                                                               |                4 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_3/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                8 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                8 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                9 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               11 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               13 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               10 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                             | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |                4 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |               12 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                9 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                               |                6 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                9 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                               |                6 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               14 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                            | check_40G_sim_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                      |                5 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               11 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |                9 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               14 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Ethernet_demux_0/inst/eth_data_rx_V_keep_V_0_load_A                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_1/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                            | check_40G_sim_i/vio_1/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                      |                5 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_1/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                   |                6 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |               10 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_2/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                            | check_40G_sim_i/vio_2/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                      |                7 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Ethernet_demux_0/inst/cu_data_out_V_keep_V_1_load_A                                                                                                                                                                                                                                      | check_40G_sim_i/Ethernet_demux_0/inst/cu_data_out_V_keep_V_1_payload_A[15]_i_1_n_0                                                                                                                                                                                                                                 |                2 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Ethernet_demux_0/inst/cu_data_out_V_keep_V_1_load_B                                                                                                                                                                                                                                      | check_40G_sim_i/Ethernet_demux_0/inst/cu_data_out_V_keep_V_1_payload_B[15]_i_1_n_0                                                                                                                                                                                                                                 |                2 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_2/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                9 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/vio_3/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                            | check_40G_sim_i/vio_3/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                      |                5 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               10 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Ethernet_demux_0/inst/eth_data_rx_V_keep_V_0_load_B                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[4]                                                                                                                                                                                        |                4 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/epacket_gen_0/inst/ap_ready                                                                                                                                                                                                                                                              | check_40G_sim_i/epacket_gen_0/inst/message_V[15]_i_1_n_0                                                                                                                                                                                                                                                           |                2 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               12 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               12 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                               |                7 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               15 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                9 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                8 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/compare                                                                                                                            | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/o_length[15]_i_1_n_0                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                   |                1 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/stat_tx_total_good_packets_i_1_n_0                                                                                                                |                6 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/eCpri_header_config_0/inst/start_pcid_config_va0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                 |                                                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/eCpri_header_config_0/inst/pcid_config_value_V                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/eCpri_header_config_0/inst/eCPRI_PCID_config_V_PCID_conf_V_TREADY                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        |                                                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                9 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/epacket_gen_0/inst/dout_V_data_V_1_payload_A[15]_i_2_n_0                                                                                                                                                                                                                                 | check_40G_sim_i/epacket_gen_0/inst/dout_V_data_V_1_payload_A[15]_i_1_n_0                                                                                                                                                                                                                                           |                4 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/epacket_gen_0/inst/dout_V_data_V_1_payload_B[15]_i_2_n_0                                                                                                                                                                                                                                 | check_40G_sim_i/epacket_gen_0/inst/dout_V_data_V_1_payload_B[15]_i_1_n_0                                                                                                                                                                                                                                           |                4 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/mparam_0/inst/indata_V_V_TREADY135_out                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/mparam_0/inst/out2data_V_V_1_load_B                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/mparam_0/inst/out2data_V_V_1_load_A                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/reg_10000                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               13 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/reg_9840                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               10 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/ecpri_demux_0/inst/CU_data_in_V_keep_V_0_load_B                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/ecpri_demux_0/inst/CU_data_in_V_keep_V_0_load_A                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/ecpri_demux_0/inst/user_data_out_V_keep_V_1_load_B                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/ecpri_demux_0/inst/user_data_out_V_keep_V_1_load_A                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                             |                4 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |               10 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               13 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |               12 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                                                                                    |                1 |             16 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_depacketiser_0/inst/PRB_count_V0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |                8 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                                             | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |                6 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                9 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                             |                2 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                           | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |                3 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               14 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               14 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |               13 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               11 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                9 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               13 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               11 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               11 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                9 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               10 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |               11 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               10 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                            |                3 |             17 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                            |                3 |             17 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_FCS/reset_flop_out                                                                                                                                 |                6 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                             |                4 |             18 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                       | check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                5 |             18 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                           | check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                            |                2 |             18 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/stat_rx_total_good_packets_i_1_n_0                                                                                                                   |                7 |             18 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                             |                3 |             18 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/Userplane_L1_Data_Gen_1/inst/L1_data_out_V_1_load_A                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                5 |             18 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                            |                5 |             18 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/Userplane_L1_Data_Gen_1/inst/L1_data_out_V_1_load_B                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                5 |             18 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_depacketiser_0/inst/p_31_in                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                6 |             19 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_STATS/reset_flop_out                                                                                                                               |                7 |             19 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                           | check_40G_sim_i/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                5 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_15/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                      | check_40G_sim_i/axis_data_fifo_15/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |                6 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_14/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                      | check_40G_sim_i/axis_data_fifo_14/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |                6 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                           | check_40G_sim_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                6 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_15/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_15/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |                7 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_bytes_accumulator/counter_lsb[23]_i_1__55_n_0                                                                                                         |                3 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_14/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_14/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |                7 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                       | check_40G_sim_i/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                6 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                           | check_40G_sim_i/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                7 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                       | check_40G_sim_i/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                6 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                           | check_40G_sim_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                8 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                       | check_40G_sim_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                5 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                           | check_40G_sim_i/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                7 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                       | check_40G_sim_i/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                7 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_10/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_10/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |                7 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                       | check_40G_sim_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                5 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/counter_lsb[23]_i_1__53_n_0                                                                                                         |                3 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/E[0]                                                                                                                                    | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_HI_BER/reset_flop_out                                                                                                                              |                3 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_12/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                      | check_40G_sim_i/axis_data_fifo_12/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |                5 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                      | check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                      |                5 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                      | check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                      |                6 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_12/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                          | check_40G_sim_i/axis_data_fifo_12/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |                6 |             20 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/efp_valid                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                8 |             21 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                            |               12 |             21 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb[23]_i_1__48_n_0                                                                                                       |                3 |             22 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_fcs_accumulator/counter_lsb[23]_i_1__46_n_0                                                                                                             |                4 |             22 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_stomped_fcs_accumulator/counter_lsb[23]_i_1__8_n_0                                                                                                          |                4 |             22 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_multicast_accumulator/counter_lsb[23]_i_1__11_n_0                                                                                                           |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_128_255_bytes_accumulator/counter_lsb[23]_i_1__35_n_0                                                                                                |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1519_1522_bytes_accumulator/counter_lsb[23]_i_1__3_n_0                                                                                               |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/counter_lsb[23]_i_1__18_n_0                                                                                                                  |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_oversize_accumulator/counter_lsb[23]_i_1__12_n_0                                                                                                            |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/counter_lsb[23]_i_1__44_n_0                                                                                                             |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1024_1518_bytes_accumulator/counter_lsb[23]_i_1__4_n_0                                                                                               |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_broadcast_accumulator/counter_lsb[23]_i_1__9_n_0                                                                                                            |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_code_accumulator/counter_lsb[23]_i_1__34_n_0                                                                                                            |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/counter_lsb[23]_i_1__51_n_0                                                                                              |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_65_127_bytes_accumulator/counter_lsb[23]_i_1__26_n_0                                                                                                 |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_packets_accumulator/counter_lsb[23]_i_1__19_n_0                                                                                                  |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/counter_lsb[23]_i_1__23_n_0                                                                                                       |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_unicast_accumulator/counter_lsb[23]_i_1__43_n_0                                                                                                             |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/counter_lsb[23]_i_1__40_n_0                                                                                                                |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_512_1023_bytes_accumulator/counter_lsb[23]_i_1__25_n_0                                                                                               |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_4096_8191_bytes_accumulator/counter_lsb[23]_i_1__36_n_0                                                                                              |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_fragment_accumulator/counter_lsb[23]_i_1__50_n_0                                                                                                            |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_256_511_bytes_accumulator/counter_lsb[23]_i_1__27_n_0                                                                                                |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_2048_4095_bytes_accumulator/counter_lsb[23]_i_1__21_n_0                                                                                              |                3 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_64_bytes_accumulator/counter_lsb[23]_i_1__22_n_0                                                                                                     |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_framing_err_accumulator/counter_lsb__1[23]                                                                                                                  |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_inrangeerr_accumulator/counter_lsb[23]_i_1__5_n_0                                                                                                           |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_broadcast_accumulator/counter_lsb[23]_i_1__42_n_0                                                                                                           |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1549_2047_bytes_accumulator/counter_lsb[23]_i_1__29_n_0                                                                                              |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_8192_9215_bytes_accumulator/counter_lsb[23]_i_1__37_n_0                                                                                              |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_large_accumulator/counter_lsb[23]_i_1__39_n_0                                                                                                        |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_small_accumulator/counter_lsb[23]_i_1__41_n_0                                                                                                        |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1523_1548_bytes_accumulator/counter_lsb[23]_i_1__24_n_0                                                                                              |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/counter_lsb[23]_i_1__28_n_0                                                                                              |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/counter_lsb[23]_i_1__56_n_0                                                                                                |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/counter_lsb[23]_i_1__20_n_0                                                                                              |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/counter_lsb[23]_i_1__38_n_0                                                                                                           |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/counter_lsb[23]_i_1__57_n_0                                                                                                         |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_jabber_accumulator/counter_lsb[23]_i_1__7_n_0                                                                                                               |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_large_accumulator/counter_lsb[23]_i_1__13_n_0                                                                                                        |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_vlan_accumulator/counter_lsb[23]_i_1__17_n_0                                                                                                                |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_unicast_accumulator/counter_lsb[23]_i_1__16_n_0                                                                                                             |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_bad_fcs_accumulator/counter_lsb[23]_i_1__1_n_0                                                                                                       |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/counter_lsb[23]_i_1__52_n_0                                                                                                           |                3 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_8192_9215_bytes_accumulator/counter_lsb[23]_i_1__0_n_0                                                                                               |                3 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_65_127_bytes_accumulator/counter_lsb__0[23]                                                                                                          |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_packets_accumulator/counter_lsb[23]_i_1__31_n_0                                                                                                  |                4 |             23 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_rx_max_packet_len_r[14]_i_1_n_0                                                                                                                               | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                   |               14 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_toolong_accumulator/counter_lsb[23]                                                                                                                         |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_64_bytes_accumulator/counter_lsb[23]_i_1__33_n_0                                                                                                     |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_512_1023_bytes_accumulator/counter_lsb[23]_i_1__10_n_0                                                                                               |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_4096_8191_bytes_accumulator/counter_lsb[23]_i_1__49_n_0                                                                                              |                3 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_256_511_bytes_accumulator/counter_lsb[23]_i_1__2_n_0                                                                                                 |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_test_pattern_mismatch_accumulator/counter_lsb[23]_i_1__14_n_0                                                                                               |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1549_2047_bytes_accumulator/counter_lsb[23]_i_1__6_n_0                                                                                               |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_small_accumulator/counter_lsb[23]_i_1__15_n_0                                                                                                        |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_2048_4095_bytes_accumulator/counter_lsb[23]_i_1__32_n_0                                                                                              |                4 |             23 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_packets_accumulator/overflow_reg_n_0                                                                                                             |                5 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_framing_err_accumulator/overflow_reg_n_0                                                                                                                    |                5 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_65_127_bytes_accumulator/overflow_reg_n_0                                                                                                            |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1523_1548_bytes_accumulator/overflow_reg_n_0                                                                                                         |                8 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_bytes_accumulator/overflow_reg_n_0                                                                                                               |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_8192_9215_bytes_accumulator/overflow_reg_n_0                                                                                                         |                8 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/overflow_reg_n_0                                                                                                                  |                4 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_large_accumulator/overflow_reg_n_0                                                                                                                   |                8 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_large_accumulator/overflow_reg_n_0                                                                                                                   |                5 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_small_accumulator/overflow_reg_n_0                                                                                                                   |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/overflow_reg_n_0                                                                                                         |                7 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_packets_accumulator/overflow_reg_n_0                                                                                                             |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/overflow_reg_n_0                                                                                                                      |                5 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/overflow_reg_n_0                                                                                                           |                7 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/overflow_reg_n_0                                                                                                         |                4 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_unicast_accumulator/overflow_reg_n_0                                                                                                                        |                4 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/overflow_reg_n_0                                                                                                         |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_small_accumulator/overflow_reg_n_0                                                                                                                   |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/overflow_reg_n_0                                                                                                                           |                5 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_bytes_accumulator/overflow_reg_n_0                                                                                                                    |                5 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_test_pattern_mismatch_accumulator/overflow_reg_n_0                                                                                                          |                5 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_unicast_accumulator/overflow_reg_n_0                                                                                                                        |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_4096_8191_bytes_accumulator/overflow_reg_n_0                                                                                                         |                7 |             24 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               11 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_256_511_bytes_accumulator/overflow_reg_n_0                                                                                                           |               10 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_stomped_fcs_accumulator/overflow_reg_n_0                                                                                                                    |                8 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_toolong_accumulator/overflow                                                                                                                                |                7 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_64_bytes_accumulator/overflow_reg_n_0                                                                                                                |                5 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_2048_4095_bytes_accumulator/overflow_reg_n_0                                                                                                         |                7 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/overflow_reg_n_0                                                                                                                    |                7 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1549_2047_bytes_accumulator/overflow_reg_n_0                                                                                                         |                6 |             24 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               11 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_512_1023_bytes_accumulator/overflow_reg_n_0                                                                                                          |                7 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_fragment_accumulator/overflow_reg_n_0                                                                                                                       |                9 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_bytes_accumulator/overflow__1                                                                                                                    |                7 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/overflow_reg_n_0                                                                                                                  |                7 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_broadcast_accumulator/overflow_reg_n_0                                                                                                                      |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_jabber_accumulator/overflow_reg_n_0                                                                                                                         |                5 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_65_127_bytes_accumulator/overflow__0                                                                                                                 |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_bad_fcs_accumulator/overflow_reg_n_0                                                                                                                 |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_multicast_accumulator/overflow_reg_n_0                                                                                                                      |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                       | check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                8 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_oversize_accumulator/overflow_reg_n_0                                                                                                                       |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_64_bytes_accumulator/overflow_reg_n_0                                                                                                                |                4 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                           | check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1024_1518_bytes_accumulator/overflow_reg_n_0                                                                                                         |                7 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_128_255_bytes_accumulator/overflow_reg_n_0                                                                                                           |                5 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/temp_coeff_data_V[87]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               19 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_512_1023_bytes_accumulator/overflow_reg_n_0                                                                                                          |                4 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_fcs_accumulator/overflow_reg_n_0                                                                                                                        |                5 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_4096_8191_bytes_accumulator/overflow_reg_n_0                                                                                                         |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_code_accumulator/overflow_reg_n_0                                                                                                                       |                5 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_256_511_bytes_accumulator/overflow_reg_n_0                                                                                                           |                5 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/overflow_reg_n_0                                                                                                                             |                7 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_2048_4095_bytes_accumulator/overflow_reg_n_0                                                                                                         |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1549_2047_bytes_accumulator/overflow_reg_n_0                                                                                                         |                7 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/reg_10080                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               22 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1519_1522_bytes_accumulator/overflow_reg_n_0                                                                                                         |                7 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/overflow_reg_n_0                                                                                                                        |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_broadcast_accumulator/overflow_reg_n_0                                                                                                                      |                4 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                           | check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                                                                       |                7 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/overflow_reg_n_0                                                                                                                    |                4 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_8192_9215_bytes_accumulator/overflow_reg_n_0                                                                                                         |                4 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/temp_coeff_data_V[63]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               19 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_vlan_accumulator/overflow_reg_n_0                                                                                                                           |                4 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_inrangeerr_accumulator/overflow_reg_n_0                                                                                                                     |                6 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/temp_coeff_data_V[39]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               13 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/overflow_reg_n_0                                                                                                                      |                8 |             24 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/counter_msb[23]_i_1__38_n_0                                                                                                           |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_bytes_accumulator/counter_msb[23]_i_1__54_n_0                                                                                                    |                3 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/counter_msb[23]_i_1__56_n_0                                                                                                |                3 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/counter_msb[23]_i_1__20_n_0                                                                                              |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/counter_msb[23]_i_1__28_n_0                                                                                              |                2 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_512_1023_bytes_accumulator/counter_msb[23]_i_1__25_n_0                                                                                               |                3 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/counter_msb[23]_i_1__57_n_0                                                                                                         |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_4096_8191_bytes_accumulator/counter_msb[23]_i_1__36_n_0                                                                                              |                2 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_256_511_bytes_accumulator/counter_msb[23]_i_1__27_n_0                                                                                                |                3 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1523_1548_bytes_accumulator/counter_msb[23]_i_1__24_n_0                                                                                              |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_2048_4095_bytes_accumulator/counter_msb[23]_i_1__21_n_0                                                                                              |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/counter_msb[23]_i_1__44_n_0                                                                                                             |                4 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               12 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_broadcast_accumulator/counter_msb[23]_i_1__42_n_0                                                                                                           |                3 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1549_2047_bytes_accumulator/counter_msb[23]_i_1__29_n_0                                                                                              |                4 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               12 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               12 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               13 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_64_bytes_accumulator/counter_msb[23]_i_1__22_n_0                                                                                                     |                4 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_65_127_bytes_accumulator/counter_msb[23]_i_1__26_n_0                                                                                                 |                4 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               14 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/counter_msb[23]_i_1__40_n_0                                                                                                                |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_unicast_accumulator/counter_msb[23]_i_1__43_n_0                                                                                                             |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/counter_msb[23]_i_1__23_n_0                                                                                                       |                3 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_packets_accumulator/counter_msb[23]_i_1__19_n_0                                                                                                  |                4 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_bytes_accumulator/counter_msb[23]_i_1__55_n_0                                                                                                         |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_small_accumulator/counter_msb[23]_i_1__41_n_0                                                                                                        |                3 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_large_accumulator/counter_msb[23]_i_1__39_n_0                                                                                                        |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_8192_9215_bytes_accumulator/counter_msb[23]_i_1__37_n_0                                                                                              |                5 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_test_pattern_mismatch_accumulator/counter_msb[23]_i_1__14_n_0                                                                                               |                2 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_jabber_accumulator/counter_msb[23]_i_1__7_n_0                                                                                                               |                4 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               12 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_multicast_accumulator/counter_msb[23]_i_1__11_n_0                                                                                                           |                3 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               12 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_stomped_fcs_accumulator/counter_msb[23]_i_1__8_n_0                                                                                                          |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_64_bytes_accumulator/counter_msb[23]_i_1__33_n_0                                                                                                     |                3 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_512_1023_bytes_accumulator/counter_msb[23]_i_1__10_n_0                                                                                               |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_toolong_accumulator/counter_msb[23]_i_1_n_0                                                                                                                 |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_bad_fcs_accumulator/counter_msb[23]_i_1__1_n_0                                                                                                       |                5 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_packets_accumulator/counter_msb[23]_i_1__31_n_0                                                                                                  |                2 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_msb[23]_i_1__48_n_0                                                                                                       |                3 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_framing_err_accumulator/counter_msb[23]_i_1__47_n_0                                                                                                         |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_bytes_accumulator/counter_msb[23]_i_1__45_n_0                                                                                                    |                5 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/counter_msb[23]_i_1__52_n_0                                                                                                           |                3 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/counter_msb[23]_i_1__53_n_0                                                                                                         |                3 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_unicast_accumulator/counter_msb[23]_i_1__16_n_0                                                                                                             |                3 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_fragment_accumulator/counter_msb[23]_i_1__50_n_0                                                                                                            |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1549_2047_bytes_accumulator/counter_msb[23]_i_1__6_n_0                                                                                               |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_vlan_accumulator/counter_msb[23]_i_1__17_n_0                                                                                                                |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_8192_9215_bytes_accumulator/counter_msb[23]_i_1__0_n_0                                                                                               |                3 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_inrangeerr_accumulator/counter_msb[23]_i_1__5_n_0                                                                                                           |                3 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_65_127_bytes_accumulator/counter_msb[23]_i_1__30_n_0                                                                                                 |                4 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_code_accumulator/counter_msb[23]_i_1__34_n_0                                                                                                            |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1519_1522_bytes_accumulator/counter_msb[23]_i_1__3_n_0                                                                                               |                3 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1024_1518_bytes_accumulator/counter_msb[23]_i_1__4_n_0                                                                                               |                4 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_128_255_bytes_accumulator/counter_msb[23]_i_1__35_n_0                                                                                                |                4 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_2048_4095_bytes_accumulator/counter_msb[23]_i_1__32_n_0                                                                                              |                5 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_broadcast_accumulator/counter_msb[23]_i_1__9_n_0                                                                                                            |                3 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_fcs_accumulator/counter_msb[23]_i_1__46_n_0                                                                                                             |                3 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               13 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/counter_msb[23]_i_1__18_n_0                                                                                                                  |                3 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_256_511_bytes_accumulator/counter_msb[23]_i_1__2_n_0                                                                                                 |                2 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_large_accumulator/counter_msb[23]_i_1__13_n_0                                                                                                        |                3 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               13 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               12 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_4096_8191_bytes_accumulator/counter_msb[23]_i_1__49_n_0                                                                                              |                3 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_oversize_accumulator/counter_msb[23]_i_1__12_n_0                                                                                                            |                4 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               12 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_small_accumulator/counter_msb[23]_i_1__15_n_0                                                                                                        |                3 |             25 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/counter_msb[23]_i_1__51_n_0                                                                                              |                3 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               12 |             25 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_tx_test_pattern_seed_a_r[57]_i_1_n_0                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                   |               14 |             26 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_tx_test_pattern_seed_b_r[57]_i_1_n_0                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                   |               14 |             26 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0[61]_i_1_n_0                                                                                                                            |               10 |             26 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                        | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                   |               10 |             27 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                8 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                            |                2 |             28 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                                    |                4 |             28 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                8 |             28 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                            |                5 |             28 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                                                                                    |                3 |             28 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/master_watchdog_00                                                                                                                                                                                                                      |                4 |             29 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  |                                                                                                                                                                                                                                                                                                                    |                3 |             29 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                      |                                                                                                                                                                                                                                                                                                                    |                6 |             29 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                      | check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                  |                8 |             30 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                      | check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                  |                9 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                             |                8 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                               |                9 |             32 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/temp_coeff_data_V[119]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               12 |             32 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_packetiser_0/inst/PRB_fragmentation03_in                                                                                                                                                                                                                                          | check_40G_sim_i/uplane_packetiser_0/inst/PRB_fragmentation[0]_i_1_n_0                                                                                                                                                                                                                                              |                4 |             32 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/p_14_in                                                                                                                                                           | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_1_n_0                                                                                                                                                     |                5 |             32 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/user_reg0_r[31]_i_1_n_0                                                                                                                                           | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                   |               16 |             32 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/eCpri_header_config_0/inst/count0                                                                                                                                                                                                                                                        | check_40G_sim_i/eCpri_header_config_0/inst/count                                                                                                                                                                                                                                                                   |                4 |             32 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                                | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                           |               22 |             32 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                               | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |               10 |             32 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/ena_d2                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_FCS/reset_flop_out                                                                                                                                 |               16 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                |                                                                                                                                                                                                                                                                                                                    |                2 |             32 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_arready0                                                                                                                                                   | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/SR[0]                                                                                                                                                                    |               10 |             32 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_rvalid00_out                                                                                                                                               | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/SR[0]                                                                                                                                                                    |                2 |             32 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_wdata0                                                                                                                                                     | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |                8 |             32 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/beam_info_V_TVALID4                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |               10 |             32 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                                | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                           |               20 |             32 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                                | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                           |               20 |             32 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                                | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                           |               23 |             32 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                |                                                                                                                                                                                                                                                                                                                    |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                        |                5 |             32 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Ethernet_demux_0/inst/cu_data_out_V_data_V_1_load_A                                                                                                                                                                                                                                      | check_40G_sim_i/Ethernet_demux_0/inst/cu_data_out_V_data_V_1_payload_A[127]_i_1_n_0                                                                                                                                                                                                                                |                6 |             32 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                 |               10 |             32 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/ena                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |               11 |             32 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0[54]_i_1_n_0                                                                                                                            |               12 |             32 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_tx_test_pattern_seed_a_r[31]_i_1_n_0                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                   |               19 |             32 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc0                                                                                                                  | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                           |               30 |             32 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/fcs_crc_hold0                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               14 |             32 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                                                                                                                            |                4 |             32 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Ethernet_demux_0/inst/cu_data_out_V_data_V_1_load_B                                                                                                                                                                                                                                      | check_40G_sim_i/Ethernet_demux_0/inst/cu_data_out_V_data_V_1_payload_B[127]_i_1_n_0                                                                                                                                                                                                                                |                6 |             32 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_tx_test_pattern_seed_b_r[31]_i_1_n_0                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                   |               19 |             32 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             33 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Data_Gen_1/inst/L1_axis_V_TREADY                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                4 |             33 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               12 |             33 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             33 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             33 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               10 |             33 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               13 |             33 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             33 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               13 |             33 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               14 |             33 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                9 |             33 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               13 |             33 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                5 |             33 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               11 |             33 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             33 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                        |                6 |             34 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_ctl_reg_rx_clk_write_hold_syncer/dataout_reg                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               19 |             34 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                5 |             34 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                5 |             34 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |               13 |             34 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |               20 |             36 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                       | check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                                                                       |               11 |             36 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |               17 |             36 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |               19 |             37 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/p_Result_33_reg_21900                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               28 |             40 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               14 |             44 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               14 |             44 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               21 |             46 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1024_1518_bytes_accumulator/pm_tick_d1                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               18 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_framing_err_accumulator/pm_tick_d1                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               20 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_128_255_bytes_accumulator/pm_tick_d1                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               19 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1519_1522_bytes_accumulator/pm_tick_d1                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               22 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/pm_tick_d1                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               21 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_packetiser_0/inst/eCPRI_header_V_TREADY                                                                                                                                                                                                                                           | check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                                                                         |               10 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1549_2047_bytes_accumulator/pm_tick_d1                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               22 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_2048_4095_bytes_accumulator/pm_tick_d1                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               15 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_256_511_bytes_accumulator/pm_tick_d1                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               17 |             48 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                                                                                    |                3 |             48 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          |                                                                                                                                                                                                                                                                                                                    |                3 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_4096_8191_bytes_accumulator/pm_tick_d1                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               26 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_vlan_accumulator/pm_tick_d1                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               20 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_fcs_accumulator/pm_tick_d1                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               20 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_large_accumulator/pm_tick_d1                                                                                                               |                                                                                                                                                                                                                                                                                                                    |               23 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_8192_9215_bytes_accumulator/pm_tick_d1                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               21 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_65_127_bytes_accumulator/pm_tick_d1                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               21 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_64_bytes_accumulator/pm_tick_d1                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               16 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_512_1023_bytes_accumulator/pm_tick_d1                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               22 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_small_accumulator/pm_tick_d1                                                                                                               |                                                                                                                                                                                                                                                                                                                    |               20 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/pm_tick_d1                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               20 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_code_accumulator/pm_tick_d1                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |               25 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_oversize_accumulator/pm_tick_d1                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |               19 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_broadcast_accumulator/pm_tick_d1                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |               24 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/ena_d4_reg_0                                                                                                                                           |               14 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_fragment_accumulator/pm_tick_d1                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |               25 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_bad_fcs_accumulator/pm_tick_d1                                                                                                             |                                                                                                                                                                                                                                                                                                                    |               20 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_inrangeerr_accumulator/pm_tick_d1                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               20 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_jabber_accumulator/pm_tick_d1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               22 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_multicast_accumulator/pm_tick_d1                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |               20 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/pm_tick_d1                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |               19 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_256_511_bytes_accumulator/pm_tick_d1                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               25 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_2048_4095_bytes_accumulator/pm_tick_d1                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               22 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1549_2047_bytes_accumulator/pm_tick_d1                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               26 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1523_1548_bytes_accumulator/pm_tick_d1                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               22 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/pm_tick_d1                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               20 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/pm_tick_d1                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               19 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/pm_tick_d1                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               19 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/pm_tick_d1                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |               21 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/pm_tick_d1                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               17 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_512_1023_bytes_accumulator/pm_tick_d1                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               20 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/pm_tick_d1                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               23 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_broadcast_accumulator/pm_tick_d1                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |               20 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/pm_tick_d1                                                                                                              |                                                                                                                                                                                                                                                                                                                    |               15 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_packets_accumulator/pm_tick_d1                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               21 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_bytes_accumulator/pm_tick_d1                                                                                                           |                                                                                                                                                                                                                                                                                                                    |               17 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/pm_tick_d1                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               16 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_toolong_accumulator/pm_tick_d1                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               22 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_test_pattern_mismatch_accumulator/pm_tick_d1                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               20 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_stomped_fcs_accumulator/pm_tick_d1                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               26 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_small_accumulator/pm_tick_d1                                                                                                               |                                                                                                                                                                                                                                                                                                                    |               16 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_65_127_bytes_accumulator/pm_tick_d1                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               18 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_8192_9215_bytes_accumulator/pm_tick_d1                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               16 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_large_accumulator/pm_tick_d1                                                                                                               |                                                                                                                                                                                                                                                                                                                    |               17 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_4096_8191_bytes_accumulator/pm_tick_d1                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               32 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_unicast_accumulator/pm_tick_d1                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               22 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_unicast_accumulator/pm_tick_d1                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               16 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_bytes_accumulator/pm_tick_d1                                                                                                           |                                                                                                                                                                                                                                                                                                                    |               17 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_bytes_accumulator/pm_tick_d1                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               20 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_packets_accumulator/pm_tick_d1                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               21 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/pm_tick_d1                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               21 |             48 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               11 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_64_bytes_accumulator/pm_tick_d1                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               20 |             48 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/pm_tick_d1                                                                                                              |                                                                                                                                                                                                                                                                                                                    |               21 |             48 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               14 |             49 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               16 |             49 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               12 |             49 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             49 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b                                                                                                                  | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat_fmbuf0_r[63]_i_1_n_0                                                                                                                   |               19 |             56 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/E[0]                                                                                                                                  | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_SCRAMBLER/reset_flop_out                                                                                                                        |               27 |             58 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_reg_9[0]                                                                                                                | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_b_reg_1                                                                                                                           |               29 |             60 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               23 |             62 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |               10 |             63 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d1                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |               25 |             64 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/is_ctrl_d4_reg_0[0]                                                                                                  | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out                                                                                                                             |               33 |             64 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[127]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               16 |             64 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_r                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               19 |             64 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/tstamp_d2_nxt                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               12 |             65 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               13 |             65 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               15 |             65 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                    |               59 |             67 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/z_ena[1]                                                                                                                | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                           |               28 |             67 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                          | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |               30 |             68 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |               17 |             72 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b                                                                                                                  | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_p0_r                                                                                                                               |               23 |             72 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               21 |             72 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               17 |             73 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               35 |             75 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_packetiser_0/inst/application_header_V_TREADY                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               33 |             79 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               13 |             81 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               16 |             81 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               15 |             81 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             81 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               13 |             81 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                9 |             81 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               15 |             81 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               16 |             81 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                                                                       |               12 |             81 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |               28 |             82 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                            | check_40G_sim_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |               30 |             84 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                    |               77 |             89 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Ethernet_demux_0/inst/trunc_ln647_reg_363[95]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               41 |             96 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/tx_reset_pulse_len_reg_n_0_[0]                                                                                                                                              |               50 |             96 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Ethernet_demux_0/inst/cu_data_out_V_data_V_1_load_A                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               30 |             96 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Ethernet_demux_0/inst/cu_data_out_V_data_V_1_load_B                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               30 |             96 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               23 |            103 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               24 |            103 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               25 |            103 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/ctlfflt2out_ena                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                7 |            104 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               13 |            105 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               13 |            105 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |               38 |            106 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_packetiser_0/inst/IQ_data_V_data_V_TREADY                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               51 |            120 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/cplane_depacketizer_0/inst/reg_10200                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               52 |            120 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_depacketiser_0/inst/p_5_in                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               32 |            120 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_rx_2bit_retiming_sync_serdes_data_valid0_0/rx_serdes_datavalid0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               13 |            124 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_RX_SYNC/reset_pipe_out                                                                                                                                          |               35 |            128 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/ecpri_demux_0/inst/CU_data_in_V_data_V_0_load_A                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               40 |            128 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_depacketiser_0/inst/data_out_V_IQ_data_V_1_load_B                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               38 |            128 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_depacketiser_0/inst/data_in_V_data_V_0_load_A                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               42 |            128 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_depacketiser_0/inst/data_in_V_data_V_0_load_B                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               44 |            128 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/ecpri_demux_0/inst/user_data_out_V_data_V_1_load_A                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               41 |            128 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/uplane_depacketiser_0/inst/data_out_V_IQ_data_V_1_load_A                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               39 |            128 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/ecpri_demux_0/inst/user_data_out_V_data_V_1_load_B                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               42 |            128 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Ethernet_demux_0/inst/eth_data_rx_V_data_V_0_load_A                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               38 |            128 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Ethernet_demux_0/inst/eth_data_rx_V_data_V_0_load_B                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               37 |            128 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/ecpri_demux_0/inst/CU_data_in_V_data_V_0_load_B                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               41 |            128 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |               43 |            129 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_ctl_reg_tx_clk_write_hold_syncer/dataout_reg                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               89 |            131 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/rx_reset_pulse_len_reg_n_0_[0]                                                                                                                                              |               70 |            143 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               27 |            144 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/Ethernet_demux_0/inst/reg_2020                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |               55 |            144 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/ecpri_demux_0/inst/reg_1940                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |               36 |            144 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/tkeep_cleaner_FAPI_1/inst/master_TDATA[127]_i_1_n_0                                                                                                                                                                                                                                      | check_40G_sim_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |              102 |            144 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/tkeep_cleaner_FAPI_1/inst/buf_read_tkeep[15]_i_1_n_0                                                                                                                                                                                                                                     | check_40G_sim_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |              107 |            144 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA[127]_i_1_n_0                                                                                                                                                                                                                                      | check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                                                                         |               47 |            144 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_tkeep[15]_i_1_n_0                                                                                                                                                                                                                                     | check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                                                                         |               46 |            144 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               20 |            145 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               21 |            145 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               18 |            145 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               15 |            145 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               18 |            145 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               19 |            145 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               18 |            145 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               18 |            145 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               19 |            145 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               17 |            145 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               20 |            145 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               18 |            145 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/ethernet_mux_0/inst/ether_mux_data_in_TREADY                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |               44 |            145 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               20 |            145 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               21 |            145 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               17 |            145 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                              | check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                        |               39 |            145 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               21 |            145 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/tkeep_cleaner_FAPI_1/inst/spill_buf_last                                                                                                                                                                                                                                                 | check_40G_sim_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |              101 |            146 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/spill_buf_last                                                                                                                                                                                                                                                 | check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                                                                         |               36 |            146 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/o_ena                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               17 |            149 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                 |               47 |            158 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                 |               55 |            202 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b                                                                                                                  | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                           |               63 |            204 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/read_tkeep_ls[31]_i_1_n_0                                                                                                                                                                                                                                      | check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                                                                         |               59 |            288 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/tkeep_cleaner_FAPI_1/inst/read_tkeep_ls[31]_i_1_n_0                                                                                                                                                                                                                                      | check_40G_sim_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                          |              109 |            288 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                           |              138 |            386 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_TX_SYNC/SR[0]                                                                                                                                                   |              128 |            412 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_b                                                                                                                       | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                           |               97 |            434 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                               |              179 |            607 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          | check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                               |              211 |            895 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_packets_accumulator/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                                                    |              564 |           1152 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              | check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_toolong_accumulator/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |              796 |           1680 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |              398 |           2648 |
|  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |              701 |           4420 |
|  check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |             2769 |          12824 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


