

================================================================
== Vivado HLS Report for 'aqed_in'
================================================================
* Date:           Fri Apr 10 23:55:30 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        aes_bug2
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     6.075|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   337|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    69|
|Register         |        -|      -|     51|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|     51|   406|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|   ~0  |     5|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_451_p2                 |     +    |      0|  0|  23|          16|           1|
    |issue_dup_V_fu_385_p2           |    and   |      0|  0|   8|           1|           1|
    |sel_tmp10_fu_353_p2             |    and   |      0|  0|   8|           1|           1|
    |sel_tmp13_fu_373_p2             |    and   |      0|  0|   8|           1|           1|
    |sel_tmp1_fu_299_p2              |    and   |      0|  0|   8|           1|           1|
    |sel_tmp3_fu_311_p2              |    and   |      0|  0|   8|           1|           1|
    |sel_tmp5_fu_263_p2              |    and   |      0|  0|   8|           1|           1|
    |sel_tmp6_fu_323_p2              |    and   |      0|  0|   8|           1|           1|
    |sel_tmp9_fu_347_p2              |    and   |      0|  0|   8|           1|           1|
    |tmp39_demorgan_fu_245_p2        |    and   |      0|  0|   8|           1|           1|
    |tmp3_fu_281_p2                  |    and   |      0|  0|   8|           1|           1|
    |tmp4_fu_287_p2                  |    and   |      0|  0|   8|           1|           1|
    |tmp5_fu_293_p2                  |    and   |      0|  0|   8|           1|           1|
    |tmp7_fu_341_p2                  |    and   |      0|  0|   8|           1|           1|
    |tmp_5_fu_196_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |tmp_6_fu_209_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |tmp_7_fu_218_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |tmp_8_fu_229_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |tmp_9_fu_234_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |tmp_s_fu_169_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |brmerge_fu_223_p2               |    or    |      0|  0|   8|           1|           1|
    |p_0265_sum_fu_152_p2            |    or    |      0|  0|  10|           3|           1|
    |p_0368_sum_fu_128_p2            |    or    |      0|  0|  10|           3|           1|
    |sel_tmp12_fu_367_p2             |    or    |      0|  0|   8|           1|           1|
    |sel_tmp8_fu_335_p2              |    or    |      0|  0|   8|           1|           1|
    |sel_tmp_fu_257_p2               |    or    |      0|  0|   8|           1|           1|
    |tmp1_fu_239_p2                  |    or    |      0|  0|   8|           1|           1|
    |tmp6_fu_329_p2                  |    or    |      0|  0|   8|           1|           1|
    |tmp_fu_178_p2                   |    or    |      0|  0|   8|           1|           1|
    |val_assign_11_demorg_fu_184_p2  |    or    |      0|  0|   8|           1|           1|
    |sel_tmp11_fu_359_p3             |  select  |      0|  0|   2|           1|           1|
    |issue_orig_V_fu_190_p2          |    xor   |      0|  0|   8|           1|           2|
    |not_sel_tmp_fu_379_p2           |    xor   |      0|  0|   8|           1|           2|
    |orig_V_not_fu_163_p2            |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp2_fu_305_p2              |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp4_fu_317_p2              |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp7_fu_275_p2              |    xor   |      0|  0|   8|           1|           2|
    |tmp2_fu_251_p2                  |    xor   |      0|  0|   8|           1|           2|
    |tmp_19_not_fu_269_p2            |    xor   |      0|  0|   8|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 337|          88|          77|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  21|          4|    1|          4|
    |bmc_in_address0        |  15|          3|    4|         12|
    |bmc_in_address1        |  15|          3|    4|         12|
    |state_dup_issued_V_o   |   9|          2|    1|          2|
    |state_orig_issued_V_o  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  69|         14|   11|         32|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   3|   0|    3|          0|
    |bmc_in_load_4_reg_492  |   8|   0|    8|          0|
    |bmc_in_load_reg_485    |   8|   0|    8|          0|
    |state_in_count_V       |  16|   0|   16|          0|
    |state_orig_val_V_0     |   8|   0|    8|          0|
    |state_orig_val_V_1     |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  51|   0|   51|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |       aqed_in       | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |       aqed_in       | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |       aqed_in       | return value |
|ap_done                       | out |    1| ap_ctrl_hs |       aqed_in       | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |       aqed_in       | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |       aqed_in       | return value |
|bmc_in_address0               | out |    4|  ap_memory |        bmc_in       |     array    |
|bmc_in_ce0                    | out |    1|  ap_memory |        bmc_in       |     array    |
|bmc_in_q0                     |  in |    8|  ap_memory |        bmc_in       |     array    |
|bmc_in_address1               | out |    4|  ap_memory |        bmc_in       |     array    |
|bmc_in_ce1                    | out |    1|  ap_memory |        bmc_in       |     array    |
|bmc_in_q1                     |  in |    8|  ap_memory |        bmc_in       |     array    |
|orig_V                        |  in |    1|   ap_none  |        orig_V       |    scalar    |
|dup_V                         |  in |    1|   ap_none  |        dup_V        |    scalar    |
|orig_idx_V                    |  in |    2|   ap_none  |      orig_idx_V     |    scalar    |
|dup_idx_V                     |  in |    2|   ap_none  |      dup_idx_V      |    scalar    |
|state_orig_issued_V_i         |  in |    1|   ap_ovld  | state_orig_issued_V |    pointer   |
|state_orig_issued_V_o         | out |    1|   ap_ovld  | state_orig_issued_V |    pointer   |
|state_orig_issued_V_o_ap_vld  | out |    1|   ap_ovld  | state_orig_issued_V |    pointer   |
|state_dup_issued_V_i          |  in |    1|   ap_ovld  |  state_dup_issued_V |    pointer   |
|state_dup_issued_V_o          | out |    1|   ap_ovld  |  state_dup_issued_V |    pointer   |
|state_dup_issued_V_o_ap_vld   | out |    1|   ap_ovld  |  state_dup_issued_V |    pointer   |
|state_orig_in_V               | out |   16|   ap_vld   |   state_orig_in_V   |    pointer   |
|state_orig_in_V_ap_vld        | out |    1|   ap_vld   |   state_orig_in_V   |    pointer   |
|state_orig_idx_V              | out |    2|   ap_vld   |   state_orig_idx_V  |    pointer   |
|state_orig_idx_V_ap_vld       | out |    1|   ap_vld   |   state_orig_idx_V  |    pointer   |
|state_dup_in_V                | out |   16|   ap_vld   |    state_dup_in_V   |    pointer   |
|state_dup_in_V_ap_vld         | out |    1|   ap_vld   |    state_dup_in_V   |    pointer   |
|state_dup_idx_V               | out |    2|   ap_vld   |   state_dup_idx_V   |    pointer   |
|state_dup_idx_V_ap_vld        | out |    1|   ap_vld   |   state_dup_idx_V   |    pointer   |
|state_dup_val_V_0             | out |    8|   ap_vld   |  state_dup_val_V_0  |    pointer   |
|state_dup_val_V_0_ap_vld      | out |    1|   ap_vld   |  state_dup_val_V_0  |    pointer   |
|state_dup_val_V_1             | out |    8|   ap_vld   |  state_dup_val_V_1  |    pointer   |
|state_dup_val_V_1_ap_vld      | out |    1|   ap_vld   |  state_dup_val_V_1  |    pointer   |
+------------------------------+-----+-----+------------+---------------------+--------------+

