
---------- Begin Simulation Statistics ----------
final_tick                               1034357276000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74783                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701488                       # Number of bytes of host memory used
host_op_rate                                    75028                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14788.64                       # Real time elapsed on the host
host_tick_rate                               69942674                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105936310                       # Number of instructions simulated
sim_ops                                    1109561707                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.034357                       # Number of seconds simulated
sim_ticks                                1034357276000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.277657                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139820043                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           163958589                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10990004                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        223487758                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22030607                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22149987                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          119380                       # Number of indirect misses.
system.cpu0.branchPred.lookups              287344377                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1862994                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811481                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7593756                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260707676                       # Number of branches committed
system.cpu0.commit.bw_lim_events             36605862                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441469                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      105515073                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050838920                       # Number of instructions committed
system.cpu0.commit.committedOps            1052652940                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1872802815                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.562074                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.394342                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1387726995     74.10%     74.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    287897130     15.37%     89.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     67584097      3.61%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     61290970      3.27%     96.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19549372      1.04%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3425958      0.18%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3516485      0.19%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5205946      0.28%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     36605862      1.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1872802815                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858946                       # Number of function calls committed.
system.cpu0.commit.int_insts               1016024417                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326235455                       # Number of loads committed
system.cpu0.commit.membars                    3625376                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625385      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583970523     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328046924     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127168619     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052652940                       # Class of committed instruction
system.cpu0.commit.refs                     455215578                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050838920                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052652940                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.964911                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.964911                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            357455530                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3404565                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138620770                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1177143346                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               698820068                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                819887280                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7608565                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11916974                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6910568                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  287344377                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                204881018                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1184112176                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4395422                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          158                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1195459850                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           89                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               22009654                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139163                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         695564684                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161850650                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.578970                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1890682011                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.633251                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880738                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1032123999     54.59%     54.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               640816863     33.89%     88.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               131051323      6.93%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                65695808      3.47%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12038339      0.64%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6651109      0.35%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  380082      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816614      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  107874      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1890682011                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                      174122991                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7704617                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               273644218                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.556528                       # Inst execution rate
system.cpu0.iew.exec_refs                   515005662                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 142875223                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              295928758                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            370768332                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816733                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3364776                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           144411284                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1158152063                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            372130439                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5491239                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1149121919                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1586930                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4883629                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7608565                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8702994                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       178613                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21598319                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        41701                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        15321                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7357317                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     44532877                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     15431161                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         15321                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1164197                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6540420                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                489629738                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1136009717                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.848805                       # average fanout of values written-back
system.cpu0.iew.wb_producers                415600200                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.550178                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1136156763                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1400873344                       # number of integer regfile reads
system.cpu0.int_regfile_writes              727597258                       # number of integer regfile writes
system.cpu0.ipc                              0.508929                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.508929                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626887      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            623929085     54.04%     54.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8036935      0.70%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811565      0.16%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           375740676     32.54%     87.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          141467942     12.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1154613159                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                141                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                71                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2431554                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002106                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 514769     21.17%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1668166     68.60%     89.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               248616     10.22%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1153417754                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4202494667                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1136009649                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1263665194                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1152709728                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1154613159                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442335                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      105499119                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           154926                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           866                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22484720                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1890682011                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.610686                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.820565                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1056061243     55.86%     55.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          580737813     30.72%     86.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          205324940     10.86%     97.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           36720808      1.94%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7857649      0.42%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2773157      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             818077      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             248393      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             139931      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1890682011                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.559188                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17510337                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3395437                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           370768332                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          144411284                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1531                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2064805002                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3909936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              317506409                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670667066                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12593108                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               707725882                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9083825                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19463                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1427258127                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1169169953                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          751933248                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                816927269                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18433601                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7608565                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             40611459                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                81266177                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1427258071                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        302427                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4755                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25990171                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4753                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2994345687                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2334238754                       # The number of ROB writes
system.cpu0.timesIdled                       21577471                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1487                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.070242                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9721708                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10225816                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1940452                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18924346                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            330494                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         477319                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          146825                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20635270                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4740                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1132562                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12206328                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1395977                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434284                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22875387                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55097390                       # Number of instructions committed
system.cpu1.commit.committedOps              56908767                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    335152159                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169800                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.825448                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    312268813     93.17%     93.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11164379      3.33%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3584670      1.07%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3609244      1.08%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       987149      0.29%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       329806      0.10%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1702973      0.51%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       109148      0.03%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1395977      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    335152159                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              503100                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52994280                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16129115                       # Number of loads committed
system.cpu1.commit.membars                    3622524                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622524      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32025207     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17940314     31.52%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3320581      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56908767                       # Class of committed instruction
system.cpu1.commit.refs                      21260907                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55097390                       # Number of Instructions Simulated
system.cpu1.committedOps                     56908767                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.157536                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.157536                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            294641772                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               814325                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8763460                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87510947                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10781605                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27414829                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1133300                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1164534                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4824183                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20635270                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9336983                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    326193619                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                91329                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     101296869                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3882380                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060824                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10660853                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10052202                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.298578                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         338795689                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.310744                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.820165                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               280288929     82.73%     82.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30597327      9.03%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16807179      4.96%     96.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6699656      1.98%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1947242      0.57%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1560555      0.46%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  890917      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     106      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3778      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           338795689                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         468496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1203944                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14867386                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.192136                       # Inst execution rate
system.cpu1.iew.exec_refs                    22801615                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5244018                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              251200903                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22590191                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2719807                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2142042                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7137418                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79776837                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17557597                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           799537                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             65185002                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1936177                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1177619                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1133300                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4901760                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        43824                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          369644                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9850                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          813                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3326                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6461076                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2005626                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           813                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       207495                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        996449                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 38502222                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64602489                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.838908                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 32299803                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.190419                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64619841                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                81354587                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42983591                       # number of integer regfile writes
system.cpu1.ipc                              0.162403                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162403                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622641      5.49%      5.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39407333     59.72%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19506491     29.56%     94.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3447930      5.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65984539                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2044248                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030981                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 391802     19.17%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1455510     71.20%     90.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               196933      9.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64406131                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         472973773                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64602477                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102645560                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71618568                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65984539                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8158269                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22868069                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           164785                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2723985                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15011484                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    338795689                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194762                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.658088                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          298739881     88.18%     88.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26336565      7.77%     95.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7109395      2.10%     98.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2948571      0.87%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2569080      0.76%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             459927      0.14%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             478284      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              94076      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              59910      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      338795689                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194493                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16154346                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1933040                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22590191                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7137418                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    117                       # number of misc regfile reads
system.cpu1.numCycles                       339264185                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1729441524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              268313184                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38008991                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10758923                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13350040                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1474688                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8978                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            103756792                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              84258263                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56792494                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28072424                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              14393390                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1133300                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             27900207                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18783503                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       103756780                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26534                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               615                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23409297                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           614                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   413539946                       # The number of ROB reads
system.cpu1.rob.rob_writes                  163218499                       # The number of ROB writes
system.cpu1.timesIdled                          15503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4486155                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8911103                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       170468                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        56571                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64122789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4705556                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128227888                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4762127                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1756999                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2851544                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1573313                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              378                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            285                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2728533                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2728527                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1756999                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            51                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13396629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13396629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    469572480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               469572480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              556                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4486246                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4486246    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4486246                       # Request fanout histogram
system.membus.respLayer1.occupancy        24153362250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21767497500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       390994100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   460199818.056570                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1103208500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1032402305500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1954970500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    176637335                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       176637335                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    176637335                       # number of overall hits
system.cpu0.icache.overall_hits::total      176637335                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28243682                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28243682                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28243682                       # number of overall misses
system.cpu0.icache.overall_misses::total     28243682                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 382401042996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 382401042996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 382401042996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 382401042996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    204881017                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    204881017                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    204881017                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    204881017                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137854                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137854                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137854                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137854                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13539.348127                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13539.348127                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13539.348127                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13539.348127                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3885                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.661290                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26437292                       # number of writebacks
system.cpu0.icache.writebacks::total         26437292                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1806354                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1806354                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1806354                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1806354                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26437328                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26437328                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26437328                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26437328                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 339375480498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 339375480498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 339375480498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 339375480498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129037                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129037                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129037                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129037                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12836.981124                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12836.981124                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12836.981124                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12836.981124                       # average overall mshr miss latency
system.cpu0.icache.replacements              26437292                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    176637335                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      176637335                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28243682                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28243682                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 382401042996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 382401042996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    204881017                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    204881017                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137854                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137854                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13539.348127                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13539.348127                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1806354                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1806354                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26437328                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26437328                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 339375480498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 339375480498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12836.981124                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12836.981124                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999938                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          203074455                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26437294                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.681363                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999938                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        436199360                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       436199360                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    417987148                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       417987148                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    417987148                       # number of overall hits
system.cpu0.dcache.overall_hits::total      417987148                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     51575976                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      51575976                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     51575976                       # number of overall misses
system.cpu0.dcache.overall_misses::total     51575976                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1398380409334                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1398380409334                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1398380409334                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1398380409334                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    469563124                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    469563124                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    469563124                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    469563124                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.109838                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.109838                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.109838                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.109838                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27113.018847                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27113.018847                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27113.018847                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27113.018847                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9108778                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       558671                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           186493                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7905                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.842466                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.673118                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35857206                       # number of writebacks
system.cpu0.dcache.writebacks::total         35857206                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16469087                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16469087                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16469087                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16469087                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35106889                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35106889                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35106889                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35106889                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 653122633655                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 653122633655                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 653122633655                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 653122633655                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074765                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074765                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074765                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074765                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18603.831107                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18603.831107                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18603.831107                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18603.831107                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35857206                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    302150468                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      302150468                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40247130                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40247130                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 896305490500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 896305490500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    342397598                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    342397598                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.117545                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.117545                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22270.047343                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22270.047343                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9819401                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9819401                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30427729                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30427729                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 492489410500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 492489410500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088867                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088867                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16185.546102                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16185.546102                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115836680                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115836680                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11328846                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11328846                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 502074918834                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 502074918834                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127165526                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127165526                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.089087                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.089087                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 44318.275563                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44318.275563                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6649686                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6649686                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4679160                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4679160                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 160633223155                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 160633223155                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036796                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036796                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34329.499986                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34329.499986                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1759                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1759                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1407                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1407                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     99857000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     99857000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.444409                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.444409                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 70971.570718                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70971.570718                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1392                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1392                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       920500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       920500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004738                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004738                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 61366.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61366.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2971                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2971                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       592500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       592500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3116                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3116                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046534                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046534                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4086.206897                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4086.206897                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       447500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       447500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046534                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046534                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3086.206897                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3086.206897                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051771                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051771                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759710                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759710                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  67560690000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  67560690000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811481                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811481                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419386                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419386                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88929.578392                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88929.578392                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759710                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759710                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  66800980000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  66800980000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419386                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419386                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87929.578392                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87929.578392                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987324                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          454909427                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35866295                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.683480                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987324                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999604                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999604                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        978628101                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       978628101                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26301426                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33086122                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17090                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              213542                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59618180                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26301426                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33086122                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17090                       # number of overall hits
system.l2.overall_hits::.cpu1.data             213542                       # number of overall hits
system.l2.overall_hits::total                59618180                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            135901                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2770583                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1576198                       # number of demand (read+write) misses
system.l2.demand_misses::total                4485912                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           135901                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2770583                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3230                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1576198                       # number of overall misses
system.l2.overall_misses::total               4485912                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11330958000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 255228250500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    294150500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 159356571500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     426209930500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11330958000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 255228250500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    294150500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 159356571500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    426209930500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26437327                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35856705                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           20320                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1789740                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64104092                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26437327                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35856705                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          20320                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1789740                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64104092                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.005140                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.077268                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.158957                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.880685                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069979                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.005140                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.077268                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.158957                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.880685                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069979                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83376.560879                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92120.774039                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91068.266254                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101101.873940                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95010.764924                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83376.560879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92120.774039                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91068.266254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101101.873940                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95010.764924                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2851544                       # number of writebacks
system.l2.writebacks::total                   2851544                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            158                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 384                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           158                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                384                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       135828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2770507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1576040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4485528                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       135828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2770507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1576040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4485528                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9968934500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 227518671000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    258987000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 143587933500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 381334526000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9968934500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 227518671000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    258987000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 143587933500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 381334526000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.005138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.077266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.155167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.880597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069973                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.005138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.077266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.155167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.880597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.069973                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73393.810555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82121.673398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82139.866794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91106.782506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85014.412127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73393.810555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82121.673398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82139.866794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91106.782506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85014.412127                       # average overall mshr miss latency
system.l2.replacements                        9184201                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8762867                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8762867                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8762867                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8762867                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55174608                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55174608                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55174608                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55174608                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            93                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 93                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1235500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1235500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.911765                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.861111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13284.946237                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13284.946237                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1872500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1872500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.911765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.861111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20134.408602                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20134.408602                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.863636                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.826087                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       380500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       380500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.863636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.826087                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20026.315789                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20026.315789                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3827798                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           111757                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3939555                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1601591                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1126937                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2728528                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 151316728500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 113922618500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  265239347000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5429389                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1238694                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6668083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.294985                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.909778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.409192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94479.007749                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101090.494411                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97209.684856                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1601591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1126937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2728528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 135300818500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 102653248500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 237954067000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.294985                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.909778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.409192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84479.007749                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91090.494411                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87209.684856                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26301426                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17090                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26318516                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       135901                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           139131                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11330958000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    294150500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11625108500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26437327                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        20320                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26457647                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.005140                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.158957                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83376.560879                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91068.266254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83555.127901                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           73                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           150                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       135828                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       138981                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9968934500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    258987000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10227921500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.005138                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.155167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005253                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73393.810555                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82139.866794                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73592.228434                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29258324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       101785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          29360109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1168992                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       449261                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1618253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 103911522000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45433953000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 149345475000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30427316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       551046                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30978362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038419                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.815288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.052238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88889.848690                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101130.418621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92288.087833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           76                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          158                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          234                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1168916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       449103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1618019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  92217852500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40934685000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 133152537500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.038417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.815001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.052231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78891.770238                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91147.654324                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82293.556194                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              51                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           50                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            52                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.980000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.980769                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           51                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       960000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       998500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.980000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.980769                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19591.836735                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19578.431373                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999907                       # Cycle average of tags in use
system.l2.tags.total_refs                   128041069                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9184202                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.941447                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.172993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.545584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       29.263659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.003291                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.440203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.055400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.457245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1033518266                       # Number of tag accesses
system.l2.tags.data_accesses               1033518266                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8692928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     177312384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        201792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     100866560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          287073664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8692928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       201792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8894720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    182498816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       182498816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         135827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2770506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1576040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4485526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2851544                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2851544                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8404183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        171422765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           195089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         97516170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             277538207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8404183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       195089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8599272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176436924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176436924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176436924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8404183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       171422765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          195089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        97516170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            453975131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2750511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    135827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2654030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1558193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008914337250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168443                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168443                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10474694                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2587809                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4485526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2851544                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4485526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2851544                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 134323                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                101033                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            194029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            197898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            215098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            384143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            552459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            312238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            282837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            286849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            332596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            281443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           244274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           215162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           248105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           198462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           199762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           205848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            189935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            213399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            210971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            227454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            232442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            221995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           174372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           155990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           180465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146261                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 114472490750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21756015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            196057547000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26308.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45058.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2166760                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1605764                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4485526                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2851544                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2742904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1124051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  262902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  137474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   62490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 137568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 168936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 175146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 174778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 179958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 179927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 179875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 180129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 174664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 172108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 170747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 168474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 167771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 171187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3329159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    136.523243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.537330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   180.497593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2236605     67.18%     67.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       700008     21.03%     88.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       154167      4.63%     92.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        71821      2.16%     95.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        38899      1.17%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24557      0.74%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15368      0.46%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11163      0.34%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        76571      2.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3329159                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.831652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    278.456246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168438    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168443                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.328871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.310086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.813230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           142069     84.34%     84.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4095      2.43%     86.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16676      9.90%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4638      2.75%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              816      0.48%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              127      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168443                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              278476992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8596672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176030976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               287073664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            182498816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       269.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    277.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1034357186500                       # Total gap between requests
system.mem_ctrls.avgGap                     140976.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8692928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    169857920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       201792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     99724352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176030976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8404183.159630039707                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 164215908.701163351536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 195089.264301747899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 96411901.684152707458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 170183920.086815357208                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       135827                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2770506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1576040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2851544                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4361500250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 113413283750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    126627500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  78156135500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24832010303000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32110.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40935.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40160.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49590.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8708268.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11572711920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6151038465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13749155280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7255554660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     81651236160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     213452962170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     217443331200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       551275989855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.964772                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 562596018000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34539440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 437221818000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12197511900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6483119940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17318434140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7101971820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     81651236160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     394371304740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65091042720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       584214621420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.809312                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 165010255500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34539440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 834807580500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9934843339.080460                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   45991706527.279594                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 343949564000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   170025905500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 864331370500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9312973                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9312973                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9312973                       # number of overall hits
system.cpu1.icache.overall_hits::total        9312973                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24010                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24010                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24010                       # number of overall misses
system.cpu1.icache.overall_misses::total        24010                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    641302499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    641302499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    641302499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    641302499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9336983                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9336983                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9336983                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9336983                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002571                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002571                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002571                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002571                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26709.808372                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26709.808372                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26709.808372                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26709.808372                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          157                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    52.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        20288                       # number of writebacks
system.cpu1.icache.writebacks::total            20288                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3690                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3690                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3690                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3690                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        20320                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        20320                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        20320                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        20320                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    518174500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    518174500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    518174500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    518174500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002176                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002176                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002176                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002176                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25500.713583                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25500.713583                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25500.713583                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25500.713583                       # average overall mshr miss latency
system.cpu1.icache.replacements                 20288                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9312973                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9312973                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24010                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24010                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    641302499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    641302499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9336983                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9336983                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002571                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002571                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26709.808372                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26709.808372                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3690                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3690                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        20320                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        20320                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    518174500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    518174500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002176                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002176                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25500.713583                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25500.713583                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.203030                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8963669                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            20288                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           441.821224                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393871000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.203030                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975095                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975095                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18694286                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18694286                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15732118                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15732118                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15732118                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15732118                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4585246                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4585246                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4585246                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4585246                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 455066128212                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 455066128212                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 455066128212                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 455066128212                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20317364                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20317364                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20317364                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20317364                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.225681                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.225681                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.225681                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.225681                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99245.739097                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99245.739097                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99245.739097                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99245.739097                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2138181                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       359902                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            41171                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5631                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    51.934153                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.914402                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1789385                       # number of writebacks
system.cpu1.dcache.writebacks::total          1789385                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3493991                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3493991                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3493991                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3493991                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1091255                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1091255                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1091255                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1091255                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103606144833                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103606144833                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103606144833                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103606144833                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053710                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053710                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053710                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053710                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94942.194843                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94942.194843                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94942.194843                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94942.194843                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1789385                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14234709                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14234709                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2762506                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2762506                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 219415991000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 219415991000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16997215                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16997215                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162527                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162527                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79426.430567                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79426.430567                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2210957                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2210957                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       551549                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       551549                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47819435000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47819435000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032449                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032449                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86700.247847                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86700.247847                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1497409                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1497409                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1822740                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1822740                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 235650137212                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 235650137212                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3320149                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3320149                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.548993                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.548993                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 129283.461828                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 129283.461828                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1283034                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1283034                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       539706                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       539706                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55786709833                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55786709833                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162555                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162555                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103364.998412                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103364.998412                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          278                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          278                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          178                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4861500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4861500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.390351                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.390351                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27311.797753                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27311.797753                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          176                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          176                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004386                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004386                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          298                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          298                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1148000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1148000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.327314                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.327314                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7917.241379                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7917.241379                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1004000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1004000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.325056                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.325056                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6972.222222                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6972.222222                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103281                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103281                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707918                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707918                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62593762500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62593762500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390856                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390856                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88419.509745                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88419.509745                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707918                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707918                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61885844500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61885844500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390856                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390856                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87419.509745                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87419.509745                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.852356                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18634096                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1799042                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.357788                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393882500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.852356                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.932886                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932886                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46057994                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46057994                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1034357276000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57436907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11614411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55341296                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6332657                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             392                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           289                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            681                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6686084                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6686084                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26457647                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30979261                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           52                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           52                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79311945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107580819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        60928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5378470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192332162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3383975552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4589690048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2598912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    229063744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8205328256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9203651                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183708416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         73307926                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068311                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.255319                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               68356772     93.25%     93.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4894583      6.68%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  56571      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           73307926                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128218107499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53802416463                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39688605133                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2699196561                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30538881                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4112979081500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73604                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703204                       # Number of bytes of host memory used
host_op_rate                                    73684                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 50251.35                       # Real time elapsed on the host
host_tick_rate                               61264454                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698702440                       # Number of instructions simulated
sim_ops                                    3702730383                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.078622                       # Number of seconds simulated
sim_ticks                                3078621805500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.558607                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              213553468                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           221164612                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12864267                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        248191225                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            329783                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         340226                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10443                       # Number of indirect misses.
system.cpu0.branchPred.lookups              249206189                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8750                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        202614                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12847012                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 172229061                       # Number of branches committed
system.cpu0.commit.bw_lim_events             37738390                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         614498                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      229175901                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1297493873                       # Number of instructions committed
system.cpu0.commit.committedOps            1297696379                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6104317544                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.212587                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.085480                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   5762231921     94.40%     94.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    140267350      2.30%     96.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     24867983      0.41%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9971717      0.16%     97.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8213287      0.13%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8070096      0.13%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     88030436      1.44%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     24926364      0.41%     99.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     37738390      0.62%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6104317544                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 427056083                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              687112                       # Number of function calls committed.
system.cpu0.commit.int_insts               1077717076                       # Number of committed integer instructions.
system.cpu0.commit.loads                    354402036                       # Number of loads committed
system.cpu0.commit.membars                     401241                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       402252      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       672065076     51.79%     51.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12667      0.00%     51.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169742038     13.08%     64.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37336631      2.88%     67.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12478176      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.95%     69.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12478563      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197438972     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        719333      0.06%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    157165678     12.11%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25476354      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1297696379                       # Class of committed instruction
system.cpu0.commit.refs                     380800337                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1297493873                       # Number of Instructions Simulated
system.cpu0.committedOps                   1297696379                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.744918                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.744918                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5655866342                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                17301                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           184004508                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1642630002                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                91962144                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                269315238                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13725212                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                27900                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            110497106                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  249206189                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48302076                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6074234936                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               391844                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1890985713                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               27484934                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.040479                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53388597                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         213883251                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.307153                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6141366042                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.307958                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.845111                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4965804851     80.86%     80.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               890877528     14.51%     95.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                42158507      0.69%     96.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               177157423      2.88%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9772939      0.16%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  742359      0.01%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42165335      0.69%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12673849      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13251      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6141366042                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                458062057                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               410345018                       # number of floating regfile writes
system.cpu0.idleCycles                       15135759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13558524                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188879079                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.402604                       # Inst execution rate
system.cpu0.iew.exec_refs                  1502125059                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26840156                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2607540114                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            416054119                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            291079                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10958168                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31112908                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1523836258                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1475284903                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11589775                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2478630767                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              21251921                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1748108547                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13725212                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1794453449                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    107610947                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          397293                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          142                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       991888                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61652083                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4714607                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        991888                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4022788                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9535736                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1182407021                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1370224509                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.825687                       # average fanout of values written-back
system.cpu0.iew.wb_producers                976298539                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.222565                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1372388326                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2591260752                       # number of integer regfile reads
system.cpu0.int_regfile_writes              746753732                       # number of integer regfile writes
system.cpu0.ipc                              0.210752                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.210752                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           405293      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            732239387     29.40%     29.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13312      0.00%     29.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1996      0.00%     29.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171537096      6.89%     36.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                999      0.00%     36.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41416305      1.66%     37.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          12969629      0.52%     38.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.50%     38.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12824955      0.52%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           905514551     36.36%     75.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             728891      0.03%     75.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      574249561     23.06%     98.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      25940917      1.04%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2490220541                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              979021242                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1831115710                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    436048107                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         587675989                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  345529639                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.138755                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               10641222      3.08%      3.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 6877      0.00%      3.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                73577      0.02%      3.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               66607      0.02%      3.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             56098074     16.24%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               33530      0.01%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             207174230     59.96%     79.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10056      0.00%     79.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         71425466     20.67%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1856323645                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9643190510                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    934176402                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1163291286                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1522990408                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2490220541                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             845850                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      226139882                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6969456                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        231352                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    215378456                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6141366042                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.405483                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.196500                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5268960794     85.79%     85.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          293330544      4.78%     90.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          144055482      2.35%     92.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           82028427      1.34%     94.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          191900123      3.12%     97.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          112120217      1.83%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           22770110      0.37%     99.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           11731245      0.19%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           14469100      0.24%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6141366042                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.404486                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16974395                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10990356                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           416054119                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31112908                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              459813641                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             244414051                       # number of misc regfile writes
system.cpu0.numCycles                      6156501801                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      741917                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4647802627                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1099319722                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             303353614                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               139695459                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             848742160                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              7159201                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2245280204                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1577424159                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1339762720                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                306582044                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2448531                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13725212                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1033079216                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               240443003                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        572928745                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1672351459                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        481484                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12039                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                719483707                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12030                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  7593385966                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3090833663                       # The number of ROB writes
system.cpu0.timesIdled                         158825                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3041                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.314887                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              213156216                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           226004846                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12694435                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        247234958                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            294185                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         297733                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3548                       # Number of indirect misses.
system.cpu1.branchPred.lookups              248151130                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3436                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        197491                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12687783                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 171914061                       # Number of branches committed
system.cpu1.commit.bw_lim_events             37270833                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         603187                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      226653689                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1295272257                       # Number of instructions committed
system.cpu1.commit.committedOps            1295472297                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6101027293                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.212337                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.085542                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   5760612104     94.42%     94.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    139128477      2.28%     96.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     24453563      0.40%     97.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9889127      0.16%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8124033      0.13%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7977399      0.13%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     87782777      1.44%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     25788980      0.42%     99.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     37270833      0.61%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6101027293                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 426035044                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              615891                       # Number of function calls committed.
system.cpu1.commit.int_insts               1076322382                       # Number of committed integer instructions.
system.cpu1.commit.loads                    354050573                       # Number of loads committed
system.cpu1.commit.membars                     396089                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       396089      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       671691786     51.85%     51.88% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            972      0.00%     51.88% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169535738     13.09%     64.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36932608      2.85%     67.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12277024      0.95%     68.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.96%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12277024      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      196887478     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        460256      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157360586     12.15%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25274464      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1295472297                       # Class of committed instruction
system.cpu1.commit.refs                     379982784                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1295272257                       # Number of Instructions Simulated
system.cpu1.committedOps                   1295472297                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.740577                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.740577                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5657433225                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 6662                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           183838281                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1636740720                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                88601131                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                267606226                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13555754                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                11953                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            110452694                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  248151130                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 47447123                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6074250562                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               363496                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1883208796                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27124812                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.040413                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          49836062                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         213450401                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.306695                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6137649030                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.306877                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.842300                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4965061181     80.90%     80.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               889048654     14.49%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41951433      0.68%     96.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               177160576      2.89%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9623191      0.16%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  731088      0.01%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                41590890      0.68%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12479096      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2921      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6137649030                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                456262359                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               409366042                       # number of floating regfile writes
system.cpu1.idleCycles                        2688407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13399642                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               188390091                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.402413                       # Inst execution rate
system.cpu1.iew.exec_refs                  1496584485                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26354605                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2618592928                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            415003619                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            283003                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         10820396                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30586729                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1519134481                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1470229880                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11438933                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2470952353                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              21396696                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1742094085                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13555754                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1788571838                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    107218381                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          383570                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       982233                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     60953046                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4654518                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        982233                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3979879                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9419763                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1179456808                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1367083645                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.826718                       # average fanout of values written-back
system.cpu1.iew.wb_producers                975078068                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.222640                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1369192883                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2584224385                       # number of integer regfile reads
system.cpu1.int_regfile_writes              745471005                       # number of integer regfile writes
system.cpu1.ipc                              0.210945                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.210945                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           398417      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            731186491     29.45%     29.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 976      0.00%     29.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          171286488      6.90%     36.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           40945527      1.65%     38.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12751607      0.51%     38.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.50%     39.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12611320      0.51%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           901708889     36.32%     75.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             465238      0.02%     75.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      572937279     23.08%     98.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25720782      1.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2482391286                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              976205191                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1825614407                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    434853589                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         585013226                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  344583439                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.138811                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               10698040      3.10%      3.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 5666      0.00%      3.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               108209      0.03%      3.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               62471      0.02%      3.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             56162612     16.30%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               32975      0.01%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             206310295     59.87%     79.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  516      0.00%     79.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         71202653     20.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1850371117                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        9628326929                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    932230056                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1158764875                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1518305632                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2482391286                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             828849                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      223662184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          6926295                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        225662                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    213258486                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6137649030                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.404453                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.195551                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5268367208     85.84%     85.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          292099847      4.76%     90.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          143552517      2.34%     92.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           81855645      1.33%     94.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          191172260      3.11%     97.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          111544551      1.82%     99.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           22750535      0.37%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           11747271      0.19%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           14559196      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6137649030                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.404276                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16682181                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10794139                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           415003619                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30586729                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              458202876                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             243399994                       # number of misc regfile writes
system.cpu1.numCycles                      6140337437                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16775634                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4652035125                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1097839597                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             301858726                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               136240576                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             846313891                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              7110141                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2237816912                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1572101163                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1335653927                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                304968815                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2477409                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13555754                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1030372992                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               237814330                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        570043327                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1667773585                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        475768                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11291                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                718177219                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11286                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  7585830459                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3080912229                       # The number of ROB writes
system.cpu1.timesIdled                          32782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    233969621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     462823647                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     10448838                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4684485                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    252484281                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    193663886                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    504941174                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      198348371                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          231444817                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4967174                       # Transaction distribution
system.membus.trans_dist::CleanEvict        223886918                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           241926                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4507                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2278304                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2274958                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     231444818                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    696543422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              696543422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  15275964736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             15275964736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           221061                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         233969555                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               233969555    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           233969555                       # Request fanout histogram
system.membus.respLayer1.occupancy       1227074885494                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             39.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        573661698900                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1394                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          697                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    532721.664275                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   379026.208991                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          697    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1414000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            697                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3078250498500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    371307000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     48139724                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48139724                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     48139724                       # number of overall hits
system.cpu0.icache.overall_hits::total       48139724                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       162352                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        162352                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       162352                       # number of overall misses
system.cpu0.icache.overall_misses::total       162352                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11289207000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11289207000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11289207000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11289207000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48302076                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48302076                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48302076                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48302076                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003361                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003361                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003361                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003361                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69535.373756                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69535.373756                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69535.373756                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69535.373756                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1389                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.878049                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       149866                       # number of writebacks
system.cpu0.icache.writebacks::total           149866                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        12486                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12486                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        12486                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12486                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       149866                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       149866                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       149866                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       149866                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10397833000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10397833000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10397833000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10397833000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003103                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003103                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003103                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003103                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69380.866908                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69380.866908                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69380.866908                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69380.866908                       # average overall mshr miss latency
system.cpu0.icache.replacements                149866                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     48139724                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48139724                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       162352                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       162352                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11289207000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11289207000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48302076                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48302076                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003361                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003361                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69535.373756                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69535.373756                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        12486                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12486                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       149866                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       149866                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10397833000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10397833000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003103                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003103                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69380.866908                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69380.866908                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48289796                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           149898                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           322.151036                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         96754018                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        96754018                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    180778398                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       180778398                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    180778398                       # number of overall hits
system.cpu0.dcache.overall_hits::total      180778398                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    223917225                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     223917225                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    223917225                       # number of overall misses
system.cpu0.dcache.overall_misses::total    223917225                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 16786313714901                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 16786313714901                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 16786313714901                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 16786313714901                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404695623                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404695623                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404695623                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404695623                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.553298                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.553298                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.553298                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.553298                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74966.603015                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74966.603015                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74966.603015                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74966.603015                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   4778990952                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       555743                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        108743574                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11413                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.947341                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    48.693858                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126105331                       # number of writebacks
system.cpu0.dcache.writebacks::total        126105331                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     97641999                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     97641999                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     97641999                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     97641999                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126275226                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126275226                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126275226                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126275226                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 11058483057812                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 11058483057812                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 11058483057812                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 11058483057812                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.312025                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.312025                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.312025                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.312025                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87574.446771                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87574.446771                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87574.446771                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87574.446771                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126105271                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    162264154                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      162264154                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    216242373                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    216242373                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 16420946383000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 16420946383000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378506527                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378506527                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.571304                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.571304                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 75937.690450                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 75937.690450                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     91552797                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     91552797                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124689576                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124689576                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 10958273695000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 10958273695000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 87884.441078                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87884.441078                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18514244                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18514244                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7674852                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7674852                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 365367331901                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 365367331901                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26189096                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26189096                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.293055                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.293055                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47605.782092                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47605.782092                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6089202                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6089202                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1585650                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1585650                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 100209362812                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 100209362812                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.060546                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060546                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 63197.655732                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63197.655732                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5700                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5700                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1772                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1772                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     62238500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     62238500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.237152                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.237152                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35123.306998                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35123.306998                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1491                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1491                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          281                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          281                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1301500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1301500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.037607                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037607                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  4631.672598                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4631.672598                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4311                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4311                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2217                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2217                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9718500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9718500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6528                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6528                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.339614                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.339614                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4383.626522                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4383.626522                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2213                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2213                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7506500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7506500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.339001                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.339001                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3392.001808                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3392.001808                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5379                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5379                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       197235                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       197235                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   7201516000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   7201516000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       202614                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       202614                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.973452                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.973452                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 36512.363424                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 36512.363424                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       197235                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       197235                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   7004281000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   7004281000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.973452                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.973452                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 35512.363424                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 35512.363424                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.975915                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          307347427                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126347170                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.432563                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.975915                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999247                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999247                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        936171612                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       936171612                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               25590                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             8760286                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               13095                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             8787786                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17586757                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              25590                       # number of overall hits
system.l2.overall_hits::.cpu0.data            8760286                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              13095                       # number of overall hits
system.l2.overall_hits::.cpu1.data            8787786                       # number of overall hits
system.l2.overall_hits::total                17586757                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            124277                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         117352501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             23655                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         116998026                       # number of demand (read+write) misses
system.l2.demand_misses::total              234498459                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           124277                       # number of overall misses
system.l2.overall_misses::.cpu0.data        117352501                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            23655                       # number of overall misses
system.l2.overall_misses::.cpu1.data        116998026                       # number of overall misses
system.l2.overall_misses::total             234498459                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9872342000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 10709567219490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1950263000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 10675394428492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     21396784252982                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9872342000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 10709567219490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1950263000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 10675394428492                       # number of overall miss cycles
system.l2.overall_miss_latency::total    21396784252982                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          149867                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126112787                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           36750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125785812                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252085216                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         149867                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126112787                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          36750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125785812                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252085216                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.829249                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.930536                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.643673                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.930137                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.930235                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.829249                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.930536                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.643673                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.930137                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.930235                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79438.206587                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91259.812345                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82446.121327                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91244.226877                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91244.882138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79438.206587                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91259.812345                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82446.121327                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91244.226877                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91244.882138                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4967174                       # number of writebacks
system.l2.writebacks::total                   4967174                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            424                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         386993                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            468                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         389485                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              777370                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           424                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        386993                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           468                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        389485                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             777370                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       123853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    116965508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        23187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    116608541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         233721089                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       123853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    116965508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        23187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    116608541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        233721089                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8608692001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9520238783306                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1701059502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9489548532786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 19020097067595                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8608692001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9520238783306                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1701059502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9489548532786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 19020097067595                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.826419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.927467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.630939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.927040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.927151                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.826419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.927467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.630939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.927040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.927151                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69507.335317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81393.557349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73362.638634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 81379.532334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81379.464510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69507.335317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81393.557349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73362.638634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 81379.532334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81379.464510                       # average overall mshr miss latency
system.l2.replacements                      427195973                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6703516                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6703516                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6703516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6703516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    235323545                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        235323545                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    235323545                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    235323545                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data           35148                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           29401                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                64549                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         13731                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         13562                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              27293                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    106538500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    113928000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    220466500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        48879                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        42963                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            91842                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.280918                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.315667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.297173                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7758.976040                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8400.530895                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8077.767193                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           68                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           65                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             133                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        13663                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        13497                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         27160                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    274705948                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    270664867                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    545370815                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.279527                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.314154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.295725                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20105.829466                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20053.705786                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20079.926915                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            72                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           232                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                304                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          137                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              141                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           76                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          369                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            445                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.052632                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.371274                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.316854                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          137                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          141                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        80500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2740500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2821000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.052632                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.371274                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.316854                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20003.649635                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20007.092199                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           416791                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           400573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                817364                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1146207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1130041                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2276248                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  96511317500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  95104816000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  191616133500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1562998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1530614                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3093612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.733339                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.738293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.735790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84200.600328                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84160.500371                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84180.692745                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               11                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1146200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1130037                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2276237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  85049110000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  83804289000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 168853399000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.733334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.738290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.735786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74200.933519                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74160.659341                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74180.939419                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         25590                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         13095                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              38685                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       124277                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        23655                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           147932                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9872342000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1950263000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11822605000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       149867                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        36750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         186617                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.829249                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.643673                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.792704                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79438.206587                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82446.121327                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79919.185842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          424                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          468                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           892                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       123853                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        23187                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       147040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8608692001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1701059502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10309751503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.826419                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.630939                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.787924                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69507.335317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73362.638634                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70115.284977                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      8343495                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      8387213                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16730708                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    116206294                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    115867985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       232074279                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 10613055901990                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 10580289612492                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 21193345514482                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124549789                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124255198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248804987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.933011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.932500                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.932756                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91329.441261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 91313.313272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91321.389022                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       386986                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       389481                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       776467                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    115819308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    115478504                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    231297812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 9435189673306                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 9405744243786                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 18840933917092                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.929904                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.929366                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.929635                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81464.738792                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 81450.173998                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81457.467125                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   493407179                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 427196037                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.154990                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.413514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.083291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.800842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       17.691604                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.443961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.278138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.276431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4380832485                       # Number of tag accesses
system.l2.tags.data_accesses               4380832485                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7926592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    7485748992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1483968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    7462906048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        14958065600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7926592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1483968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9410560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    317899136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       317899136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         123853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      116964828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          23187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      116607907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           233719775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4967174                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4967174                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2574721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2431526009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           482023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2424106149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4858688902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2574721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       482023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3056744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      103260211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            103260211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      103260211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2574721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2431526009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          482023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2424106149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4961949113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3365901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    123854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 116127276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     23187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 115773499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002537048250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       209926                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       209926                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           419523746                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3167362                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   233719776                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4967174                       # Number of write requests accepted
system.mem_ctrls.readBursts                 233719776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4967174                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1671960                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1601273                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           9967419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           8211631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           7930444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           6734502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6821367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5937186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5615137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          21477726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          28519815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          30494917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         19357799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         22543343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         20216275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         14688974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         12495552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         11035729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            228497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            246719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            255366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            211634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            276802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           275802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           211837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           208134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168086                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4988746714495                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1160239080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            9339643264495                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21498.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40248.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                174911761                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3095923                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             233719776                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4967174                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                21358961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                37702507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                56042200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                62433561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                30559312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                15907961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 6393556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1649659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 131002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 190579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 213861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 218472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 220039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 219797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 219811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 220103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 219623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 221005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 215985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 213389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 212491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 212119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 211414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 211228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     57406042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.454566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.378124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   298.530012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     25237441     43.96%     43.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     13640009     23.76%     67.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5096626      8.88%     76.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3023135      5.27%     81.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2101664      3.66%     85.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1566915      2.73%     88.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1189026      2.07%     90.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       953515      1.66%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      4597711      8.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     57406042                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       209926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1105.379224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    225.773275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2470.499449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       163414     77.84%     77.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047        15790      7.52%     85.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071         7902      3.76%     89.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         4432      2.11%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         3986      1.90%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         2876      1.37%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167         3018      1.44%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191         2341      1.12%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215         1583      0.75%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239         1015      0.48%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263          748      0.36%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          723      0.34%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          579      0.28%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          361      0.17%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          280      0.13%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          118      0.06%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407          149      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          114      0.05%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455          138      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479          131      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503          151      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527           69      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        209926                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       209926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.033793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.031594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.279644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           206340     98.29%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              994      0.47%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1934      0.92%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              476      0.23%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              127      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               36      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        209926                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            14851060224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               107005440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               215418240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             14958065664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            317899136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4823.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        69.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4858.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    103.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    37.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3078621871500                       # Total gap between requests
system.mem_ctrls.avgGap                      12898.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7926656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   7432145664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1483968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   7409503936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    215418240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2574741.719115651213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2414114540.058921813965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 482023.481204762065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2406760038.781905651093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 69972297.219214245677                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       123854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    116964828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        23187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    116607907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4967174                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3490967500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 4675677158744                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    740099500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 4659735038751                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 76463672431500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28186.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39975.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31918.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39960.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15393797.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         264735277800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         140710137150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1137776164560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8916798780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     243023738880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1397410198800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5424290400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3197996606370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1038.775403                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2700107000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 102801920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2973119778500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         145143854940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          77145792240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        519045234540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8653251420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     243023738880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1387089862020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14115100320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2394216834360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        777.691118                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24829810250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 102801920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2950990075250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2496                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1249                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6768383.506805                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9151412.936384                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1249    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69692000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1249                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3070168094500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8453711000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     47407869                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        47407869                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     47407869                       # number of overall hits
system.cpu1.icache.overall_hits::total       47407869                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39254                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39254                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39254                       # number of overall misses
system.cpu1.icache.overall_misses::total        39254                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2318143500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2318143500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2318143500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2318143500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     47447123                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     47447123                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     47447123                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     47447123                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000827                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000827                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000827                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000827                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59054.962552                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59054.962552                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59054.962552                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59054.962552                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           49                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     9.800000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        36750                       # number of writebacks
system.cpu1.icache.writebacks::total            36750                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2504                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2504                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2504                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2504                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        36750                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        36750                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        36750                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        36750                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2154014500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2154014500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2154014500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2154014500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000775                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000775                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000775                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000775                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 58612.639456                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58612.639456                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 58612.639456                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58612.639456                       # average overall mshr miss latency
system.cpu1.icache.replacements                 36750                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     47407869                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       47407869                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39254                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39254                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2318143500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2318143500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     47447123                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     47447123                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000827                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000827                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59054.962552                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59054.962552                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2504                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2504                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        36750                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        36750                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2154014500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2154014500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000775                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000775                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 58612.639456                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58612.639456                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           47814243                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36782                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1299.935920                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         94930996                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        94930996                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    178470952                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       178470952                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    178470952                       # number of overall hits
system.cpu1.dcache.overall_hits::total      178470952                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    225072001                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     225072001                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    225072001                       # number of overall misses
system.cpu1.dcache.overall_misses::total    225072001                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 16829162186679                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 16829162186679                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 16829162186679                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 16829162186679                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    403542953                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    403542953                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    403542953                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    403542953                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.557740                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.557740                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.557740                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.557740                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74772.348901                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74772.348901                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74772.348901                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74772.348901                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   4758263010                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       510635                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        108351750                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10765                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    43.914962                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    47.434742                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125779050                       # number of writebacks
system.cpu1.dcache.writebacks::total        125779050                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     99110211                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     99110211                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     99110211                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     99110211                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    125961790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    125961790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    125961790                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    125961790                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 11023622259090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 11023622259090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 11023622259090                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 11023622259090                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.312140                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.312140                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.312140                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.312140                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87515.605003                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87515.605003                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87515.605003                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87515.605003                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125778982                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    160477059                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      160477059                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    217338453                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    217338453                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 16465343346500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 16465343346500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    377815512                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    377815512                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.575250                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.575250                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75758.997634                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75758.997634                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     92930187                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     92930187                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124408266                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124408266                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 10925401529000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 10925401529000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.329283                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.329283                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87818.935833                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87818.935833                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17993893                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17993893                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7733548                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7733548                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 363818840179                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 363818840179                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25727441                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25727441                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.300595                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.300595                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 47044.233795                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 47044.233795                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6180024                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6180024                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1553524                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1553524                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  98220730090                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  98220730090                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.060384                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.060384                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 63224.469072                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 63224.469072                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6449                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6449                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1558                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1558                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     79301500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     79301500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.194580                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.194580                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 50899.550706                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 50899.550706                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1411                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1411                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          147                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          147                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       609500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       609500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.018359                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.018359                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4146.258503                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4146.258503                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4562                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4562                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2616                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2616                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     16754000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     16754000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.364447                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.364447                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6404.434251                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6404.434251                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2605                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2605                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14155000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14155000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.362914                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.362914                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5433.781190                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5433.781190                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       165000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       165000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       159000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       159000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3811                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3811                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       193680                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       193680                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   7320857000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   7320857000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       197491                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       197491                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.980703                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.980703                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 37798.724701                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 37798.724701                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       193677                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       193677                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   7127177000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   7127177000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.980688                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.980688                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 36799.294702                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 36799.294702                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.961206                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          304719592                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126026710                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.417897                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.961206                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998788                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998788                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        933537940                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       933537940                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3078621805500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249281324                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11670690                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245367065                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       422228799                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          305191                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4811                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         310002                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3279233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3279233                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        186617                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249094708                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       449599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378767270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       110250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    377791531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757118650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19182848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16141945088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4704000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16100139008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32265970944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       427889037                       # Total snoops (count)
system.tol2bus.snoopTraffic                 348321472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        680066565                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.314506                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.478924                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              470866019     69.24%     69.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1              204516061     30.07%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4684485      0.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          680066565                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       504550695906                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189841646311                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         225045505                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189363810291                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             6.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          55401945                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
