<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'numberOfPixelsVisted' is power-on initialization." projectName="modeComputer" solutionName="solution1" date="2019-03-06T08:59:44.279+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xA;&#x9;'load' operation ('pixel2G', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97) on array 'visited' (3.25 ns)&#xA;&#x9;'icmp' operation ('tmp_i_i_4', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97) (2.47 ns)&#xA;&#x9;'and' operation ('tmp1', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97) (0 ns)&#xA;&#x9;'and' operation ('val', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97) (0.978 ns)" projectName="modeComputer" solutionName="solution1" date="2019-03-06T08:59:43.796+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (6.705ns) exceeds the target (target clock period: 7.5ns, clock uncertainty: 0.9375ns, effective delay budget: 6.5625ns)." projectName="modeComputer" solutionName="solution1" date="2019-03-06T08:59:43.789+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pixel1R', modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105) on array 'sectionData' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sectionData'." projectName="modeComputer" solutionName="solution1" date="2019-03-06T08:59:43.719+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('pixel2G') on array 'visited' to 'and' operation ('val') (combination delay: 6.705 ns) to honor II or Latency constraint in region 'visitedLoop'." projectName="modeComputer" solutionName="solution1" date="2019-03-06T08:59:43.684+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pixel2B', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97) on array 'visited' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'visited'." projectName="modeComputer" solutionName="solution1" date="2019-03-06T08:59:43.675+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('val', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97)) in the first pipeline iteration (II = 1 cycles)." projectName="modeComputer" solutionName="solution1" date="2019-03-06T08:59:43.668+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened." projectName="modeComputer" solutionName="solution1" date="2019-03-06T08:59:43.657+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'toplevel/length' to 'toplevel/length_r' to avoid the conflict with HDL keywords or other object names." projectName="modeComputer" solutionName="solution1" date="2019-03-06T08:59:43.508+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'mainYLoop' (modeComputer/src/toplevel.cpp:92:54) in function 'toplevel' : &#xA;&#xA;&#xA;more than one sub loop." projectName="modeComputer" solutionName="solution1" date="2019-03-06T08:59:43.341+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Cannot unroll loop 'freqYLoop' (modeComputer/src/toplevel.cpp:51) in function 'getFrequency': cannot completely unroll a loop with a variable trip count." projectName="modeComputer" solutionName="solution1" date="2019-03-06T08:59:43.154+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Cannot unroll loop 'freqXLoop' (modeComputer/src/toplevel.cpp:48) in function 'getFrequency': cannot completely unroll a loop with a variable trip count." projectName="modeComputer" solutionName="solution1" date="2019-03-06T08:59:43.105+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Cannot unroll loop 'visitedLoop' (modeComputer/src/toplevel.cpp:23) in function 'inVisited' completely: variable loop bound." projectName="modeComputer" solutionName="solution1" date="2019-03-06T08:59:43.098+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Cannot unroll loop 'mainYLoop' (modeComputer/src/toplevel.cpp:92) in function 'toplevel' completely: variable loop bound." projectName="modeComputer" solutionName="solution1" date="2019-03-06T08:59:43.090+0000" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-78] Function 'toplevel' (modeComputer/src/toplevel.cpp:66) has undefined return value (possible cause(s): an uninitialized variable is used in the computation of return result)." projectName="modeComputer" solutionName="solution1" date="2019-03-06T08:59:42.987+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from modeComputer/src/toplevel.cpp:1:&#xA;modeComputer/src/toplevel.cpp:120:1: warning: control reaches end of non-void function [-Wreturn-type]&#xA;}&#xA;^&#xA;1 warning generated.\n" projectName="modeComputer" solutionName="solution1" date="2019-03-06T08:59:42.193+0000" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
