# Generated by Yosys 0.55 (git sha1 60f126cd0, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3) 


.model top 

.inputs input_stream_s_dout~7 input_stream_s_dout~5 input_stream_s_dout~1 input_stream_s_dout~2 input_stream_s_dout~3 \
 output_stream_peek~40 output_stream_peek~39 bf_id~21 bf_id~20 bf_id~19 bf_id~18 bf_id~17 bf_id~16 bf_id~15 bf_id~14 bf_id~13 \
 bf_id~12 bf_id~11 bf_id~10 bf_id~9 bf_id~8 bf_id~7 bf_id~6 bf_id~5 bf_id~4 bf_id~3 bf_id~2 bf_id~1 bf_id~0 stage~31 stage~30 \
 stage~29 stage~28 stage~27 stage~26 stage~25 stage~24 stage~23 stage~22 stage~21 stage~20 stage~19 stage~18 stage~17 stage~16 \
 stage~15 stage~14 stage~13 stage~12 stage~11 stage~10 stage~9 stage~8 stage~7 stage~6 stage~5 stage~4 stage~3 stage~2 stage~1 \
 stage~0 output_stream_peek~64 output_stream_peek~63 output_stream_peek~62 output_stream_peek~61 bf_id~31 \
 output_stream_peek~60 output_stream_peek~59 output_stream_peek~58 output_stream_peek~57 output_stream_peek~56 \
 output_stream_peek~55 output_stream_peek~54 input_stream_s_dout~0 output_stream_peek~53 output_stream_peek~52 \
 output_stream_peek~51 output_stream_peek~50 output_stream_peek~49 output_stream_peek~48 output_stream_peek~47 \
 output_stream_peek~46 output_stream_peek~45 output_stream_peek~44 clk reset output_stream_peek~43 ap_start \
 input_stream_s_dout~8 input_stream_s_dout~9 output_stream_peek~42 output_stream_peek~38 output_stream_peek~37 \
 output_stream_peek~36 output_stream_peek~35 output_stream_peek~34 output_stream_peek~33 output_stream_peek~32 \
 output_stream_peek~31 output_stream_peek~30 output_stream_peek~29 output_stream_peek~28 output_stream_peek~27 \
 output_stream_peek~26 output_stream_peek~25 output_stream_peek~24 output_stream_peek~23 output_stream_peek~22 \
 output_stream_peek~21 output_stream_peek~20 output_stream_peek~19 output_stream_peek~18 output_stream_peek~17 \
 output_stream_peek~16 output_stream_peek~15 output_stream_peek~14 output_stream_peek~13 output_stream_peek~12 \
 output_stream_peek~11 output_stream_peek~10 output_stream_peek~9 output_stream_peek~8 output_stream_peek~7 \
 output_stream_peek~6 output_stream_peek~5 output_stream_peek~4 output_stream_peek~3 output_stream_peek~2 output_stream_peek~1 \
 output_stream_peek~0 output_stream_s_full_n input_stream_peek_empty_n input_stream_peek_dout~64 input_stream_peek_dout~63 \
 input_stream_peek_dout~62 input_stream_peek_dout~61 input_stream_peek_dout~60 input_stream_peek_dout~59 \
 input_stream_peek_dout~58 input_stream_peek_dout~57 input_stream_peek_dout~56 input_stream_peek_dout~55 \
 input_stream_peek_dout~54 input_stream_peek_dout~53 input_stream_peek_dout~52 input_stream_peek_dout~51 \
 input_stream_peek_dout~50 input_stream_peek_dout~49 input_stream_peek_dout~48 input_stream_peek_dout~47 \
 input_stream_peek_dout~46 input_stream_peek_dout~45 input_stream_peek_dout~44 input_stream_peek_dout~43 \
 input_stream_peek_dout~42 input_stream_peek_dout~41 input_stream_peek_dout~40 input_stream_peek_dout~39 \
 input_stream_peek_dout~38 input_stream_peek_dout~37 input_stream_peek_dout~36 input_stream_peek_dout~35 \
 input_stream_peek_dout~34 input_stream_peek_dout~33 input_stream_peek_dout~32 input_stream_peek_dout~31 \
 input_stream_peek_dout~30 input_stream_peek_dout~29 input_stream_peek_dout~28 input_stream_peek_dout~27 \
 input_stream_peek_dout~26 input_stream_peek_dout~25 input_stream_peek_dout~24 input_stream_peek_dout~23 \
 input_stream_peek_dout~22 input_stream_peek_dout~21 input_stream_peek_dout~20 input_stream_peek_dout~19 \
 input_stream_peek_dout~18 input_stream_peek_dout~17 input_stream_peek_dout~16 input_stream_peek_dout~15 \
 input_stream_s_dout~16 input_stream_peek_dout~14 input_stream_peek_dout~13 input_stream_peek_dout~12 \
 input_stream_peek_dout~11 input_stream_peek_dout~10 input_stream_peek_dout~9 input_stream_peek_dout~8 \
 input_stream_peek_dout~7 input_stream_peek_dout~6 input_stream_peek_dout~5 input_stream_peek_dout~4 input_stream_peek_dout~3 \
 input_stream_peek_dout~2 input_stream_peek_dout~1 input_stream_peek_dout~0 input_stream_s_empty_n input_stream_s_dout~64 \
 input_stream_s_dout~63 input_stream_s_dout~62 output_stream_peek~41 input_stream_s_dout~61 input_stream_s_dout~60 \
 input_stream_s_dout~59 input_stream_s_dout~58 input_stream_s_dout~57 input_stream_s_dout~56 input_stream_s_dout~55 \
 input_stream_s_dout~54 input_stream_s_dout~53 input_stream_s_dout~52 input_stream_s_dout~51 input_stream_s_dout~50 \
 input_stream_s_dout~49 input_stream_s_dout~48 input_stream_s_dout~47 input_stream_s_dout~46 input_stream_s_dout~45 \
 input_stream_s_dout~44 input_stream_s_dout~43 input_stream_s_dout~42 input_stream_s_dout~41 input_stream_s_dout~40 \
 input_stream_s_dout~39 input_stream_s_dout~38 input_stream_s_dout~37 input_stream_s_dout~36 input_stream_s_dout~35 \
 input_stream_s_dout~34 input_stream_s_dout~33 input_stream_s_dout~32 input_stream_s_dout~31 input_stream_s_dout~30 \
 input_stream_s_dout~29 input_stream_s_dout~28 input_stream_s_dout~27 input_stream_s_dout~26 input_stream_s_dout~25 \
 input_stream_s_dout~17 input_stream_s_dout~18 input_stream_s_dout~10 input_stream_s_dout~14 input_stream_s_dout~24 bf_id~30 \
 bf_id~29 bf_id~28 bf_id~27 bf_id~26 bf_id~25 bf_id~24 input_stream_s_dout~20 input_stream_s_dout~21 input_stream_s_dout~22 \
 input_stream_s_dout~23 input_stream_s_dout~11 input_stream_s_dout~19 input_stream_s_dout~13 input_stream_s_dout~12 \
 input_stream_s_dout~15 bf_id~23 bf_id~22 input_stream_s_dout~4 input_stream_s_dout~6 

.outputs output_stream_s_din~16 output_stream_s_din~15 output_stream_s_din~14 output_stream_s_din~13 output_stream_s_din~4 \
 output_stream_s_din~3 output_stream_s_din~2 output_stream_s_din~1 output_stream_s_din~0 input_stream_peek_read \
 input_stream_s_read ap_ready ap_idle ap_done output_stream_s_din~5 output_stream_s_din~6 output_stream_s_din~7 \
 output_stream_s_din~8 output_stream_s_din~9 output_stream_s_din~10 output_stream_s_din~11 output_stream_s_din~12 \
 output_stream_s_write output_stream_s_din~64 output_stream_s_din~63 output_stream_s_din~62 output_stream_s_din~61 \
 output_stream_s_din~60 output_stream_s_din~59 output_stream_s_din~58 output_stream_s_din~57 output_stream_s_din~56 \
 output_stream_s_din~55 output_stream_s_din~54 output_stream_s_din~53 output_stream_s_din~52 output_stream_s_din~51 \
 output_stream_s_din~50 output_stream_s_din~49 output_stream_s_din~48 output_stream_s_din~47 output_stream_s_din~46 \
 output_stream_s_din~45 output_stream_s_din~44 output_stream_s_din~43 output_stream_s_din~42 output_stream_s_din~41 \
 output_stream_s_din~40 output_stream_s_din~39 output_stream_s_din~38 output_stream_s_din~37 output_stream_s_din~36 \
 output_stream_s_din~35 output_stream_s_din~34 output_stream_s_din~33 output_stream_s_din~32 output_stream_s_din~31 \
 output_stream_s_din~30 output_stream_s_din~29 output_stream_s_din~28 output_stream_s_din~27 output_stream_s_din~26 \
 output_stream_s_din~25 output_stream_s_din~24 output_stream_s_din~23 output_stream_s_din~22 output_stream_s_din~21 \
 output_stream_s_din~20 output_stream_s_din~19 output_stream_s_din~18 output_stream_s_din~17 

.names gnd 

.names vcc 
1 

.names unconn 

.subckt adder a=stage~1 b=gnd cin=$add~2^ADD~63-1[0] cout=$add~2^ADD~63-2[0] sumout=$add~2^ADD~63-2[1] 

.subckt adder a=stage~2 b=gnd cin=$add~2^ADD~63-2[0] cout=$add~2^ADD~63-3[0] sumout=$add~2^ADD~63-3[1] 

.subckt adder a=stage~3 b=vcc cin=$add~2^ADD~63-3[0] cout=$add~2^ADD~63-4[0] sumout=$add~2^ADD~63-4[1] 

.subckt adder a=stage~4 b=unconn cin=$add~2^ADD~63-4[0] cout=$add~2^ADD~63-5[0] sumout=$add~2^ADD~63-5[1] 

.subckt adder a=stage~5 b=unconn cin=$add~2^ADD~63-5[0] cout=$add~2^ADD~63-6[0] sumout=$add~2^ADD~63-6[1] 

.subckt adder a=stage~6 b=unconn cin=$add~2^ADD~63-6[0] cout=$add~2^ADD~63-7[0] sumout=$add~2^ADD~63-7[1] 

.subckt adder a=$dffe~147^Q~0 b=$dffe~199^Q~0 cin=$add~71^ADD~5-0[0] cout=$add~71^ADD~5-1[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0] 

.subckt adder a=$dffe~147^Q~1 b=$dffe~199^Q~1 cin=$add~71^ADD~5-1[0] cout=$add~71^ADD~5-2[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1] 

.subckt adder a=$dffe~147^Q~2 b=$dffe~199^Q~2 cin=$add~71^ADD~5-2[0] cout=$add~71^ADD~5-3[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2] 

.subckt adder a=$dffe~147^Q~3 b=$dffe~199^Q~3 cin=$add~71^ADD~5-3[0] cout=$add~71^ADD~5-4[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3] 

.subckt adder a=$dffe~147^Q~4 b=$dffe~199^Q~4 cin=$add~71^ADD~5-4[0] cout=$add~71^ADD~5-5[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4] 

.subckt adder a=$dffe~147^Q~5 b=$dffe~199^Q~5 cin=$add~71^ADD~5-5[0] cout=$add~71^ADD~5-6[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5] 

.subckt adder a=$dffe~147^Q~6 b=$dffe~199^Q~6 cin=$add~71^ADD~5-6[0] cout=$add~71^ADD~5-7[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6] 

.subckt adder a=$dffe~147^Q~7 b=$dffe~199^Q~7 cin=$add~71^ADD~5-7[0] cout=$add~71^ADD~5-8[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7] 

.subckt adder a=$dffe~147^Q~8 b=$dffe~199^Q~8 cin=$add~71^ADD~5-8[0] cout=$add~71^ADD~5-9[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8] 

.subckt adder a=$dffe~147^Q~9 b=$dffe~199^Q~9 cin=$add~71^ADD~5-9[0] cout=$add~71^ADD~5-10[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9] 

.subckt adder a=$dffe~147^Q~10 b=$dffe~199^Q~10 cin=$add~71^ADD~5-10[0] cout=$add~71^ADD~5-11[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10] 

.subckt adder a=$dffe~147^Q~11 b=$dffe~199^Q~11 cin=$add~71^ADD~5-11[0] cout=$add~71^ADD~5-12[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11] 

.subckt adder a=$dffe~147^Q~12 b=$dffe~199^Q~12 cin=$add~71^ADD~5-12[0] cout=$add~71^ADD~5-13[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12] 

.subckt adder a=$dffe~147^Q~13 b=$dffe~199^Q~13 cin=$add~71^ADD~5-13[0] cout=$add~71^ADD~5-14[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13] 

.subckt adder a=$dffe~147^Q~14 b=$dffe~199^Q~14 cin=$add~71^ADD~5-14[0] cout=$add~71^ADD~5-15[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14] 

.subckt adder a=$dffe~147^Q~15 b=$dffe~199^Q~15 cin=$add~71^ADD~5-15[0] cout=$add~71^ADD~5-16[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15] 

.subckt adder a=$dffe~147^Q~16 b=$dffe~199^Q~16 cin=$add~71^ADD~5-16[0] cout=$add~71^ADD~5-17[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16] 

.subckt adder a=$dffe~147^Q~17 b=$dffe~199^Q~17 cin=$add~71^ADD~5-17[0] cout=$add~71^ADD~5-18[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17] 

.subckt adder a=$dffe~147^Q~18 b=$dffe~199^Q~18 cin=$add~71^ADD~5-18[0] cout=$add~71^ADD~5-19[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18] 

.subckt adder a=$dffe~147^Q~19 b=$dffe~199^Q~19 cin=$add~71^ADD~5-19[0] cout=$add~71^ADD~5-20[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19] 

.subckt adder a=$dffe~147^Q~20 b=$dffe~199^Q~20 cin=$add~71^ADD~5-20[0] cout=$add~71^ADD~5-21[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20] 

.subckt adder a=$dffe~147^Q~21 b=$dffe~199^Q~21 cin=$add~71^ADD~5-21[0] cout=$add~71^ADD~5-22[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21] 

.subckt adder a=$dffe~147^Q~22 b=$dffe~199^Q~22 cin=$add~71^ADD~5-22[0] cout=$add~71^ADD~5-23[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22] 

.subckt adder a=$dffe~147^Q~23 b=$dffe~199^Q~23 cin=$add~71^ADD~5-23[0] cout=$add~71^ADD~5-24[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23] 

.subckt adder a=$dffe~147^Q~24 b=$dffe~199^Q~24 cin=$add~71^ADD~5-24[0] cout=$add~71^ADD~5-25[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24] 

.subckt adder a=$dffe~147^Q~25 b=$dffe~199^Q~25 cin=$add~71^ADD~5-25[0] cout=$add~71^ADD~5-26[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25] 

.subckt adder a=$dffe~147^Q~26 b=$dffe~199^Q~26 cin=$add~71^ADD~5-26[0] cout=$add~71^ADD~5-27[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26] 

.subckt adder a=$dffe~147^Q~27 b=$dffe~199^Q~27 cin=$add~71^ADD~5-27[0] cout=$add~71^ADD~5-28[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27] 

.subckt adder a=$dffe~147^Q~28 b=$dffe~199^Q~28 cin=$add~71^ADD~5-28[0] cout=$add~71^ADD~5-29[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28] 

.subckt adder a=$dffe~147^Q~29 b=$dffe~199^Q~29 cin=$add~71^ADD~5-29[0] cout=$add~71^ADD~5-30[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29] 

.subckt adder a=$dffe~147^Q~30 b=$dffe~199^Q~30 cin=$add~71^ADD~5-30[0] cout=$add~71^ADD~5-31[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30] 

.subckt adder a=$dffe~147^Q~31 b=$dffe~199^Q~31 cin=$add~71^ADD~5-31[0] cout=$add~71^ADD~5-32[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31] 

.subckt adder a=gnd b=gnd cin=$add~71^ADD~5-32[0] cout=$add~71^ADD~5-33~dummy_output~33~0 \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31] b=unconn \
 cin=$add~30^ADD~4-31[0] cout=$add~30^ADD~4-32[0] sumout=$add~30^ADD~4-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30] b=unconn \
 cin=$add~30^ADD~4-30[0] cout=$add~30^ADD~4-31[0] sumout=$add~30^ADD~4-31[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29] b=vcc \
 cin=$add~30^ADD~4-29[0] cout=$add~30^ADD~4-30[0] sumout=$add~30^ADD~4-30[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28] b=vcc \
 cin=$add~30^ADD~4-28[0] cout=$add~30^ADD~4-29[0] sumout=$add~30^ADD~4-29[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27] b=vcc \
 cin=$add~30^ADD~4-27[0] cout=$add~30^ADD~4-28[0] sumout=$add~30^ADD~4-28[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26] b=vcc \
 cin=$add~30^ADD~4-26[0] cout=$add~30^ADD~4-27[0] sumout=$add~30^ADD~4-27[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25] b=vcc \
 cin=$add~30^ADD~4-25[0] cout=$add~30^ADD~4-26[0] sumout=$add~30^ADD~4-26[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24] b=vcc \
 cin=$add~30^ADD~4-24[0] cout=$add~30^ADD~4-25[0] sumout=$add~30^ADD~4-25[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23] b=vcc \
 cin=$add~30^ADD~4-23[0] cout=$add~30^ADD~4-24[0] sumout=$add~30^ADD~4-24[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22] b=vcc \
 cin=$add~30^ADD~4-22[0] cout=$add~30^ADD~4-23[0] sumout=$add~30^ADD~4-23[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21] b=vcc \
 cin=$add~30^ADD~4-21[0] cout=$add~30^ADD~4-22[0] sumout=$add~30^ADD~4-22[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20] b=vcc \
 cin=$add~30^ADD~4-20[0] cout=$add~30^ADD~4-21[0] sumout=$add~30^ADD~4-21[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19] b=vcc \
 cin=$add~30^ADD~4-19[0] cout=$add~30^ADD~4-20[0] sumout=$add~30^ADD~4-20[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18] b=vcc \
 cin=$add~30^ADD~4-18[0] cout=$add~30^ADD~4-19[0] sumout=$add~30^ADD~4-19[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17] b=vcc \
 cin=$add~30^ADD~4-17[0] cout=$add~30^ADD~4-18[0] sumout=$add~30^ADD~4-18[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16] b=vcc \
 cin=$add~30^ADD~4-16[0] cout=$add~30^ADD~4-17[0] sumout=$add~30^ADD~4-17[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15] b=vcc \
 cin=$add~30^ADD~4-15[0] cout=$add~30^ADD~4-16[0] sumout=$add~30^ADD~4-16[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14] b=vcc \
 cin=$add~30^ADD~4-14[0] cout=$add~30^ADD~4-15[0] sumout=$add~30^ADD~4-15[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13] b=vcc \
 cin=$add~30^ADD~4-13[0] cout=$add~30^ADD~4-14[0] sumout=$add~30^ADD~4-14[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12] b=vcc \
 cin=$add~30^ADD~4-12[0] cout=$add~30^ADD~4-13[0] sumout=$add~30^ADD~4-13[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11] b=vcc \
 cin=$add~30^ADD~4-11[0] cout=$add~30^ADD~4-12[0] sumout=$add~30^ADD~4-12[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10] b=vcc \
 cin=$add~30^ADD~4-10[0] cout=$add~30^ADD~4-11[0] sumout=$add~30^ADD~4-11[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9] b=vcc \
 cin=$add~30^ADD~4-9[0] cout=$add~30^ADD~4-10[0] sumout=$add~30^ADD~4-10[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8] b=vcc \
 cin=$add~30^ADD~4-8[0] cout=$add~30^ADD~4-9[0] sumout=$add~30^ADD~4-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7] b=vcc \
 cin=$add~30^ADD~4-7[0] cout=$add~30^ADD~4-8[0] sumout=$add~30^ADD~4-8[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6] b=vcc \
 cin=$add~30^ADD~4-6[0] cout=$add~30^ADD~4-7[0] sumout=$add~30^ADD~4-7[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5] b=vcc \
 cin=$add~30^ADD~4-5[0] cout=$add~30^ADD~4-6[0] sumout=$add~30^ADD~4-6[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4] b=vcc \
 cin=$add~30^ADD~4-4[0] cout=$add~30^ADD~4-5[0] sumout=$add~30^ADD~4-5[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3] b=vcc \
 cin=$add~30^ADD~4-3[0] cout=$add~30^ADD~4-4[0] sumout=$add~30^ADD~4-4[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2] b=vcc \
 cin=$add~30^ADD~4-2[0] cout=$add~30^ADD~4-3[0] sumout=$add~30^ADD~4-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1] b=vcc \
 cin=$add~30^ADD~4-1[0] cout=$add~30^ADD~4-2[0] sumout=$add~30^ADD~4-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0] b=vcc \
 cin=$add~30^ADD~4-0[0] cout=$add~30^ADD~4-1[0] sumout=$add~30^ADD~4-1[1] 

.subckt adder a=$dffe~199^Q~0 b=lNOT~264 cin=$sub~355^MIN~7^MIN~8-0[0] cout=$sub~355^MIN~7^MIN~8-1[0] sumout=$mux~362^Y~0 

.subckt adder a=$dffe~199^Q~1 b=lNOT~265 cin=$sub~355^MIN~7^MIN~8-1[0] cout=$sub~355^MIN~7^MIN~8-2[0] sumout=$mux~362^Y~1 

.subckt adder a=$dffe~199^Q~2 b=lNOT~266 cin=$sub~355^MIN~7^MIN~8-2[0] cout=$sub~355^MIN~7^MIN~8-3[0] sumout=$mux~362^Y~2 

.subckt adder a=$dffe~199^Q~3 b=lNOT~267 cin=$sub~355^MIN~7^MIN~8-3[0] cout=$sub~355^MIN~7^MIN~8-4[0] sumout=$mux~362^Y~3 

.subckt adder a=$dffe~199^Q~4 b=lNOT~268 cin=$sub~355^MIN~7^MIN~8-4[0] cout=$sub~355^MIN~7^MIN~8-5[0] sumout=$mux~362^Y~4 

.subckt adder a=$dffe~199^Q~5 b=lNOT~269 cin=$sub~355^MIN~7^MIN~8-5[0] cout=$sub~355^MIN~7^MIN~8-6[0] sumout=$mux~362^Y~5 

.subckt adder a=$dffe~199^Q~6 b=lNOT~270 cin=$sub~355^MIN~7^MIN~8-6[0] cout=$sub~355^MIN~7^MIN~8-7[0] sumout=$mux~362^Y~6 

.subckt adder a=$dffe~199^Q~7 b=lNOT~271 cin=$sub~355^MIN~7^MIN~8-7[0] cout=$sub~355^MIN~7^MIN~8-8[0] sumout=$mux~362^Y~7 

.subckt adder a=$dffe~199^Q~8 b=lNOT~272 cin=$sub~355^MIN~7^MIN~8-8[0] cout=$sub~355^MIN~7^MIN~8-9[0] sumout=$mux~362^Y~8 

.subckt adder a=$dffe~199^Q~9 b=lNOT~273 cin=$sub~355^MIN~7^MIN~8-9[0] cout=$sub~355^MIN~7^MIN~8-10[0] sumout=$mux~362^Y~9 

.subckt adder a=$dffe~199^Q~10 b=lNOT~274 cin=$sub~355^MIN~7^MIN~8-10[0] cout=$sub~355^MIN~7^MIN~8-11[0] sumout=$mux~362^Y~10 

.subckt adder a=$dffe~199^Q~11 b=lNOT~275 cin=$sub~355^MIN~7^MIN~8-11[0] cout=$sub~355^MIN~7^MIN~8-12[0] sumout=$mux~362^Y~11 

.subckt adder a=$dffe~199^Q~12 b=lNOT~276 cin=$sub~355^MIN~7^MIN~8-12[0] cout=$sub~355^MIN~7^MIN~8-13[0] sumout=$mux~362^Y~12 

.subckt adder a=$dffe~199^Q~13 b=lNOT~277 cin=$sub~355^MIN~7^MIN~8-13[0] cout=$sub~355^MIN~7^MIN~8-14[0] sumout=$mux~362^Y~13 

.subckt adder a=$dffe~199^Q~14 b=lNOT~278 cin=$sub~355^MIN~7^MIN~8-14[0] cout=$sub~355^MIN~7^MIN~8-15[0] sumout=$mux~362^Y~14 

.subckt adder a=$dffe~199^Q~15 b=lNOT~279 cin=$sub~355^MIN~7^MIN~8-15[0] cout=$sub~355^MIN~7^MIN~8-16[0] sumout=$mux~362^Y~15 

.subckt adder a=$dffe~199^Q~16 b=lNOT~280 cin=$sub~355^MIN~7^MIN~8-16[0] cout=$sub~355^MIN~7^MIN~8-17[0] sumout=$mux~362^Y~16 

.subckt adder a=$dffe~199^Q~17 b=lNOT~281 cin=$sub~355^MIN~7^MIN~8-17[0] cout=$sub~355^MIN~7^MIN~8-18[0] sumout=$mux~362^Y~17 

.subckt adder a=$dffe~199^Q~18 b=lNOT~282 cin=$sub~355^MIN~7^MIN~8-18[0] cout=$sub~355^MIN~7^MIN~8-19[0] sumout=$mux~362^Y~18 

.subckt adder a=$dffe~199^Q~19 b=lNOT~283 cin=$sub~355^MIN~7^MIN~8-19[0] cout=$sub~355^MIN~7^MIN~8-20[0] sumout=$mux~362^Y~19 

.subckt adder a=$dffe~199^Q~20 b=lNOT~284 cin=$sub~355^MIN~7^MIN~8-20[0] cout=$sub~355^MIN~7^MIN~8-21[0] sumout=$mux~362^Y~20 

.subckt adder a=$dffe~199^Q~21 b=lNOT~285 cin=$sub~355^MIN~7^MIN~8-21[0] cout=$sub~355^MIN~7^MIN~8-22[0] sumout=$mux~362^Y~21 

.subckt adder a=$dffe~199^Q~22 b=lNOT~286 cin=$sub~355^MIN~7^MIN~8-22[0] cout=$sub~355^MIN~7^MIN~8-23[0] sumout=$mux~362^Y~22 

.subckt adder a=$dffe~199^Q~23 b=lNOT~287 cin=$sub~355^MIN~7^MIN~8-23[0] cout=$sub~355^MIN~7^MIN~8-24[0] sumout=$mux~362^Y~23 

.subckt adder a=$dffe~199^Q~24 b=lNOT~288 cin=$sub~355^MIN~7^MIN~8-24[0] cout=$sub~355^MIN~7^MIN~8-25[0] sumout=$mux~362^Y~24 

.subckt adder a=$dffe~199^Q~25 b=lNOT~289 cin=$sub~355^MIN~7^MIN~8-25[0] cout=$sub~355^MIN~7^MIN~8-26[0] sumout=$mux~362^Y~25 

.subckt adder a=$dffe~199^Q~26 b=lNOT~290 cin=$sub~355^MIN~7^MIN~8-26[0] cout=$sub~355^MIN~7^MIN~8-27[0] sumout=$mux~362^Y~26 

.subckt adder a=$dffe~199^Q~27 b=lNOT~291 cin=$sub~355^MIN~7^MIN~8-27[0] cout=$sub~355^MIN~7^MIN~8-28[0] sumout=$mux~362^Y~27 

.subckt adder a=$dffe~199^Q~28 b=lNOT~292 cin=$sub~355^MIN~7^MIN~8-28[0] cout=$sub~355^MIN~7^MIN~8-29[0] sumout=$mux~362^Y~28 

.subckt adder a=$dffe~199^Q~29 b=lNOT~293 cin=$sub~355^MIN~7^MIN~8-29[0] cout=$sub~355^MIN~7^MIN~8-30[0] sumout=$mux~362^Y~29 

.subckt adder a=$dffe~199^Q~30 b=lNOT~294 cin=$sub~355^MIN~7^MIN~8-30[0] cout=$sub~355^MIN~7^MIN~8-31[0] sumout=$mux~362^Y~30 

.subckt adder a=$dffe~199^Q~31 b=lNOT~295 cin=$sub~355^MIN~7^MIN~8-31[0] cout=$sub~355^MIN~7^MIN~8-32~dummy_output~32~0 \
 sumout=$mux~362^Y~31 

.subckt adder a=$lt~309^Y~0 b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[0] \
 cin=$add~69^ADD~11-0[0] cout=$add~69^ADD~11-1[0] sumout=$add~69^ADD~11-1[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[1] \
 cin=$add~69^ADD~11-1[0] cout=$add~69^ADD~11-2[0] sumout=$add~69^ADD~11-2[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[2] \
 cin=$add~69^ADD~11-2[0] cout=$add~69^ADD~11-3[0] sumout=$add~69^ADD~11-3[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[3] \
 cin=$add~69^ADD~11-3[0] cout=$add~69^ADD~11-4[0] sumout=$add~69^ADD~11-4[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[4] \
 cin=$add~69^ADD~11-4[0] cout=$add~69^ADD~11-5[0] sumout=$add~69^ADD~11-5[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[5] \
 cin=$add~69^ADD~11-5[0] cout=$add~69^ADD~11-6[0] sumout=$add~69^ADD~11-6[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[6] \
 cin=$add~69^ADD~11-6[0] cout=$add~69^ADD~11-7[0] sumout=$add~69^ADD~11-7[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[7] \
 cin=$add~69^ADD~11-7[0] cout=$add~69^ADD~11-8[0] sumout=$add~69^ADD~11-8[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[8] \
 cin=$add~69^ADD~11-8[0] cout=$add~69^ADD~11-9[0] sumout=$add~69^ADD~11-9[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[9] \
 cin=$add~69^ADD~11-9[0] cout=$add~69^ADD~11-10[0] sumout=$add~69^ADD~11-10[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[10] \
 cin=$add~69^ADD~11-10[0] cout=$add~69^ADD~11-11[0] sumout=$add~69^ADD~11-11[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[11] \
 cin=$add~69^ADD~11-11[0] cout=$add~69^ADD~11-12[0] sumout=$add~69^ADD~11-12[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[12] \
 cin=$add~69^ADD~11-12[0] cout=$add~69^ADD~11-13[0] sumout=$add~69^ADD~11-13[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[13] \
 cin=$add~69^ADD~11-13[0] cout=$add~69^ADD~11-14[0] sumout=$add~69^ADD~11-14[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[14] \
 cin=$add~69^ADD~11-14[0] cout=$add~69^ADD~11-15[0] sumout=$add~69^ADD~11-15[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[15] \
 cin=$add~69^ADD~11-15[0] cout=$add~69^ADD~11-16[0] sumout=$add~69^ADD~11-16[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[16] \
 cin=$add~69^ADD~11-16[0] cout=$add~69^ADD~11-17[0] sumout=$add~69^ADD~11-17[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[17] \
 cin=$add~69^ADD~11-17[0] cout=$add~69^ADD~11-18[0] sumout=$add~69^ADD~11-18[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[18] \
 cin=$add~69^ADD~11-18[0] cout=$add~69^ADD~11-19[0] sumout=$add~69^ADD~11-19[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[19] \
 cin=$add~69^ADD~11-19[0] cout=$add~69^ADD~11-20[0] sumout=$add~69^ADD~11-20[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[20] \
 cin=$add~69^ADD~11-20[0] cout=$add~69^ADD~11-21[0] sumout=$add~69^ADD~11-21[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[21] \
 cin=$add~69^ADD~11-21[0] cout=$add~69^ADD~11-22[0] sumout=$add~69^ADD~11-22[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[22] \
 cin=$add~69^ADD~11-22[0] cout=$add~69^ADD~11-23[0] sumout=$add~69^ADD~11-23[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[23] \
 cin=$add~69^ADD~11-23[0] cout=$add~69^ADD~11-24[0] sumout=$add~69^ADD~11-24[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[24] \
 cin=$add~69^ADD~11-24[0] cout=$add~69^ADD~11-25[0] sumout=$add~69^ADD~11-25[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[25] \
 cin=$add~69^ADD~11-25[0] cout=$add~69^ADD~11-26[0] sumout=$add~69^ADD~11-26[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[26] \
 cin=$add~69^ADD~11-26[0] cout=$add~69^ADD~11-27[0] sumout=$add~69^ADD~11-27[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[27] \
 cin=$add~69^ADD~11-27[0] cout=$add~69^ADD~11-28[0] sumout=$add~69^ADD~11-28[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[28] \
 cin=$add~69^ADD~11-28[0] cout=$add~69^ADD~11-29[0] sumout=$add~69^ADD~11-29[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[29] \
 cin=$add~69^ADD~11-29[0] cout=$add~69^ADD~11-30[0] sumout=$add~69^ADD~11-30[1] 

.subckt adder a=$lt~309^Y~0 \
 b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[30] cin=$add~69^ADD~11-30[0] \
 cout=$add~69^ADD~11-31[0] sumout=$add~69^ADD~11-31[1] 

.subckt adder a=$lt~309^Y~0 \
 b=$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[31] cin=$add~69^ADD~11-31[0] \
 cout=$add~69^ADD~11-32[0] sumout=$add~69^ADD~11-32[1] 

.subckt adder a=$add~69^ADD~11-32[1] b=lNOT~263 cin=$sub~357^MIN~10-31[0] cout=$sub~357^MIN~10-32~dummy_output~32~0 \
 sumout=$sub~357^MIN~10-32[1] 

.subckt adder a=$add~69^ADD~11-31[1] b=lNOT~262 cin=$sub~357^MIN~10-30[0] cout=$sub~357^MIN~10-31[0] \
 sumout=$sub~357^MIN~10-31[1] 

.subckt adder a=$add~69^ADD~11-30[1] b=lNOT~261 cin=$sub~357^MIN~10-29[0] cout=$sub~357^MIN~10-30[0] \
 sumout=$sub~357^MIN~10-30[1] 

.subckt adder a=$add~69^ADD~11-29[1] b=lNOT~260 cin=$sub~357^MIN~10-28[0] cout=$sub~357^MIN~10-29[0] \
 sumout=$sub~357^MIN~10-29[1] 

.subckt adder a=$add~69^ADD~11-28[1] b=lNOT~259 cin=$sub~357^MIN~10-27[0] cout=$sub~357^MIN~10-28[0] \
 sumout=$sub~357^MIN~10-28[1] 

.subckt adder a=$add~69^ADD~11-27[1] b=lNOT~258 cin=$sub~357^MIN~10-26[0] cout=$sub~357^MIN~10-27[0] \
 sumout=$sub~357^MIN~10-27[1] 

.subckt adder a=$add~69^ADD~11-26[1] b=lNOT~257 cin=$sub~357^MIN~10-25[0] cout=$sub~357^MIN~10-26[0] \
 sumout=$sub~357^MIN~10-26[1] 

.subckt adder a=$add~69^ADD~11-25[1] b=lNOT~256 cin=$sub~357^MIN~10-24[0] cout=$sub~357^MIN~10-25[0] \
 sumout=$sub~357^MIN~10-25[1] 

.subckt adder a=$add~69^ADD~11-24[1] b=lNOT~255 cin=$sub~357^MIN~10-23[0] cout=$sub~357^MIN~10-24[0] \
 sumout=$sub~357^MIN~10-24[1] 

.subckt adder a=$add~69^ADD~11-23[1] b=lNOT~254 cin=$sub~357^MIN~10-22[0] cout=$sub~357^MIN~10-23[0] \
 sumout=$sub~357^MIN~10-23[1] 

.subckt adder a=$add~69^ADD~11-22[1] b=lNOT~253 cin=$sub~357^MIN~10-21[0] cout=$sub~357^MIN~10-22[0] \
 sumout=$sub~357^MIN~10-22[1] 

.subckt adder a=$add~69^ADD~11-21[1] b=lNOT~252 cin=$sub~357^MIN~10-20[0] cout=$sub~357^MIN~10-21[0] \
 sumout=$sub~357^MIN~10-21[1] 

.subckt adder a=$add~69^ADD~11-20[1] b=lNOT~251 cin=$sub~357^MIN~10-19[0] cout=$sub~357^MIN~10-20[0] \
 sumout=$sub~357^MIN~10-20[1] 

.subckt adder a=$add~69^ADD~11-19[1] b=lNOT~250 cin=$sub~357^MIN~10-18[0] cout=$sub~357^MIN~10-19[0] \
 sumout=$sub~357^MIN~10-19[1] 

.subckt adder a=$add~69^ADD~11-18[1] b=lNOT~249 cin=$sub~357^MIN~10-17[0] cout=$sub~357^MIN~10-18[0] \
 sumout=$sub~357^MIN~10-18[1] 

.subckt adder a=$add~69^ADD~11-17[1] b=lNOT~248 cin=$sub~357^MIN~10-16[0] cout=$sub~357^MIN~10-17[0] \
 sumout=$sub~357^MIN~10-17[1] 

.subckt adder a=$add~69^ADD~11-16[1] b=lNOT~247 cin=$sub~357^MIN~10-15[0] cout=$sub~357^MIN~10-16[0] \
 sumout=$sub~357^MIN~10-16[1] 

.subckt adder a=$add~69^ADD~11-15[1] b=lNOT~246 cin=$sub~357^MIN~10-14[0] cout=$sub~357^MIN~10-15[0] \
 sumout=$sub~357^MIN~10-15[1] 

.subckt adder a=$add~69^ADD~11-14[1] b=lNOT~245 cin=$sub~357^MIN~10-13[0] cout=$sub~357^MIN~10-14[0] \
 sumout=$sub~357^MIN~10-14[1] 

.subckt adder a=$add~69^ADD~11-13[1] b=lNOT~244 cin=$sub~357^MIN~10-12[0] cout=$sub~357^MIN~10-13[0] \
 sumout=$sub~357^MIN~10-13[1] 

.subckt adder a=$add~69^ADD~11-12[1] b=lNOT~243 cin=$sub~357^MIN~10-11[0] cout=$sub~357^MIN~10-12[0] \
 sumout=$sub~357^MIN~10-12[1] 

.subckt adder a=$add~69^ADD~11-11[1] b=lNOT~242 cin=$sub~357^MIN~10-10[0] cout=$sub~357^MIN~10-11[0] \
 sumout=$sub~357^MIN~10-11[1] 

.subckt adder a=$add~69^ADD~11-10[1] b=lNOT~241 cin=$sub~357^MIN~10-9[0] cout=$sub~357^MIN~10-10[0] \
 sumout=$sub~357^MIN~10-10[1] 

.subckt adder a=$add~69^ADD~11-9[1] b=lNOT~240 cin=$sub~357^MIN~10-8[0] cout=$sub~357^MIN~10-9[0] sumout=$sub~357^MIN~10-9[1] 

.subckt adder a=$add~69^ADD~11-8[1] b=lNOT~239 cin=$sub~357^MIN~10-7[0] cout=$sub~357^MIN~10-8[0] sumout=$sub~357^MIN~10-8[1] 

.subckt adder a=$add~69^ADD~11-7[1] b=lNOT~238 cin=$sub~357^MIN~10-6[0] cout=$sub~357^MIN~10-7[0] sumout=$sub~357^MIN~10-7[1] 

.subckt adder a=$add~69^ADD~11-6[1] b=lNOT~237 cin=$sub~357^MIN~10-5[0] cout=$sub~357^MIN~10-6[0] sumout=$sub~357^MIN~10-6[1] 

.subckt adder a=$add~69^ADD~11-5[1] b=lNOT~236 cin=$sub~357^MIN~10-4[0] cout=$sub~357^MIN~10-5[0] sumout=$sub~357^MIN~10-5[1] 

.subckt adder a=$add~69^ADD~11-4[1] b=lNOT~235 cin=$sub~357^MIN~10-3[0] cout=$sub~357^MIN~10-4[0] sumout=$sub~357^MIN~10-4[1] 

.subckt adder a=$add~69^ADD~11-3[1] b=lNOT~234 cin=$sub~357^MIN~10-2[0] cout=$sub~357^MIN~10-3[0] sumout=$sub~357^MIN~10-3[1] 

.subckt adder a=$add~69^ADD~11-2[1] b=lNOT~233 cin=$sub~357^MIN~10-1[0] cout=$sub~357^MIN~10-2[0] sumout=$sub~357^MIN~10-2[1] 

.subckt adder a=$add~69^ADD~11-1[1] b=lNOT~232 cin=$sub~357^MIN~10-0[0] cout=$sub~357^MIN~10-1[0] sumout=$sub~357^MIN~10-1[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[0] b=lNOT~199 \
 cin=$sub~358^MIN~12-0[0] cout=$sub~358^MIN~12-1[0] sumout=$sub~358^MIN~12-1[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[1] b=vcc \
 cin=$sub~358^MIN~12-1[0] cout=$sub~358^MIN~12-2[0] sumout=$sub~358^MIN~12-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[2] b=vcc \
 cin=$sub~358^MIN~12-2[0] cout=$sub~358^MIN~12-3[0] sumout=$sub~358^MIN~12-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[3] b=vcc \
 cin=$sub~358^MIN~12-3[0] cout=$sub~358^MIN~12-4[0] sumout=$sub~358^MIN~12-4[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[4] b=vcc \
 cin=$sub~358^MIN~12-4[0] cout=$sub~358^MIN~12-5[0] sumout=$sub~358^MIN~12-5[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[5] b=vcc \
 cin=$sub~358^MIN~12-5[0] cout=$sub~358^MIN~12-6[0] sumout=$sub~358^MIN~12-6[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[6] b=vcc \
 cin=$sub~358^MIN~12-6[0] cout=$sub~358^MIN~12-7[0] sumout=$sub~358^MIN~12-7[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[7] b=vcc \
 cin=$sub~358^MIN~12-7[0] cout=$sub~358^MIN~12-8[0] sumout=$sub~358^MIN~12-8[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[8] b=vcc \
 cin=$sub~358^MIN~12-8[0] cout=$sub~358^MIN~12-9[0] sumout=$sub~358^MIN~12-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[9] b=vcc \
 cin=$sub~358^MIN~12-9[0] cout=$sub~358^MIN~12-10[0] sumout=$sub~358^MIN~12-10[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[10] b=vcc \
 cin=$sub~358^MIN~12-10[0] cout=$sub~358^MIN~12-11[0] sumout=$sub~358^MIN~12-11[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[11] b=vcc \
 cin=$sub~358^MIN~12-11[0] cout=$sub~358^MIN~12-12[0] sumout=$sub~358^MIN~12-12[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[12] b=vcc \
 cin=$sub~358^MIN~12-12[0] cout=$sub~358^MIN~12-13[0] sumout=$sub~358^MIN~12-13[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[13] b=vcc \
 cin=$sub~358^MIN~12-13[0] cout=$sub~358^MIN~12-14[0] sumout=$sub~358^MIN~12-14[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[14] b=vcc \
 cin=$sub~358^MIN~12-14[0] cout=$sub~358^MIN~12-15[0] sumout=$sub~358^MIN~12-15[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[15] b=vcc \
 cin=$sub~358^MIN~12-15[0] cout=$sub~358^MIN~12-16[0] sumout=$sub~358^MIN~12-16[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[16] b=vcc \
 cin=$sub~358^MIN~12-16[0] cout=$sub~358^MIN~12-17[0] sumout=$sub~358^MIN~12-17[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[17] b=vcc \
 cin=$sub~358^MIN~12-17[0] cout=$sub~358^MIN~12-18[0] sumout=$sub~358^MIN~12-18[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[18] b=vcc \
 cin=$sub~358^MIN~12-18[0] cout=$sub~358^MIN~12-19[0] sumout=$sub~358^MIN~12-19[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[19] b=vcc \
 cin=$sub~358^MIN~12-19[0] cout=$sub~358^MIN~12-20[0] sumout=$sub~358^MIN~12-20[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[20] b=vcc \
 cin=$sub~358^MIN~12-20[0] cout=$sub~358^MIN~12-21[0] sumout=$sub~358^MIN~12-21[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[21] b=vcc \
 cin=$sub~358^MIN~12-21[0] cout=$sub~358^MIN~12-22[0] sumout=$sub~358^MIN~12-22[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[22] b=vcc \
 cin=$sub~358^MIN~12-22[0] cout=$sub~358^MIN~12-23[0] sumout=$sub~358^MIN~12-23[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[23] b=vcc \
 cin=$sub~358^MIN~12-23[0] cout=$sub~358^MIN~12-24[0] sumout=$sub~358^MIN~12-24[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[24] b=vcc \
 cin=$sub~358^MIN~12-24[0] cout=$sub~358^MIN~12-25[0] sumout=$sub~358^MIN~12-25[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[25] b=vcc \
 cin=$sub~358^MIN~12-25[0] cout=$sub~358^MIN~12-26[0] sumout=$sub~358^MIN~12-26[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[26] b=vcc \
 cin=$sub~358^MIN~12-26[0] cout=$sub~358^MIN~12-27[0] sumout=$sub~358^MIN~12-27[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[27] b=vcc \
 cin=$sub~358^MIN~12-27[0] cout=$sub~358^MIN~12-28[0] sumout=$sub~358^MIN~12-28[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[28] b=vcc \
 cin=$sub~358^MIN~12-28[0] cout=$sub~358^MIN~12-29[0] sumout=$sub~358^MIN~12-29[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[29] b=vcc \
 cin=$sub~358^MIN~12-29[0] cout=$sub~358^MIN~12-30[0] sumout=$sub~358^MIN~12-30[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[30] b=lNOT~199 \
 cin=$sub~358^MIN~12-30[0] cout=$sub~358^MIN~12-31[0] sumout=$sub~358^MIN~12-31[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[31] b=lNOT~199 \
 cin=$sub~358^MIN~12-31[0] cout=$sub~358^MIN~12-32[0] sumout=$sub~358^MIN~12-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[32] b=unconn \
 cin=$sub~358^MIN~12-32[0] cout=$sub~358^MIN~12-33~dummy_output~33~0 sumout=$sub~358^MIN~12-33[1] 

.subckt adder a=gnd b=lNOT~167 cin=$sub~356^MIN~15-0[0] cout=$sub~356^MIN~15-1[0] sumout=$sub~356^MIN~15-1[1] 

.subckt adder a=gnd b=lNOT~168 cin=$sub~356^MIN~15-1[0] cout=$sub~356^MIN~15-2[0] sumout=$sub~356^MIN~15-2[1] 

.subckt adder a=gnd b=lNOT~169 cin=$sub~356^MIN~15-2[0] cout=$sub~356^MIN~15-3[0] sumout=$sub~356^MIN~15-3[1] 

.subckt adder a=gnd b=lNOT~170 cin=$sub~356^MIN~15-3[0] cout=$sub~356^MIN~15-4[0] sumout=$sub~356^MIN~15-4[1] 

.subckt adder a=gnd b=lNOT~171 cin=$sub~356^MIN~15-4[0] cout=$sub~356^MIN~15-5[0] sumout=$sub~356^MIN~15-5[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-5[0] cout=$sub~356^MIN~15-6[0] sumout=$sub~356^MIN~15-6[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-6[0] cout=$sub~356^MIN~15-7[0] sumout=$sub~356^MIN~15-7[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-7[0] cout=$sub~356^MIN~15-8[0] sumout=$sub~356^MIN~15-8[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-8[0] cout=$sub~356^MIN~15-9[0] sumout=$sub~356^MIN~15-9[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-9[0] cout=$sub~356^MIN~15-10[0] sumout=$sub~356^MIN~15-10[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-10[0] cout=$sub~356^MIN~15-11[0] sumout=$sub~356^MIN~15-11[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-11[0] cout=$sub~356^MIN~15-12[0] sumout=$sub~356^MIN~15-12[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-12[0] cout=$sub~356^MIN~15-13[0] sumout=$sub~356^MIN~15-13[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-13[0] cout=$sub~356^MIN~15-14[0] sumout=$sub~356^MIN~15-14[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-14[0] cout=$sub~356^MIN~15-15[0] sumout=$sub~356^MIN~15-15[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-15[0] cout=$sub~356^MIN~15-16[0] sumout=$sub~356^MIN~15-16[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-16[0] cout=$sub~356^MIN~15-17[0] sumout=$sub~356^MIN~15-17[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-17[0] cout=$sub~356^MIN~15-18[0] sumout=$sub~356^MIN~15-18[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-18[0] cout=$sub~356^MIN~15-19[0] sumout=$sub~356^MIN~15-19[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-19[0] cout=$sub~356^MIN~15-20[0] sumout=$sub~356^MIN~15-20[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-20[0] cout=$sub~356^MIN~15-21[0] sumout=$sub~356^MIN~15-21[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-21[0] cout=$sub~356^MIN~15-22[0] sumout=$sub~356^MIN~15-22[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-22[0] cout=$sub~356^MIN~15-23[0] sumout=$sub~356^MIN~15-23[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-23[0] cout=$sub~356^MIN~15-24[0] sumout=$sub~356^MIN~15-24[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-24[0] cout=$sub~356^MIN~15-25[0] sumout=$sub~356^MIN~15-25[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-25[0] cout=$sub~356^MIN~15-26[0] sumout=$sub~356^MIN~15-26[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-26[0] cout=$sub~356^MIN~15-27[0] sumout=$sub~356^MIN~15-27[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-27[0] cout=$sub~356^MIN~15-28[0] sumout=$sub~356^MIN~15-28[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-28[0] cout=$sub~356^MIN~15-29[0] sumout=$sub~356^MIN~15-29[1] 

.subckt adder a=gnd b=unconn cin=$sub~356^MIN~15-29[0] cout=$sub~356^MIN~15-30[0] sumout=$sub~356^MIN~15-30[1] 

.subckt adder a=$dffe~152^Q~0 b=unconn cin=$sub~356^MIN~15-30[0] cout=$sub~356^MIN~15-31[0] sumout=$sub~356^MIN~15-31[1] 

.subckt adder a=$dffe~152^Q~1 b=unconn cin=$sub~356^MIN~15-31[0] cout=$sub~356^MIN~15-32~dummy_output~32~0 \
 sumout=$sub~356^MIN~15-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[31] \
 b=$sub~356^MIN~15-32[1] cin=$add~68^ADD~14-31[0] cout=$add~68^ADD~14-32[0] sumout=$add~68^ADD~14-32[1] 

.subckt adder a=gnd b=gnd cin=$add~68^ADD~14-32[0] cout=$add~68^ADD~14-33~dummy_output~33~0 sumout=$add~68^ADD~14-33[1] 

.subckt adder a=$add~68^ADD~14-33[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-32[0] cout=$add~78^ADD~13-33[0] \
 sumout=$add~78^ADD~13-33[1] 

.subckt adder a=$add~68^ADD~14-32[1] b=gnd cin=$add~78^ADD~13-31[0] cout=$add~78^ADD~13-32[0] sumout=$add~78^ADD~13-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[30] \
 b=$sub~356^MIN~15-31[1] cin=$add~68^ADD~14-30[0] cout=$add~68^ADD~14-31[0] sumout=$add~68^ADD~14-31[1] 

.subckt adder a=$add~68^ADD~14-31[1] b=gnd cin=$add~78^ADD~13-30[0] cout=$add~78^ADD~13-31[0] sumout=$add~78^ADD~13-31[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[29] \
 b=$sub~356^MIN~15-30[1] cin=$add~68^ADD~14-29[0] cout=$add~68^ADD~14-30[0] sumout=$add~68^ADD~14-30[1] 

.subckt adder a=$add~68^ADD~14-30[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-29[0] cout=$add~78^ADD~13-30[0] \
 sumout=$add~78^ADD~13-30[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[28] \
 b=$sub~356^MIN~15-29[1] cin=$add~68^ADD~14-28[0] cout=$add~68^ADD~14-29[0] sumout=$add~68^ADD~14-29[1] 

.subckt adder a=$add~68^ADD~14-29[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-28[0] cout=$add~78^ADD~13-29[0] \
 sumout=$add~78^ADD~13-29[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[27] \
 b=$sub~356^MIN~15-28[1] cin=$add~68^ADD~14-27[0] cout=$add~68^ADD~14-28[0] sumout=$add~68^ADD~14-28[1] 

.subckt adder a=$add~68^ADD~14-28[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-27[0] cout=$add~78^ADD~13-28[0] \
 sumout=$add~78^ADD~13-28[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[26] \
 b=$sub~356^MIN~15-27[1] cin=$add~68^ADD~14-26[0] cout=$add~68^ADD~14-27[0] sumout=$add~68^ADD~14-27[1] 

.subckt adder a=$add~68^ADD~14-27[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-26[0] cout=$add~78^ADD~13-27[0] \
 sumout=$add~78^ADD~13-27[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[25] \
 b=$sub~356^MIN~15-26[1] cin=$add~68^ADD~14-25[0] cout=$add~68^ADD~14-26[0] sumout=$add~68^ADD~14-26[1] 

.subckt adder a=$add~68^ADD~14-26[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-25[0] cout=$add~78^ADD~13-26[0] \
 sumout=$add~78^ADD~13-26[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[24] \
 b=$sub~356^MIN~15-25[1] cin=$add~68^ADD~14-24[0] cout=$add~68^ADD~14-25[0] sumout=$add~68^ADD~14-25[1] 

.subckt adder a=$add~68^ADD~14-25[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-24[0] cout=$add~78^ADD~13-25[0] \
 sumout=$add~78^ADD~13-25[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[23] \
 b=$sub~356^MIN~15-24[1] cin=$add~68^ADD~14-23[0] cout=$add~68^ADD~14-24[0] sumout=$add~68^ADD~14-24[1] 

.subckt adder a=$add~68^ADD~14-24[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-23[0] cout=$add~78^ADD~13-24[0] \
 sumout=$add~78^ADD~13-24[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[22] \
 b=$sub~356^MIN~15-23[1] cin=$add~68^ADD~14-22[0] cout=$add~68^ADD~14-23[0] sumout=$add~68^ADD~14-23[1] 

.subckt adder a=$add~68^ADD~14-23[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-22[0] cout=$add~78^ADD~13-23[0] \
 sumout=$add~78^ADD~13-23[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[21] \
 b=$sub~356^MIN~15-22[1] cin=$add~68^ADD~14-21[0] cout=$add~68^ADD~14-22[0] sumout=$add~68^ADD~14-22[1] 

.subckt adder a=$add~68^ADD~14-22[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-21[0] cout=$add~78^ADD~13-22[0] \
 sumout=$add~78^ADD~13-22[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[20] \
 b=$sub~356^MIN~15-21[1] cin=$add~68^ADD~14-20[0] cout=$add~68^ADD~14-21[0] sumout=$add~68^ADD~14-21[1] 

.subckt adder a=$add~68^ADD~14-21[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-20[0] cout=$add~78^ADD~13-21[0] \
 sumout=$add~78^ADD~13-21[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[19] \
 b=$sub~356^MIN~15-20[1] cin=$add~68^ADD~14-19[0] cout=$add~68^ADD~14-20[0] sumout=$add~68^ADD~14-20[1] 

.subckt adder a=$add~68^ADD~14-20[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-19[0] cout=$add~78^ADD~13-20[0] \
 sumout=$add~78^ADD~13-20[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[18] \
 b=$sub~356^MIN~15-19[1] cin=$add~68^ADD~14-18[0] cout=$add~68^ADD~14-19[0] sumout=$add~68^ADD~14-19[1] 

.subckt adder a=$add~68^ADD~14-19[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-18[0] cout=$add~78^ADD~13-19[0] \
 sumout=$add~78^ADD~13-19[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[17] \
 b=$sub~356^MIN~15-18[1] cin=$add~68^ADD~14-17[0] cout=$add~68^ADD~14-18[0] sumout=$add~68^ADD~14-18[1] 

.subckt adder a=$add~68^ADD~14-18[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-17[0] cout=$add~78^ADD~13-18[0] \
 sumout=$add~78^ADD~13-18[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[16] \
 b=$sub~356^MIN~15-17[1] cin=$add~68^ADD~14-16[0] cout=$add~68^ADD~14-17[0] sumout=$add~68^ADD~14-17[1] 

.subckt adder a=$add~68^ADD~14-17[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-16[0] cout=$add~78^ADD~13-17[0] \
 sumout=$add~78^ADD~13-17[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[15] \
 b=$sub~356^MIN~15-16[1] cin=$add~68^ADD~14-15[0] cout=$add~68^ADD~14-16[0] sumout=$add~68^ADD~14-16[1] 

.subckt adder a=$add~68^ADD~14-16[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-15[0] cout=$add~78^ADD~13-16[0] \
 sumout=$add~78^ADD~13-16[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[14] \
 b=$sub~356^MIN~15-15[1] cin=$add~68^ADD~14-14[0] cout=$add~68^ADD~14-15[0] sumout=$add~68^ADD~14-15[1] 

.subckt adder a=$add~68^ADD~14-15[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-14[0] cout=$add~78^ADD~13-15[0] \
 sumout=$add~78^ADD~13-15[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[13] \
 b=$sub~356^MIN~15-14[1] cin=$add~68^ADD~14-13[0] cout=$add~68^ADD~14-14[0] sumout=$add~68^ADD~14-14[1] 

.subckt adder a=$add~68^ADD~14-14[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-13[0] cout=$add~78^ADD~13-14[0] \
 sumout=$add~78^ADD~13-14[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[12] \
 b=$sub~356^MIN~15-13[1] cin=$add~68^ADD~14-12[0] cout=$add~68^ADD~14-13[0] sumout=$add~68^ADD~14-13[1] 

.subckt adder a=$add~68^ADD~14-13[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-12[0] cout=$add~78^ADD~13-13[0] \
 sumout=$add~78^ADD~13-13[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[11] \
 b=$sub~356^MIN~15-12[1] cin=$add~68^ADD~14-11[0] cout=$add~68^ADD~14-12[0] sumout=$add~68^ADD~14-12[1] 

.subckt adder a=$add~68^ADD~14-12[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-11[0] cout=$add~78^ADD~13-12[0] \
 sumout=$add~78^ADD~13-12[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[10] \
 b=$sub~356^MIN~15-11[1] cin=$add~68^ADD~14-10[0] cout=$add~68^ADD~14-11[0] sumout=$add~68^ADD~14-11[1] 

.subckt adder a=$add~68^ADD~14-11[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-10[0] cout=$add~78^ADD~13-11[0] \
 sumout=$add~78^ADD~13-11[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[9] \
 b=$sub~356^MIN~15-10[1] cin=$add~68^ADD~14-9[0] cout=$add~68^ADD~14-10[0] sumout=$add~68^ADD~14-10[1] 

.subckt adder a=$add~68^ADD~14-10[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-9[0] cout=$add~78^ADD~13-10[0] \
 sumout=$add~78^ADD~13-10[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[8] \
 b=$sub~356^MIN~15-9[1] cin=$add~68^ADD~14-8[0] cout=$add~68^ADD~14-9[0] sumout=$add~68^ADD~14-9[1] 

.subckt adder a=$add~68^ADD~14-9[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-8[0] cout=$add~78^ADD~13-9[0] sumout=$add~78^ADD~13-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[7] \
 b=$sub~356^MIN~15-8[1] cin=$add~68^ADD~14-7[0] cout=$add~68^ADD~14-8[0] sumout=$add~68^ADD~14-8[1] 

.subckt adder a=$add~68^ADD~14-8[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-7[0] cout=$add~78^ADD~13-8[0] sumout=$add~78^ADD~13-8[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[6] \
 b=$sub~356^MIN~15-7[1] cin=$add~68^ADD~14-6[0] cout=$add~68^ADD~14-7[0] sumout=$add~68^ADD~14-7[1] 

.subckt adder a=$add~68^ADD~14-7[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-6[0] cout=$add~78^ADD~13-7[0] sumout=$add~78^ADD~13-7[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[5] \
 b=$sub~356^MIN~15-6[1] cin=$add~68^ADD~14-5[0] cout=$add~68^ADD~14-6[0] sumout=$add~68^ADD~14-6[1] 

.subckt adder a=$add~68^ADD~14-6[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-5[0] cout=$add~78^ADD~13-6[0] sumout=$add~78^ADD~13-6[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[4] \
 b=$sub~356^MIN~15-5[1] cin=$add~68^ADD~14-4[0] cout=$add~68^ADD~14-5[0] sumout=$add~68^ADD~14-5[1] 

.subckt adder a=$add~68^ADD~14-5[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-4[0] cout=$add~78^ADD~13-5[0] sumout=$add~78^ADD~13-5[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[3] \
 b=$sub~356^MIN~15-4[1] cin=$add~68^ADD~14-3[0] cout=$add~68^ADD~14-4[0] sumout=$add~68^ADD~14-4[1] 

.subckt adder a=$add~68^ADD~14-4[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-3[0] cout=$add~78^ADD~13-4[0] sumout=$add~78^ADD~13-4[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[2] \
 b=$sub~356^MIN~15-3[1] cin=$add~68^ADD~14-2[0] cout=$add~68^ADD~14-3[0] sumout=$add~68^ADD~14-3[1] 

.subckt adder a=$add~68^ADD~14-3[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-2[0] cout=$add~78^ADD~13-3[0] sumout=$add~78^ADD~13-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[1] \
 b=$sub~356^MIN~15-2[1] cin=$add~68^ADD~14-1[0] cout=$add~68^ADD~14-2[0] sumout=$add~68^ADD~14-2[1] 

.subckt adder a=$add~68^ADD~14-2[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-1[0] cout=$add~78^ADD~13-2[0] sumout=$add~78^ADD~13-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[0] \
 b=$sub~356^MIN~15-1[1] cin=$add~68^ADD~14-0[0] cout=$add~68^ADD~14-1[0] sumout=$add~68^ADD~14-1[1] 

.subckt adder a=$add~68^ADD~14-1[1] b=$gt~307^Y~0 cin=$add~78^ADD~13-0[0] cout=$add~78^ADD~13-1[0] sumout=$add~78^ADD~13-1[1] 

.subckt adder a=$dffe~156^Q~0 b=$add~73^ADD~21-3[1] cin=$add~67^ADD~17-0[0] cout=$add~67^ADD~17-1[0] \
 sumout=$add~67^ADD~17-1[1] 

.subckt adder a=$dffe~156^Q~1 b=unconn cin=$add~67^ADD~17-1[0] cout=$add~67^ADD~17-2[0] sumout=$add~67^ADD~17-2[1] 

.subckt adder a=$dffe~156^Q~2 b=unconn cin=$add~67^ADD~17-2[0] cout=$add~67^ADD~17-3[0] sumout=$add~67^ADD~17-3[1] 

.subckt adder a=$dffe~156^Q~3 b=unconn cin=$add~67^ADD~17-3[0] cout=$add~67^ADD~17-4[0] sumout=$add~67^ADD~17-4[1] 

.subckt adder a=unconn b=$add~67^ADD~17-4[1] cin=$add~66^ADD~16-3[0] cout=$add~66^ADD~16-4[0] sumout=$add~66^ADD~16-4[1] 

.subckt adder a=gnd b=gnd cin=$add~66^ADD~16-4[0] cout=$add~66^ADD~16-5~dummy_output~5~0 sumout=$add~66^ADD~16-5[1] 

.subckt adder a=$add~65^ADD~19-3[1] b=$add~67^ADD~17-3[1] cin=$add~66^ADD~16-2[0] cout=$add~66^ADD~16-3[0] \
 sumout=$add~66^ADD~16-3[1] 

.subckt adder a=$add~65^ADD~19-2[1] b=$add~67^ADD~17-2[1] cin=$add~66^ADD~16-1[0] cout=$add~66^ADD~16-2[0] \
 sumout=$add~66^ADD~16-2[1] 

.subckt adder a=$add~65^ADD~19-1[1] b=$add~67^ADD~17-1[1] cin=$add~66^ADD~16-0[0] cout=$add~66^ADD~16-1[0] \
 sumout=$add~66^ADD~16-1[1] 

.subckt adder a=$dffe~156^Q~2 b=$dffe~157^Q~0 cin=$add~63^ADD~22-0[0] cout=$add~63^ADD~22-1[0] sumout=$add~63^ADD~22-1[1] 

.subckt adder a=$dffe~156^Q~3 b=$dffe~157^Q~1 cin=$add~63^ADD~22-1[0] cout=$add~63^ADD~22-2[0] sumout=$add~63^ADD~22-2[1] 

.subckt adder a=gnd b=gnd cin=$add~63^ADD~22-2[0] cout=$add~63^ADD~22-3~dummy_output~3~0 sumout=$add~63^ADD~22-3[1] 

.subckt adder a=$add~63^ADD~22-3[1] b=unconn cin=$add~73^ADD~21-2[0] cout=$add~73^ADD~21-3[0] sumout=$add~73^ADD~21-3[1] 

.subckt adder a=$add~73^ADD~21-3[1] b=$add~73^ADD~21-1[1] cin=$add~74^ADD~20-0[0] cout=$add~74^ADD~20-1[0] \
 sumout=$add~74^ADD~20-1[1] 

.subckt adder a=unconn b=$add~73^ADD~21-2[1] cin=$add~74^ADD~20-1[0] cout=$add~74^ADD~20-2[0] sumout=$add~74^ADD~20-2[1] 

.subckt adder a=gnd b=gnd cin=$add~74^ADD~20-2[0] cout=$add~74^ADD~20-3~dummy_output~3~0 sumout=$add~74^ADD~20-3[1] 

.subckt adder a=$add~74^ADD~20-3[1] b=$add~74^ADD~20-1[1] cin=$add~64^ADD~18-0[0] cout=$add~64^ADD~18-1[0] \
 sumout=$add~64^ADD~18-1[1] 

.subckt adder a=unconn b=$add~74^ADD~20-2[1] cin=$add~64^ADD~18-1[0] cout=$add~64^ADD~18-2[0] sumout=$add~64^ADD~18-2[1] 

.subckt adder a=$add~74^ADD~20-3[1] b=$dffe~156^Q~2 cin=$add~65^ADD~19-0[0] cout=$add~65^ADD~19-1[0] \
 sumout=$add~65^ADD~19-1[1] 

.subckt adder a=unconn b=$dffe~156^Q~3 cin=$add~65^ADD~19-1[0] cout=$add~65^ADD~19-2[0] sumout=$add~65^ADD~19-2[1] 

.subckt adder a=gnd b=gnd cin=$add~65^ADD~19-2[0] cout=$add~65^ADD~19-3~dummy_output~3~0 sumout=$add~65^ADD~19-3[1] 

.subckt adder a=$add~63^ADD~22-2[1] b=$dffe~158^Q~1 cin=$add~73^ADD~21-1[0] cout=$add~73^ADD~21-2[0] \
 sumout=$add~73^ADD~21-2[1] 

.subckt adder a=$add~63^ADD~22-1[1] b=$dffe~158^Q~0 cin=$add~73^ADD~21-0[0] cout=$add~73^ADD~21-1[0] \
 sumout=$add~73^ADD~21-1[1] 

.subckt adder a=$dffe~160^Q~0 b=$add~58^ADD~24-1[1] cin=$add~72^ADD~23-0[0] cout=$add~72^ADD~23-1[0] \
 sumout=$add~72^ADD~23-1[1] 

.subckt adder a=$dffe~160^Q~1 b=$add~58^ADD~24-2[1] cin=$add~72^ADD~23-1[0] cout=$add~72^ADD~23-2[0] \
 sumout=$add~72^ADD~23-2[1] 

.subckt adder a=$dffe~160^Q~2 b=$add~58^ADD~24-3[1] cin=$add~72^ADD~23-2[0] cout=$add~72^ADD~23-3[0] \
 sumout=$add~72^ADD~23-3[1] 

.subckt adder a=$dffe~160^Q~3 b=$add~58^ADD~24-4[1] cin=$add~72^ADD~23-3[0] cout=$add~72^ADD~23-4[0] \
 sumout=$add~72^ADD~23-4[1] 

.subckt adder a=$dffe~160^Q~4 b=$add~58^ADD~24-5[1] cin=$add~72^ADD~23-4[0] cout=$add~72^ADD~23-5[0] \
 sumout=$add~72^ADD~23-5[1] 

.subckt adder a=$dffe~160^Q~5 b=$add~58^ADD~24-6[1] cin=$add~72^ADD~23-5[0] cout=$add~72^ADD~23-6[0] \
 sumout=$add~72^ADD~23-6[1] 

.subckt adder a=$dffe~160^Q~6 b=$add~58^ADD~24-7[1] cin=$add~72^ADD~23-6[0] cout=$add~72^ADD~23-7[0] \
 sumout=$add~72^ADD~23-7[1] 

.subckt adder a=$dffe~160^Q~7 b=$add~58^ADD~24-8[1] cin=$add~72^ADD~23-7[0] cout=$add~72^ADD~23-8[0] \
 sumout=$add~72^ADD~23-8[1] 

.subckt adder a=$dffe~160^Q~8 b=$add~58^ADD~24-9[1] cin=$add~72^ADD~23-8[0] cout=$add~72^ADD~23-9[0] \
 sumout=$add~72^ADD~23-9[1] 

.subckt adder a=$dffe~160^Q~9 b=$add~58^ADD~24-10[1] cin=$add~72^ADD~23-9[0] cout=$add~72^ADD~23-10[0] \
 sumout=$add~72^ADD~23-10[1] 

.subckt adder a=$dffe~160^Q~10 b=$add~58^ADD~24-11[1] cin=$add~72^ADD~23-10[0] cout=$add~72^ADD~23-11[0] \
 sumout=$add~72^ADD~23-11[1] 

.subckt adder a=$dffe~160^Q~11 b=$add~58^ADD~24-12[1] cin=$add~72^ADD~23-11[0] cout=$add~72^ADD~23-12[0] \
 sumout=$add~72^ADD~23-12[1] 

.subckt adder a=$dffe~160^Q~12 b=$add~58^ADD~24-13[1] cin=$add~72^ADD~23-12[0] cout=$add~72^ADD~23-13[0] \
 sumout=$add~72^ADD~23-13[1] 

.subckt adder a=$dffe~160^Q~13 b=$add~58^ADD~24-14[1] cin=$add~72^ADD~23-13[0] cout=$add~72^ADD~23-14[0] \
 sumout=$add~72^ADD~23-14[1] 

.subckt adder a=$dffe~160^Q~14 b=$add~58^ADD~24-15[1] cin=$add~72^ADD~23-14[0] cout=$add~72^ADD~23-15[0] \
 sumout=$add~72^ADD~23-15[1] 

.subckt adder a=$dffe~160^Q~15 b=$add~58^ADD~24-16[1] cin=$add~72^ADD~23-15[0] cout=$add~72^ADD~23-16[0] \
 sumout=$add~72^ADD~23-16[1] 

.subckt adder a=$dffe~160^Q~16 b=$add~58^ADD~24-17[1] cin=$add~72^ADD~23-16[0] cout=$add~72^ADD~23-17[0] \
 sumout=$add~72^ADD~23-17[1] 

.subckt adder a=unconn b=$add~58^ADD~24-18[1] cin=$add~72^ADD~23-17[0] cout=$add~72^ADD~23-18[0] sumout=$add~72^ADD~23-18[1] 

.subckt adder a=unconn b=$add~58^ADD~24-19[1] cin=$add~72^ADD~23-18[0] cout=$add~72^ADD~23-19[0] sumout=$add~72^ADD~23-19[1] 

.subckt adder a=unconn b=$add~58^ADD~24-20[1] cin=$add~72^ADD~23-19[0] cout=$add~72^ADD~23-20[0] sumout=$add~72^ADD~23-20[1] 

.subckt adder a=unconn b=$add~58^ADD~24-21[1] cin=$add~72^ADD~23-20[0] cout=$add~72^ADD~23-21[0] sumout=$add~72^ADD~23-21[1] 

.subckt adder a=unconn b=$add~58^ADD~24-22[1] cin=$add~72^ADD~23-21[0] cout=$add~72^ADD~23-22[0] sumout=$add~72^ADD~23-22[1] 

.subckt adder a=unconn b=$add~58^ADD~24-23[1] cin=$add~72^ADD~23-22[0] cout=$add~72^ADD~23-23[0] sumout=$add~72^ADD~23-23[1] 

.subckt adder a=unconn b=$add~58^ADD~24-24[1] cin=$add~72^ADD~23-23[0] cout=$add~72^ADD~23-24[0] sumout=$add~72^ADD~23-24[1] 

.subckt adder a=unconn b=$add~58^ADD~24-25[1] cin=$add~72^ADD~23-24[0] cout=$add~72^ADD~23-25[0] sumout=$add~72^ADD~23-25[1] 

.subckt adder a=unconn b=$add~58^ADD~24-26[1] cin=$add~72^ADD~23-25[0] cout=$add~72^ADD~23-26[0] sumout=$add~72^ADD~23-26[1] 

.subckt adder a=unconn b=$add~58^ADD~24-27[1] cin=$add~72^ADD~23-26[0] cout=$add~72^ADD~23-27[0] sumout=$add~72^ADD~23-27[1] 

.subckt adder a=unconn b=$add~58^ADD~24-28[1] cin=$add~72^ADD~23-27[0] cout=$add~72^ADD~23-28[0] sumout=$add~72^ADD~23-28[1] 

.subckt adder a=unconn b=$add~58^ADD~24-29[1] cin=$add~72^ADD~23-28[0] cout=$add~72^ADD~23-29[0] sumout=$add~72^ADD~23-29[1] 

.subckt adder a=unconn b=$add~58^ADD~24-30[1] cin=$add~72^ADD~23-29[0] cout=$add~72^ADD~23-30[0] sumout=$add~72^ADD~23-30[1] 

.subckt adder a=unconn b=$add~58^ADD~24-31[1] cin=$add~72^ADD~23-30[0] cout=$add~72^ADD~23-31[0] sumout=$add~72^ADD~23-31[1] 

.subckt adder a=unconn b=$add~58^ADD~24-32[1] cin=$add~72^ADD~23-31[0] cout=$add~72^ADD~23-32[0] sumout=$add~72^ADD~23-32[1] 

.subckt adder a=$dffe~161^Q~0 b=$dffe~162^Q~0 cin=$add~58^ADD~24-0[0] cout=$add~58^ADD~24-1[0] sumout=$add~58^ADD~24-1[1] 

.subckt adder a=$dffe~161^Q~1 b=$dffe~162^Q~1 cin=$add~58^ADD~24-1[0] cout=$add~58^ADD~24-2[0] sumout=$add~58^ADD~24-2[1] 

.subckt adder a=$dffe~161^Q~2 b=$dffe~162^Q~2 cin=$add~58^ADD~24-2[0] cout=$add~58^ADD~24-3[0] sumout=$add~58^ADD~24-3[1] 

.subckt adder a=$dffe~161^Q~3 b=$dffe~162^Q~3 cin=$add~58^ADD~24-3[0] cout=$add~58^ADD~24-4[0] sumout=$add~58^ADD~24-4[1] 

.subckt adder a=$dffe~161^Q~4 b=$dffe~162^Q~4 cin=$add~58^ADD~24-4[0] cout=$add~58^ADD~24-5[0] sumout=$add~58^ADD~24-5[1] 

.subckt adder a=$dffe~161^Q~5 b=$dffe~162^Q~5 cin=$add~58^ADD~24-5[0] cout=$add~58^ADD~24-6[0] sumout=$add~58^ADD~24-6[1] 

.subckt adder a=$dffe~161^Q~6 b=$dffe~162^Q~6 cin=$add~58^ADD~24-6[0] cout=$add~58^ADD~24-7[0] sumout=$add~58^ADD~24-7[1] 

.subckt adder a=$dffe~161^Q~7 b=$dffe~162^Q~7 cin=$add~58^ADD~24-7[0] cout=$add~58^ADD~24-8[0] sumout=$add~58^ADD~24-8[1] 

.subckt adder a=$dffe~161^Q~8 b=$dffe~162^Q~8 cin=$add~58^ADD~24-8[0] cout=$add~58^ADD~24-9[0] sumout=$add~58^ADD~24-9[1] 

.subckt adder a=$dffe~161^Q~9 b=$dffe~162^Q~9 cin=$add~58^ADD~24-9[0] cout=$add~58^ADD~24-10[0] sumout=$add~58^ADD~24-10[1] 

.subckt adder a=$dffe~161^Q~10 b=$dffe~162^Q~10 cin=$add~58^ADD~24-10[0] cout=$add~58^ADD~24-11[0] \
 sumout=$add~58^ADD~24-11[1] 

.subckt adder a=$dffe~161^Q~11 b=$dffe~162^Q~11 cin=$add~58^ADD~24-11[0] cout=$add~58^ADD~24-12[0] \
 sumout=$add~58^ADD~24-12[1] 

.subckt adder a=$dffe~161^Q~12 b=$dffe~162^Q~12 cin=$add~58^ADD~24-12[0] cout=$add~58^ADD~24-13[0] \
 sumout=$add~58^ADD~24-13[1] 

.subckt adder a=$dffe~161^Q~13 b=$dffe~162^Q~13 cin=$add~58^ADD~24-13[0] cout=$add~58^ADD~24-14[0] \
 sumout=$add~58^ADD~24-14[1] 

.subckt adder a=$dffe~161^Q~14 b=$dffe~162^Q~14 cin=$add~58^ADD~24-14[0] cout=$add~58^ADD~24-15[0] \
 sumout=$add~58^ADD~24-15[1] 

.subckt adder a=$dffe~161^Q~15 b=$dffe~162^Q~15 cin=$add~58^ADD~24-15[0] cout=$add~58^ADD~24-16[0] \
 sumout=$add~58^ADD~24-16[1] 

.subckt adder a=$dffe~161^Q~16 b=$dffe~162^Q~16 cin=$add~58^ADD~24-16[0] cout=$add~58^ADD~24-17[0] \
 sumout=$add~58^ADD~24-17[1] 

.subckt adder a=$dffe~161^Q~17 b=$dffe~162^Q~17 cin=$add~58^ADD~24-17[0] cout=$add~58^ADD~24-18[0] \
 sumout=$add~58^ADD~24-18[1] 

.subckt adder a=$dffe~161^Q~18 b=$dffe~162^Q~18 cin=$add~58^ADD~24-18[0] cout=$add~58^ADD~24-19[0] \
 sumout=$add~58^ADD~24-19[1] 

.subckt adder a=$dffe~161^Q~19 b=$dffe~162^Q~19 cin=$add~58^ADD~24-19[0] cout=$add~58^ADD~24-20[0] \
 sumout=$add~58^ADD~24-20[1] 

.subckt adder a=$dffe~161^Q~20 b=$dffe~162^Q~20 cin=$add~58^ADD~24-20[0] cout=$add~58^ADD~24-21[0] \
 sumout=$add~58^ADD~24-21[1] 

.subckt adder a=$dffe~161^Q~21 b=$dffe~162^Q~21 cin=$add~58^ADD~24-21[0] cout=$add~58^ADD~24-22[0] \
 sumout=$add~58^ADD~24-22[1] 

.subckt adder a=$dffe~161^Q~22 b=$dffe~162^Q~22 cin=$add~58^ADD~24-22[0] cout=$add~58^ADD~24-23[0] \
 sumout=$add~58^ADD~24-23[1] 

.subckt adder a=$dffe~161^Q~23 b=$dffe~162^Q~23 cin=$add~58^ADD~24-23[0] cout=$add~58^ADD~24-24[0] \
 sumout=$add~58^ADD~24-24[1] 

.subckt adder a=$dffe~161^Q~24 b=$dffe~162^Q~24 cin=$add~58^ADD~24-24[0] cout=$add~58^ADD~24-25[0] \
 sumout=$add~58^ADD~24-25[1] 

.subckt adder a=unconn b=$dffe~162^Q~25 cin=$add~58^ADD~24-25[0] cout=$add~58^ADD~24-26[0] sumout=$add~58^ADD~24-26[1] 

.subckt adder a=unconn b=$dffe~162^Q~26 cin=$add~58^ADD~24-26[0] cout=$add~58^ADD~24-27[0] sumout=$add~58^ADD~24-27[1] 

.subckt adder a=unconn b=$dffe~162^Q~27 cin=$add~58^ADD~24-27[0] cout=$add~58^ADD~24-28[0] sumout=$add~58^ADD~24-28[1] 

.subckt adder a=unconn b=$dffe~162^Q~28 cin=$add~58^ADD~24-28[0] cout=$add~58^ADD~24-29[0] sumout=$add~58^ADD~24-29[1] 

.subckt adder a=unconn b=$dffe~162^Q~29 cin=$add~58^ADD~24-29[0] cout=$add~58^ADD~24-30[0] sumout=$add~58^ADD~24-30[1] 

.subckt adder a=unconn b=$dffe~162^Q~30 cin=$add~58^ADD~24-30[0] cout=$add~58^ADD~24-31[0] sumout=$add~58^ADD~24-31[1] 

.subckt adder a=unconn b=$dffe~162^Q~31 cin=$add~58^ADD~24-31[0] cout=$add~58^ADD~24-32[0] sumout=$add~58^ADD~24-32[1] 

.subckt adder a=$dffe~166^Q~0 b=$dffe~166^Q~2 cin=$add~62^ADD~26-0[0] cout=$add~62^ADD~26-1[0] sumout=$add~62^ADD~26-1[1] 

.subckt adder a=$dffe~166^Q~1 b=$dffe~166^Q~3 cin=$add~62^ADD~26-1[0] cout=$add~62^ADD~26-2[0] sumout=$add~62^ADD~26-2[1] 

.subckt adder a=$dffe~166^Q~2 b=$dffe~166^Q~4 cin=$add~62^ADD~26-2[0] cout=$add~62^ADD~26-3[0] sumout=$add~62^ADD~26-3[1] 

.subckt adder a=$dffe~166^Q~3 b=$dffe~166^Q~5 cin=$add~62^ADD~26-3[0] cout=$add~62^ADD~26-4[0] sumout=$add~62^ADD~26-4[1] 

.subckt adder a=$dffe~166^Q~4 b=$dffe~166^Q~6 cin=$add~62^ADD~26-4[0] cout=$add~62^ADD~26-5[0] sumout=$add~62^ADD~26-5[1] 

.subckt adder a=$dffe~166^Q~5 b=$dffe~166^Q~7 cin=$add~62^ADD~26-5[0] cout=$add~62^ADD~26-6[0] sumout=$add~62^ADD~26-6[1] 

.subckt adder a=$dffe~166^Q~6 b=$dffe~166^Q~8 cin=$add~62^ADD~26-6[0] cout=$add~62^ADD~26-7[0] sumout=$add~62^ADD~26-7[1] 

.subckt adder a=$dffe~166^Q~7 b=$dffe~166^Q~9 cin=$add~62^ADD~26-7[0] cout=$add~62^ADD~26-8[0] sumout=$add~62^ADD~26-8[1] 

.subckt adder a=$dffe~166^Q~8 b=$dffe~166^Q~10 cin=$add~62^ADD~26-8[0] cout=$add~62^ADD~26-9[0] sumout=$add~62^ADD~26-9[1] 

.subckt adder a=$dffe~166^Q~9 b=$dffe~166^Q~11 cin=$add~62^ADD~26-9[0] cout=$add~62^ADD~26-10[0] sumout=$add~62^ADD~26-10[1] 

.subckt adder a=$dffe~166^Q~10 b=$dffe~166^Q~12 cin=$add~62^ADD~26-10[0] cout=$add~62^ADD~26-11[0] \
 sumout=$add~62^ADD~26-11[1] 

.subckt adder a=$dffe~166^Q~11 b=$dffe~166^Q~13 cin=$add~62^ADD~26-11[0] cout=$add~62^ADD~26-12[0] \
 sumout=$add~62^ADD~26-12[1] 

.subckt adder a=$dffe~166^Q~12 b=$dffe~166^Q~14 cin=$add~62^ADD~26-12[0] cout=$add~62^ADD~26-13[0] \
 sumout=$add~62^ADD~26-13[1] 

.subckt adder a=$dffe~166^Q~13 b=$dffe~166^Q~15 cin=$add~62^ADD~26-13[0] cout=$add~62^ADD~26-14[0] \
 sumout=$add~62^ADD~26-14[1] 

.subckt adder a=$dffe~166^Q~14 b=$dffe~166^Q~16 cin=$add~62^ADD~26-14[0] cout=$add~62^ADD~26-15[0] \
 sumout=$add~62^ADD~26-15[1] 

.subckt adder a=$dffe~166^Q~15 b=$dffe~166^Q~17 cin=$add~62^ADD~26-15[0] cout=$add~62^ADD~26-16[0] \
 sumout=$add~62^ADD~26-16[1] 

.subckt adder a=$dffe~166^Q~16 b=$dffe~166^Q~18 cin=$add~62^ADD~26-16[0] cout=$add~62^ADD~26-17[0] \
 sumout=$add~62^ADD~26-17[1] 

.subckt adder a=$dffe~166^Q~17 b=$dffe~166^Q~19 cin=$add~62^ADD~26-17[0] cout=$add~62^ADD~26-18[0] \
 sumout=$add~62^ADD~26-18[1] 

.subckt adder a=$dffe~166^Q~18 b=$dffe~166^Q~20 cin=$add~62^ADD~26-18[0] cout=$add~62^ADD~26-19[0] \
 sumout=$add~62^ADD~26-19[1] 

.subckt adder a=$dffe~166^Q~19 b=$dffe~166^Q~21 cin=$add~62^ADD~26-19[0] cout=$add~62^ADD~26-20[0] \
 sumout=$add~62^ADD~26-20[1] 

.subckt adder a=$dffe~166^Q~20 b=$dffe~166^Q~22 cin=$add~62^ADD~26-20[0] cout=$add~62^ADD~26-21[0] \
 sumout=$add~62^ADD~26-21[1] 

.subckt adder a=$dffe~166^Q~21 b=$dffe~166^Q~23 cin=$add~62^ADD~26-21[0] cout=$add~62^ADD~26-22[0] \
 sumout=$add~62^ADD~26-22[1] 

.subckt adder a=$dffe~166^Q~22 b=$dffe~166^Q~24 cin=$add~62^ADD~26-22[0] cout=$add~62^ADD~26-23[0] \
 sumout=$add~62^ADD~26-23[1] 

.subckt adder a=$dffe~166^Q~23 b=$dffe~166^Q~25 cin=$add~62^ADD~26-23[0] cout=$add~62^ADD~26-24[0] \
 sumout=$add~62^ADD~26-24[1] 

.subckt adder a=$dffe~166^Q~24 b=$dffe~166^Q~26 cin=$add~62^ADD~26-24[0] cout=$add~62^ADD~26-25[0] \
 sumout=$add~62^ADD~26-25[1] 

.subckt adder a=$dffe~166^Q~25 b=$dffe~166^Q~27 cin=$add~62^ADD~26-25[0] cout=$add~62^ADD~26-26[0] \
 sumout=$add~62^ADD~26-26[1] 

.subckt adder a=$dffe~166^Q~26 b=$dffe~166^Q~28 cin=$add~62^ADD~26-26[0] cout=$add~62^ADD~26-27[0] \
 sumout=$add~62^ADD~26-27[1] 

.subckt adder a=$dffe~166^Q~27 b=$dffe~166^Q~29 cin=$add~62^ADD~26-27[0] cout=$add~62^ADD~26-28[0] \
 sumout=$add~62^ADD~26-28[1] 

.subckt adder a=$dffe~166^Q~28 b=$dffe~166^Q~30 cin=$add~62^ADD~26-28[0] cout=$add~62^ADD~26-29[0] \
 sumout=$add~62^ADD~26-29[1] 

.subckt adder a=$dffe~166^Q~29 b=$dffe~166^Q~31 cin=$add~62^ADD~26-29[0] cout=$add~62^ADD~26-30[0] \
 sumout=$add~62^ADD~26-30[1] 

.subckt adder a=$dffe~166^Q~30 b=unconn cin=$add~62^ADD~26-30[0] cout=$add~62^ADD~26-31[0] sumout=$add~62^ADD~26-31[1] 

.subckt adder a=$dffe~166^Q~31 b=unconn cin=$add~62^ADD~26-31[0] cout=$add~62^ADD~26-32[0] sumout=$add~62^ADD~26-32[1] 

.subckt adder a=unconn b=$add~62^ADD~26-32[1] cin=$add~54^ADD~25-31[0] cout=$add~54^ADD~25-32[0] sumout=$add~54^ADD~25-32[1] 

.subckt adder a=unconn b=$add~62^ADD~26-31[1] cin=$add~54^ADD~25-30[0] cout=$add~54^ADD~25-31[0] sumout=$add~54^ADD~25-31[1] 

.subckt adder a=unconn b=$add~62^ADD~26-30[1] cin=$add~54^ADD~25-29[0] cout=$add~54^ADD~25-30[0] sumout=$add~54^ADD~25-30[1] 

.subckt adder a=$add~53^ADD~27-29[1] b=$add~62^ADD~26-29[1] cin=$add~54^ADD~25-28[0] cout=$add~54^ADD~25-29[0] \
 sumout=$add~54^ADD~25-29[1] 

.subckt adder a=$add~53^ADD~27-28[1] b=$add~62^ADD~26-28[1] cin=$add~54^ADD~25-27[0] cout=$add~54^ADD~25-28[0] \
 sumout=$add~54^ADD~25-28[1] 

.subckt adder a=$add~53^ADD~27-27[1] b=$add~62^ADD~26-27[1] cin=$add~54^ADD~25-26[0] cout=$add~54^ADD~25-27[0] \
 sumout=$add~54^ADD~25-27[1] 

.subckt adder a=$add~53^ADD~27-26[1] b=$add~62^ADD~26-26[1] cin=$add~54^ADD~25-25[0] cout=$add~54^ADD~25-26[0] \
 sumout=$add~54^ADD~25-26[1] 

.subckt adder a=$add~53^ADD~27-25[1] b=$add~62^ADD~26-25[1] cin=$add~54^ADD~25-24[0] cout=$add~54^ADD~25-25[0] \
 sumout=$add~54^ADD~25-25[1] 

.subckt adder a=$add~53^ADD~27-24[1] b=$add~62^ADD~26-24[1] cin=$add~54^ADD~25-23[0] cout=$add~54^ADD~25-24[0] \
 sumout=$add~54^ADD~25-24[1] 

.subckt adder a=$add~53^ADD~27-23[1] b=$add~62^ADD~26-23[1] cin=$add~54^ADD~25-22[0] cout=$add~54^ADD~25-23[0] \
 sumout=$add~54^ADD~25-23[1] 

.subckt adder a=$add~53^ADD~27-22[1] b=$add~62^ADD~26-22[1] cin=$add~54^ADD~25-21[0] cout=$add~54^ADD~25-22[0] \
 sumout=$add~54^ADD~25-22[1] 

.subckt adder a=$add~53^ADD~27-21[1] b=$add~62^ADD~26-21[1] cin=$add~54^ADD~25-20[0] cout=$add~54^ADD~25-21[0] \
 sumout=$add~54^ADD~25-21[1] 

.subckt adder a=$add~53^ADD~27-20[1] b=$add~62^ADD~26-20[1] cin=$add~54^ADD~25-19[0] cout=$add~54^ADD~25-20[0] \
 sumout=$add~54^ADD~25-20[1] 

.subckt adder a=$add~53^ADD~27-19[1] b=$add~62^ADD~26-19[1] cin=$add~54^ADD~25-18[0] cout=$add~54^ADD~25-19[0] \
 sumout=$add~54^ADD~25-19[1] 

.subckt adder a=$add~53^ADD~27-18[1] b=$add~62^ADD~26-18[1] cin=$add~54^ADD~25-17[0] cout=$add~54^ADD~25-18[0] \
 sumout=$add~54^ADD~25-18[1] 

.subckt adder a=$add~53^ADD~27-17[1] b=$add~62^ADD~26-17[1] cin=$add~54^ADD~25-16[0] cout=$add~54^ADD~25-17[0] \
 sumout=$add~54^ADD~25-17[1] 

.subckt adder a=$add~53^ADD~27-16[1] b=$add~62^ADD~26-16[1] cin=$add~54^ADD~25-15[0] cout=$add~54^ADD~25-16[0] \
 sumout=$add~54^ADD~25-16[1] 

.subckt adder a=$add~53^ADD~27-15[1] b=$add~62^ADD~26-15[1] cin=$add~54^ADD~25-14[0] cout=$add~54^ADD~25-15[0] \
 sumout=$add~54^ADD~25-15[1] 

.subckt adder a=$add~53^ADD~27-14[1] b=$add~62^ADD~26-14[1] cin=$add~54^ADD~25-13[0] cout=$add~54^ADD~25-14[0] \
 sumout=$add~54^ADD~25-14[1] 

.subckt adder a=$add~53^ADD~27-13[1] b=$add~62^ADD~26-13[1] cin=$add~54^ADD~25-12[0] cout=$add~54^ADD~25-13[0] \
 sumout=$add~54^ADD~25-13[1] 

.subckt adder a=$add~53^ADD~27-12[1] b=$add~62^ADD~26-12[1] cin=$add~54^ADD~25-11[0] cout=$add~54^ADD~25-12[0] \
 sumout=$add~54^ADD~25-12[1] 

.subckt adder a=$add~53^ADD~27-11[1] b=$add~62^ADD~26-11[1] cin=$add~54^ADD~25-10[0] cout=$add~54^ADD~25-11[0] \
 sumout=$add~54^ADD~25-11[1] 

.subckt adder a=$add~53^ADD~27-10[1] b=$add~62^ADD~26-10[1] cin=$add~54^ADD~25-9[0] cout=$add~54^ADD~25-10[0] \
 sumout=$add~54^ADD~25-10[1] 

.subckt adder a=$add~53^ADD~27-9[1] b=$add~62^ADD~26-9[1] cin=$add~54^ADD~25-8[0] cout=$add~54^ADD~25-9[0] \
 sumout=$add~54^ADD~25-9[1] 

.subckt adder a=$add~53^ADD~27-8[1] b=$add~62^ADD~26-8[1] cin=$add~54^ADD~25-7[0] cout=$add~54^ADD~25-8[0] \
 sumout=$add~54^ADD~25-8[1] 

.subckt adder a=$add~53^ADD~27-7[1] b=$add~62^ADD~26-7[1] cin=$add~54^ADD~25-6[0] cout=$add~54^ADD~25-7[0] \
 sumout=$add~54^ADD~25-7[1] 

.subckt adder a=$add~53^ADD~27-6[1] b=$add~62^ADD~26-6[1] cin=$add~54^ADD~25-5[0] cout=$add~54^ADD~25-6[0] \
 sumout=$add~54^ADD~25-6[1] 

.subckt adder a=$add~53^ADD~27-5[1] b=$add~62^ADD~26-5[1] cin=$add~54^ADD~25-4[0] cout=$add~54^ADD~25-5[0] \
 sumout=$add~54^ADD~25-5[1] 

.subckt adder a=$add~53^ADD~27-4[1] b=$add~62^ADD~26-4[1] cin=$add~54^ADD~25-3[0] cout=$add~54^ADD~25-4[0] \
 sumout=$add~54^ADD~25-4[1] 

.subckt adder a=$add~53^ADD~27-3[1] b=$add~62^ADD~26-3[1] cin=$add~54^ADD~25-2[0] cout=$add~54^ADD~25-3[0] \
 sumout=$add~54^ADD~25-3[1] 

.subckt adder a=$add~53^ADD~27-2[1] b=$add~62^ADD~26-2[1] cin=$add~54^ADD~25-1[0] cout=$add~54^ADD~25-2[0] \
 sumout=$add~54^ADD~25-2[1] 

.subckt adder a=$add~53^ADD~27-1[1] b=$add~62^ADD~26-1[1] cin=$add~54^ADD~25-0[0] cout=$add~54^ADD~25-1[0] \
 sumout=$add~54^ADD~25-1[1] 

.subckt adder a=$dffe~166^Q~4 b=$dffe~166^Q~6 cin=$add~53^ADD~27-0[0] cout=$add~53^ADD~27-1[0] sumout=$add~53^ADD~27-1[1] 

.subckt adder a=$dffe~166^Q~5 b=$dffe~166^Q~7 cin=$add~53^ADD~27-1[0] cout=$add~53^ADD~27-2[0] sumout=$add~53^ADD~27-2[1] 

.subckt adder a=$dffe~166^Q~6 b=$dffe~166^Q~8 cin=$add~53^ADD~27-2[0] cout=$add~53^ADD~27-3[0] sumout=$add~53^ADD~27-3[1] 

.subckt adder a=$dffe~166^Q~7 b=$dffe~166^Q~9 cin=$add~53^ADD~27-3[0] cout=$add~53^ADD~27-4[0] sumout=$add~53^ADD~27-4[1] 

.subckt adder a=$dffe~166^Q~8 b=$dffe~166^Q~10 cin=$add~53^ADD~27-4[0] cout=$add~53^ADD~27-5[0] sumout=$add~53^ADD~27-5[1] 

.subckt adder a=$dffe~166^Q~9 b=$dffe~166^Q~11 cin=$add~53^ADD~27-5[0] cout=$add~53^ADD~27-6[0] sumout=$add~53^ADD~27-6[1] 

.subckt adder a=$dffe~166^Q~10 b=$dffe~166^Q~12 cin=$add~53^ADD~27-6[0] cout=$add~53^ADD~27-7[0] sumout=$add~53^ADD~27-7[1] 

.subckt adder a=$dffe~166^Q~11 b=$dffe~166^Q~13 cin=$add~53^ADD~27-7[0] cout=$add~53^ADD~27-8[0] sumout=$add~53^ADD~27-8[1] 

.subckt adder a=$dffe~166^Q~12 b=$dffe~166^Q~14 cin=$add~53^ADD~27-8[0] cout=$add~53^ADD~27-9[0] sumout=$add~53^ADD~27-9[1] 

.subckt adder a=$dffe~166^Q~13 b=$dffe~166^Q~15 cin=$add~53^ADD~27-9[0] cout=$add~53^ADD~27-10[0] sumout=$add~53^ADD~27-10[1] 

.subckt adder a=$dffe~166^Q~14 b=$dffe~166^Q~16 cin=$add~53^ADD~27-10[0] cout=$add~53^ADD~27-11[0] \
 sumout=$add~53^ADD~27-11[1] 

.subckt adder a=$dffe~166^Q~15 b=$dffe~166^Q~17 cin=$add~53^ADD~27-11[0] cout=$add~53^ADD~27-12[0] \
 sumout=$add~53^ADD~27-12[1] 

.subckt adder a=$dffe~166^Q~16 b=$dffe~166^Q~18 cin=$add~53^ADD~27-12[0] cout=$add~53^ADD~27-13[0] \
 sumout=$add~53^ADD~27-13[1] 

.subckt adder a=$dffe~166^Q~17 b=$dffe~166^Q~19 cin=$add~53^ADD~27-13[0] cout=$add~53^ADD~27-14[0] \
 sumout=$add~53^ADD~27-14[1] 

.subckt adder a=$dffe~166^Q~18 b=$dffe~166^Q~20 cin=$add~53^ADD~27-14[0] cout=$add~53^ADD~27-15[0] \
 sumout=$add~53^ADD~27-15[1] 

.subckt adder a=$dffe~166^Q~19 b=$dffe~166^Q~21 cin=$add~53^ADD~27-15[0] cout=$add~53^ADD~27-16[0] \
 sumout=$add~53^ADD~27-16[1] 

.subckt adder a=$dffe~166^Q~20 b=$dffe~166^Q~22 cin=$add~53^ADD~27-16[0] cout=$add~53^ADD~27-17[0] \
 sumout=$add~53^ADD~27-17[1] 

.subckt adder a=$dffe~166^Q~21 b=$dffe~166^Q~23 cin=$add~53^ADD~27-17[0] cout=$add~53^ADD~27-18[0] \
 sumout=$add~53^ADD~27-18[1] 

.subckt adder a=$dffe~166^Q~22 b=$dffe~166^Q~24 cin=$add~53^ADD~27-18[0] cout=$add~53^ADD~27-19[0] \
 sumout=$add~53^ADD~27-19[1] 

.subckt adder a=$dffe~166^Q~23 b=$dffe~166^Q~25 cin=$add~53^ADD~27-19[0] cout=$add~53^ADD~27-20[0] \
 sumout=$add~53^ADD~27-20[1] 

.subckt adder a=$dffe~166^Q~24 b=$dffe~166^Q~26 cin=$add~53^ADD~27-20[0] cout=$add~53^ADD~27-21[0] \
 sumout=$add~53^ADD~27-21[1] 

.subckt adder a=$dffe~166^Q~25 b=$dffe~166^Q~27 cin=$add~53^ADD~27-21[0] cout=$add~53^ADD~27-22[0] \
 sumout=$add~53^ADD~27-22[1] 

.subckt adder a=$dffe~166^Q~26 b=$dffe~166^Q~28 cin=$add~53^ADD~27-22[0] cout=$add~53^ADD~27-23[0] \
 sumout=$add~53^ADD~27-23[1] 

.subckt adder a=$dffe~166^Q~27 b=$dffe~166^Q~29 cin=$add~53^ADD~27-23[0] cout=$add~53^ADD~27-24[0] \
 sumout=$add~53^ADD~27-24[1] 

.subckt adder a=$dffe~166^Q~28 b=$dffe~166^Q~30 cin=$add~53^ADD~27-24[0] cout=$add~53^ADD~27-25[0] \
 sumout=$add~53^ADD~27-25[1] 

.subckt adder a=$dffe~166^Q~29 b=$dffe~166^Q~31 cin=$add~53^ADD~27-25[0] cout=$add~53^ADD~27-26[0] \
 sumout=$add~53^ADD~27-26[1] 

.subckt adder a=$dffe~166^Q~30 b=unconn cin=$add~53^ADD~27-26[0] cout=$add~53^ADD~27-27[0] sumout=$add~53^ADD~27-27[1] 

.subckt adder a=$dffe~166^Q~31 b=unconn cin=$add~53^ADD~27-27[0] cout=$add~53^ADD~27-28[0] sumout=$add~53^ADD~27-28[1] 

.subckt adder a=gnd b=gnd cin=$add~53^ADD~27-28[0] cout=$add~53^ADD~27-29~dummy_output~29~0 sumout=$add~53^ADD~27-29[1] 

.subckt adder a=$dffe~166^Q~8 b=$dffe~166^Q~10 cin=$add~55^ADD~29-0[0] cout=$add~55^ADD~29-1[0] sumout=$add~55^ADD~29-1[1] 

.subckt adder a=$dffe~166^Q~9 b=$dffe~166^Q~11 cin=$add~55^ADD~29-1[0] cout=$add~55^ADD~29-2[0] sumout=$add~55^ADD~29-2[1] 

.subckt adder a=$dffe~166^Q~10 b=$dffe~166^Q~12 cin=$add~55^ADD~29-2[0] cout=$add~55^ADD~29-3[0] sumout=$add~55^ADD~29-3[1] 

.subckt adder a=$dffe~166^Q~11 b=$dffe~166^Q~13 cin=$add~55^ADD~29-3[0] cout=$add~55^ADD~29-4[0] sumout=$add~55^ADD~29-4[1] 

.subckt adder a=$dffe~166^Q~12 b=$dffe~166^Q~14 cin=$add~55^ADD~29-4[0] cout=$add~55^ADD~29-5[0] sumout=$add~55^ADD~29-5[1] 

.subckt adder a=$dffe~166^Q~13 b=$dffe~166^Q~15 cin=$add~55^ADD~29-5[0] cout=$add~55^ADD~29-6[0] sumout=$add~55^ADD~29-6[1] 

.subckt adder a=$dffe~166^Q~14 b=$dffe~166^Q~16 cin=$add~55^ADD~29-6[0] cout=$add~55^ADD~29-7[0] sumout=$add~55^ADD~29-7[1] 

.subckt adder a=$dffe~166^Q~15 b=$dffe~166^Q~17 cin=$add~55^ADD~29-7[0] cout=$add~55^ADD~29-8[0] sumout=$add~55^ADD~29-8[1] 

.subckt adder a=$dffe~166^Q~16 b=$dffe~166^Q~18 cin=$add~55^ADD~29-8[0] cout=$add~55^ADD~29-9[0] sumout=$add~55^ADD~29-9[1] 

.subckt adder a=$dffe~166^Q~17 b=$dffe~166^Q~19 cin=$add~55^ADD~29-9[0] cout=$add~55^ADD~29-10[0] sumout=$add~55^ADD~29-10[1] 

.subckt adder a=$dffe~166^Q~18 b=$dffe~166^Q~20 cin=$add~55^ADD~29-10[0] cout=$add~55^ADD~29-11[0] \
 sumout=$add~55^ADD~29-11[1] 

.subckt adder a=$dffe~166^Q~19 b=$dffe~166^Q~21 cin=$add~55^ADD~29-11[0] cout=$add~55^ADD~29-12[0] \
 sumout=$add~55^ADD~29-12[1] 

.subckt adder a=$dffe~166^Q~20 b=$dffe~166^Q~22 cin=$add~55^ADD~29-12[0] cout=$add~55^ADD~29-13[0] \
 sumout=$add~55^ADD~29-13[1] 

.subckt adder a=$dffe~166^Q~21 b=$dffe~166^Q~23 cin=$add~55^ADD~29-13[0] cout=$add~55^ADD~29-14[0] \
 sumout=$add~55^ADD~29-14[1] 

.subckt adder a=$dffe~166^Q~22 b=$dffe~166^Q~24 cin=$add~55^ADD~29-14[0] cout=$add~55^ADD~29-15[0] \
 sumout=$add~55^ADD~29-15[1] 

.subckt adder a=$dffe~166^Q~23 b=$dffe~166^Q~25 cin=$add~55^ADD~29-15[0] cout=$add~55^ADD~29-16[0] \
 sumout=$add~55^ADD~29-16[1] 

.subckt adder a=$dffe~166^Q~24 b=$dffe~166^Q~26 cin=$add~55^ADD~29-16[0] cout=$add~55^ADD~29-17[0] \
 sumout=$add~55^ADD~29-17[1] 

.subckt adder a=$dffe~166^Q~25 b=$dffe~166^Q~27 cin=$add~55^ADD~29-17[0] cout=$add~55^ADD~29-18[0] \
 sumout=$add~55^ADD~29-18[1] 

.subckt adder a=$dffe~166^Q~26 b=$dffe~166^Q~28 cin=$add~55^ADD~29-18[0] cout=$add~55^ADD~29-19[0] \
 sumout=$add~55^ADD~29-19[1] 

.subckt adder a=$dffe~166^Q~27 b=$dffe~166^Q~29 cin=$add~55^ADD~29-19[0] cout=$add~55^ADD~29-20[0] \
 sumout=$add~55^ADD~29-20[1] 

.subckt adder a=$dffe~166^Q~28 b=$dffe~166^Q~30 cin=$add~55^ADD~29-20[0] cout=$add~55^ADD~29-21[0] \
 sumout=$add~55^ADD~29-21[1] 

.subckt adder a=$dffe~166^Q~29 b=$dffe~166^Q~31 cin=$add~55^ADD~29-21[0] cout=$add~55^ADD~29-22[0] \
 sumout=$add~55^ADD~29-22[1] 

.subckt adder a=$dffe~166^Q~30 b=unconn cin=$add~55^ADD~29-22[0] cout=$add~55^ADD~29-23[0] sumout=$add~55^ADD~29-23[1] 

.subckt adder a=$dffe~166^Q~31 b=unconn cin=$add~55^ADD~29-23[0] cout=$add~55^ADD~29-24[0] sumout=$add~55^ADD~29-24[1] 

.subckt adder a=gnd b=gnd cin=$add~55^ADD~29-24[0] cout=$add~55^ADD~29-25~dummy_output~25~0 sumout=$add~55^ADD~29-25[1] 

.subckt adder a=unconn b=$add~55^ADD~29-25[1] cin=$add~57^ADD~28-24[0] cout=$add~57^ADD~28-25[0] sumout=$add~57^ADD~28-25[1] 

.subckt adder a=unconn b=$add~55^ADD~29-24[1] cin=$add~57^ADD~28-23[0] cout=$add~57^ADD~28-24[0] sumout=$add~57^ADD~28-24[1] 

.subckt adder a=unconn b=$add~55^ADD~29-23[1] cin=$add~57^ADD~28-22[0] cout=$add~57^ADD~28-23[0] sumout=$add~57^ADD~28-23[1] 

.subckt adder a=unconn b=$add~55^ADD~29-22[1] cin=$add~57^ADD~28-21[0] cout=$add~57^ADD~28-22[0] sumout=$add~57^ADD~28-22[1] 

.subckt adder a=$add~56^ADD~30-21[1] b=$add~55^ADD~29-21[1] cin=$add~57^ADD~28-20[0] cout=$add~57^ADD~28-21[0] \
 sumout=$add~57^ADD~28-21[1] 

.subckt adder a=$add~56^ADD~30-20[1] b=$add~55^ADD~29-20[1] cin=$add~57^ADD~28-19[0] cout=$add~57^ADD~28-20[0] \
 sumout=$add~57^ADD~28-20[1] 

.subckt adder a=$add~56^ADD~30-19[1] b=$add~55^ADD~29-19[1] cin=$add~57^ADD~28-18[0] cout=$add~57^ADD~28-19[0] \
 sumout=$add~57^ADD~28-19[1] 

.subckt adder a=$add~56^ADD~30-18[1] b=$add~55^ADD~29-18[1] cin=$add~57^ADD~28-17[0] cout=$add~57^ADD~28-18[0] \
 sumout=$add~57^ADD~28-18[1] 

.subckt adder a=$add~56^ADD~30-17[1] b=$add~55^ADD~29-17[1] cin=$add~57^ADD~28-16[0] cout=$add~57^ADD~28-17[0] \
 sumout=$add~57^ADD~28-17[1] 

.subckt adder a=$add~56^ADD~30-16[1] b=$add~55^ADD~29-16[1] cin=$add~57^ADD~28-15[0] cout=$add~57^ADD~28-16[0] \
 sumout=$add~57^ADD~28-16[1] 

.subckt adder a=$add~56^ADD~30-15[1] b=$add~55^ADD~29-15[1] cin=$add~57^ADD~28-14[0] cout=$add~57^ADD~28-15[0] \
 sumout=$add~57^ADD~28-15[1] 

.subckt adder a=$add~56^ADD~30-14[1] b=$add~55^ADD~29-14[1] cin=$add~57^ADD~28-13[0] cout=$add~57^ADD~28-14[0] \
 sumout=$add~57^ADD~28-14[1] 

.subckt adder a=$add~56^ADD~30-13[1] b=$add~55^ADD~29-13[1] cin=$add~57^ADD~28-12[0] cout=$add~57^ADD~28-13[0] \
 sumout=$add~57^ADD~28-13[1] 

.subckt adder a=$add~56^ADD~30-12[1] b=$add~55^ADD~29-12[1] cin=$add~57^ADD~28-11[0] cout=$add~57^ADD~28-12[0] \
 sumout=$add~57^ADD~28-12[1] 

.subckt adder a=$add~56^ADD~30-11[1] b=$add~55^ADD~29-11[1] cin=$add~57^ADD~28-10[0] cout=$add~57^ADD~28-11[0] \
 sumout=$add~57^ADD~28-11[1] 

.subckt adder a=$add~56^ADD~30-10[1] b=$add~55^ADD~29-10[1] cin=$add~57^ADD~28-9[0] cout=$add~57^ADD~28-10[0] \
 sumout=$add~57^ADD~28-10[1] 

.subckt adder a=$add~56^ADD~30-9[1] b=$add~55^ADD~29-9[1] cin=$add~57^ADD~28-8[0] cout=$add~57^ADD~28-9[0] \
 sumout=$add~57^ADD~28-9[1] 

.subckt adder a=$add~56^ADD~30-8[1] b=$add~55^ADD~29-8[1] cin=$add~57^ADD~28-7[0] cout=$add~57^ADD~28-8[0] \
 sumout=$add~57^ADD~28-8[1] 

.subckt adder a=$add~56^ADD~30-7[1] b=$add~55^ADD~29-7[1] cin=$add~57^ADD~28-6[0] cout=$add~57^ADD~28-7[0] \
 sumout=$add~57^ADD~28-7[1] 

.subckt adder a=$add~56^ADD~30-6[1] b=$add~55^ADD~29-6[1] cin=$add~57^ADD~28-5[0] cout=$add~57^ADD~28-6[0] \
 sumout=$add~57^ADD~28-6[1] 

.subckt adder a=$add~56^ADD~30-5[1] b=$add~55^ADD~29-5[1] cin=$add~57^ADD~28-4[0] cout=$add~57^ADD~28-5[0] \
 sumout=$add~57^ADD~28-5[1] 

.subckt adder a=$add~56^ADD~30-4[1] b=$add~55^ADD~29-4[1] cin=$add~57^ADD~28-3[0] cout=$add~57^ADD~28-4[0] \
 sumout=$add~57^ADD~28-4[1] 

.subckt adder a=$add~56^ADD~30-3[1] b=$add~55^ADD~29-3[1] cin=$add~57^ADD~28-2[0] cout=$add~57^ADD~28-3[0] \
 sumout=$add~57^ADD~28-3[1] 

.subckt adder a=$add~56^ADD~30-2[1] b=$add~55^ADD~29-2[1] cin=$add~57^ADD~28-1[0] cout=$add~57^ADD~28-2[0] \
 sumout=$add~57^ADD~28-2[1] 

.subckt adder a=$add~56^ADD~30-1[1] b=$add~55^ADD~29-1[1] cin=$add~57^ADD~28-0[0] cout=$add~57^ADD~28-1[0] \
 sumout=$add~57^ADD~28-1[1] 

.subckt adder a=$dffe~166^Q~12 b=$dffe~166^Q~14 cin=$add~56^ADD~30-0[0] cout=$add~56^ADD~30-1[0] sumout=$add~56^ADD~30-1[1] 

.subckt adder a=$dffe~166^Q~13 b=$dffe~166^Q~15 cin=$add~56^ADD~30-1[0] cout=$add~56^ADD~30-2[0] sumout=$add~56^ADD~30-2[1] 

.subckt adder a=$dffe~166^Q~14 b=$dffe~166^Q~16 cin=$add~56^ADD~30-2[0] cout=$add~56^ADD~30-3[0] sumout=$add~56^ADD~30-3[1] 

.subckt adder a=$dffe~166^Q~15 b=$dffe~166^Q~17 cin=$add~56^ADD~30-3[0] cout=$add~56^ADD~30-4[0] sumout=$add~56^ADD~30-4[1] 

.subckt adder a=$dffe~166^Q~16 b=$dffe~166^Q~18 cin=$add~56^ADD~30-4[0] cout=$add~56^ADD~30-5[0] sumout=$add~56^ADD~30-5[1] 

.subckt adder a=$dffe~166^Q~17 b=$dffe~166^Q~19 cin=$add~56^ADD~30-5[0] cout=$add~56^ADD~30-6[0] sumout=$add~56^ADD~30-6[1] 

.subckt adder a=$dffe~166^Q~18 b=$dffe~166^Q~20 cin=$add~56^ADD~30-6[0] cout=$add~56^ADD~30-7[0] sumout=$add~56^ADD~30-7[1] 

.subckt adder a=$dffe~166^Q~19 b=$dffe~166^Q~21 cin=$add~56^ADD~30-7[0] cout=$add~56^ADD~30-8[0] sumout=$add~56^ADD~30-8[1] 

.subckt adder a=$dffe~166^Q~20 b=$dffe~166^Q~22 cin=$add~56^ADD~30-8[0] cout=$add~56^ADD~30-9[0] sumout=$add~56^ADD~30-9[1] 

.subckt adder a=$dffe~166^Q~21 b=$dffe~166^Q~23 cin=$add~56^ADD~30-9[0] cout=$add~56^ADD~30-10[0] sumout=$add~56^ADD~30-10[1] 

.subckt adder a=$dffe~166^Q~22 b=$dffe~166^Q~24 cin=$add~56^ADD~30-10[0] cout=$add~56^ADD~30-11[0] \
 sumout=$add~56^ADD~30-11[1] 

.subckt adder a=$dffe~166^Q~23 b=$dffe~166^Q~25 cin=$add~56^ADD~30-11[0] cout=$add~56^ADD~30-12[0] \
 sumout=$add~56^ADD~30-12[1] 

.subckt adder a=$dffe~166^Q~24 b=$dffe~166^Q~26 cin=$add~56^ADD~30-12[0] cout=$add~56^ADD~30-13[0] \
 sumout=$add~56^ADD~30-13[1] 

.subckt adder a=$dffe~166^Q~25 b=$dffe~166^Q~27 cin=$add~56^ADD~30-13[0] cout=$add~56^ADD~30-14[0] \
 sumout=$add~56^ADD~30-14[1] 

.subckt adder a=$dffe~166^Q~26 b=$dffe~166^Q~28 cin=$add~56^ADD~30-14[0] cout=$add~56^ADD~30-15[0] \
 sumout=$add~56^ADD~30-15[1] 

.subckt adder a=$dffe~166^Q~27 b=$dffe~166^Q~29 cin=$add~56^ADD~30-15[0] cout=$add~56^ADD~30-16[0] \
 sumout=$add~56^ADD~30-16[1] 

.subckt adder a=$dffe~166^Q~28 b=$dffe~166^Q~30 cin=$add~56^ADD~30-16[0] cout=$add~56^ADD~30-17[0] \
 sumout=$add~56^ADD~30-17[1] 

.subckt adder a=$dffe~166^Q~29 b=$dffe~166^Q~31 cin=$add~56^ADD~30-17[0] cout=$add~56^ADD~30-18[0] \
 sumout=$add~56^ADD~30-18[1] 

.subckt adder a=$dffe~166^Q~30 b=unconn cin=$add~56^ADD~30-18[0] cout=$add~56^ADD~30-19[0] sumout=$add~56^ADD~30-19[1] 

.subckt adder a=$dffe~166^Q~31 b=unconn cin=$add~56^ADD~30-19[0] cout=$add~56^ADD~30-20[0] sumout=$add~56^ADD~30-20[1] 

.subckt adder a=gnd b=gnd cin=$add~56^ADD~30-20[0] cout=$add~56^ADD~30-21~dummy_output~21~0 sumout=$add~56^ADD~30-21[1] 

.subckt adder a=$dffe~166^Q~16 b=$dffe~166^Q~18 cin=$add~59^ADD~33-0[0] cout=$add~59^ADD~33-1[0] sumout=$add~59^ADD~33-1[1] 

.subckt adder a=$dffe~166^Q~17 b=$dffe~166^Q~19 cin=$add~59^ADD~33-1[0] cout=$add~59^ADD~33-2[0] sumout=$add~59^ADD~33-2[1] 

.subckt adder a=$dffe~166^Q~18 b=$dffe~166^Q~20 cin=$add~59^ADD~33-2[0] cout=$add~59^ADD~33-3[0] sumout=$add~59^ADD~33-3[1] 

.subckt adder a=$dffe~166^Q~19 b=$dffe~166^Q~21 cin=$add~59^ADD~33-3[0] cout=$add~59^ADD~33-4[0] sumout=$add~59^ADD~33-4[1] 

.subckt adder a=$dffe~166^Q~20 b=$dffe~166^Q~22 cin=$add~59^ADD~33-4[0] cout=$add~59^ADD~33-5[0] sumout=$add~59^ADD~33-5[1] 

.subckt adder a=$dffe~166^Q~21 b=$dffe~166^Q~23 cin=$add~59^ADD~33-5[0] cout=$add~59^ADD~33-6[0] sumout=$add~59^ADD~33-6[1] 

.subckt adder a=$dffe~166^Q~22 b=$dffe~166^Q~24 cin=$add~59^ADD~33-6[0] cout=$add~59^ADD~33-7[0] sumout=$add~59^ADD~33-7[1] 

.subckt adder a=$dffe~166^Q~23 b=$dffe~166^Q~25 cin=$add~59^ADD~33-7[0] cout=$add~59^ADD~33-8[0] sumout=$add~59^ADD~33-8[1] 

.subckt adder a=$dffe~166^Q~24 b=$dffe~166^Q~26 cin=$add~59^ADD~33-8[0] cout=$add~59^ADD~33-9[0] sumout=$add~59^ADD~33-9[1] 

.subckt adder a=$dffe~166^Q~25 b=$dffe~166^Q~27 cin=$add~59^ADD~33-9[0] cout=$add~59^ADD~33-10[0] sumout=$add~59^ADD~33-10[1] 

.subckt adder a=$dffe~166^Q~26 b=$dffe~166^Q~28 cin=$add~59^ADD~33-10[0] cout=$add~59^ADD~33-11[0] \
 sumout=$add~59^ADD~33-11[1] 

.subckt adder a=$dffe~166^Q~27 b=$dffe~166^Q~29 cin=$add~59^ADD~33-11[0] cout=$add~59^ADD~33-12[0] \
 sumout=$add~59^ADD~33-12[1] 

.subckt adder a=$dffe~166^Q~28 b=$dffe~166^Q~30 cin=$add~59^ADD~33-12[0] cout=$add~59^ADD~33-13[0] \
 sumout=$add~59^ADD~33-13[1] 

.subckt adder a=$dffe~166^Q~29 b=$dffe~166^Q~31 cin=$add~59^ADD~33-13[0] cout=$add~59^ADD~33-14[0] \
 sumout=$add~59^ADD~33-14[1] 

.subckt adder a=$dffe~166^Q~30 b=unconn cin=$add~59^ADD~33-14[0] cout=$add~59^ADD~33-15[0] sumout=$add~59^ADD~33-15[1] 

.subckt adder a=$dffe~166^Q~31 b=unconn cin=$add~59^ADD~33-15[0] cout=$add~59^ADD~33-16[0] sumout=$add~59^ADD~33-16[1] 

.subckt adder a=gnd b=gnd cin=$add~59^ADD~33-16[0] cout=$add~59^ADD~33-17~dummy_output~17~0 sumout=$add~59^ADD~33-17[1] 

.subckt adder a=unconn b=$add~59^ADD~33-17[1] cin=$add~61^ADD~32-16[0] cout=$add~61^ADD~32-17[0] sumout=$add~61^ADD~32-17[1] 

.subckt adder a=unconn b=$add~61^ADD~32-17[1] cin=$add~52^ADD~31-16[0] cout=$add~52^ADD~31-17[0] sumout=$add~52^ADD~31-17[1] 

.subckt adder a=unconn b=$add~59^ADD~33-16[1] cin=$add~61^ADD~32-15[0] cout=$add~61^ADD~32-16[0] sumout=$add~61^ADD~32-16[1] 

.subckt adder a=unconn b=$add~61^ADD~32-16[1] cin=$add~52^ADD~31-15[0] cout=$add~52^ADD~31-16[0] sumout=$add~52^ADD~31-16[1] 

.subckt adder a=unconn b=$add~59^ADD~33-15[1] cin=$add~61^ADD~32-14[0] cout=$add~61^ADD~32-15[0] sumout=$add~61^ADD~32-15[1] 

.subckt adder a=unconn b=$add~61^ADD~32-15[1] cin=$add~52^ADD~31-14[0] cout=$add~52^ADD~31-15[0] sumout=$add~52^ADD~31-15[1] 

.subckt adder a=unconn b=$add~59^ADD~33-14[1] cin=$add~61^ADD~32-13[0] cout=$add~61^ADD~32-14[0] sumout=$add~61^ADD~32-14[1] 

.subckt adder a=unconn b=$add~61^ADD~32-14[1] cin=$add~52^ADD~31-13[0] cout=$add~52^ADD~31-14[0] sumout=$add~52^ADD~31-14[1] 

.subckt adder a=$add~60^ADD~34-13[1] b=$add~59^ADD~33-13[1] cin=$add~61^ADD~32-12[0] cout=$add~61^ADD~32-13[0] \
 sumout=$add~61^ADD~32-13[1] 

.subckt adder a=unconn b=$add~61^ADD~32-13[1] cin=$add~52^ADD~31-12[0] cout=$add~52^ADD~31-13[0] sumout=$add~52^ADD~31-13[1] 

.subckt adder a=$add~60^ADD~34-12[1] b=$add~59^ADD~33-12[1] cin=$add~61^ADD~32-11[0] cout=$add~61^ADD~32-12[0] \
 sumout=$add~61^ADD~32-12[1] 

.subckt adder a=unconn b=$add~61^ADD~32-12[1] cin=$add~52^ADD~31-11[0] cout=$add~52^ADD~31-12[0] sumout=$add~52^ADD~31-12[1] 

.subckt adder a=$add~60^ADD~34-11[1] b=$add~59^ADD~33-11[1] cin=$add~61^ADD~32-10[0] cout=$add~61^ADD~32-11[0] \
 sumout=$add~61^ADD~32-11[1] 

.subckt adder a=unconn b=$add~61^ADD~32-11[1] cin=$add~52^ADD~31-10[0] cout=$add~52^ADD~31-11[0] sumout=$add~52^ADD~31-11[1] 

.subckt adder a=$add~60^ADD~34-10[1] b=$add~59^ADD~33-10[1] cin=$add~61^ADD~32-9[0] cout=$add~61^ADD~32-10[0] \
 sumout=$add~61^ADD~32-10[1] 

.subckt adder a=unconn b=$add~61^ADD~32-10[1] cin=$add~52^ADD~31-9[0] cout=$add~52^ADD~31-10[0] sumout=$add~52^ADD~31-10[1] 

.subckt adder a=$add~60^ADD~34-9[1] b=$add~59^ADD~33-9[1] cin=$add~61^ADD~32-8[0] cout=$add~61^ADD~32-9[0] \
 sumout=$add~61^ADD~32-9[1] 

.subckt adder a=$add~51^ADD~35-9[1] b=$add~61^ADD~32-9[1] cin=$add~52^ADD~31-8[0] cout=$add~52^ADD~31-9[0] \
 sumout=$add~52^ADD~31-9[1] 

.subckt adder a=$add~60^ADD~34-8[1] b=$add~59^ADD~33-8[1] cin=$add~61^ADD~32-7[0] cout=$add~61^ADD~32-8[0] \
 sumout=$add~61^ADD~32-8[1] 

.subckt adder a=$add~51^ADD~35-8[1] b=$add~61^ADD~32-8[1] cin=$add~52^ADD~31-7[0] cout=$add~52^ADD~31-8[0] \
 sumout=$add~52^ADD~31-8[1] 

.subckt adder a=$add~60^ADD~34-7[1] b=$add~59^ADD~33-7[1] cin=$add~61^ADD~32-6[0] cout=$add~61^ADD~32-7[0] \
 sumout=$add~61^ADD~32-7[1] 

.subckt adder a=$add~51^ADD~35-7[1] b=$add~61^ADD~32-7[1] cin=$add~52^ADD~31-6[0] cout=$add~52^ADD~31-7[0] \
 sumout=$add~52^ADD~31-7[1] 

.subckt adder a=$add~60^ADD~34-6[1] b=$add~59^ADD~33-6[1] cin=$add~61^ADD~32-5[0] cout=$add~61^ADD~32-6[0] \
 sumout=$add~61^ADD~32-6[1] 

.subckt adder a=$add~51^ADD~35-6[1] b=$add~61^ADD~32-6[1] cin=$add~52^ADD~31-5[0] cout=$add~52^ADD~31-6[0] \
 sumout=$add~52^ADD~31-6[1] 

.subckt adder a=$add~60^ADD~34-5[1] b=$add~59^ADD~33-5[1] cin=$add~61^ADD~32-4[0] cout=$add~61^ADD~32-5[0] \
 sumout=$add~61^ADD~32-5[1] 

.subckt adder a=$add~51^ADD~35-5[1] b=$add~61^ADD~32-5[1] cin=$add~52^ADD~31-4[0] cout=$add~52^ADD~31-5[0] \
 sumout=$add~52^ADD~31-5[1] 

.subckt adder a=$add~60^ADD~34-4[1] b=$add~59^ADD~33-4[1] cin=$add~61^ADD~32-3[0] cout=$add~61^ADD~32-4[0] \
 sumout=$add~61^ADD~32-4[1] 

.subckt adder a=$add~51^ADD~35-4[1] b=$add~61^ADD~32-4[1] cin=$add~52^ADD~31-3[0] cout=$add~52^ADD~31-4[0] \
 sumout=$add~52^ADD~31-4[1] 

.subckt adder a=$add~60^ADD~34-3[1] b=$add~59^ADD~33-3[1] cin=$add~61^ADD~32-2[0] cout=$add~61^ADD~32-3[0] \
 sumout=$add~61^ADD~32-3[1] 

.subckt adder a=$add~51^ADD~35-3[1] b=$add~61^ADD~32-3[1] cin=$add~52^ADD~31-2[0] cout=$add~52^ADD~31-3[0] \
 sumout=$add~52^ADD~31-3[1] 

.subckt adder a=$add~60^ADD~34-2[1] b=$add~59^ADD~33-2[1] cin=$add~61^ADD~32-1[0] cout=$add~61^ADD~32-2[0] \
 sumout=$add~61^ADD~32-2[1] 

.subckt adder a=$add~51^ADD~35-2[1] b=$add~61^ADD~32-2[1] cin=$add~52^ADD~31-1[0] cout=$add~52^ADD~31-2[0] \
 sumout=$add~52^ADD~31-2[1] 

.subckt adder a=$add~60^ADD~34-1[1] b=$add~59^ADD~33-1[1] cin=$add~61^ADD~32-0[0] cout=$add~61^ADD~32-1[0] \
 sumout=$add~61^ADD~32-1[1] 

.subckt adder a=$add~51^ADD~35-1[1] b=$add~61^ADD~32-1[1] cin=$add~52^ADD~31-0[0] cout=$add~52^ADD~31-1[0] \
 sumout=$add~52^ADD~31-1[1] 

.subckt adder a=$dffe~166^Q~20 b=$dffe~166^Q~22 cin=$add~60^ADD~34-0[0] cout=$add~60^ADD~34-1[0] sumout=$add~60^ADD~34-1[1] 

.subckt adder a=$dffe~166^Q~21 b=$dffe~166^Q~23 cin=$add~60^ADD~34-1[0] cout=$add~60^ADD~34-2[0] sumout=$add~60^ADD~34-2[1] 

.subckt adder a=$dffe~166^Q~22 b=$dffe~166^Q~24 cin=$add~60^ADD~34-2[0] cout=$add~60^ADD~34-3[0] sumout=$add~60^ADD~34-3[1] 

.subckt adder a=$dffe~166^Q~23 b=$dffe~166^Q~25 cin=$add~60^ADD~34-3[0] cout=$add~60^ADD~34-4[0] sumout=$add~60^ADD~34-4[1] 

.subckt adder a=$dffe~166^Q~24 b=$dffe~166^Q~26 cin=$add~60^ADD~34-4[0] cout=$add~60^ADD~34-5[0] sumout=$add~60^ADD~34-5[1] 

.subckt adder a=$dffe~166^Q~25 b=$dffe~166^Q~27 cin=$add~60^ADD~34-5[0] cout=$add~60^ADD~34-6[0] sumout=$add~60^ADD~34-6[1] 

.subckt adder a=$dffe~166^Q~26 b=$dffe~166^Q~28 cin=$add~60^ADD~34-6[0] cout=$add~60^ADD~34-7[0] sumout=$add~60^ADD~34-7[1] 

.subckt adder a=$dffe~166^Q~27 b=$dffe~166^Q~29 cin=$add~60^ADD~34-7[0] cout=$add~60^ADD~34-8[0] sumout=$add~60^ADD~34-8[1] 

.subckt adder a=$dffe~166^Q~28 b=$dffe~166^Q~30 cin=$add~60^ADD~34-8[0] cout=$add~60^ADD~34-9[0] sumout=$add~60^ADD~34-9[1] 

.subckt adder a=$dffe~166^Q~29 b=$dffe~166^Q~31 cin=$add~60^ADD~34-9[0] cout=$add~60^ADD~34-10[0] sumout=$add~60^ADD~34-10[1] 

.subckt adder a=$dffe~166^Q~30 b=unconn cin=$add~60^ADD~34-10[0] cout=$add~60^ADD~34-11[0] sumout=$add~60^ADD~34-11[1] 

.subckt adder a=$dffe~166^Q~31 b=unconn cin=$add~60^ADD~34-11[0] cout=$add~60^ADD~34-12[0] sumout=$add~60^ADD~34-12[1] 

.subckt adder a=gnd b=gnd cin=$add~60^ADD~34-12[0] cout=$add~60^ADD~34-13~dummy_output~13~0 sumout=$add~60^ADD~34-13[1] 

.subckt adder a=$dffe~166^Q~24 b=$dffe~166^Q~26 cin=$add~49^ADD~36-0[0] cout=$add~49^ADD~36-1[0] sumout=$add~49^ADD~36-1[1] 

.subckt adder a=$dffe~166^Q~25 b=$dffe~166^Q~27 cin=$add~49^ADD~36-1[0] cout=$add~49^ADD~36-2[0] sumout=$add~49^ADD~36-2[1] 

.subckt adder a=$dffe~166^Q~26 b=$dffe~166^Q~28 cin=$add~49^ADD~36-2[0] cout=$add~49^ADD~36-3[0] sumout=$add~49^ADD~36-3[1] 

.subckt adder a=$dffe~166^Q~27 b=$dffe~166^Q~29 cin=$add~49^ADD~36-3[0] cout=$add~49^ADD~36-4[0] sumout=$add~49^ADD~36-4[1] 

.subckt adder a=$dffe~166^Q~28 b=$dffe~166^Q~30 cin=$add~49^ADD~36-4[0] cout=$add~49^ADD~36-5[0] sumout=$add~49^ADD~36-5[1] 

.subckt adder a=$dffe~166^Q~29 b=$dffe~166^Q~31 cin=$add~49^ADD~36-5[0] cout=$add~49^ADD~36-6[0] sumout=$add~49^ADD~36-6[1] 

.subckt adder a=$dffe~166^Q~30 b=unconn cin=$add~49^ADD~36-6[0] cout=$add~49^ADD~36-7[0] sumout=$add~49^ADD~36-7[1] 

.subckt adder a=$dffe~166^Q~31 b=unconn cin=$add~49^ADD~36-7[0] cout=$add~49^ADD~36-8[0] sumout=$add~49^ADD~36-8[1] 

.subckt adder a=gnd b=gnd cin=$add~49^ADD~36-8[0] cout=$add~49^ADD~36-9~dummy_output~9~0 sumout=$add~49^ADD~36-9[1] 

.subckt adder a=unconn b=$add~49^ADD~36-9[1] cin=$add~51^ADD~35-8[0] cout=$add~51^ADD~35-9[0] sumout=$add~51^ADD~35-9[1] 

.subckt adder a=unconn b=$add~49^ADD~36-8[1] cin=$add~51^ADD~35-7[0] cout=$add~51^ADD~35-8[0] sumout=$add~51^ADD~35-8[1] 

.subckt adder a=unconn b=$add~49^ADD~36-7[1] cin=$add~51^ADD~35-6[0] cout=$add~51^ADD~35-7[0] sumout=$add~51^ADD~35-7[1] 

.subckt adder a=unconn b=$add~49^ADD~36-6[1] cin=$add~51^ADD~35-5[0] cout=$add~51^ADD~35-6[0] sumout=$add~51^ADD~35-6[1] 

.subckt adder a=$add~50^ADD~37-5[1] b=$add~49^ADD~36-5[1] cin=$add~51^ADD~35-4[0] cout=$add~51^ADD~35-5[0] \
 sumout=$add~51^ADD~35-5[1] 

.subckt adder a=$add~50^ADD~37-4[1] b=$add~49^ADD~36-4[1] cin=$add~51^ADD~35-3[0] cout=$add~51^ADD~35-4[0] \
 sumout=$add~51^ADD~35-4[1] 

.subckt adder a=$add~50^ADD~37-3[1] b=$add~49^ADD~36-3[1] cin=$add~51^ADD~35-2[0] cout=$add~51^ADD~35-3[0] \
 sumout=$add~51^ADD~35-3[1] 

.subckt adder a=$add~50^ADD~37-2[1] b=$add~49^ADD~36-2[1] cin=$add~51^ADD~35-1[0] cout=$add~51^ADD~35-2[0] \
 sumout=$add~51^ADD~35-2[1] 

.subckt adder a=$add~50^ADD~37-1[1] b=$add~49^ADD~36-1[1] cin=$add~51^ADD~35-0[0] cout=$add~51^ADD~35-1[0] \
 sumout=$add~51^ADD~35-1[1] 

.subckt adder a=$dffe~166^Q~28 b=$dffe~166^Q~30 cin=$add~50^ADD~37-0[0] cout=$add~50^ADD~37-1[0] sumout=$add~50^ADD~37-1[1] 

.subckt adder a=$dffe~166^Q~29 b=$dffe~166^Q~31 cin=$add~50^ADD~37-1[0] cout=$add~50^ADD~37-2[0] sumout=$add~50^ADD~37-2[1] 

.subckt adder a=$dffe~166^Q~30 b=unconn cin=$add~50^ADD~37-2[0] cout=$add~50^ADD~37-3[0] sumout=$add~50^ADD~37-3[1] 

.subckt adder a=$dffe~166^Q~31 b=unconn cin=$add~50^ADD~37-3[0] cout=$add~50^ADD~37-4[0] sumout=$add~50^ADD~37-4[1] 

.subckt adder a=gnd b=gnd cin=$add~50^ADD~37-4[0] cout=$add~50^ADD~37-5~dummy_output~5~0 sumout=$add~50^ADD~37-5[1] 

.subckt adder a=$dffe~166^Q~20 b=$dffe~166^Q~0 cin=$add~33^ADD~43-0[0] cout=$add~33^ADD~43-1[0] sumout=$add~33^ADD~43-1[1] 

.subckt adder a=$dffe~166^Q~21 b=$dffe~166^Q~1 cin=$add~33^ADD~43-1[0] cout=$add~33^ADD~43-2[0] sumout=$add~33^ADD~43-2[1] 

.subckt adder a=gnd b=gnd cin=$add~33^ADD~43-2[0] cout=$add~33^ADD~43-3~dummy_output~3~0 sumout=$add~33^ADD~43-3[1] 

.subckt adder a=$add~33^ADD~43-3[1] b=$add~32^ADD~52-3[1] cin=$add~34^ADD~42-2[0] cout=$add~34^ADD~42-3[0] \
 sumout=$add~34^ADD~42-3[1] 

.subckt adder a=gnd b=gnd cin=$add~34^ADD~42-3[0] cout=$add~34^ADD~42-4~dummy_output~4~0 sumout=$add~34^ADD~42-4[1] 

.subckt adder a=$add~34^ADD~42-4[1] b=$add~47^ADD~53-4[1] cin=$add~35^ADD~39-3[0] cout=$add~35^ADD~39-4[0] \
 sumout=$add~35^ADD~39-4[1] 

.subckt adder a=gnd b=gnd cin=$add~35^ADD~39-4[0] cout=$add~35^ADD~39-5~dummy_output~5~0 sumout=$add~35^ADD~39-5[1] 

.subckt adder a=$add~35^ADD~39-5[1] b=$add~44^ADD~45-5[1] cin=$add~70^ADD~38-4[0] cout=$add~70^ADD~38-5[0] \
 sumout=$add~70^ADD~38-5[1] 

.subckt adder a=gnd b=gnd cin=$add~70^ADD~38-5[0] cout=$add~70^ADD~38-6~dummy_output~6~0 sumout=$add~70^ADD~38-6[1] 

.subckt adder a=$add~35^ADD~39-4[1] b=$add~44^ADD~45-4[1] cin=$add~70^ADD~38-3[0] cout=$add~70^ADD~38-4[0] \
 sumout=$add~70^ADD~38-4[1] 

.subckt adder a=$add~34^ADD~42-4[1] b=$add~47^ADD~53-4[1] cin=$add~38^ADD~41-3[0] cout=$add~38^ADD~41-4[0] \
 sumout=$add~38^ADD~41-4[1] 

.subckt adder a=$add~38^ADD~41-4[1] b=$add~37^ADD~44-4[1] cin=$add~36^ADD~40-3[0] cout=$add~36^ADD~40-4[0] \
 sumout=$add~36^ADD~40-4[1] 

.subckt adder a=$add~34^ADD~42-3[1] b=$add~47^ADD~53-3[1] cin=$add~35^ADD~39-2[0] cout=$add~35^ADD~39-3[0] \
 sumout=$add~35^ADD~39-3[1] 

.subckt adder a=$add~35^ADD~39-3[1] b=$add~44^ADD~45-3[1] cin=$add~70^ADD~38-2[0] cout=$add~70^ADD~38-3[0] \
 sumout=$add~70^ADD~38-3[1] 

.subckt adder a=$add~34^ADD~42-3[1] b=$add~47^ADD~53-3[1] cin=$add~38^ADD~41-2[0] cout=$add~38^ADD~41-3[0] \
 sumout=$add~38^ADD~41-3[1] 

.subckt adder a=$add~38^ADD~41-3[1] b=$add~37^ADD~44-3[1] cin=$add~36^ADD~40-2[0] cout=$add~36^ADD~40-3[0] \
 sumout=$add~36^ADD~40-3[1] 

.subckt adder a=$add~33^ADD~43-2[1] b=$add~32^ADD~52-2[1] cin=$add~34^ADD~42-1[0] cout=$add~34^ADD~42-2[0] \
 sumout=$add~34^ADD~42-2[1] 

.subckt adder a=$add~34^ADD~42-2[1] b=$add~47^ADD~53-2[1] cin=$add~35^ADD~39-1[0] cout=$add~35^ADD~39-2[0] \
 sumout=$add~35^ADD~39-2[1] 

.subckt adder a=$add~35^ADD~39-2[1] b=$add~44^ADD~45-2[1] cin=$add~70^ADD~38-1[0] cout=$add~70^ADD~38-2[0] \
 sumout=$add~70^ADD~38-2[1] 

.subckt adder a=$add~34^ADD~42-2[1] b=$add~47^ADD~53-2[1] cin=$add~38^ADD~41-1[0] cout=$add~38^ADD~41-2[0] \
 sumout=$add~38^ADD~41-2[1] 

.subckt adder a=$add~38^ADD~41-2[1] b=$add~37^ADD~44-2[1] cin=$add~36^ADD~40-1[0] cout=$add~36^ADD~40-2[0] \
 sumout=$add~36^ADD~40-2[1] 

.subckt adder a=$add~33^ADD~43-1[1] b=$add~32^ADD~52-1[1] cin=$add~34^ADD~42-0[0] cout=$add~34^ADD~42-1[0] \
 sumout=$add~34^ADD~42-1[1] 

.subckt adder a=$add~34^ADD~42-1[1] b=$add~47^ADD~53-1[1] cin=$add~35^ADD~39-0[0] cout=$add~35^ADD~39-1[0] \
 sumout=$add~35^ADD~39-1[1] 

.subckt adder a=$add~35^ADD~39-1[1] b=$add~44^ADD~45-1[1] cin=$add~70^ADD~38-0[0] cout=$add~70^ADD~38-1[0] \
 sumout=$add~70^ADD~38-1[1] 

.subckt adder a=$add~34^ADD~42-1[1] b=$add~47^ADD~53-1[1] cin=$add~38^ADD~41-0[0] cout=$add~38^ADD~41-1[0] \
 sumout=$add~38^ADD~41-1[1] 

.subckt adder a=$add~38^ADD~41-1[1] b=$add~37^ADD~44-1[1] cin=$add~36^ADD~40-0[0] cout=$add~36^ADD~40-1[0] \
 sumout=$add~36^ADD~40-1[1] 

.subckt adder a=$dffe~166^Q~4 b=$dffe~166^Q~2 cin=$add~48^ADD~47-0[0] cout=$add~48^ADD~47-1[0] sumout=$add~48^ADD~47-1[1] 

.subckt adder a=$dffe~166^Q~5 b=$dffe~166^Q~3 cin=$add~48^ADD~47-1[0] cout=$add~48^ADD~47-2[0] sumout=$add~48^ADD~47-2[1] 

.subckt adder a=gnd b=gnd cin=$add~48^ADD~47-2[0] cout=$add~48^ADD~47-3~dummy_output~3~0 sumout=$add~48^ADD~47-3[1] 

.subckt adder a=$add~39^ADD~48-3[1] b=$add~48^ADD~47-3[1] cin=$add~40^ADD~46-2[0] cout=$add~40^ADD~46-3[0] \
 sumout=$add~40^ADD~46-3[1] 

.subckt adder a=gnd b=gnd cin=$add~40^ADD~46-3[0] cout=$add~40^ADD~46-4~dummy_output~4~0 sumout=$add~40^ADD~46-4[1] 

.subckt adder a=$add~43^ADD~49-4[1] b=$add~40^ADD~46-4[1] cin=$add~37^ADD~44-3[0] cout=$add~37^ADD~44-4[0] \
 sumout=$add~37^ADD~44-4[1] 

.subckt adder a=$add~43^ADD~49-4[1] b=$add~40^ADD~46-4[1] cin=$add~44^ADD~45-3[0] cout=$add~44^ADD~45-4[0] \
 sumout=$add~44^ADD~45-4[1] 

.subckt adder a=gnd b=gnd cin=$add~44^ADD~45-4[0] cout=$add~44^ADD~45-5~dummy_output~5~0 sumout=$add~44^ADD~45-5[1] 

.subckt adder a=$add~43^ADD~49-3[1] b=$add~40^ADD~46-3[1] cin=$add~37^ADD~44-2[0] cout=$add~37^ADD~44-3[0] \
 sumout=$add~37^ADD~44-3[1] 

.subckt adder a=$add~43^ADD~49-3[1] b=$add~40^ADD~46-3[1] cin=$add~44^ADD~45-2[0] cout=$add~44^ADD~45-3[0] \
 sumout=$add~44^ADD~45-3[1] 

.subckt adder a=$add~39^ADD~48-2[1] b=$add~48^ADD~47-2[1] cin=$add~40^ADD~46-1[0] cout=$add~40^ADD~46-2[0] \
 sumout=$add~40^ADD~46-2[1] 

.subckt adder a=$add~43^ADD~49-2[1] b=$add~40^ADD~46-2[1] cin=$add~37^ADD~44-1[0] cout=$add~37^ADD~44-2[0] \
 sumout=$add~37^ADD~44-2[1] 

.subckt adder a=$add~43^ADD~49-2[1] b=$add~40^ADD~46-2[1] cin=$add~44^ADD~45-1[0] cout=$add~44^ADD~45-2[0] \
 sumout=$add~44^ADD~45-2[1] 

.subckt adder a=$add~39^ADD~48-1[1] b=$add~48^ADD~47-1[1] cin=$add~40^ADD~46-0[0] cout=$add~40^ADD~46-1[0] \
 sumout=$add~40^ADD~46-1[1] 

.subckt adder a=$add~43^ADD~49-1[1] b=$add~40^ADD~46-1[1] cin=$add~37^ADD~44-0[0] cout=$add~37^ADD~44-1[0] \
 sumout=$add~37^ADD~44-1[1] 

.subckt adder a=$add~43^ADD~49-1[1] b=$add~40^ADD~46-1[1] cin=$add~44^ADD~45-0[0] cout=$add~44^ADD~45-1[0] \
 sumout=$add~44^ADD~45-1[1] 

.subckt adder a=$dffe~166^Q~6 b=$dffe~166^Q~8 cin=$add~39^ADD~48-0[0] cout=$add~39^ADD~48-1[0] sumout=$add~39^ADD~48-1[1] 

.subckt adder a=$dffe~166^Q~7 b=$dffe~166^Q~9 cin=$add~39^ADD~48-1[0] cout=$add~39^ADD~48-2[0] sumout=$add~39^ADD~48-2[1] 

.subckt adder a=gnd b=gnd cin=$add~39^ADD~48-2[0] cout=$add~39^ADD~48-3~dummy_output~3~0 sumout=$add~39^ADD~48-3[1] 

.subckt adder a=$dffe~166^Q~10 b=$dffe~166^Q~12 cin=$add~42^ADD~50-0[0] cout=$add~42^ADD~50-1[0] sumout=$add~42^ADD~50-1[1] 

.subckt adder a=$dffe~166^Q~11 b=$dffe~166^Q~13 cin=$add~42^ADD~50-1[0] cout=$add~42^ADD~50-2[0] sumout=$add~42^ADD~50-2[1] 

.subckt adder a=gnd b=gnd cin=$add~42^ADD~50-2[0] cout=$add~42^ADD~50-3~dummy_output~3~0 sumout=$add~42^ADD~50-3[1] 

.subckt adder a=$add~42^ADD~50-3[1] b=$add~41^ADD~51-3[1] cin=$add~43^ADD~49-2[0] cout=$add~43^ADD~49-3[0] \
 sumout=$add~43^ADD~49-3[1] 

.subckt adder a=gnd b=gnd cin=$add~43^ADD~49-3[0] cout=$add~43^ADD~49-4~dummy_output~4~0 sumout=$add~43^ADD~49-4[1] 

.subckt adder a=$add~42^ADD~50-2[1] b=$add~41^ADD~51-2[1] cin=$add~43^ADD~49-1[0] cout=$add~43^ADD~49-2[0] \
 sumout=$add~43^ADD~49-2[1] 

.subckt adder a=$add~42^ADD~50-1[1] b=$add~41^ADD~51-1[1] cin=$add~43^ADD~49-0[0] cout=$add~43^ADD~49-1[0] \
 sumout=$add~43^ADD~49-1[1] 

.subckt adder a=$dffe~166^Q~14 b=$dffe~166^Q~16 cin=$add~41^ADD~51-0[0] cout=$add~41^ADD~51-1[0] sumout=$add~41^ADD~51-1[1] 

.subckt adder a=$dffe~166^Q~15 b=$dffe~166^Q~17 cin=$add~41^ADD~51-1[0] cout=$add~41^ADD~51-2[0] sumout=$add~41^ADD~51-2[1] 

.subckt adder a=gnd b=gnd cin=$add~41^ADD~51-2[0] cout=$add~41^ADD~51-3~dummy_output~3~0 sumout=$add~41^ADD~51-3[1] 

.subckt adder a=$dffe~166^Q~24 b=$dffe~166^Q~18 cin=$add~32^ADD~52-0[0] cout=$add~32^ADD~52-1[0] sumout=$add~32^ADD~52-1[1] 

.subckt adder a=$dffe~166^Q~25 b=$dffe~166^Q~19 cin=$add~32^ADD~52-1[0] cout=$add~32^ADD~52-2[0] sumout=$add~32^ADD~52-2[1] 

.subckt adder a=gnd b=gnd cin=$add~32^ADD~52-2[0] cout=$add~32^ADD~52-3~dummy_output~3~0 sumout=$add~32^ADD~52-3[1] 

.subckt adder a=$dffe~166^Q~30 b=$dffe~166^Q~22 cin=$add~46^ADD~54-0[0] cout=$add~46^ADD~54-1[0] sumout=$add~46^ADD~54-1[1] 

.subckt adder a=$dffe~166^Q~31 b=$dffe~166^Q~23 cin=$add~46^ADD~54-1[0] cout=$add~46^ADD~54-2[0] sumout=$add~46^ADD~54-2[1] 

.subckt adder a=gnd b=gnd cin=$add~46^ADD~54-2[0] cout=$add~46^ADD~54-3~dummy_output~3~0 sumout=$add~46^ADD~54-3[1] 

.subckt adder a=$add~46^ADD~54-3[1] b=$add~45^ADD~55-3[1] cin=$add~47^ADD~53-2[0] cout=$add~47^ADD~53-3[0] \
 sumout=$add~47^ADD~53-3[1] 

.subckt adder a=gnd b=gnd cin=$add~47^ADD~53-3[0] cout=$add~47^ADD~53-4~dummy_output~4~0 sumout=$add~47^ADD~53-4[1] 

.subckt adder a=$add~46^ADD~54-2[1] b=$add~45^ADD~55-2[1] cin=$add~47^ADD~53-1[0] cout=$add~47^ADD~53-2[0] \
 sumout=$add~47^ADD~53-2[1] 

.subckt adder a=$add~46^ADD~54-1[1] b=$add~45^ADD~55-1[1] cin=$add~47^ADD~53-0[0] cout=$add~47^ADD~53-1[0] \
 sumout=$add~47^ADD~53-1[1] 

.subckt adder a=$dffe~166^Q~28 b=$dffe~166^Q~26 cin=$add~45^ADD~55-0[0] cout=$add~45^ADD~55-1[0] sumout=$add~45^ADD~55-1[1] 

.subckt adder a=$dffe~166^Q~29 b=$dffe~166^Q~27 cin=$add~45^ADD~55-1[0] cout=$add~45^ADD~55-2[0] sumout=$add~45^ADD~55-2[1] 

.subckt adder a=gnd b=gnd cin=$add~45^ADD~55-2[0] cout=$add~45^ADD~55-3~dummy_output~3~0 sumout=$add~45^ADD~55-3[1] 

.subckt adder a=$mul~368-add0-1[1] b=$mul~368-0[27] cin=$mul~368-add1-0[0] cout=$mul~368-add1-1[0] sumout=$mul~368-add1-1[1] 

.subckt adder a=$mul~368-add0-2[1] b=$mul~368-0[28] cin=$mul~368-add1-1[0] cout=$mul~368-add1-2[0] sumout=$mul~368-add1-2[1] 

.subckt adder a=$mul~368-add0-3[1] b=$mul~368-0[29] cin=$mul~368-add1-2[0] cout=$mul~368-add1-3[0] sumout=$mul~368-add1-3[1] 

.subckt adder a=$mul~368-add0-4[1] b=$mul~368-0[30] cin=$mul~368-add1-3[0] cout=$mul~368-add1-4[0] sumout=$mul~368-add1-4[1] 

.subckt adder a=$mul~368-add0-5[1] b=$mul~368-0[31] cin=$mul~368-add1-4[0] cout=$mul~368-add1-5[0] sumout=$mul~368-add1-5[1] 

.subckt adder a=$mul~368-add0-6[1] b=$mul~368-0[32] cin=$mul~368-add1-5[0] cout=$mul~368-add1-6[0] sumout=$mul~368-add1-6[1] 

.subckt adder a=$mul~368-add0-7[1] b=$mul~368-0[33] cin=$mul~368-add1-6[0] cout=$mul~368-add1-7[0] sumout=$mul~368-add1-7[1] 

.subckt adder a=$mul~368-add0-8[1] b=$mul~368-0[34] cin=$mul~368-add1-7[0] cout=$mul~368-add1-8[0] sumout=$mul~368-add1-8[1] 

.subckt adder a=$mul~368-add0-9[1] b=$mul~368-0[35] cin=$mul~368-add1-8[0] cout=$mul~368-add1-9[0] sumout=$mul~368-add1-9[1] 

.subckt adder a=$mul~368-add0-10[1] b=$mul~368-0[36] cin=$mul~368-add1-9[0] cout=$mul~368-add1-10[0] \
 sumout=$mul~368-add1-10[1] 

.subckt adder a=$mul~368-add0-11[1] b=$mul~368-0[37] cin=$mul~368-add1-10[0] cout=$mul~368-add1-11[0] \
 sumout=$mul~368-add1-11[1] 

.subckt adder a=$mul~368-add0-12[1] b=$mul~368-0[38] cin=$mul~368-add1-11[0] cout=$mul~368-add1-12[0] \
 sumout=$mul~368-add1-12[1] 

.subckt adder a=$mul~368-add0-13[1] b=$mul~368-0[39] cin=$mul~368-add1-12[0] cout=$mul~368-add1-13[0] \
 sumout=$mul~368-add1-13[1] 

.subckt adder a=$mul~368-add0-14[1] b=$mul~368-0[40] cin=$mul~368-add1-13[0] cout=$mul~368-add1-14[0] \
 sumout=$mul~368-add1-14[1] 

.subckt adder a=$mul~368-add0-15[1] b=$mul~368-0[41] cin=$mul~368-add1-14[0] cout=$mul~368-add1-15[0] \
 sumout=$mul~368-add1-15[1] 

.subckt adder a=$mul~368-add0-16[1] b=$mul~368-0[42] cin=$mul~368-add1-15[0] cout=$mul~368-add1-16[0] \
 sumout=$mul~368-add1-16[1] 

.subckt adder a=$mul~368-add0-17[1] b=$mul~368-0[43] cin=$mul~368-add1-16[0] cout=$mul~368-add1-17[0] \
 sumout=$mul~368-add1-17[1] 

.subckt adder a=$mul~368-add0-18[1] b=$mul~368-0[44] cin=$mul~368-add1-17[0] cout=$mul~368-add1-18[0] \
 sumout=$mul~368-add1-18[1] 

.subckt adder a=$mul~368-add0-19[1] b=$mul~368-0[45] cin=$mul~368-add1-18[0] cout=$mul~368-add1-19[0] \
 sumout=$mul~368-add1-19[1] 

.subckt adder a=$mul~368-add0-20[1] b=$mul~368-0[46] cin=$mul~368-add1-19[0] cout=$mul~368-add1-20[0] \
 sumout=$mul~368-add1-20[1] 

.subckt adder a=$mul~368-add0-21[1] b=$mul~368-0[47] cin=$mul~368-add1-20[0] cout=$mul~368-add1-21[0] \
 sumout=$mul~368-add1-21[1] 

.subckt adder a=$mul~368-add0-22[1] b=$mul~368-0[48] cin=$mul~368-add1-21[0] cout=$mul~368-add1-22[0] \
 sumout=$mul~368-add1-22[1] 

.subckt adder a=$mul~368-add0-23[1] b=$mul~368-0[49] cin=$mul~368-add1-22[0] cout=$mul~368-add1-23[0] \
 sumout=$mul~368-add1-23[1] 

.subckt adder a=$mul~368-add0-24[1] b=$mul~368-0[50] cin=$mul~368-add1-23[0] cout=$mul~368-add1-24[0] \
 sumout=$mul~368-add1-24[1] 

.subckt adder a=$mul~368-add0-25[1] b=$mul~368-0[51] cin=$mul~368-add1-24[0] cout=$mul~368-add1-25[0] \
 sumout=$mul~368-add1-25[1] 

.subckt adder a=$mul~368-add0-26[1] b=$mul~368-0[52] cin=$mul~368-add1-25[0] cout=$mul~368-add1-26[0] \
 sumout=$mul~368-add1-26[1] 

.subckt adder a=$mul~368-add0-27[1] b=$mul~368-0[53] cin=$mul~368-add1-26[0] cout=$mul~368-add1-27[0] \
 sumout=$mul~368-add1-27[1] 

.subckt adder a=$mul~368-add0-28[1] b=$mul~368-3[0] cin=$mul~368-add1-27[0] cout=$mul~368-add1-28[0] \
 sumout=$mul~368-add1-28[1] 

.subckt adder a=$mul~368-add0-29[1] b=$mul~368-3[1] cin=$mul~368-add1-28[0] cout=$mul~368-add1-29[0] \
 sumout=$mul~368-add1-29[1] 

.subckt adder a=$mul~368-add0-30[1] b=$mul~368-3[2] cin=$mul~368-add1-29[0] cout=$mul~368-add1-30[0] \
 sumout=$mul~368-add1-30[1] 

.subckt adder a=$mul~368-add0-31[1] b=$mul~368-3[3] cin=$mul~368-add1-30[0] cout=$mul~368-add1-31[0] \
 sumout=$mul~368-add1-31[1] 

.subckt adder a=$mul~368-add0-32[1] b=$mul~368-3[4] cin=$mul~368-add1-31[0] cout=$mul~368-add1-32[0] \
 sumout=$mul~368-add1-32[1] 

.subckt adder a=$mul~368-add0-33[1] b=$mul~368-3[5] cin=$mul~368-add1-32[0] cout=$mul~368-add1-33[0] \
 sumout=$mul~368-add1-33[1] 

.subckt adder a=unconn b=$mul~368-3[6] cin=$mul~368-add1-33[0] cout=$mul~368-add1-34[0] sumout=$mul~368-add1-34[1] 

.subckt adder a=unconn b=$mul~368-3[7] cin=$mul~368-add1-34[0] cout=$mul~368-add1-35[0] sumout=$mul~368-add1-35[1] 

.subckt adder a=unconn b=$mul~368-3[8] cin=$mul~368-add1-35[0] cout=$mul~368-add1-36[0] sumout=$mul~368-add1-36[1] 

.subckt adder a=unconn b=$mul~368-3[9] cin=$mul~368-add1-36[0] cout=$mul~368-add1-37[0] sumout=$mul~368-add1-37[1] 

.subckt adder a=$mul~368-2[0] b=$mul~368-1[0] cin=$mul~368-add0-0[0] cout=$mul~368-add0-1[0] sumout=$mul~368-add0-1[1] 

.subckt adder a=$mul~368-2[1] b=$mul~368-1[1] cin=$mul~368-add0-1[0] cout=$mul~368-add0-2[0] sumout=$mul~368-add0-2[1] 

.subckt adder a=$mul~368-2[2] b=$mul~368-1[2] cin=$mul~368-add0-2[0] cout=$mul~368-add0-3[0] sumout=$mul~368-add0-3[1] 

.subckt adder a=$mul~368-2[3] b=$mul~368-1[3] cin=$mul~368-add0-3[0] cout=$mul~368-add0-4[0] sumout=$mul~368-add0-4[1] 

.subckt adder a=$mul~368-2[4] b=$mul~368-1[4] cin=$mul~368-add0-4[0] cout=$mul~368-add0-5[0] sumout=$mul~368-add0-5[1] 

.subckt adder a=$mul~368-2[5] b=$mul~368-1[5] cin=$mul~368-add0-5[0] cout=$mul~368-add0-6[0] sumout=$mul~368-add0-6[1] 

.subckt adder a=$mul~368-2[6] b=$mul~368-1[6] cin=$mul~368-add0-6[0] cout=$mul~368-add0-7[0] sumout=$mul~368-add0-7[1] 

.subckt adder a=$mul~368-2[7] b=$mul~368-1[7] cin=$mul~368-add0-7[0] cout=$mul~368-add0-8[0] sumout=$mul~368-add0-8[1] 

.subckt adder a=$mul~368-2[8] b=$mul~368-1[8] cin=$mul~368-add0-8[0] cout=$mul~368-add0-9[0] sumout=$mul~368-add0-9[1] 

.subckt adder a=$mul~368-2[9] b=$mul~368-1[9] cin=$mul~368-add0-9[0] cout=$mul~368-add0-10[0] sumout=$mul~368-add0-10[1] 

.subckt adder a=$mul~368-2[10] b=$mul~368-1[10] cin=$mul~368-add0-10[0] cout=$mul~368-add0-11[0] sumout=$mul~368-add0-11[1] 

.subckt adder a=$mul~368-2[11] b=$mul~368-1[11] cin=$mul~368-add0-11[0] cout=$mul~368-add0-12[0] sumout=$mul~368-add0-12[1] 

.subckt adder a=$mul~368-2[12] b=$mul~368-1[12] cin=$mul~368-add0-12[0] cout=$mul~368-add0-13[0] sumout=$mul~368-add0-13[1] 

.subckt adder a=$mul~368-2[13] b=$mul~368-1[13] cin=$mul~368-add0-13[0] cout=$mul~368-add0-14[0] sumout=$mul~368-add0-14[1] 

.subckt adder a=$mul~368-2[14] b=$mul~368-1[14] cin=$mul~368-add0-14[0] cout=$mul~368-add0-15[0] sumout=$mul~368-add0-15[1] 

.subckt adder a=$mul~368-2[15] b=$mul~368-1[15] cin=$mul~368-add0-15[0] cout=$mul~368-add0-16[0] sumout=$mul~368-add0-16[1] 

.subckt adder a=$mul~368-2[16] b=$mul~368-1[16] cin=$mul~368-add0-16[0] cout=$mul~368-add0-17[0] sumout=$mul~368-add0-17[1] 

.subckt adder a=$mul~368-2[17] b=$mul~368-1[17] cin=$mul~368-add0-17[0] cout=$mul~368-add0-18[0] sumout=$mul~368-add0-18[1] 

.subckt adder a=$mul~368-2[18] b=$mul~368-1[18] cin=$mul~368-add0-18[0] cout=$mul~368-add0-19[0] sumout=$mul~368-add0-19[1] 

.subckt adder a=$mul~368-2[19] b=$mul~368-1[19] cin=$mul~368-add0-19[0] cout=$mul~368-add0-20[0] sumout=$mul~368-add0-20[1] 

.subckt adder a=$mul~368-2[20] b=$mul~368-1[20] cin=$mul~368-add0-20[0] cout=$mul~368-add0-21[0] sumout=$mul~368-add0-21[1] 

.subckt adder a=$mul~368-2[21] b=$mul~368-1[21] cin=$mul~368-add0-21[0] cout=$mul~368-add0-22[0] sumout=$mul~368-add0-22[1] 

.subckt adder a=$mul~368-2[22] b=$mul~368-1[22] cin=$mul~368-add0-22[0] cout=$mul~368-add0-23[0] sumout=$mul~368-add0-23[1] 

.subckt adder a=$mul~368-2[23] b=$mul~368-1[23] cin=$mul~368-add0-23[0] cout=$mul~368-add0-24[0] sumout=$mul~368-add0-24[1] 

.subckt adder a=$mul~368-2[24] b=$mul~368-1[24] cin=$mul~368-add0-24[0] cout=$mul~368-add0-25[0] sumout=$mul~368-add0-25[1] 

.subckt adder a=$mul~368-2[25] b=$mul~368-1[25] cin=$mul~368-add0-25[0] cout=$mul~368-add0-26[0] sumout=$mul~368-add0-26[1] 

.subckt adder a=$mul~368-2[26] b=$mul~368-1[26] cin=$mul~368-add0-26[0] cout=$mul~368-add0-27[0] sumout=$mul~368-add0-27[1] 

.subckt adder a=$mul~368-2[27] b=$mul~368-1[27] cin=$mul~368-add0-27[0] cout=$mul~368-add0-28[0] sumout=$mul~368-add0-28[1] 

.subckt adder a=$mul~368-2[28] b=$mul~368-1[28] cin=$mul~368-add0-28[0] cout=$mul~368-add0-29[0] sumout=$mul~368-add0-29[1] 

.subckt adder a=$mul~368-2[29] b=$mul~368-1[29] cin=$mul~368-add0-29[0] cout=$mul~368-add0-30[0] sumout=$mul~368-add0-30[1] 

.subckt adder a=$mul~368-2[30] b=$mul~368-1[30] cin=$mul~368-add0-30[0] cout=$mul~368-add0-31[0] sumout=$mul~368-add0-31[1] 

.subckt adder a=$mul~368-2[31] b=$mul~368-1[31] cin=$mul~368-add0-31[0] cout=$mul~368-add0-32[0] sumout=$mul~368-add0-32[1] 

.subckt adder a=gnd b=gnd cin=$mul~368-add0-32[0] cout=$mul~368-add0-33[0] sumout=$mul~368-add0-33[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2031.A[0] b=vcc cin=$add~75^ADD~56-0[0] cout=$add~75^ADD~56-1[0] \
 sumout=$add~75^ADD~56-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2031.A[1] b=unconn cin=$add~75^ADD~56-1[0] cout=$add~75^ADD~56-2[0] \
 sumout=$add~75^ADD~56-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2031.A[2] b=unconn cin=$add~75^ADD~56-2[0] cout=$add~75^ADD~56-3[0] \
 sumout=$add~75^ADD~56-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2031.A[3] b=unconn cin=$add~75^ADD~56-3[0] cout=$add~75^ADD~56-4[0] \
 sumout=$add~75^ADD~56-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2031.A[4] b=unconn cin=$add~75^ADD~56-4[0] cout=$add~75^ADD~56-5[0] \
 sumout=$add~75^ADD~56-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2031.A[5] b=unconn cin=$add~75^ADD~56-5[0] cout=$add~75^ADD~56-6[0] \
 sumout=$add~75^ADD~56-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2031.A[6] b=unconn cin=$add~75^ADD~56-6[0] cout=$add~75^ADD~56-7[0] \
 sumout=$add~75^ADD~56-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3274.Y[0] b=$dffe~8^Q~0 cin=$add~76^ADD~58-0[0] \
 cout=$add~76^ADD~58-1[0] sumout=$add~76^ADD~58-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3274.Y[1] b=$dffe~8^Q~1 cin=$add~76^ADD~58-1[0] \
 cout=$add~76^ADD~58-2[0] sumout=$add~76^ADD~58-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3274.Y[2] b=$dffe~8^Q~2 cin=$add~76^ADD~58-2[0] \
 cout=$add~76^ADD~58-3[0] sumout=$add~76^ADD~58-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3274.Y[3] b=$dffe~8^Q~3 cin=$add~76^ADD~58-3[0] \
 cout=$add~76^ADD~58-4[0] sumout=$add~76^ADD~58-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3274.Y[4] b=$dffe~8^Q~4 cin=$add~76^ADD~58-4[0] \
 cout=$add~76^ADD~58-5[0] sumout=$add~76^ADD~58-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3274.Y[5] b=$dffe~8^Q~5 cin=$add~76^ADD~58-5[0] \
 cout=$add~76^ADD~58-6[0] sumout=$add~76^ADD~58-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3274.Y[6] b=$dffe~8^Q~6 cin=$add~76^ADD~58-6[0] \
 cout=$add~76^ADD~58-7[0] sumout=$add~76^ADD~58-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3274.Y[7] b=$dffe~8^Q~7 cin=$add~76^ADD~58-7[0] \
 cout=$add~76^ADD~58-8[0] sumout=$add~76^ADD~58-8[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3274.Y[8] b=$dffe~8^Q~8 cin=$add~76^ADD~58-8[0] \
 cout=$add~76^ADD~58-9[0] sumout=$add~76^ADD~58-9[1] 

.subckt adder a=gnd b=$dffe~8^Q~9 cin=$add~76^ADD~58-9[0] cout=$add~76^ADD~58-10[0] sumout=$add~76^ADD~58-10[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2178.A[0] b=vcc cin=$add~77^ADD~59-0[0] cout=$add~77^ADD~59-1[0] \
 sumout=$add~77^ADD~59-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2178.A[1] b=unconn cin=$add~77^ADD~59-1[0] cout=$add~77^ADD~59-2[0] \
 sumout=$add~77^ADD~59-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2178.A[2] b=unconn cin=$add~77^ADD~59-2[0] cout=$add~77^ADD~59-3[0] \
 sumout=$add~77^ADD~59-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2178.A[3] b=unconn cin=$add~77^ADD~59-3[0] cout=$add~77^ADD~59-4[0] \
 sumout=$add~77^ADD~59-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2178.A[4] b=unconn cin=$add~77^ADD~59-4[0] cout=$add~77^ADD~59-5[0] \
 sumout=$add~77^ADD~59-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2178.A[5] b=unconn cin=$add~77^ADD~59-5[0] cout=$add~77^ADD~59-6[0] \
 sumout=$add~77^ADD~59-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2178.A[6] b=unconn cin=$add~77^ADD~59-6[0] cout=$add~77^ADD~59-7[0] \
 sumout=$add~77^ADD~59-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[0] b=vcc cin=$add~0^ADD~60-0[0] cout=$add~0^ADD~60-1[0] \
 sumout=$add~0^ADD~60-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[1] b=unconn cin=$add~0^ADD~60-1[0] cout=$add~0^ADD~60-2[0] \
 sumout=$add~0^ADD~60-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[2] b=unconn cin=$add~0^ADD~60-2[0] cout=$add~0^ADD~60-3[0] \
 sumout=$add~0^ADD~60-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[3] b=unconn cin=$add~0^ADD~60-3[0] cout=$add~0^ADD~60-4[0] \
 sumout=$add~0^ADD~60-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[4] b=unconn cin=$add~0^ADD~60-4[0] cout=$add~0^ADD~60-5[0] \
 sumout=$add~0^ADD~60-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[5] b=unconn cin=$add~0^ADD~60-5[0] cout=$add~0^ADD~60-6[0] \
 sumout=$add~0^ADD~60-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[6] b=unconn cin=$add~0^ADD~60-6[0] cout=$add~0^ADD~60-7[0] \
 sumout=$add~0^ADD~60-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[7] b=unconn cin=$add~0^ADD~60-7[0] cout=$add~0^ADD~60-8[0] \
 sumout=$add~0^ADD~60-8[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[8] b=unconn cin=$add~0^ADD~60-8[0] cout=$add~0^ADD~60-9[0] \
 sumout=$add~0^ADD~60-9[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[9] b=unconn cin=$add~0^ADD~60-9[0] cout=$add~0^ADD~60-10[0] \
 sumout=$add~0^ADD~60-10[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[10] b=unconn cin=$add~0^ADD~60-10[0] cout=$add~0^ADD~60-11[0] \
 sumout=$add~0^ADD~60-11[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[11] b=unconn cin=$add~0^ADD~60-11[0] cout=$add~0^ADD~60-12[0] \
 sumout=$add~0^ADD~60-12[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[12] b=unconn cin=$add~0^ADD~60-12[0] cout=$add~0^ADD~60-13[0] \
 sumout=$add~0^ADD~60-13[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[13] b=unconn cin=$add~0^ADD~60-13[0] cout=$add~0^ADD~60-14[0] \
 sumout=$add~0^ADD~60-14[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[14] b=unconn cin=$add~0^ADD~60-14[0] cout=$add~0^ADD~60-15[0] \
 sumout=$add~0^ADD~60-15[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[15] b=unconn cin=$add~0^ADD~60-15[0] cout=$add~0^ADD~60-16[0] \
 sumout=$add~0^ADD~60-16[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[16] b=unconn cin=$add~0^ADD~60-16[0] cout=$add~0^ADD~60-17[0] \
 sumout=$add~0^ADD~60-17[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[17] b=unconn cin=$add~0^ADD~60-17[0] cout=$add~0^ADD~60-18[0] \
 sumout=$add~0^ADD~60-18[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[18] b=unconn cin=$add~0^ADD~60-18[0] cout=$add~0^ADD~60-19[0] \
 sumout=$add~0^ADD~60-19[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[19] b=unconn cin=$add~0^ADD~60-19[0] cout=$add~0^ADD~60-20[0] \
 sumout=$add~0^ADD~60-20[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[20] b=unconn cin=$add~0^ADD~60-20[0] cout=$add~0^ADD~60-21[0] \
 sumout=$add~0^ADD~60-21[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[21] b=unconn cin=$add~0^ADD~60-21[0] cout=$add~0^ADD~60-22[0] \
 sumout=$add~0^ADD~60-22[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[22] b=unconn cin=$add~0^ADD~60-22[0] cout=$add~0^ADD~60-23[0] \
 sumout=$add~0^ADD~60-23[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[23] b=unconn cin=$add~0^ADD~60-23[0] cout=$add~0^ADD~60-24[0] \
 sumout=$add~0^ADD~60-24[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[24] b=unconn cin=$add~0^ADD~60-24[0] cout=$add~0^ADD~60-25[0] \
 sumout=$add~0^ADD~60-25[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[25] b=unconn cin=$add~0^ADD~60-25[0] cout=$add~0^ADD~60-26[0] \
 sumout=$add~0^ADD~60-26[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[26] b=unconn cin=$add~0^ADD~60-26[0] cout=$add~0^ADD~60-27[0] \
 sumout=$add~0^ADD~60-27[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[27] b=unconn cin=$add~0^ADD~60-27[0] cout=$add~0^ADD~60-28[0] \
 sumout=$add~0^ADD~60-28[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[28] b=unconn cin=$add~0^ADD~60-28[0] cout=$add~0^ADD~60-29[0] \
 sumout=$add~0^ADD~60-29[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[29] b=unconn cin=$add~0^ADD~60-29[0] cout=$add~0^ADD~60-30[0] \
 sumout=$add~0^ADD~60-30[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[30] b=unconn cin=$add~0^ADD~60-30[0] cout=$add~0^ADD~60-31[0] \
 sumout=$add~0^ADD~60-31[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$2033.B[31] b=unconn cin=$add~0^ADD~60-31[0] cout=$add~0^ADD~60-32[0] \
 sumout=$add~0^ADD~60-32[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3407.Y[0] b=vcc cin=$add~1^ADD~61-0[0] cout=$add~1^ADD~61-1[0] \
 sumout=$add~1^ADD~61-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3407.Y[1] b=unconn cin=$add~1^ADD~61-1[0] cout=$add~1^ADD~61-2[0] \
 sumout=$add~1^ADD~61-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3407.Y[2] b=unconn cin=$add~1^ADD~61-2[0] cout=$add~1^ADD~61-3[0] \
 sumout=$add~1^ADD~61-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3407.Y[3] b=unconn cin=$add~1^ADD~61-3[0] cout=$add~1^ADD~61-4[0] \
 sumout=$add~1^ADD~61-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3407.Y[4] b=unconn cin=$add~1^ADD~61-4[0] cout=$add~1^ADD~61-5[0] \
 sumout=$add~1^ADD~61-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3407.Y[5] b=unconn cin=$add~1^ADD~61-5[0] cout=$add~1^ADD~61-6[0] \
 sumout=$add~1^ADD~61-6[1] 

.subckt adder a=unconn b=lNOT~135 cin=$sub~29^MIN~62-0[0] cout=$sub~29^MIN~62-1[0] sumout=$sub~29^MIN~62-1[1] 

.subckt adder a=unconn b=lNOT~136 cin=$sub~29^MIN~62-1[0] cout=$sub~29^MIN~62-2[0] sumout=$sub~29^MIN~62-2[1] 

.subckt adder a=unconn b=lNOT~137 cin=$sub~29^MIN~62-2[0] cout=$sub~29^MIN~62-3[0] sumout=$sub~29^MIN~62-3[1] 

.subckt adder a=unconn b=lNOT~138 cin=$sub~29^MIN~62-3[0] cout=$sub~29^MIN~62-4[0] sumout=$sub~29^MIN~62-4[1] 

.subckt adder a=unconn b=lNOT~139 cin=$sub~29^MIN~62-4[0] cout=$sub~29^MIN~62-5[0] sumout=$sub~29^MIN~62-5[1] 

.subckt adder a=unconn b=lNOT~140 cin=$sub~29^MIN~62-5[0] cout=$sub~29^MIN~62-6[0] sumout=$sub~29^MIN~62-6[1] 

.subckt adder a=unconn b=lNOT~141 cin=$sub~29^MIN~62-6[0] cout=$sub~29^MIN~62-7[0] sumout=$sub~29^MIN~62-7[1] 

.subckt adder a=unconn b=lNOT~142 cin=$sub~29^MIN~62-7[0] cout=$sub~29^MIN~62-8[0] sumout=$sub~29^MIN~62-8[1] 

.subckt adder a=unconn b=lNOT~143 cin=$sub~29^MIN~62-8[0] cout=$sub~29^MIN~62-9[0] sumout=$sub~29^MIN~62-9[1] 

.subckt adder a=unconn b=lNOT~144 cin=$sub~29^MIN~62-9[0] cout=$sub~29^MIN~62-10[0] sumout=$sub~29^MIN~62-10[1] 

.subckt adder a=unconn b=lNOT~145 cin=$sub~29^MIN~62-10[0] cout=$sub~29^MIN~62-11[0] sumout=$sub~29^MIN~62-11[1] 

.subckt adder a=unconn b=lNOT~146 cin=$sub~29^MIN~62-11[0] cout=$sub~29^MIN~62-12[0] sumout=$sub~29^MIN~62-12[1] 

.subckt adder a=unconn b=lNOT~147 cin=$sub~29^MIN~62-12[0] cout=$sub~29^MIN~62-13[0] sumout=$sub~29^MIN~62-13[1] 

.subckt adder a=unconn b=lNOT~148 cin=$sub~29^MIN~62-13[0] cout=$sub~29^MIN~62-14[0] sumout=$sub~29^MIN~62-14[1] 

.subckt adder a=unconn b=lNOT~149 cin=$sub~29^MIN~62-14[0] cout=$sub~29^MIN~62-15[0] sumout=$sub~29^MIN~62-15[1] 

.subckt adder a=unconn b=lNOT~150 cin=$sub~29^MIN~62-15[0] cout=$sub~29^MIN~62-16[0] sumout=$sub~29^MIN~62-16[1] 

.subckt adder a=unconn b=lNOT~151 cin=$sub~29^MIN~62-16[0] cout=$sub~29^MIN~62-17[0] sumout=$sub~29^MIN~62-17[1] 

.subckt adder a=unconn b=lNOT~152 cin=$sub~29^MIN~62-17[0] cout=$sub~29^MIN~62-18[0] sumout=$sub~29^MIN~62-18[1] 

.subckt adder a=unconn b=lNOT~153 cin=$sub~29^MIN~62-18[0] cout=$sub~29^MIN~62-19[0] sumout=$sub~29^MIN~62-19[1] 

.subckt adder a=unconn b=lNOT~154 cin=$sub~29^MIN~62-19[0] cout=$sub~29^MIN~62-20[0] sumout=$sub~29^MIN~62-20[1] 

.subckt adder a=unconn b=lNOT~155 cin=$sub~29^MIN~62-20[0] cout=$sub~29^MIN~62-21[0] sumout=$sub~29^MIN~62-21[1] 

.subckt adder a=unconn b=lNOT~156 cin=$sub~29^MIN~62-21[0] cout=$sub~29^MIN~62-22[0] sumout=$sub~29^MIN~62-22[1] 

.subckt adder a=unconn b=lNOT~157 cin=$sub~29^MIN~62-22[0] cout=$sub~29^MIN~62-23[0] sumout=$sub~29^MIN~62-23[1] 

.subckt adder a=unconn b=lNOT~158 cin=$sub~29^MIN~62-23[0] cout=$sub~29^MIN~62-24[0] sumout=$sub~29^MIN~62-24[1] 

.subckt adder a=unconn b=lNOT~159 cin=$sub~29^MIN~62-24[0] cout=$sub~29^MIN~62-25[0] sumout=$sub~29^MIN~62-25[1] 

.subckt adder a=unconn b=lNOT~160 cin=$sub~29^MIN~62-25[0] cout=$sub~29^MIN~62-26[0] sumout=$sub~29^MIN~62-26[1] 

.subckt adder a=unconn b=lNOT~161 cin=$sub~29^MIN~62-26[0] cout=$sub~29^MIN~62-27[0] sumout=$sub~29^MIN~62-27[1] 

.subckt adder a=unconn b=lNOT~162 cin=$sub~29^MIN~62-27[0] cout=$sub~29^MIN~62-28[0] sumout=$sub~29^MIN~62-28[1] 

.subckt adder a=unconn b=lNOT~163 cin=$sub~29^MIN~62-28[0] cout=$sub~29^MIN~62-29[0] sumout=$sub~29^MIN~62-29[1] 

.subckt adder a=unconn b=lNOT~164 cin=$sub~29^MIN~62-29[0] cout=$sub~29^MIN~62-30[0] sumout=$sub~29^MIN~62-30[1] 

.subckt adder a=unconn b=lNOT~165 cin=$sub~29^MIN~62-30[0] cout=$sub~29^MIN~62-31[0] sumout=$sub~29^MIN~62-31[1] 

.subckt adder a=unconn b=lNOT~166 cin=$sub~29^MIN~62-31[0] cout=$sub~29^MIN~62-32~dummy_output~32~0 \
 sumout=$sub~29^MIN~62-32[1] 

.subckt adder a=gnd b=lNOT~103 cin=$sub~27^MIN~64-0[0] cout=$sub~27^MIN~64-1[0] sumout=$sub~27^MIN~64-1[1] 

.subckt adder a=vcc b=lNOT~104 cin=$sub~27^MIN~64-1[0] cout=$sub~27^MIN~64-2[0] sumout=$sub~27^MIN~64-2[1] 

.subckt adder a=vcc b=lNOT~105 cin=$sub~27^MIN~64-2[0] cout=$sub~27^MIN~64-3[0] sumout=$sub~27^MIN~64-3[1] 

.subckt adder a=unconn b=lNOT~106 cin=$sub~27^MIN~64-3[0] cout=$sub~27^MIN~64-4[0] sumout=$sub~27^MIN~64-4[1] 

.subckt adder a=unconn b=lNOT~107 cin=$sub~27^MIN~64-4[0] cout=$sub~27^MIN~64-5[0] sumout=$sub~27^MIN~64-5[1] 

.subckt adder a=unconn b=lNOT~108 cin=$sub~27^MIN~64-5[0] cout=$sub~27^MIN~64-6[0] sumout=$sub~27^MIN~64-6[1] 

.subckt adder a=unconn b=lNOT~109 cin=$sub~27^MIN~64-6[0] cout=$sub~27^MIN~64-7[0] sumout=$sub~27^MIN~64-7[1] 

.subckt adder a=unconn b=lNOT~110 cin=$sub~27^MIN~64-7[0] cout=$sub~27^MIN~64-8[0] sumout=$sub~27^MIN~64-8[1] 

.subckt adder a=unconn b=lNOT~111 cin=$sub~27^MIN~64-8[0] cout=$sub~27^MIN~64-9[0] sumout=$sub~27^MIN~64-9[1] 

.subckt adder a=unconn b=lNOT~112 cin=$sub~27^MIN~64-9[0] cout=$sub~27^MIN~64-10[0] sumout=$sub~27^MIN~64-10[1] 

.subckt adder a=unconn b=lNOT~113 cin=$sub~27^MIN~64-10[0] cout=$sub~27^MIN~64-11[0] sumout=$sub~27^MIN~64-11[1] 

.subckt adder a=unconn b=lNOT~114 cin=$sub~27^MIN~64-11[0] cout=$sub~27^MIN~64-12[0] sumout=$sub~27^MIN~64-12[1] 

.subckt adder a=unconn b=lNOT~115 cin=$sub~27^MIN~64-12[0] cout=$sub~27^MIN~64-13[0] sumout=$sub~27^MIN~64-13[1] 

.subckt adder a=unconn b=lNOT~116 cin=$sub~27^MIN~64-13[0] cout=$sub~27^MIN~64-14[0] sumout=$sub~27^MIN~64-14[1] 

.subckt adder a=unconn b=lNOT~117 cin=$sub~27^MIN~64-14[0] cout=$sub~27^MIN~64-15[0] sumout=$sub~27^MIN~64-15[1] 

.subckt adder a=unconn b=lNOT~118 cin=$sub~27^MIN~64-15[0] cout=$sub~27^MIN~64-16[0] sumout=$sub~27^MIN~64-16[1] 

.subckt adder a=unconn b=lNOT~119 cin=$sub~27^MIN~64-16[0] cout=$sub~27^MIN~64-17[0] sumout=$sub~27^MIN~64-17[1] 

.subckt adder a=unconn b=lNOT~120 cin=$sub~27^MIN~64-17[0] cout=$sub~27^MIN~64-18[0] sumout=$sub~27^MIN~64-18[1] 

.subckt adder a=unconn b=lNOT~121 cin=$sub~27^MIN~64-18[0] cout=$sub~27^MIN~64-19[0] sumout=$sub~27^MIN~64-19[1] 

.subckt adder a=unconn b=lNOT~122 cin=$sub~27^MIN~64-19[0] cout=$sub~27^MIN~64-20[0] sumout=$sub~27^MIN~64-20[1] 

.subckt adder a=unconn b=lNOT~123 cin=$sub~27^MIN~64-20[0] cout=$sub~27^MIN~64-21[0] sumout=$sub~27^MIN~64-21[1] 

.subckt adder a=unconn b=lNOT~124 cin=$sub~27^MIN~64-21[0] cout=$sub~27^MIN~64-22[0] sumout=$sub~27^MIN~64-22[1] 

.subckt adder a=unconn b=lNOT~125 cin=$sub~27^MIN~64-22[0] cout=$sub~27^MIN~64-23[0] sumout=$sub~27^MIN~64-23[1] 

.subckt adder a=unconn b=lNOT~126 cin=$sub~27^MIN~64-23[0] cout=$sub~27^MIN~64-24[0] sumout=$sub~27^MIN~64-24[1] 

.subckt adder a=unconn b=lNOT~127 cin=$sub~27^MIN~64-24[0] cout=$sub~27^MIN~64-25[0] sumout=$sub~27^MIN~64-25[1] 

.subckt adder a=unconn b=lNOT~128 cin=$sub~27^MIN~64-25[0] cout=$sub~27^MIN~64-26[0] sumout=$sub~27^MIN~64-26[1] 

.subckt adder a=unconn b=lNOT~129 cin=$sub~27^MIN~64-26[0] cout=$sub~27^MIN~64-27[0] sumout=$sub~27^MIN~64-27[1] 

.subckt adder a=unconn b=lNOT~130 cin=$sub~27^MIN~64-27[0] cout=$sub~27^MIN~64-28[0] sumout=$sub~27^MIN~64-28[1] 

.subckt adder a=unconn b=lNOT~131 cin=$sub~27^MIN~64-28[0] cout=$sub~27^MIN~64-29[0] sumout=$sub~27^MIN~64-29[1] 

.subckt adder a=unconn b=lNOT~100 cin=$sub~27^MIN~64-29[0] cout=$sub~27^MIN~64-30[0] sumout=$sub~27^MIN~64-30[1] 

.subckt adder a=unconn b=lNOT~101 cin=$sub~27^MIN~64-30[0] cout=$sub~27^MIN~64-31[0] sumout=$sub~27^MIN~64-31[1] 

.subckt adder a=unconn b=lNOT~102 cin=$sub~27^MIN~64-31[0] cout=$sub~27^MIN~64-32~dummy_output~32~0 \
 sumout=$sub~27^MIN~64-32[1] 

.subckt adder a=gnd b=lNOT~104 cin=$sub~28^MIN~65-1[0] cout=$sub~28^MIN~65-2[0] sumout=$sub~28^MIN~65-2[1] 

.subckt adder a=gnd b=lNOT~105 cin=$sub~28^MIN~65-2[0] cout=$sub~28^MIN~65-3[0] sumout=$sub~28^MIN~65-3[1] 

.subckt adder a=vcc b=lNOT~106 cin=$sub~28^MIN~65-3[0] cout=$sub~28^MIN~65-4[0] sumout=$sub~28^MIN~65-4[1] 

.subckt adder a=unconn b=lNOT~107 cin=$sub~28^MIN~65-4[0] cout=$sub~28^MIN~65-5[0] sumout=$sub~28^MIN~65-5[1] 

.subckt adder a=unconn b=lNOT~108 cin=$sub~28^MIN~65-5[0] cout=$sub~28^MIN~65-6[0] sumout=$sub~28^MIN~65-6[1] 

.subckt adder a=unconn b=lNOT~109 cin=$sub~28^MIN~65-6[0] cout=$sub~28^MIN~65-7[0] sumout=$sub~28^MIN~65-7[1] 

.subckt adder a=unconn b=lNOT~110 cin=$sub~28^MIN~65-7[0] cout=$sub~28^MIN~65-8[0] sumout=$sub~28^MIN~65-8[1] 

.subckt adder a=unconn b=lNOT~111 cin=$sub~28^MIN~65-8[0] cout=$sub~28^MIN~65-9[0] sumout=$sub~28^MIN~65-9[1] 

.subckt adder a=unconn b=lNOT~112 cin=$sub~28^MIN~65-9[0] cout=$sub~28^MIN~65-10[0] sumout=$sub~28^MIN~65-10[1] 

.subckt adder a=unconn b=lNOT~113 cin=$sub~28^MIN~65-10[0] cout=$sub~28^MIN~65-11[0] sumout=$sub~28^MIN~65-11[1] 

.subckt adder a=unconn b=lNOT~114 cin=$sub~28^MIN~65-11[0] cout=$sub~28^MIN~65-12[0] sumout=$sub~28^MIN~65-12[1] 

.subckt adder a=unconn b=lNOT~115 cin=$sub~28^MIN~65-12[0] cout=$sub~28^MIN~65-13[0] sumout=$sub~28^MIN~65-13[1] 

.subckt adder a=unconn b=lNOT~116 cin=$sub~28^MIN~65-13[0] cout=$sub~28^MIN~65-14[0] sumout=$sub~28^MIN~65-14[1] 

.subckt adder a=unconn b=lNOT~117 cin=$sub~28^MIN~65-14[0] cout=$sub~28^MIN~65-15[0] sumout=$sub~28^MIN~65-15[1] 

.subckt adder a=unconn b=lNOT~118 cin=$sub~28^MIN~65-15[0] cout=$sub~28^MIN~65-16[0] sumout=$sub~28^MIN~65-16[1] 

.subckt adder a=unconn b=lNOT~119 cin=$sub~28^MIN~65-16[0] cout=$sub~28^MIN~65-17[0] sumout=$sub~28^MIN~65-17[1] 

.subckt adder a=unconn b=lNOT~120 cin=$sub~28^MIN~65-17[0] cout=$sub~28^MIN~65-18[0] sumout=$sub~28^MIN~65-18[1] 

.subckt adder a=unconn b=lNOT~121 cin=$sub~28^MIN~65-18[0] cout=$sub~28^MIN~65-19[0] sumout=$sub~28^MIN~65-19[1] 

.subckt adder a=unconn b=lNOT~122 cin=$sub~28^MIN~65-19[0] cout=$sub~28^MIN~65-20[0] sumout=$sub~28^MIN~65-20[1] 

.subckt adder a=unconn b=lNOT~123 cin=$sub~28^MIN~65-20[0] cout=$sub~28^MIN~65-21[0] sumout=$sub~28^MIN~65-21[1] 

.subckt adder a=unconn b=lNOT~124 cin=$sub~28^MIN~65-21[0] cout=$sub~28^MIN~65-22[0] sumout=$sub~28^MIN~65-22[1] 

.subckt adder a=unconn b=lNOT~125 cin=$sub~28^MIN~65-22[0] cout=$sub~28^MIN~65-23[0] sumout=$sub~28^MIN~65-23[1] 

.subckt adder a=unconn b=lNOT~126 cin=$sub~28^MIN~65-23[0] cout=$sub~28^MIN~65-24[0] sumout=$sub~28^MIN~65-24[1] 

.subckt adder a=unconn b=lNOT~127 cin=$sub~28^MIN~65-24[0] cout=$sub~28^MIN~65-25[0] sumout=$sub~28^MIN~65-25[1] 

.subckt adder a=unconn b=lNOT~128 cin=$sub~28^MIN~65-25[0] cout=$sub~28^MIN~65-26[0] sumout=$sub~28^MIN~65-26[1] 

.subckt adder a=unconn b=lNOT~129 cin=$sub~28^MIN~65-26[0] cout=$sub~28^MIN~65-27[0] sumout=$sub~28^MIN~65-27[1] 

.subckt adder a=unconn b=lNOT~130 cin=$sub~28^MIN~65-27[0] cout=$sub~28^MIN~65-28[0] sumout=$sub~28^MIN~65-28[1] 

.subckt adder a=unconn b=lNOT~131 cin=$sub~28^MIN~65-28[0] cout=$sub~28^MIN~65-29[0] sumout=$sub~28^MIN~65-29[1] 

.subckt adder a=unconn b=lNOT~100 cin=$sub~28^MIN~65-29[0] cout=$sub~28^MIN~65-30[0] sumout=$sub~28^MIN~65-30[1] 

.subckt adder a=unconn b=lNOT~101 cin=$sub~28^MIN~65-30[0] cout=$sub~28^MIN~65-31[0] sumout=$sub~28^MIN~65-31[1] 

.subckt adder a=unconn b=lNOT~102 cin=$sub~28^MIN~65-31[0] cout=$sub~28^MIN~65-32~dummy_output~32~0 \
 sumout=$sub~28^MIN~65-32[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~30^ADD~4-0[0] sumout=$add~30^ADD~4-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~71^ADD~5-0[0] sumout=$add~71^ADD~5-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~69^ADD~11-0[0] sumout=$add~69^ADD~11-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~78^ADD~13-0[0] sumout=$add~78^ADD~13-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~68^ADD~14-0[0] sumout=$add~68^ADD~14-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~66^ADD~16-0[0] sumout=$add~66^ADD~16-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~67^ADD~17-0[0] sumout=$add~67^ADD~17-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~64^ADD~18-0[0] sumout=$add~64^ADD~18-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~65^ADD~19-0[0] sumout=$add~65^ADD~19-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~74^ADD~20-0[0] sumout=$add~74^ADD~20-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~73^ADD~21-0[0] sumout=$add~73^ADD~21-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~63^ADD~22-0[0] sumout=$add~63^ADD~22-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~72^ADD~23-0[0] sumout=$add~72^ADD~23-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~58^ADD~24-0[0] sumout=$add~58^ADD~24-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~54^ADD~25-0[0] sumout=$add~54^ADD~25-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~62^ADD~26-0[0] sumout=$add~62^ADD~26-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~53^ADD~27-0[0] sumout=$add~53^ADD~27-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~57^ADD~28-0[0] sumout=$add~57^ADD~28-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~55^ADD~29-0[0] sumout=$add~55^ADD~29-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~56^ADD~30-0[0] sumout=$add~56^ADD~30-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~52^ADD~31-0[0] sumout=$add~52^ADD~31-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~61^ADD~32-0[0] sumout=$add~61^ADD~32-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~59^ADD~33-0[0] sumout=$add~59^ADD~33-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~60^ADD~34-0[0] sumout=$add~60^ADD~34-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~51^ADD~35-0[0] sumout=$add~51^ADD~35-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~49^ADD~36-0[0] sumout=$add~49^ADD~36-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~50^ADD~37-0[0] sumout=$add~50^ADD~37-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~70^ADD~38-0[0] sumout=$add~70^ADD~38-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~35^ADD~39-0[0] sumout=$add~35^ADD~39-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~36^ADD~40-0[0] sumout=$add~36^ADD~40-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~38^ADD~41-0[0] sumout=$add~38^ADD~41-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~34^ADD~42-0[0] sumout=$add~34^ADD~42-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~33^ADD~43-0[0] sumout=$add~33^ADD~43-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~37^ADD~44-0[0] sumout=$add~37^ADD~44-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~44^ADD~45-0[0] sumout=$add~44^ADD~45-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~40^ADD~46-0[0] sumout=$add~40^ADD~46-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~48^ADD~47-0[0] sumout=$add~48^ADD~47-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~39^ADD~48-0[0] sumout=$add~39^ADD~48-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~43^ADD~49-0[0] sumout=$add~43^ADD~49-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~42^ADD~50-0[0] sumout=$add~42^ADD~50-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~41^ADD~51-0[0] sumout=$add~41^ADD~51-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~32^ADD~52-0[0] sumout=$add~32^ADD~52-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~47^ADD~53-0[0] sumout=$add~47^ADD~53-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~46^ADD~54-0[0] sumout=$add~46^ADD~54-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~45^ADD~55-0[0] sumout=$add~45^ADD~55-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~75^ADD~56-0[0] sumout=$add~75^ADD~56-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~76^ADD~58-0[0] sumout=$add~76^ADD~58-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~77^ADD~59-0[0] sumout=$add~77^ADD~59-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~0^ADD~60-0[0] sumout=$add~0^ADD~60-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1^ADD~61-0[0] sumout=$add~1^ADD~61-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~2^ADD~63-0[0] sumout=$add~2^ADD~63-0~dummy_output~0~1 

.subckt adder a=stage~0 b=vcc cin=$add~2^ADD~63-0[0] cout=$add~2^ADD~63-1[0] sumout=$add~2^ADD~63-1[1] 

.subckt adder a=vcc b=gnd cin=unconn cout=$mul~368-add1-0[0] sumout=$mul~368-add1-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=unconn cout=$mul~368-add0-0[0] sumout=$mul~368-add0-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~28^MIN~65-0[0] sumout=$sub~28^MIN~65-0~dummy_output~0~1 

.subckt adder a=vcc b=lNOT~103 cin=$sub~28^MIN~65-0[0] cout=$sub~28^MIN~65-1[0] sumout=$sub~28^MIN~65-1[1] 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~27^MIN~64-0[0] sumout=$sub~27^MIN~64-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~29^MIN~62-0[0] sumout=$sub~29^MIN~62-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~356^MIN~15-0[0] sumout=$sub~356^MIN~15-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~358^MIN~12-0[0] sumout=$sub~358^MIN~12-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~357^MIN~10-0[0] sumout=$sub~357^MIN~10-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~355^MIN~7^MIN~8-0[0] sumout=$sub~355^MIN~7^MIN~8-0~dummy_output~0~1 

.latch $auto$rtlil.cc:3203:MuxGate$10141 $dffe~8^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10145 $dffe~8^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10149 $dffe~8^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10153 $dffe~8^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10157 $dffe~8^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10161 $dffe~8^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10165 $dffe~8^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10169 $dffe~8^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10173 $dffe~8^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10177 $dffe~8^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10179 $auto$simplemap.cc:248:simplemap_eqne$7223[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10181 $auto$simplemap.cc:248:simplemap_eqne$7210[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10183 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10185 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10187 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10189 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10191 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10193 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10195 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10197 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10199 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10201 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10203 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10205 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10207 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10209 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10211 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10213 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10215 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10217 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10219 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10221 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10223 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10225 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10227 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10229 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10231 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10233 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10235 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10237 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10239 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10241 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10243 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10245 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10247 $dffe~137^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10249 $dffe~137^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10251 $dffe~137^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10253 $dffe~137^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10255 $dffe~137^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10257 $dffe~137^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10259 $dffe~136^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10261 $dffe~136^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10263 $dffe~136^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10265 $dffe~136^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10267 $dffe~136^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10269 $dffe~136^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10271 $dffe~240^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10273 $dffe~240^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10275 $dffe~240^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10277 $dffe~240^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10279 $dffe~240^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10281 $dffe~240^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10283 $dffe~239^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10285 $dffe~239^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10287 $dffe~239^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10289 $dffe~239^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10291 $dffe~239^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10293 $dffe~239^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10295 $auto$hard_block.cc:122:cell_hard_block$2033.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10297 $dffe~266^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10299 $dffe~142^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10301 $dffe~231^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10303 $dffe~230^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10305 $dffe~258^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10307 $dffe~258^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10309 $dffe~258^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10311 $dffe~258^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10313 $dffe~258^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10315 $dffe~258^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10317 $dffe~238^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10319 $dffe~238^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10321 $dffe~238^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10323 $dffe~238^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10325 $dffe~238^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10327 $dffe~238^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10329 $dffe~233^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10331 $dffe~233^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10333 $dffe~233^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10335 $dffe~233^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10337 $dffe~233^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10339 $dffe~233^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10341 $dffe~236^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10343 $dffe~236^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10345 $dffe~236^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10347 $dffe~236^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10349 $dffe~236^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10351 $dffe~236^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10353 $dffe~235^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10355 $dffe~235^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10357 $dffe~235^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10359 $dffe~235^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10361 $dffe~235^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10363 $dffe~235^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10365 $dffe~145^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10367 $dffe~145^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10369 $dffe~145^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10371 $dffe~145^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10373 $dffe~145^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10375 $dffe~145^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10377 $dffe~145^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10379 $dffe~145^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10381 $dffe~145^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10383 $dffe~145^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10385 $dffe~145^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10387 $dffe~145^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10389 $dffe~145^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10391 $dffe~145^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10393 $dffe~145^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10395 $dffe~145^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10397 $dffe~145^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10399 $dffe~145^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10401 $dffe~145^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10403 $dffe~145^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10405 $dffe~145^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10407 $dffe~145^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10409 $dffe~145^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10411 $dffe~145^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10413 $dffe~145^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10415 $dffe~145^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10417 $dffe~145^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10419 $dffe~145^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10421 $dffe~145^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10423 $dffe~145^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10425 $dffe~145^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10427 $dffe~145^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10429 $dffe~228^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10431 $dffe~227^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10433 $dffe~226^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10435 $dffe~225^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10437 $dffe~268^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10439 $dffe~237^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10441 $dffe~237^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10443 $dffe~237^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10445 $dffe~237^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10447 $dffe~237^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10449 $dffe~237^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10453 $sdffe~269^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10457 $sdffe~269^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10461 $sdffe~269^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10465 $sdffe~269^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10469 $sdffe~269^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10473 $sdffe~269^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10477 $sdffe~269^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10479 $dffe~229^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10481 $dffe~265^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10483 $dffe~264^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10485 $dffe~263^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10487 $dffe~262^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10489 $dffe~261^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10491 $dffe~260^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10493 $dffe~259^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10497 $sdffe~271^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10499 $dffe~144^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10501 $dffe~232^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10503 $auto$simplemap.cc:248:simplemap_eqne$7210[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10505 $dffe~234^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10507 $dffe~234^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10509 $dffe~234^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10511 $dffe~234^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10513 $dffe~234^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10515 $dffe~234^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10517 $dffe~267^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10519 $dffe~143^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10521 $dffe~146^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10523 $dffe~146^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10525 $dffe~146^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10527 $dffe~146^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10529 $dffe~146^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10531 $dffe~146^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10533 $dffe~146^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10535 $dffe~146^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10537 $dffe~146^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10539 $dffe~146^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10541 $dffe~146^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10543 $dffe~146^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10545 $dffe~146^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10547 $dffe~146^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10549 $dffe~146^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10551 $dffe~146^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10553 $dffe~146^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10555 $dffe~146^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10557 $dffe~146^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10559 $dffe~146^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10561 $dffe~146^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10563 $dffe~146^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10565 $dffe~146^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10567 $dffe~146^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10569 $dffe~146^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10571 $dffe~146^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10573 $dffe~146^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10575 $dffe~146^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10577 $dffe~146^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10579 $dffe~146^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10581 $dffe~146^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10583 $dffe~146^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10585 $dffe~147^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10587 $dffe~147^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10589 $dffe~147^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10591 $dffe~147^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10593 $dffe~147^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10595 $dffe~147^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10597 $dffe~147^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10599 $dffe~147^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10601 $dffe~147^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10603 $dffe~147^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10605 $dffe~147^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10607 $dffe~147^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10609 $dffe~147^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10611 $dffe~147^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10613 $dffe~147^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10615 $dffe~147^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10617 $dffe~147^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10619 $dffe~147^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10621 $dffe~147^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10623 $dffe~147^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10625 $dffe~147^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10627 $dffe~147^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10629 $dffe~147^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10631 $dffe~147^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10633 $dffe~147^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10635 $dffe~147^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10637 $dffe~147^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10639 $dffe~147^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10641 $dffe~147^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10643 $dffe~147^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10645 $dffe~147^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10647 $dffe~147^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10649 $dffe~135^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10653 $sdffce~290^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10655 $dffe~140^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10657 $dffe~140^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10659 $dffe~140^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10661 $dffe~140^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10663 $dffe~140^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10665 $dffe~140^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10667 $dffe~152^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10669 $dffe~152^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10671 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10673 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10675 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10677 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10679 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10681 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10683 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10685 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10687 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10689 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10691 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10693 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10695 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10697 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10701 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10703 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10705 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10707 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10709 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10711 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10713 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10715 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10717 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10719 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10721 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10723 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10725 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10727 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10729 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10731 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10733 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10735 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[32] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10737 $dffe~257^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10739 $dffe~257^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10741 $dffe~257^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10743 $dffe~257^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10745 $dffe~257^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10747 $dffe~257^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10749 $dffe~256^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10751 $dffe~256^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10753 $dffe~256^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10755 $dffe~256^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10757 $dffe~256^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10759 $dffe~256^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10761 $dffe~254^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10763 $dffe~254^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10765 $dffe~254^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10767 $dffe~254^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10769 $dffe~254^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10771 $dffe~254^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10773 $dffe~253^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10775 $dffe~253^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10777 $dffe~253^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10779 $dffe~253^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10781 $dffe~253^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10783 $dffe~253^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10785 $dffe~250^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10787 $dffe~250^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10789 $dffe~250^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10791 $dffe~250^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10793 $dffe~250^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10795 $dffe~250^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10797 $auto$hard_block.cc:122:cell_hard_block$2031.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10799 $auto$hard_block.cc:122:cell_hard_block$2031.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10801 $auto$hard_block.cc:122:cell_hard_block$2031.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10803 $auto$hard_block.cc:122:cell_hard_block$2031.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10805 $auto$hard_block.cc:122:cell_hard_block$2031.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10807 $auto$hard_block.cc:122:cell_hard_block$2031.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10809 $auto$hard_block.cc:122:cell_hard_block$2031.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10811 $dffe~251^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10813 $dffe~251^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10815 $dffe~251^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10817 $dffe~251^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10819 $dffe~251^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10821 $dffe~251^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10823 $dffe~252^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10825 $dffe~252^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10827 $dffe~252^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10829 $dffe~252^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10831 $dffe~252^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10833 $dffe~252^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10835 $dffe~255^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10837 $dffe~255^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10839 $dffe~255^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10841 $dffe~255^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10843 $dffe~255^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10845 $dffe~255^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10847 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10849 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10851 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10853 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10855 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10857 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10859 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10861 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10863 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10865 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10867 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10869 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10871 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10873 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10875 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10877 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10879 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10881 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10883 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10885 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10887 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10889 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10891 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10893 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10895 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10897 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10899 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10901 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10903 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10905 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10907 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10909 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10911 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[32] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10913 $dffe~141^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10915 $dffe~141^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10917 $dffe~141^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10919 $dffe~141^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10921 $dffe~141^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10923 $dffe~141^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10925 $dffe~151^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10927 $dffe~151^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10929 $dffe~151^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10931 $dffe~151^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10933 $dffe~151^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10935 $dffe~154^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10937 $dffe~154^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10939 $dffe~154^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10941 $dffe~154^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10943 $dffe~154^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10945 $dffe~154^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10947 $dffe~154^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10949 $dffe~154^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10951 $dffe~154^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10953 $dffe~154^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10955 $dffe~154^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10957 $dffe~154^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10959 $dffe~154^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10961 $dffe~154^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10963 $dffe~154^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10965 $dffe~154^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10967 $dffe~154^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10969 $dffe~154^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10971 $dffe~154^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10973 $dffe~154^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10975 $dffe~154^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10977 $dffe~154^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10979 $dffe~154^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10981 $dffe~154^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10983 $dffe~154^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10985 $dffe~154^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10987 $dffe~154^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10989 $dffe~154^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10991 $dffe~154^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10993 $dffe~154^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10995 $dffe~154^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10997 $dffe~154^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$10999 $dffe~155^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11001 $dffe~155^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11003 $dffe~155^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11005 $dffe~155^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11007 $dffe~155^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11009 $dffe~155^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11011 $dffe~155^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11013 $dffe~155^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11015 $dffe~155^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11017 $dffe~155^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11019 $dffe~155^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11021 $dffe~155^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11023 $dffe~155^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11025 $dffe~155^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11027 $dffe~155^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11029 $dffe~155^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11031 $dffe~155^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11033 $dffe~155^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11035 $dffe~155^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11037 $dffe~155^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11039 $dffe~155^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11041 $dffe~155^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11043 $dffe~155^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11045 $dffe~155^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11047 $dffe~155^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11049 $dffe~155^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11051 $dffe~155^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11053 $dffe~155^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11055 $dffe~155^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11057 $dffe~155^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11059 $dffe~155^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11061 $dffe~155^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11063 $dffe~156^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11065 $dffe~156^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11067 $dffe~156^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11069 $dffe~157^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11071 $dffe~157^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11073 $dffe~158^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11075 $dffe~158^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11077 $dffe~156^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11079 $dffe~160^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11081 $dffe~160^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11083 $dffe~160^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11085 $dffe~160^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11087 $dffe~160^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11089 $dffe~160^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11091 $dffe~160^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11093 $dffe~160^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11095 $dffe~160^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11097 $dffe~160^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11099 $dffe~160^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11101 $dffe~160^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11103 $dffe~160^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11105 $dffe~160^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11107 $dffe~160^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11109 $dffe~160^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11111 $dffe~160^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11113 $dffe~161^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11115 $dffe~161^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11117 $dffe~161^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11119 $dffe~161^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11121 $dffe~161^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11123 $dffe~161^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11125 $dffe~161^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11127 $dffe~161^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11129 $dffe~161^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11131 $dffe~161^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11133 $dffe~161^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11135 $dffe~161^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11137 $dffe~161^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11139 $dffe~161^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11141 $dffe~161^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11143 $dffe~161^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11145 $dffe~161^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11147 $dffe~161^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11149 $dffe~161^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11151 $dffe~161^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11153 $dffe~161^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11155 $dffe~161^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11157 $dffe~161^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11159 $dffe~161^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11161 $dffe~161^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11163 $dffe~162^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11165 $dffe~162^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11167 $dffe~162^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11169 $dffe~162^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11171 $dffe~162^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11173 $dffe~162^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11175 $dffe~162^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11177 $dffe~162^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11179 $dffe~162^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11181 $dffe~162^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11183 $dffe~162^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11185 $dffe~162^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11187 $dffe~162^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11189 $dffe~162^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11191 $dffe~162^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11193 $dffe~162^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11195 $dffe~162^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11197 $dffe~162^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11199 $dffe~162^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11201 $dffe~162^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11203 $dffe~162^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11205 $dffe~162^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11207 $dffe~162^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11209 $dffe~162^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11211 $dffe~162^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11213 $dffe~162^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11215 $dffe~162^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11217 $dffe~162^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11219 $dffe~162^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11221 $dffe~162^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11223 $dffe~162^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11225 $dffe~162^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11227 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11229 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11231 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11233 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11235 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11237 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11239 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11241 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11243 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11245 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11247 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11249 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11251 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11253 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11255 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11257 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11259 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11261 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11263 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11265 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11267 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11269 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11271 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11273 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11275 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11277 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11279 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11281 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11283 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11285 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11287 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11289 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11291 $dffe~164^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11293 $dffe~164^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11295 $dffe~164^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11297 $dffe~164^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11299 $dffe~164^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11301 $dffe~164^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11303 $dffe~164^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11305 $dffe~164^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11307 $dffe~164^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11309 $dffe~164^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11311 $dffe~164^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11313 $dffe~164^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11315 $dffe~164^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11317 $dffe~164^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11319 $dffe~164^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11321 $dffe~164^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11323 $dffe~164^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11325 $dffe~164^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11327 $dffe~164^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11329 $dffe~164^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11331 $dffe~164^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11333 $dffe~164^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11335 $dffe~164^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11337 $dffe~164^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11339 $dffe~164^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11341 $dffe~164^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11343 $dffe~164^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11345 $dffe~164^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11347 $dffe~164^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11349 $dffe~164^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11351 $dffe~164^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11353 $dffe~164^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11355 $dffe~165^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11357 $dffe~165^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11359 $dffe~165^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11361 $dffe~165^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11363 $dffe~165^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11365 $dffe~165^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11367 $dffe~165^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11369 $dffe~165^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11371 $dffe~165^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11373 $dffe~165^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11375 $dffe~165^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11377 $dffe~165^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11379 $dffe~165^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11381 $dffe~165^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11383 $dffe~165^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11385 $dffe~165^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11387 $dffe~165^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11389 $dffe~165^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11391 $dffe~165^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11393 $dffe~165^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11395 $dffe~165^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11397 $dffe~165^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11399 $dffe~165^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11401 $dffe~165^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11403 $dffe~165^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11405 $dffe~165^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11407 $dffe~165^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11409 $dffe~165^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11411 $dffe~165^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11413 $dffe~165^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11415 $dffe~165^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11417 $dffe~165^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11419 $dffe~166^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11421 $dffe~166^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11423 $dffe~166^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11425 $dffe~166^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11427 $dffe~166^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11429 $dffe~166^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11431 $dffe~166^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11433 $dffe~166^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11435 $dffe~166^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11437 $dffe~166^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11439 $dffe~166^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11441 $dffe~166^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11443 $dffe~166^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11445 $dffe~166^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11447 $dffe~166^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11449 $dffe~166^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11451 $dffe~166^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11453 $dffe~166^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11455 $dffe~166^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11457 $dffe~166^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11459 $dffe~166^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11461 $dffe~166^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11463 $dffe~166^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11465 $dffe~166^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11467 $dffe~166^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11469 $dffe~166^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11471 $dffe~166^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11473 $dffe~166^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11475 $dffe~166^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11477 $dffe~166^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11479 $dffe~166^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11481 $dffe~166^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11483 $dffe~197^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11485 $dffe~197^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11487 $dffe~197^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11489 $dffe~197^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11491 $dffe~197^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11493 $dffe~197^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11495 $dffe~197^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11497 $dffe~197^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11499 $dffe~197^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11501 $dffe~197^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11503 $dffe~197^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11505 $dffe~197^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11507 $dffe~197^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11509 $dffe~197^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11511 $dffe~197^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11513 $dffe~197^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11515 $dffe~197^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11517 $dffe~197^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11519 $dffe~197^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11521 $dffe~197^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11523 $dffe~197^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11525 $dffe~197^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11527 $dffe~197^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11529 $dffe~197^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11531 $dffe~197^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11533 $dffe~197^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11535 $dffe~197^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11537 $dffe~197^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11539 $dffe~197^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11541 $dffe~197^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11543 $dffe~197^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11545 $dffe~197^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11547 $dffe~367^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11549 $dffe~367^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11551 $dffe~367^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11553 $dffe~367^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11555 $dffe~367^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11557 $dffe~367^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11559 $dffe~367^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11561 $dffe~367^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11563 $dffe~367^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11565 $dffe~367^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11567 $dffe~367^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11569 $dffe~367^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11571 $dffe~367^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11573 $dffe~367^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11575 $dffe~367^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11577 $dffe~367^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11579 $dffe~367^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11581 $dffe~367^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11583 $dffe~367^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11585 $dffe~367^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11587 $dffe~367^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11589 $dffe~367^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11591 $dffe~367^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11593 $dffe~367^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11595 $dffe~367^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11597 $dffe~367^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11599 $dffe~367^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11601 $dffe~367^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11603 $dffe~367^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11605 $dffe~367^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11607 $dffe~367^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11609 $dffe~367^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11611 $dffe~367^Q~32 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11613 $dffe~367^Q~33 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11615 $dffe~367^Q~34 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11617 $dffe~367^Q~35 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11619 $dffe~367^Q~36 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11621 $dffe~367^Q~37 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11623 $dffe~367^Q~38 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11625 $dffe~367^Q~39 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11627 $dffe~367^Q~40 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11629 $dffe~367^Q~41 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11631 $dffe~367^Q~42 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11633 $dffe~367^Q~43 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11635 $dffe~367^Q~44 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11637 $dffe~367^Q~45 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11639 $dffe~367^Q~46 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11641 $dffe~367^Q~47 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11643 $dffe~367^Q~48 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11645 $dffe~367^Q~49 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11647 $dffe~367^Q~50 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11649 $dffe~367^Q~51 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11651 $dffe~367^Q~52 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11653 $dffe~367^Q~53 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11655 $dffe~367^Q~54 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11657 $dffe~367^Q~55 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11659 $dffe~367^Q~56 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11661 $dffe~367^Q~57 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11663 $dffe~367^Q~58 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11665 $dffe~367^Q~59 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11667 $dffe~367^Q~60 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11669 $dffe~367^Q~61 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11671 $dffe~367^Q~62 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11673 $dffe~367^Q~63 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11675 $dffe~198^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11677 $dffe~198^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11679 $dffe~198^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11681 $dffe~198^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11683 $dffe~198^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11685 $dffe~198^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11687 $dffe~198^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11689 $dffe~198^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11691 $dffe~198^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11693 $dffe~198^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11695 $dffe~198^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11697 $dffe~198^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11699 $dffe~198^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11701 $dffe~198^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11703 $dffe~198^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11705 $dffe~198^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11707 $dffe~198^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11709 $dffe~198^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11711 $dffe~198^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11713 $dffe~198^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11715 $dffe~198^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11717 $dffe~198^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11719 $dffe~198^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11721 $dffe~198^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11723 $dffe~198^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11725 $dffe~198^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11727 $dffe~198^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11729 $dffe~198^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11731 $dffe~198^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11733 $dffe~198^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11735 $dffe~198^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11737 $dffe~198^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11739 $dffe~199^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11741 $dffe~199^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11743 $dffe~199^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11745 $dffe~199^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11747 $dffe~199^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11749 $dffe~199^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11751 $dffe~199^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11753 $dffe~199^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11755 $dffe~199^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11757 $dffe~199^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11759 $dffe~199^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11761 $dffe~199^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11763 $dffe~199^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11765 $dffe~199^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11767 $dffe~199^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11769 $dffe~199^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11771 $dffe~199^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11773 $dffe~199^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11775 $dffe~199^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11777 $dffe~199^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11779 $dffe~199^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11781 $dffe~199^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11783 $dffe~199^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11785 $dffe~199^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11787 $dffe~199^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11789 $dffe~199^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11791 $dffe~199^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11793 $dffe~199^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11795 $dffe~199^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11797 $dffe~199^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11799 $dffe~199^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11801 $dffe~199^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11803 $dffe~200^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11805 $dffe~200^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11807 $dffe~200^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11809 $dffe~200^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11811 $dffe~200^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11813 $dffe~200^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11815 $dffe~200^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11817 $dffe~200^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11819 $dffe~200^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11821 $dffe~200^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11823 $dffe~200^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11825 $dffe~200^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11827 $dffe~200^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11829 $dffe~200^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11831 $dffe~200^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11833 $dffe~200^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11835 $dffe~200^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11837 $dffe~200^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11839 $dffe~200^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11841 $dffe~200^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11843 $dffe~200^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11845 $dffe~200^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11847 $dffe~200^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11849 $dffe~200^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11851 $dffe~200^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11853 $dffe~200^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11855 $dffe~200^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11857 $dffe~200^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11859 $dffe~200^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11861 $dffe~200^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11863 $dffe~200^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11865 $dffe~200^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11867 $dffe~201^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11869 $dffe~201^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11871 $dffe~201^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11873 $dffe~201^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11875 $dffe~201^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11877 $dffe~201^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11879 $dffe~201^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11881 $dffe~201^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11883 $dffe~201^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11885 $dffe~201^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11887 $dffe~201^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11889 $dffe~201^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11891 $dffe~201^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11893 $dffe~201^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11895 $dffe~201^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11897 $dffe~201^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11899 $dffe~201^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11901 $dffe~201^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11903 $dffe~201^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11905 $dffe~201^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11907 $dffe~201^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11909 $dffe~201^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11911 $dffe~201^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11913 $dffe~201^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11915 $dffe~201^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11917 $dffe~201^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11919 $dffe~201^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11921 $dffe~201^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11923 $dffe~201^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11925 $dffe~201^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11927 $dffe~201^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11929 $dffe~201^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11931 $dffe~202^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11933 $dffe~202^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11935 $dffe~202^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11937 $dffe~202^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11939 $dffe~202^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11941 $dffe~202^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11943 $dffe~202^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11945 $dffe~202^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11947 $dffe~202^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11949 $dffe~202^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11951 $dffe~202^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11953 $dffe~202^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11955 $dffe~202^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11957 $dffe~202^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11959 $dffe~202^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11961 $dffe~202^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11963 $dffe~202^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11965 $dffe~202^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11967 $dffe~202^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11969 $dffe~202^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11971 $dffe~202^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11973 $dffe~202^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11975 $dffe~202^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11977 $dffe~202^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11979 $dffe~202^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11981 $dffe~202^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11983 $dffe~202^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11985 $dffe~202^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11987 $dffe~202^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11989 $dffe~202^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11991 $dffe~202^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11993 $dffe~202^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11995 $dffe~203^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11997 $dffe~203^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$11999 $dffe~203^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12001 $dffe~203^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12003 $dffe~203^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12005 $dffe~203^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12007 $dffe~203^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12009 $dffe~203^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12011 $dffe~203^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12013 $dffe~203^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12015 $dffe~203^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12017 $dffe~203^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12019 $dffe~203^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12021 $dffe~203^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12023 $dffe~203^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12025 $dffe~203^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12027 $dffe~203^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12029 $dffe~203^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12031 $dffe~203^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12033 $dffe~203^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12035 $dffe~203^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12037 $dffe~203^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12039 $dffe~203^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12041 $dffe~203^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12043 $dffe~203^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12045 $dffe~203^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12047 $dffe~203^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12049 $dffe~203^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12051 $dffe~203^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12053 $dffe~203^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12055 $dffe~203^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12057 $dffe~203^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12059 $dffe~204^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12061 $dffe~204^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12063 $dffe~204^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12065 $dffe~204^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12067 $dffe~204^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12069 $dffe~204^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12071 $dffe~204^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12073 $dffe~204^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12075 $dffe~204^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12077 $dffe~204^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12079 $dffe~204^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12081 $dffe~204^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12083 $dffe~204^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12085 $dffe~204^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12087 $dffe~204^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12089 $dffe~204^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12091 $dffe~204^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12093 $dffe~204^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12095 $dffe~204^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12097 $dffe~204^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12099 $dffe~204^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12101 $dffe~204^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12103 $dffe~204^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12105 $dffe~204^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12107 $dffe~204^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12109 $dffe~204^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12111 $dffe~204^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12113 $dffe~204^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12115 $dffe~204^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12117 $dffe~204^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12119 $dffe~204^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12121 $dffe~204^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12123 $dffe~205^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12125 $dffe~205^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12127 $dffe~205^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12129 $dffe~205^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12131 $dffe~205^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12133 $dffe~205^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12135 $dffe~205^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12137 $dffe~205^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12139 $dffe~205^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12141 $dffe~205^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12143 $dffe~205^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12145 $dffe~205^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12147 $dffe~205^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12149 $dffe~205^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12151 $dffe~205^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12153 $dffe~205^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12155 $dffe~205^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12157 $dffe~205^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12159 $dffe~205^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12161 $dffe~205^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12163 $dffe~205^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12165 $dffe~205^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12167 $dffe~205^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12169 $dffe~205^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12171 $dffe~205^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12173 $dffe~205^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12175 $dffe~205^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12177 $dffe~205^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12179 $dffe~205^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12181 $dffe~205^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12183 $dffe~205^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12185 $dffe~205^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12187 $dffe~206^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12189 $dffe~206^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12191 $dffe~206^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12193 $dffe~206^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12195 $dffe~206^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12197 $dffe~206^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12199 $dffe~206^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12201 $dffe~206^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12203 $dffe~206^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12205 $dffe~206^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12207 $dffe~206^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12209 $dffe~206^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12211 $dffe~206^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12213 $dffe~206^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12215 $dffe~206^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12217 $dffe~206^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12219 $dffe~206^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12221 $dffe~206^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12223 $dffe~206^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12225 $dffe~206^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12227 $dffe~206^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12229 $dffe~206^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12231 $dffe~206^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12233 $dffe~206^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12235 $dffe~206^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12237 $dffe~206^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12239 $dffe~206^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12241 $dffe~206^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12243 $dffe~206^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12245 $dffe~206^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12247 $dffe~206^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12249 $dffe~206^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12251 $dffe~207^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12253 $dffe~208^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12255 $dffe~209^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12257 $dffe~210^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12259 $dffe~211^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12261 $dffe~212^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12263 $dffe~213^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12265 $dffe~214^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12267 $dffe~215^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12269 $dffe~216^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12271 $dffe~217^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12273 $dffe~218^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12275 $dffe~219^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12277 $dffe~220^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12279 $dffe~221^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12281 $dffe~222^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12283 $dffe~223^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12285 $dffe~224^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12287 $dffe~241^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12289 $dffe~242^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12291 $dffe~243^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12293 $dffe~244^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12295 $dffe~245^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12297 $dffe~246^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12299 $dffe~247^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12301 $dffe~248^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12303 $dffe~249^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12307 $sdffe~276^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12311 $sdffe~285^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12315 $sdffe~284^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12319 $sdffe~277^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12323 $sdffe~278^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12327 $sdffe~279^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12331 $sdffe~280^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12335 $sdffe~281^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12339 $sdffe~282^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12343 $sdffe~283^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12347 $sdffe~286^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12351 $sdffe~275^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12355 $auto$hard_block.cc:122:cell_hard_block$2031.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12359 $auto$hard_block.cc:122:cell_hard_block$2031.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12363 $auto$hard_block.cc:122:cell_hard_block$2031.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12367 $auto$hard_block.cc:122:cell_hard_block$2031.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12371 $auto$hard_block.cc:122:cell_hard_block$2031.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12375 $auto$hard_block.cc:122:cell_hard_block$2031.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12379 $auto$hard_block.cc:122:cell_hard_block$2031.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12381 $dffe~126^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12383 $dffe~126^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12385 $dffe~126^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12387 $dffe~126^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12389 $dffe~126^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12391 $dffe~126^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12393 $dffe~126^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12395 $dffe~126^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12397 $dffe~126^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12399 $dffe~126^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12401 $dffe~134^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12403 $dffe~133^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12407 $sdffe~273^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12411 $sdffe~273^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12415 $sdffe~273^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12419 $sdffe~273^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12423 $sdffe~273^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12427 $sdffe~273^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12431 $sdffe~273^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12435 $sdffce~289^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12439 $sdffce~272^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12441 $dffe~127^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12443 $dffe~127^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12445 $dffe~127^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12447 $dffe~127^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12449 $dffe~127^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12451 $dffe~127^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12453 $dffe~127^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12455 $dffe~127^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12457 $dffe~127^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12459 $dffe~127^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12461 $dffe~127^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12463 $dffe~127^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12465 $dffe~127^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12467 $dffe~127^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12469 $dffe~127^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12471 $dffe~127^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12473 $dffe~127^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12475 $dffe~127^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12477 $dffe~127^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12479 $dffe~127^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12481 $dffe~127^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12483 $dffe~127^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12485 $dffe~127^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12487 $dffe~127^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12489 $dffe~127^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12491 $dffe~127^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12493 $dffe~127^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12495 $dffe~127^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12497 $dffe~127^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12499 $dffe~127^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12501 $dffe~127^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12503 $dffe~127^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12505 $dffe~128^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12507 $dffe~128^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12509 $dffe~128^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12511 $dffe~128^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12513 $dffe~128^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12515 $dffe~128^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12517 $dffe~128^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12519 $dffe~128^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12521 $dffe~128^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12523 $dffe~128^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12525 $dffe~128^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12527 $dffe~128^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12529 $dffe~128^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12531 $dffe~128^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12533 $dffe~128^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12535 $dffe~128^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12537 $dffe~128^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12539 $dffe~128^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12541 $dffe~128^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12543 $dffe~128^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12545 $dffe~128^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12547 $dffe~128^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12549 $dffe~128^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12551 $dffe~128^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12553 $dffe~128^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12555 $dffe~128^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12557 $dffe~128^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12559 $dffe~128^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12561 $dffe~128^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12563 $dffe~128^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12565 $dffe~128^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12567 $dffe~128^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12569 $dffe~129^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12571 $dffe~129^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12573 $dffe~129^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12575 $dffe~129^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12577 $dffe~129^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12579 $dffe~129^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12581 $dffe~129^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12583 $dffe~129^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12585 $dffe~129^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12587 $dffe~129^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12589 $dffe~129^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12591 $dffe~129^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12593 $dffe~129^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12595 $dffe~129^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12597 $dffe~129^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12599 $dffe~129^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12601 $dffe~129^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12603 $dffe~129^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12605 $dffe~129^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12607 $dffe~129^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12609 $dffe~129^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12611 $dffe~129^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12613 $dffe~129^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12615 $dffe~129^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12617 $dffe~129^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12619 $dffe~129^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12621 $dffe~129^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12623 $dffe~129^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12625 $dffe~129^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12627 $dffe~129^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12629 $dffe~129^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12631 $dffe~129^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12633 $dffe~130^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12635 $dffe~130^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12637 $dffe~130^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12639 $dffe~130^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12641 $dffe~130^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12643 $dffe~130^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12645 $dffe~130^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12647 $dffe~130^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12649 $dffe~130^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12651 $dffe~130^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12653 $dffe~130^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12655 $dffe~130^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12657 $dffe~130^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12659 $dffe~130^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12661 $dffe~130^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12663 $dffe~130^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12665 $dffe~130^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12667 $dffe~130^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12669 $dffe~130^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12671 $dffe~130^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12673 $dffe~130^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12675 $dffe~130^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12677 $dffe~130^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12679 $dffe~130^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12681 $dffe~130^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12683 $dffe~130^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12685 $dffe~130^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12687 $dffe~130^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12689 $dffe~130^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12691 $dffe~130^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12693 $dffe~130^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12695 $dffe~130^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12697 $dffe~131^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12699 $dffe~132^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12701 $dffe~138^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12703 $dffe~139^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12707 $auto$hard_block.cc:122:cell_hard_block$2178.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12711 $auto$hard_block.cc:122:cell_hard_block$2178.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12715 $auto$hard_block.cc:122:cell_hard_block$2178.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12719 $auto$hard_block.cc:122:cell_hard_block$2178.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12723 $auto$hard_block.cc:122:cell_hard_block$2178.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12727 $auto$hard_block.cc:122:cell_hard_block$2178.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12731 $auto$hard_block.cc:122:cell_hard_block$2178.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12733 $auto$hard_block.cc:122:cell_hard_block$2033.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12735 $auto$hard_block.cc:122:cell_hard_block$2033.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12737 $auto$hard_block.cc:122:cell_hard_block$2033.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12739 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12741 $auto$hard_block.cc:122:cell_hard_block$2033.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12743 $auto$hard_block.cc:122:cell_hard_block$2033.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12745 $auto$hard_block.cc:122:cell_hard_block$2033.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12747 $auto$hard_block.cc:122:cell_hard_block$2033.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12749 $auto$hard_block.cc:122:cell_hard_block$2033.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12751 $auto$hard_block.cc:122:cell_hard_block$2033.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12753 $auto$hard_block.cc:122:cell_hard_block$2033.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12755 $auto$hard_block.cc:122:cell_hard_block$2033.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12757 $auto$hard_block.cc:122:cell_hard_block$2033.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12759 $auto$hard_block.cc:122:cell_hard_block$2033.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12761 $auto$hard_block.cc:122:cell_hard_block$2033.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12763 $auto$hard_block.cc:122:cell_hard_block$2033.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12765 $auto$hard_block.cc:122:cell_hard_block$2033.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12767 $auto$hard_block.cc:122:cell_hard_block$2033.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12769 $auto$hard_block.cc:122:cell_hard_block$2033.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12771 $auto$hard_block.cc:122:cell_hard_block$2033.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12773 $auto$hard_block.cc:122:cell_hard_block$2033.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12775 $auto$hard_block.cc:122:cell_hard_block$2033.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12777 $auto$hard_block.cc:122:cell_hard_block$2033.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12779 $auto$hard_block.cc:122:cell_hard_block$2033.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12781 $auto$hard_block.cc:122:cell_hard_block$2033.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12783 $auto$hard_block.cc:122:cell_hard_block$2033.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12785 $auto$hard_block.cc:122:cell_hard_block$2033.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12787 $auto$hard_block.cc:122:cell_hard_block$2033.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12789 $auto$hard_block.cc:122:cell_hard_block$2033.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12791 $auto$hard_block.cc:122:cell_hard_block$2033.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12793 $auto$hard_block.cc:122:cell_hard_block$2033.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12795 $dffe~12^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12797 $auto$hard_block.cc:122:cell_hard_block$3273.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12799 $auto$hard_block.cc:122:cell_hard_block$3273.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12801 $auto$hard_block.cc:122:cell_hard_block$3273.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12803 $auto$hard_block.cc:122:cell_hard_block$3273.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12805 $auto$hard_block.cc:122:cell_hard_block$3273.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12807 $auto$hard_block.cc:122:cell_hard_block$3273.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12809 $auto$hard_block.cc:122:cell_hard_block$3273.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12811 $dffe~14^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12813 $dffe~14^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12815 $dffe~14^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12817 $dffe~14^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12819 $dffe~14^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12821 $dffe~14^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12823 $auto$hard_block.cc:122:cell_hard_block$2177.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12825 $auto$hard_block.cc:122:cell_hard_block$2177.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12827 $auto$hard_block.cc:122:cell_hard_block$2177.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12829 $auto$hard_block.cc:122:cell_hard_block$2177.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12831 $auto$hard_block.cc:122:cell_hard_block$2177.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12833 $auto$hard_block.cc:122:cell_hard_block$2177.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12835 $auto$hard_block.cc:122:cell_hard_block$2177.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12837 $auto$hard_block.cc:122:cell_hard_block$2177.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12839 $auto$hard_block.cc:122:cell_hard_block$2177.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12841 $auto$hard_block.cc:122:cell_hard_block$2177.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12843 $auto$hard_block.cc:122:cell_hard_block$2177.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12845 $auto$hard_block.cc:122:cell_hard_block$2177.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12847 $auto$hard_block.cc:122:cell_hard_block$2177.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12849 $auto$hard_block.cc:122:cell_hard_block$2177.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12851 $auto$hard_block.cc:122:cell_hard_block$2177.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12853 $auto$hard_block.cc:122:cell_hard_block$2177.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12855 $auto$hard_block.cc:122:cell_hard_block$2177.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12857 $auto$hard_block.cc:122:cell_hard_block$2177.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12859 $auto$hard_block.cc:122:cell_hard_block$2177.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12861 $auto$hard_block.cc:122:cell_hard_block$2177.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12863 $auto$hard_block.cc:122:cell_hard_block$2177.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12865 $auto$hard_block.cc:122:cell_hard_block$2177.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12867 $auto$hard_block.cc:122:cell_hard_block$2177.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12869 $auto$hard_block.cc:122:cell_hard_block$2177.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12871 $auto$hard_block.cc:122:cell_hard_block$2177.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12873 $auto$hard_block.cc:122:cell_hard_block$2177.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12875 $auto$hard_block.cc:122:cell_hard_block$2177.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12877 $auto$hard_block.cc:122:cell_hard_block$2177.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12879 $auto$hard_block.cc:122:cell_hard_block$2177.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12881 $auto$hard_block.cc:122:cell_hard_block$2177.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12883 $auto$hard_block.cc:122:cell_hard_block$2177.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12885 $auto$hard_block.cc:122:cell_hard_block$2177.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12887 $auto$hard_block.cc:122:cell_hard_block$3274.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12889 $auto$hard_block.cc:122:cell_hard_block$3274.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12891 $auto$hard_block.cc:122:cell_hard_block$3274.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12893 $auto$hard_block.cc:122:cell_hard_block$3274.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12895 $auto$hard_block.cc:122:cell_hard_block$3274.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12897 $auto$hard_block.cc:122:cell_hard_block$3274.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12899 $auto$hard_block.cc:122:cell_hard_block$3274.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12901 $auto$hard_block.cc:122:cell_hard_block$3274.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12903 $auto$hard_block.cc:122:cell_hard_block$3274.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12905 $auto$hard_block.cc:122:cell_hard_block$3274.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12907 $auto$hard_block.cc:122:cell_hard_block$3274.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12909 $auto$hard_block.cc:122:cell_hard_block$3274.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12911 $auto$hard_block.cc:122:cell_hard_block$3274.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12913 $auto$hard_block.cc:122:cell_hard_block$3274.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12915 $auto$hard_block.cc:122:cell_hard_block$3274.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12917 $auto$hard_block.cc:122:cell_hard_block$3274.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12919 $auto$hard_block.cc:122:cell_hard_block$3274.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12921 $auto$hard_block.cc:122:cell_hard_block$3274.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12923 $auto$hard_block.cc:122:cell_hard_block$3274.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12925 $auto$hard_block.cc:122:cell_hard_block$3274.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12927 $auto$hard_block.cc:122:cell_hard_block$3274.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12929 $auto$hard_block.cc:122:cell_hard_block$3274.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12931 $auto$hard_block.cc:122:cell_hard_block$3274.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12933 $auto$hard_block.cc:122:cell_hard_block$3274.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12935 $auto$hard_block.cc:122:cell_hard_block$3274.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12937 $auto$hard_block.cc:122:cell_hard_block$3274.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12939 $auto$hard_block.cc:122:cell_hard_block$3274.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12941 $auto$hard_block.cc:122:cell_hard_block$3274.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12943 $auto$hard_block.cc:122:cell_hard_block$3274.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12945 $auto$hard_block.cc:122:cell_hard_block$3274.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12947 $auto$hard_block.cc:122:cell_hard_block$3274.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12949 $auto$hard_block.cc:122:cell_hard_block$3274.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12953 $sdffe~15^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12957 $sdffe~287^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12959 $auto$simplemap.cc:248:simplemap_eqne$7289[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$12961 $sdff~288^Q~1 re clk 0 

.names $dffe~8^Q~9 $auto$rtlil.cc:3203:MuxGate$10139 $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10141 
1-0 1 
-11 1 

.names $dffe~8^Q~0 $auto$rtlil.cc:3203:MuxGate$10143 $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10145 
1-0 1 
-11 1 

.names $dffe~8^Q~1 $auto$rtlil.cc:3203:MuxGate$10147 $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10149 
1-0 1 
-11 1 

.names $dffe~8^Q~2 $auto$rtlil.cc:3203:MuxGate$10151 $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10153 
1-0 1 
-11 1 

.names $dffe~8^Q~3 $auto$rtlil.cc:3203:MuxGate$10155 $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10157 
1-0 1 
-11 1 

.names $dffe~8^Q~4 $auto$rtlil.cc:3203:MuxGate$10159 $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10161 
1-0 1 
-11 1 

.names $dffe~8^Q~5 $auto$rtlil.cc:3203:MuxGate$10163 $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10165 
1-0 1 
-11 1 

.names $dffe~8^Q~6 $auto$rtlil.cc:3203:MuxGate$10167 $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10169 
1-0 1 
-11 1 

.names $dffe~8^Q~7 $auto$rtlil.cc:3203:MuxGate$10171 $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10173 
1-0 1 
-11 1 

.names $dffe~8^Q~8 $auto$rtlil.cc:3203:MuxGate$10175 $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10177 
1-0 1 
-11 1 

.names $dffe~137^Q~0 $or~319^Y~0 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10247 
1-0 1 
-11 1 

.names $dffe~137^Q~1 $or~319^Y~1 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10249 
1-0 1 
-11 1 

.names $dffe~137^Q~2 $or~319^Y~2 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10251 
1-0 1 
-11 1 

.names $dffe~137^Q~3 $or~319^Y~3 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10253 
1-0 1 
-11 1 

.names $dffe~137^Q~4 $or~319^Y~4 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10255 
1-0 1 
-11 1 

.names $dffe~137^Q~5 $or~319^Y~5 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10257 
1-0 1 
-11 1 

.names $dffe~136^Q~0 $dffe~137^Q~0 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10259 
1-0 1 
-11 1 

.names $dffe~136^Q~1 $dffe~137^Q~1 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10261 
1-0 1 
-11 1 

.names $dffe~136^Q~2 $dffe~137^Q~2 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10263 
1-0 1 
-11 1 

.names $dffe~136^Q~3 $dffe~137^Q~3 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10265 
1-0 1 
-11 1 

.names $dffe~136^Q~4 $dffe~137^Q~4 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10267 
1-0 1 
-11 1 

.names $dffe~136^Q~5 $dffe~137^Q~5 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10269 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[31] $sub~27^MIN~64-32[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$10295 
1-0 1 
-11 1 

.names $dffe~142^Q~0 $dffe~143^Q~0 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10299 
1-0 1 
-11 1 

.names $sdffe~269^Q~0 $and~80^Y~0 $and~107^Y~0 $auto$rtlil.cc:3203:MuxGate$10451 
1-0 1 
-11 1 

.names $sdffe~269^Q~1 $and~80^Y~1 $and~107^Y~0 $auto$rtlil.cc:3203:MuxGate$10455 
1-0 1 
-11 1 

.names $sdffe~269^Q~2 $and~80^Y~2 $and~107^Y~0 $auto$rtlil.cc:3203:MuxGate$10459 
1-0 1 
-11 1 

.names $sdffe~269^Q~3 $and~80^Y~3 $and~107^Y~0 $auto$rtlil.cc:3203:MuxGate$10463 
1-0 1 
-11 1 

.names $sdffe~269^Q~4 $and~80^Y~4 $and~107^Y~0 $auto$rtlil.cc:3203:MuxGate$10467 
1-0 1 
-11 1 

.names $sdffe~269^Q~5 $and~80^Y~5 $and~107^Y~0 $auto$rtlil.cc:3203:MuxGate$10471 
1-0 1 
-11 1 

.names $sdffe~269^Q~6 $and~80^Y~6 $and~107^Y~0 $auto$rtlil.cc:3203:MuxGate$10475 
1-0 1 
-11 1 

.names $sdffe~271^Q~0 $mux~359^Y~0 $reduce_bool~292^Y~0 $auto$rtlil.cc:3203:MuxGate$10495 
1-0 1 
-11 1 

.names $dffe~144^Q~0 $eq~301^Y~0 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10499 
1-0 1 
-11 1 

.names $dffe~143^Q~0 $mux~359^Y~0 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10519 
1-0 1 
-11 1 

.names $dffe~135^Q~0 $dffe~144^Q~0 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10649 
1-0 1 
-11 1 

.names $sdffce~290^Q~0 $auto$rtlil.cc:3203:MuxGate$10651 $reduce_bool~291^Y~0 $auto$rtlil.cc:3203:MuxGate$10653 
1-0 1 
-11 1 

.names $dffe~140^Q~0 $dffe~141^Q~0 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10655 
1-0 1 
-11 1 

.names $dffe~140^Q~1 $dffe~141^Q~1 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10657 
1-0 1 
-11 1 

.names $dffe~140^Q~2 $dffe~141^Q~2 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10659 
1-0 1 
-11 1 

.names $dffe~140^Q~3 $dffe~141^Q~3 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10661 
1-0 1 
-11 1 

.names $dffe~140^Q~4 $dffe~141^Q~4 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10663 
1-0 1 
-11 1 

.names $dffe~140^Q~5 $dffe~141^Q~5 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10665 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.B[0] $add~2^ADD~63-1[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10797 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.B[1] $add~2^ADD~63-2[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10799 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.B[2] $add~2^ADD~63-3[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10801 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.B[3] $add~2^ADD~63-4[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10803 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.B[4] $add~2^ADD~63-5[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10805 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.B[5] $add~2^ADD~63-6[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10807 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.B[6] $add~2^ADD~63-7[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$10809 
1-0 1 
-11 1 

.names $dffe~141^Q~0 $or~318^Y~0 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10913 
1-0 1 
-11 1 

.names $dffe~141^Q~1 $or~318^Y~1 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10915 
1-0 1 
-11 1 

.names $dffe~141^Q~2 $or~318^Y~2 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10917 
1-0 1 
-11 1 

.names $dffe~141^Q~3 $or~318^Y~3 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10919 
1-0 1 
-11 1 

.names $dffe~141^Q~4 $or~318^Y~4 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10921 
1-0 1 
-11 1 

.names $dffe~141^Q~5 $or~318^Y~5 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$10923 
1-0 1 
-11 1 

.names $dffe~367^Q~0 $mul~368-0[0] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11547 
1-0 1 
-11 1 

.names $dffe~367^Q~1 $mul~368-0[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11549 
1-0 1 
-11 1 

.names $dffe~367^Q~2 $mul~368-0[2] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11551 
1-0 1 
-11 1 

.names $dffe~367^Q~3 $mul~368-0[3] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11553 
1-0 1 
-11 1 

.names $dffe~367^Q~4 $mul~368-0[4] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11555 
1-0 1 
-11 1 

.names $dffe~367^Q~5 $mul~368-0[5] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11557 
1-0 1 
-11 1 

.names $dffe~367^Q~6 $mul~368-0[6] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11559 
1-0 1 
-11 1 

.names $dffe~367^Q~7 $mul~368-0[7] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11561 
1-0 1 
-11 1 

.names $dffe~367^Q~8 $mul~368-0[8] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11563 
1-0 1 
-11 1 

.names $dffe~367^Q~9 $mul~368-0[9] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11565 
1-0 1 
-11 1 

.names $dffe~367^Q~10 $mul~368-0[10] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11567 
1-0 1 
-11 1 

.names $dffe~367^Q~11 $mul~368-0[11] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11569 
1-0 1 
-11 1 

.names $dffe~367^Q~12 $mul~368-0[12] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11571 
1-0 1 
-11 1 

.names $dffe~367^Q~13 $mul~368-0[13] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11573 
1-0 1 
-11 1 

.names $dffe~367^Q~14 $mul~368-0[14] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11575 
1-0 1 
-11 1 

.names $dffe~367^Q~15 $mul~368-0[15] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11577 
1-0 1 
-11 1 

.names $dffe~367^Q~16 $mul~368-0[16] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11579 
1-0 1 
-11 1 

.names $dffe~367^Q~17 $mul~368-0[17] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11581 
1-0 1 
-11 1 

.names $dffe~367^Q~18 $mul~368-0[18] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11583 
1-0 1 
-11 1 

.names $dffe~367^Q~19 $mul~368-0[19] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11585 
1-0 1 
-11 1 

.names $dffe~367^Q~20 $mul~368-0[20] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11587 
1-0 1 
-11 1 

.names $dffe~367^Q~21 $mul~368-0[21] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11589 
1-0 1 
-11 1 

.names $dffe~367^Q~22 $mul~368-0[22] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11591 
1-0 1 
-11 1 

.names $dffe~367^Q~23 $mul~368-0[23] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11593 
1-0 1 
-11 1 

.names $dffe~367^Q~24 $mul~368-0[24] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11595 
1-0 1 
-11 1 

.names $dffe~367^Q~25 $mul~368-0[25] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11597 
1-0 1 
-11 1 

.names $dffe~367^Q~26 $mul~368-0[26] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11599 
1-0 1 
-11 1 

.names $dffe~367^Q~27 $mul~368-add1-1[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11601 
1-0 1 
-11 1 

.names $dffe~367^Q~28 $mul~368-add1-2[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11603 
1-0 1 
-11 1 

.names $dffe~367^Q~29 $mul~368-add1-3[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11605 
1-0 1 
-11 1 

.names $dffe~367^Q~30 $mul~368-add1-4[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11607 
1-0 1 
-11 1 

.names $dffe~367^Q~31 $mul~368-add1-5[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11609 
1-0 1 
-11 1 

.names $dffe~367^Q~32 $mul~368-add1-6[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11611 
1-0 1 
-11 1 

.names $dffe~367^Q~33 $mul~368-add1-7[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11613 
1-0 1 
-11 1 

.names $dffe~367^Q~34 $mul~368-add1-8[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11615 
1-0 1 
-11 1 

.names $dffe~367^Q~35 $mul~368-add1-9[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11617 
1-0 1 
-11 1 

.names $dffe~367^Q~36 $mul~368-add1-10[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11619 
1-0 1 
-11 1 

.names $dffe~367^Q~37 $mul~368-add1-11[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11621 
1-0 1 
-11 1 

.names $dffe~367^Q~38 $mul~368-add1-12[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11623 
1-0 1 
-11 1 

.names $dffe~367^Q~39 $mul~368-add1-13[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11625 
1-0 1 
-11 1 

.names $dffe~367^Q~40 $mul~368-add1-14[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11627 
1-0 1 
-11 1 

.names $dffe~367^Q~41 $mul~368-add1-15[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11629 
1-0 1 
-11 1 

.names $dffe~367^Q~42 $mul~368-add1-16[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11631 
1-0 1 
-11 1 

.names $dffe~367^Q~43 $mul~368-add1-17[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11633 
1-0 1 
-11 1 

.names $dffe~367^Q~44 $mul~368-add1-18[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11635 
1-0 1 
-11 1 

.names $dffe~367^Q~45 $mul~368-add1-19[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11637 
1-0 1 
-11 1 

.names $dffe~367^Q~46 $mul~368-add1-20[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11639 
1-0 1 
-11 1 

.names $dffe~367^Q~47 $mul~368-add1-21[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11641 
1-0 1 
-11 1 

.names $dffe~367^Q~48 $mul~368-add1-22[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11643 
1-0 1 
-11 1 

.names $dffe~367^Q~49 $mul~368-add1-23[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11645 
1-0 1 
-11 1 

.names $dffe~367^Q~50 $mul~368-add1-24[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11647 
1-0 1 
-11 1 

.names $dffe~367^Q~51 $mul~368-add1-25[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11649 
1-0 1 
-11 1 

.names $dffe~367^Q~52 $mul~368-add1-26[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11651 
1-0 1 
-11 1 

.names $dffe~367^Q~53 $mul~368-add1-27[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11653 
1-0 1 
-11 1 

.names $dffe~367^Q~54 $mul~368-add1-28[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11655 
1-0 1 
-11 1 

.names $dffe~367^Q~55 $mul~368-add1-29[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11657 
1-0 1 
-11 1 

.names $dffe~367^Q~56 $mul~368-add1-30[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11659 
1-0 1 
-11 1 

.names $dffe~367^Q~57 $mul~368-add1-31[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11661 
1-0 1 
-11 1 

.names $dffe~367^Q~58 $mul~368-add1-32[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11663 
1-0 1 
-11 1 

.names $dffe~367^Q~59 $mul~368-add1-33[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11665 
1-0 1 
-11 1 

.names $dffe~367^Q~60 $mul~368-add1-34[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11667 
1-0 1 
-11 1 

.names $dffe~367^Q~61 $mul~368-add1-35[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11669 
1-0 1 
-11 1 

.names $dffe~367^Q~62 $mul~368-add1-36[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11671 
1-0 1 
-11 1 

.names $dffe~367^Q~63 $mul~368-add1-37[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$11673 
1-0 1 
-11 1 

.names $sdffe~276^Q~0 $mux~329^Y~0 $ne~294^Y~0 $auto$rtlil.cc:3203:MuxGate$12305 
1-0 1 
-11 1 

.names $sdffe~285^Q~0 $mux~339^Y~0 $ne~294^Y~0 $auto$rtlil.cc:3203:MuxGate$12309 
1-0 1 
-11 1 

.names $sdffe~284^Q~0 $mux~321^Y~0 $ne~294^Y~0 $auto$rtlil.cc:3203:MuxGate$12313 
1-0 1 
-11 1 

.names $sdffe~277^Q~0 $mux~328^Y~0 $ne~294^Y~0 $auto$rtlil.cc:3203:MuxGate$12317 
1-0 1 
-11 1 

.names $sdffe~278^Q~0 $mux~327^Y~0 $ne~294^Y~0 $auto$rtlil.cc:3203:MuxGate$12321 
1-0 1 
-11 1 

.names $sdffe~279^Q~0 $mux~326^Y~0 $ne~294^Y~0 $auto$rtlil.cc:3203:MuxGate$12325 
1-0 1 
-11 1 

.names $sdffe~280^Q~0 $mux~325^Y~0 $ne~294^Y~0 $auto$rtlil.cc:3203:MuxGate$12329 
1-0 1 
-11 1 

.names $sdffe~281^Q~0 $mux~324^Y~0 $ne~294^Y~0 $auto$rtlil.cc:3203:MuxGate$12333 
1-0 1 
-11 1 

.names $sdffe~282^Q~0 $mux~323^Y~0 $ne~294^Y~0 $auto$rtlil.cc:3203:MuxGate$12337 
1-0 1 
-11 1 

.names $sdffe~283^Q~0 $mux~322^Y~0 $ne~294^Y~0 $auto$rtlil.cc:3203:MuxGate$12341 
1-0 1 
-11 1 

.names $sdffe~286^Q~0 $mux~338^Y~0 $ne~294^Y~0 $auto$rtlil.cc:3203:MuxGate$12345 
1-0 1 
-11 1 

.names $sdffe~275^Q~0 $mux~330^Y~0 $reduce_bool~293^Y~0 $auto$rtlil.cc:3203:MuxGate$12349 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[0] $add~75^ADD~56-1[1] $and~124^Y~0 $auto$rtlil.cc:3203:MuxGate$12353 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[1] $add~75^ADD~56-2[1] $and~124^Y~0 $auto$rtlil.cc:3203:MuxGate$12357 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[2] $add~75^ADD~56-3[1] $and~124^Y~0 $auto$rtlil.cc:3203:MuxGate$12361 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[3] $add~75^ADD~56-4[1] $and~124^Y~0 $auto$rtlil.cc:3203:MuxGate$12365 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[4] $add~75^ADD~56-5[1] $and~124^Y~0 $auto$rtlil.cc:3203:MuxGate$12369 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[5] $add~75^ADD~56-6[1] $and~124^Y~0 $auto$rtlil.cc:3203:MuxGate$12373 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[6] $add~75^ADD~56-7[1] $and~124^Y~0 $auto$rtlil.cc:3203:MuxGate$12377 
1-0 1 
-11 1 

.names $dffe~126^Q~0 $add~76^ADD~58-1[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12381 
1-0 1 
-11 1 

.names $dffe~126^Q~1 $add~76^ADD~58-2[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12383 
1-0 1 
-11 1 

.names $dffe~126^Q~2 $add~76^ADD~58-3[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12385 
1-0 1 
-11 1 

.names $dffe~126^Q~3 $add~76^ADD~58-4[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12387 
1-0 1 
-11 1 

.names $dffe~126^Q~4 $add~76^ADD~58-5[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12389 
1-0 1 
-11 1 

.names $dffe~126^Q~5 $add~76^ADD~58-6[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12391 
1-0 1 
-11 1 

.names $dffe~126^Q~6 $add~76^ADD~58-7[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12393 
1-0 1 
-11 1 

.names $dffe~126^Q~7 $add~76^ADD~58-8[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12395 
1-0 1 
-11 1 

.names $dffe~126^Q~8 $add~76^ADD~58-9[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12397 
1-0 1 
-11 1 

.names $dffe~126^Q~9 $add~76^ADD~58-10[1] $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12399 
1-0 1 
-11 1 

.names $dffe~134^Q~0 $or~316^Y~0 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12401 
1-0 1 
-11 1 

.names $dffe~133^Q~0 $dffe~134^Q~0 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12403 
1-0 1 
-11 1 

.names $sdffe~273^Q~0 $and~79^Y~0 $and~116^Y~0 $auto$rtlil.cc:3203:MuxGate$12405 
1-0 1 
-11 1 

.names $sdffe~273^Q~1 $and~79^Y~1 $and~116^Y~0 $auto$rtlil.cc:3203:MuxGate$12409 
1-0 1 
-11 1 

.names $sdffe~273^Q~2 $and~79^Y~2 $and~116^Y~0 $auto$rtlil.cc:3203:MuxGate$12413 
1-0 1 
-11 1 

.names $sdffe~273^Q~3 $and~79^Y~3 $and~116^Y~0 $auto$rtlil.cc:3203:MuxGate$12417 
1-0 1 
-11 1 

.names $sdffe~273^Q~4 $and~79^Y~4 $and~116^Y~0 $auto$rtlil.cc:3203:MuxGate$12421 
1-0 1 
-11 1 

.names $sdffe~273^Q~5 $and~79^Y~5 $and~116^Y~0 $auto$rtlil.cc:3203:MuxGate$12425 
1-0 1 
-11 1 

.names $sdffe~273^Q~6 $and~79^Y~6 $and~116^Y~0 $auto$rtlil.cc:3203:MuxGate$12429 
1-0 1 
-11 1 

.names $sdffce~289^Q~0 $auto$rtlil.cc:3203:MuxGate$12433 $reduce_bool~291^Y~0 $auto$rtlil.cc:3203:MuxGate$12435 
1-0 1 
-11 1 

.names $sdffce~272^Q~0 $auto$rtlil.cc:3203:MuxGate$12437 $and~101^Y~0 $auto$rtlil.cc:3203:MuxGate$12439 
1-0 1 
-11 1 

.names $dffe~127^Q~0 $dffe~128^Q~0 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12441 
1-0 1 
-11 1 

.names $dffe~127^Q~1 $dffe~128^Q~1 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12443 
1-0 1 
-11 1 

.names $dffe~127^Q~2 $dffe~128^Q~2 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12445 
1-0 1 
-11 1 

.names $dffe~127^Q~3 $dffe~128^Q~3 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12447 
1-0 1 
-11 1 

.names $dffe~127^Q~4 $dffe~128^Q~4 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12449 
1-0 1 
-11 1 

.names $dffe~127^Q~5 $dffe~128^Q~5 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12451 
1-0 1 
-11 1 

.names $dffe~127^Q~6 $dffe~128^Q~6 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12453 
1-0 1 
-11 1 

.names $dffe~127^Q~7 $dffe~128^Q~7 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12455 
1-0 1 
-11 1 

.names $dffe~127^Q~8 $dffe~128^Q~8 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12457 
1-0 1 
-11 1 

.names $dffe~127^Q~9 $dffe~128^Q~9 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12459 
1-0 1 
-11 1 

.names $dffe~127^Q~10 $dffe~128^Q~10 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12461 
1-0 1 
-11 1 

.names $dffe~127^Q~11 $dffe~128^Q~11 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12463 
1-0 1 
-11 1 

.names $dffe~127^Q~12 $dffe~128^Q~12 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12465 
1-0 1 
-11 1 

.names $dffe~127^Q~13 $dffe~128^Q~13 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12467 
1-0 1 
-11 1 

.names $dffe~127^Q~14 $dffe~128^Q~14 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12469 
1-0 1 
-11 1 

.names $dffe~127^Q~15 $dffe~128^Q~15 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12471 
1-0 1 
-11 1 

.names $dffe~127^Q~16 $dffe~128^Q~16 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12473 
1-0 1 
-11 1 

.names $dffe~127^Q~17 $dffe~128^Q~17 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12475 
1-0 1 
-11 1 

.names $dffe~127^Q~18 $dffe~128^Q~18 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12477 
1-0 1 
-11 1 

.names $dffe~127^Q~19 $dffe~128^Q~19 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12479 
1-0 1 
-11 1 

.names $dffe~127^Q~20 $dffe~128^Q~20 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12481 
1-0 1 
-11 1 

.names $dffe~127^Q~21 $dffe~128^Q~21 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12483 
1-0 1 
-11 1 

.names $dffe~127^Q~22 $dffe~128^Q~22 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12485 
1-0 1 
-11 1 

.names $dffe~127^Q~23 $dffe~128^Q~23 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12487 
1-0 1 
-11 1 

.names $dffe~127^Q~24 $dffe~128^Q~24 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12489 
1-0 1 
-11 1 

.names $dffe~127^Q~25 $dffe~128^Q~25 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12491 
1-0 1 
-11 1 

.names $dffe~127^Q~26 $dffe~128^Q~26 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12493 
1-0 1 
-11 1 

.names $dffe~127^Q~27 $dffe~128^Q~27 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12495 
1-0 1 
-11 1 

.names $dffe~127^Q~28 $dffe~128^Q~28 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12497 
1-0 1 
-11 1 

.names $dffe~127^Q~29 $dffe~128^Q~29 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12499 
1-0 1 
-11 1 

.names $dffe~127^Q~30 $dffe~128^Q~30 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12501 
1-0 1 
-11 1 

.names $dffe~127^Q~31 $dffe~128^Q~31 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12503 
1-0 1 
-11 1 

.names $dffe~128^Q~0 input_stream_s_dout~32 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12505 
1-0 1 
-11 1 

.names $dffe~128^Q~1 input_stream_s_dout~33 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12507 
1-0 1 
-11 1 

.names $dffe~128^Q~2 input_stream_s_dout~34 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12509 
1-0 1 
-11 1 

.names $dffe~128^Q~3 input_stream_s_dout~35 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12511 
1-0 1 
-11 1 

.names $dffe~128^Q~4 input_stream_s_dout~36 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12513 
1-0 1 
-11 1 

.names $dffe~128^Q~5 input_stream_s_dout~37 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12515 
1-0 1 
-11 1 

.names $dffe~128^Q~6 input_stream_s_dout~38 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12517 
1-0 1 
-11 1 

.names $dffe~128^Q~7 input_stream_s_dout~39 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12519 
1-0 1 
-11 1 

.names $dffe~128^Q~8 input_stream_s_dout~40 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12521 
1-0 1 
-11 1 

.names $dffe~128^Q~9 input_stream_s_dout~41 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12523 
1-0 1 
-11 1 

.names $dffe~128^Q~10 input_stream_s_dout~42 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12525 
1-0 1 
-11 1 

.names $dffe~128^Q~11 input_stream_s_dout~43 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12527 
1-0 1 
-11 1 

.names $dffe~128^Q~12 input_stream_s_dout~44 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12529 
1-0 1 
-11 1 

.names $dffe~128^Q~13 input_stream_s_dout~45 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12531 
1-0 1 
-11 1 

.names $dffe~128^Q~14 input_stream_s_dout~46 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12533 
1-0 1 
-11 1 

.names $dffe~128^Q~15 input_stream_s_dout~47 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12535 
1-0 1 
-11 1 

.names $dffe~128^Q~16 input_stream_s_dout~48 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12537 
1-0 1 
-11 1 

.names $dffe~128^Q~17 input_stream_s_dout~49 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12539 
1-0 1 
-11 1 

.names $dffe~128^Q~18 input_stream_s_dout~50 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12541 
1-0 1 
-11 1 

.names $dffe~128^Q~19 input_stream_s_dout~51 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12543 
1-0 1 
-11 1 

.names $dffe~128^Q~20 input_stream_s_dout~52 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12545 
1-0 1 
-11 1 

.names $dffe~128^Q~21 input_stream_s_dout~53 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12547 
1-0 1 
-11 1 

.names $dffe~128^Q~22 input_stream_s_dout~54 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12549 
1-0 1 
-11 1 

.names $dffe~128^Q~23 input_stream_s_dout~55 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12551 
1-0 1 
-11 1 

.names $dffe~128^Q~24 input_stream_s_dout~56 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12553 
1-0 1 
-11 1 

.names $dffe~128^Q~25 input_stream_s_dout~57 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12555 
1-0 1 
-11 1 

.names $dffe~128^Q~26 input_stream_s_dout~58 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12557 
1-0 1 
-11 1 

.names $dffe~128^Q~27 input_stream_s_dout~59 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12559 
1-0 1 
-11 1 

.names $dffe~128^Q~28 input_stream_s_dout~60 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12561 
1-0 1 
-11 1 

.names $dffe~128^Q~29 input_stream_s_dout~61 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12563 
1-0 1 
-11 1 

.names $dffe~128^Q~30 input_stream_s_dout~62 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12565 
1-0 1 
-11 1 

.names $dffe~128^Q~31 input_stream_s_dout~63 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12567 
1-0 1 
-11 1 

.names $dffe~129^Q~0 $dffe~130^Q~0 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12569 
1-0 1 
-11 1 

.names $dffe~129^Q~1 $dffe~130^Q~1 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12571 
1-0 1 
-11 1 

.names $dffe~129^Q~2 $dffe~130^Q~2 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12573 
1-0 1 
-11 1 

.names $dffe~129^Q~3 $dffe~130^Q~3 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12575 
1-0 1 
-11 1 

.names $dffe~129^Q~4 $dffe~130^Q~4 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12577 
1-0 1 
-11 1 

.names $dffe~129^Q~5 $dffe~130^Q~5 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12579 
1-0 1 
-11 1 

.names $dffe~129^Q~6 $dffe~130^Q~6 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12581 
1-0 1 
-11 1 

.names $dffe~129^Q~7 $dffe~130^Q~7 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12583 
1-0 1 
-11 1 

.names $dffe~129^Q~8 $dffe~130^Q~8 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12585 
1-0 1 
-11 1 

.names $dffe~129^Q~9 $dffe~130^Q~9 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12587 
1-0 1 
-11 1 

.names $dffe~129^Q~10 $dffe~130^Q~10 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12589 
1-0 1 
-11 1 

.names $dffe~129^Q~11 $dffe~130^Q~11 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12591 
1-0 1 
-11 1 

.names $dffe~129^Q~12 $dffe~130^Q~12 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12593 
1-0 1 
-11 1 

.names $dffe~129^Q~13 $dffe~130^Q~13 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12595 
1-0 1 
-11 1 

.names $dffe~129^Q~14 $dffe~130^Q~14 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12597 
1-0 1 
-11 1 

.names $dffe~129^Q~15 $dffe~130^Q~15 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12599 
1-0 1 
-11 1 

.names $dffe~129^Q~16 $dffe~130^Q~16 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12601 
1-0 1 
-11 1 

.names $dffe~129^Q~17 $dffe~130^Q~17 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12603 
1-0 1 
-11 1 

.names $dffe~129^Q~18 $dffe~130^Q~18 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12605 
1-0 1 
-11 1 

.names $dffe~129^Q~19 $dffe~130^Q~19 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12607 
1-0 1 
-11 1 

.names $dffe~129^Q~20 $dffe~130^Q~20 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12609 
1-0 1 
-11 1 

.names $dffe~129^Q~21 $dffe~130^Q~21 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12611 
1-0 1 
-11 1 

.names $dffe~129^Q~22 $dffe~130^Q~22 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12613 
1-0 1 
-11 1 

.names $dffe~129^Q~23 $dffe~130^Q~23 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12615 
1-0 1 
-11 1 

.names $dffe~129^Q~24 $dffe~130^Q~24 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12617 
1-0 1 
-11 1 

.names $dffe~129^Q~25 $dffe~130^Q~25 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12619 
1-0 1 
-11 1 

.names $dffe~129^Q~26 $dffe~130^Q~26 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12621 
1-0 1 
-11 1 

.names $dffe~129^Q~27 $dffe~130^Q~27 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12623 
1-0 1 
-11 1 

.names $dffe~129^Q~28 $dffe~130^Q~28 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12625 
1-0 1 
-11 1 

.names $dffe~129^Q~29 $dffe~130^Q~29 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12627 
1-0 1 
-11 1 

.names $dffe~129^Q~30 $dffe~130^Q~30 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12629 
1-0 1 
-11 1 

.names $dffe~129^Q~31 $dffe~130^Q~31 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12631 
1-0 1 
-11 1 

.names $dffe~130^Q~0 input_stream_s_dout~0 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12633 
1-0 1 
-11 1 

.names $dffe~130^Q~1 input_stream_s_dout~1 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12635 
1-0 1 
-11 1 

.names $dffe~130^Q~2 input_stream_s_dout~2 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12637 
1-0 1 
-11 1 

.names $dffe~130^Q~3 input_stream_s_dout~3 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12639 
1-0 1 
-11 1 

.names $dffe~130^Q~4 input_stream_s_dout~4 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12641 
1-0 1 
-11 1 

.names $dffe~130^Q~5 input_stream_s_dout~5 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12643 
1-0 1 
-11 1 

.names $dffe~130^Q~6 input_stream_s_dout~6 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12645 
1-0 1 
-11 1 

.names $dffe~130^Q~7 input_stream_s_dout~7 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12647 
1-0 1 
-11 1 

.names $dffe~130^Q~8 input_stream_s_dout~8 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12649 
1-0 1 
-11 1 

.names $dffe~130^Q~9 input_stream_s_dout~9 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12651 
1-0 1 
-11 1 

.names $dffe~130^Q~10 input_stream_s_dout~10 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12653 
1-0 1 
-11 1 

.names $dffe~130^Q~11 input_stream_s_dout~11 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12655 
1-0 1 
-11 1 

.names $dffe~130^Q~12 input_stream_s_dout~12 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12657 
1-0 1 
-11 1 

.names $dffe~130^Q~13 input_stream_s_dout~13 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12659 
1-0 1 
-11 1 

.names $dffe~130^Q~14 input_stream_s_dout~14 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12661 
1-0 1 
-11 1 

.names $dffe~130^Q~15 input_stream_s_dout~15 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12663 
1-0 1 
-11 1 

.names $dffe~130^Q~16 input_stream_s_dout~16 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12665 
1-0 1 
-11 1 

.names $dffe~130^Q~17 input_stream_s_dout~17 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12667 
1-0 1 
-11 1 

.names $dffe~130^Q~18 input_stream_s_dout~18 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12669 
1-0 1 
-11 1 

.names $dffe~130^Q~19 input_stream_s_dout~19 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12671 
1-0 1 
-11 1 

.names $dffe~130^Q~20 input_stream_s_dout~20 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12673 
1-0 1 
-11 1 

.names $dffe~130^Q~21 input_stream_s_dout~21 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12675 
1-0 1 
-11 1 

.names $dffe~130^Q~22 input_stream_s_dout~22 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12677 
1-0 1 
-11 1 

.names $dffe~130^Q~23 input_stream_s_dout~23 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12679 
1-0 1 
-11 1 

.names $dffe~130^Q~24 input_stream_s_dout~24 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12681 
1-0 1 
-11 1 

.names $dffe~130^Q~25 input_stream_s_dout~25 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12683 
1-0 1 
-11 1 

.names $dffe~130^Q~26 input_stream_s_dout~26 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12685 
1-0 1 
-11 1 

.names $dffe~130^Q~27 input_stream_s_dout~27 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12687 
1-0 1 
-11 1 

.names $dffe~130^Q~28 input_stream_s_dout~28 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12689 
1-0 1 
-11 1 

.names $dffe~130^Q~29 input_stream_s_dout~29 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12691 
1-0 1 
-11 1 

.names $dffe~130^Q~30 input_stream_s_dout~30 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12693 
1-0 1 
-11 1 

.names $dffe~130^Q~31 input_stream_s_dout~31 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12695 
1-0 1 
-11 1 

.names $dffe~131^Q~0 $dffe~132^Q~0 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12697 
1-0 1 
-11 1 

.names $dffe~132^Q~0 input_stream_s_empty_n $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12699 
1-0 1 
-11 1 

.names $dffe~138^Q~0 $dffe~139^Q~0 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12701 
1-0 1 
-11 1 

.names $dffe~139^Q~0 $mux~365^Y~0 $and~100^Y~0 $auto$rtlil.cc:3203:MuxGate$12703 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[0] $add~77^ADD~59-1[1] $and~113^Y~0 $auto$rtlil.cc:3203:MuxGate$12705 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[1] $add~77^ADD~59-2[1] $and~113^Y~0 $auto$rtlil.cc:3203:MuxGate$12709 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[2] $add~77^ADD~59-3[1] $and~113^Y~0 $auto$rtlil.cc:3203:MuxGate$12713 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[3] $add~77^ADD~59-4[1] $and~113^Y~0 $auto$rtlil.cc:3203:MuxGate$12717 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[4] $add~77^ADD~59-5[1] $and~113^Y~0 $auto$rtlil.cc:3203:MuxGate$12721 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[5] $add~77^ADD~59-6[1] $and~113^Y~0 $auto$rtlil.cc:3203:MuxGate$12725 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[6] $add~77^ADD~59-7[1] $and~113^Y~0 $auto$rtlil.cc:3203:MuxGate$12729 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[0] $sub~27^MIN~64-1[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12733 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[1] $sub~27^MIN~64-2[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12735 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[2] $sub~27^MIN~64-3[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12737 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $sub~27^MIN~64-4[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12739 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[4] $sub~27^MIN~64-5[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12741 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[5] $sub~27^MIN~64-6[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12743 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[6] $sub~27^MIN~64-7[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12745 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[7] $sub~27^MIN~64-8[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12747 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[8] $sub~27^MIN~64-9[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12749 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[9] $sub~27^MIN~64-10[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12751 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[10] $sub~27^MIN~64-11[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12753 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[11] $sub~27^MIN~64-12[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12755 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[12] $sub~27^MIN~64-13[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12757 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[13] $sub~27^MIN~64-14[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12759 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[14] $sub~27^MIN~64-15[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12761 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[15] $sub~27^MIN~64-16[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12763 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[16] $sub~27^MIN~64-17[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12765 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[17] $sub~27^MIN~64-18[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12767 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[18] $sub~27^MIN~64-19[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12769 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[19] $sub~27^MIN~64-20[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12771 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[20] $sub~27^MIN~64-21[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12773 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[21] $sub~27^MIN~64-22[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12775 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[22] $sub~27^MIN~64-23[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12777 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[23] $sub~27^MIN~64-24[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12779 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[24] $sub~27^MIN~64-25[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12781 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[25] $sub~27^MIN~64-26[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12783 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[26] $sub~27^MIN~64-27[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12785 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[27] $sub~27^MIN~64-28[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12787 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[28] $sub~27^MIN~64-29[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12789 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[29] $sub~27^MIN~64-30[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12791 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[30] $sub~27^MIN~64-31[1] $auto$simplemap.cc:248:simplemap_eqne$7210[0] \
 $auto$rtlil.cc:3203:MuxGate$12793 
1-0 1 
-11 1 

.names $dffe~12^Q~0 $add~0^ADD~60-32[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] $auto$rtlil.cc:3203:MuxGate$12795 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3273.B[0] $add~0^ADD~60-1[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12797 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3273.B[1] $add~0^ADD~60-2[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12799 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3273.B[2] $add~0^ADD~60-3[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12801 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3273.B[3] $add~0^ADD~60-4[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12803 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3273.B[4] $add~0^ADD~60-5[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12805 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3273.B[5] $add~0^ADD~60-6[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12807 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3273.B[6] $add~0^ADD~60-7[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12809 
1-0 1 
-11 1 

.names $dffe~14^Q~0 $add~1^ADD~61-1[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] $auto$rtlil.cc:3203:MuxGate$12811 
1-0 1 
-11 1 

.names $dffe~14^Q~1 $add~1^ADD~61-2[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] $auto$rtlil.cc:3203:MuxGate$12813 
1-0 1 
-11 1 

.names $dffe~14^Q~2 $add~1^ADD~61-3[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] $auto$rtlil.cc:3203:MuxGate$12815 
1-0 1 
-11 1 

.names $dffe~14^Q~3 $add~1^ADD~61-4[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] $auto$rtlil.cc:3203:MuxGate$12817 
1-0 1 
-11 1 

.names $dffe~14^Q~4 $add~1^ADD~61-5[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] $auto$rtlil.cc:3203:MuxGate$12819 
1-0 1 
-11 1 

.names $dffe~14^Q~5 $add~1^ADD~61-6[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] $auto$rtlil.cc:3203:MuxGate$12821 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[0] $sub~29^MIN~62-1[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12823 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[1] $sub~29^MIN~62-2[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12825 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[2] $sub~29^MIN~62-3[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12827 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[3] $sub~29^MIN~62-4[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12829 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[4] $sub~29^MIN~62-5[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12831 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[5] $sub~29^MIN~62-6[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12833 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[6] $sub~29^MIN~62-7[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12835 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[7] $sub~29^MIN~62-8[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12837 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[8] $sub~29^MIN~62-9[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12839 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[9] $sub~29^MIN~62-10[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12841 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[10] $sub~29^MIN~62-11[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12843 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[11] $sub~29^MIN~62-12[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12845 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[12] $sub~29^MIN~62-13[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12847 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[13] $sub~29^MIN~62-14[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12849 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[14] $sub~29^MIN~62-15[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12851 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[15] $sub~29^MIN~62-16[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12853 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[16] $sub~29^MIN~62-17[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12855 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[17] $sub~29^MIN~62-18[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12857 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[18] $sub~29^MIN~62-19[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12859 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[19] $sub~29^MIN~62-20[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12861 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[20] $sub~29^MIN~62-21[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12863 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[21] $sub~29^MIN~62-22[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12865 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[22] $sub~29^MIN~62-23[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12867 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[23] $sub~29^MIN~62-24[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12869 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[24] $sub~29^MIN~62-25[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12871 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[25] $sub~29^MIN~62-26[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12873 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[26] $sub~29^MIN~62-27[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12875 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[27] $sub~29^MIN~62-28[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12877 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[28] $sub~29^MIN~62-29[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12879 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[29] $sub~29^MIN~62-30[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12881 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[30] $sub~29^MIN~62-31[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12883 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[31] $sub~29^MIN~62-32[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12885 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[0] $sub~28^MIN~65-1[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12887 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[1] $sub~28^MIN~65-2[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12889 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[2] $sub~28^MIN~65-3[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12891 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[3] $sub~28^MIN~65-4[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12893 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[4] $sub~28^MIN~65-5[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12895 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[5] $sub~28^MIN~65-6[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12897 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[6] $sub~28^MIN~65-7[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12899 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[7] $sub~28^MIN~65-8[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12901 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[8] $sub~28^MIN~65-9[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12903 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[9] $sub~28^MIN~65-10[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12905 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[10] $sub~28^MIN~65-11[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12907 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[11] $sub~28^MIN~65-12[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12909 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[12] $sub~28^MIN~65-13[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12911 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[13] $sub~28^MIN~65-14[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12913 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[14] $sub~28^MIN~65-15[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12915 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[15] $sub~28^MIN~65-16[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12917 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[16] $sub~28^MIN~65-17[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12919 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[17] $sub~28^MIN~65-18[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12921 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[18] $sub~28^MIN~65-19[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12923 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[19] $sub~28^MIN~65-20[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12925 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[20] $sub~28^MIN~65-21[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12927 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[21] $sub~28^MIN~65-22[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12929 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[22] $sub~28^MIN~65-23[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12931 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[23] $sub~28^MIN~65-24[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12933 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[24] $sub~28^MIN~65-25[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12935 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[25] $sub~28^MIN~65-26[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12937 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[26] $sub~28^MIN~65-27[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12939 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[27] $sub~28^MIN~65-28[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12941 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[28] $sub~28^MIN~65-29[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12943 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[29] $sub~28^MIN~65-30[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12945 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[30] $sub~28^MIN~65-31[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12947 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[31] $sub~28^MIN~65-32[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12949 
1-0 1 
-11 1 

.names $sdffe~15^Q~0 $auto$simplemap.cc:248:simplemap_eqne$7210[1] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$rtlil.cc:3203:MuxGate$12951 
1-0 1 
-11 1 

.names $sdffe~287^Q~0 vcc $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12955 
1-0 1 
-11 1 

.names $dffe~154^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10183 
1-0 1 
-11 1 

.names $dffe~154^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[1] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10185 
1-0 1 
-11 1 

.names $dffe~154^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10187 
1-0 1 
-11 1 

.names $dffe~154^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[3] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10189 
1-0 1 
-11 1 

.names $dffe~154^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[4] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10191 
1-0 1 
-11 1 

.names $dffe~154^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[5] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10193 
1-0 1 
-11 1 

.names $dffe~154^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[6] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10195 
1-0 1 
-11 1 

.names $dffe~154^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[7] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10197 
1-0 1 
-11 1 

.names $dffe~154^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[8] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10199 
1-0 1 
-11 1 

.names $dffe~154^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[9] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10201 
1-0 1 
-11 1 

.names $dffe~154^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[10] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10203 
1-0 1 
-11 1 

.names $dffe~154^Q~11 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[11] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10205 
1-0 1 
-11 1 

.names $dffe~154^Q~12 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[12] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10207 
1-0 1 
-11 1 

.names $dffe~154^Q~13 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[13] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10209 
1-0 1 
-11 1 

.names $dffe~154^Q~14 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[14] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10211 
1-0 1 
-11 1 

.names $dffe~154^Q~15 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[15] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10213 
1-0 1 
-11 1 

.names $dffe~154^Q~16 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[16] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10215 
1-0 1 
-11 1 

.names $dffe~154^Q~17 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[17] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10217 
1-0 1 
-11 1 

.names $dffe~154^Q~18 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[18] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10219 
1-0 1 
-11 1 

.names $dffe~154^Q~19 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[19] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10221 
1-0 1 
-11 1 

.names $dffe~154^Q~20 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[20] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10223 
1-0 1 
-11 1 

.names $dffe~154^Q~21 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[21] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10225 
1-0 1 
-11 1 

.names $dffe~154^Q~22 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[22] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10227 
1-0 1 
-11 1 

.names $dffe~154^Q~23 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[23] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10229 
1-0 1 
-11 1 

.names $dffe~154^Q~24 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[24] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10231 
1-0 1 
-11 1 

.names $dffe~154^Q~25 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[25] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10233 
1-0 1 
-11 1 

.names $dffe~154^Q~26 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[26] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10235 
1-0 1 
-11 1 

.names $dffe~154^Q~27 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[27] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10237 
1-0 1 
-11 1 

.names $dffe~154^Q~28 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[28] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10239 
1-0 1 
-11 1 

.names $dffe~154^Q~29 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[29] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10241 
1-0 1 
-11 1 

.names $dffe~154^Q~30 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[30] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10243 
1-0 1 
-11 1 

.names $dffe~154^Q~31 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[31] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10245 
1-0 1 
-11 1 

.names $dffe~136^Q~0 $dffe~240^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10271 
1-0 1 
-11 1 

.names $dffe~136^Q~1 $dffe~240^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10273 
1-0 1 
-11 1 

.names $dffe~136^Q~2 $dffe~240^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10275 
1-0 1 
-11 1 

.names $dffe~136^Q~3 $dffe~240^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10277 
1-0 1 
-11 1 

.names $dffe~136^Q~4 $dffe~240^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10279 
1-0 1 
-11 1 

.names $dffe~136^Q~5 $dffe~240^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10281 
1-0 1 
-11 1 

.names $dffe~240^Q~0 $dffe~239^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10283 
1-0 1 
-11 1 

.names $dffe~240^Q~1 $dffe~239^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10285 
1-0 1 
-11 1 

.names $dffe~240^Q~2 $dffe~239^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10287 
1-0 1 
-11 1 

.names $dffe~240^Q~3 $dffe~239^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10289 
1-0 1 
-11 1 

.names $dffe~240^Q~4 $dffe~239^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10291 
1-0 1 
-11 1 

.names $dffe~240^Q~5 $dffe~239^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10293 
1-0 1 
-11 1 

.names $dffe~267^Q~0 $dffe~266^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10297 
1-0 1 
-11 1 

.names $dffe~232^Q~0 $dffe~231^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10301 
1-0 1 
-11 1 

.names $dffe~231^Q~0 $dffe~230^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10303 
1-0 1 
-11 1 

.names $dffe~140^Q~0 $dffe~258^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10305 
1-0 1 
-11 1 

.names $dffe~140^Q~1 $dffe~258^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10307 
1-0 1 
-11 1 

.names $dffe~140^Q~2 $dffe~258^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10309 
1-0 1 
-11 1 

.names $dffe~140^Q~3 $dffe~258^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10311 
1-0 1 
-11 1 

.names $dffe~140^Q~4 $dffe~258^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10313 
1-0 1 
-11 1 

.names $dffe~140^Q~5 $dffe~258^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10315 
1-0 1 
-11 1 

.names $dffe~239^Q~0 $dffe~238^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10317 
1-0 1 
-11 1 

.names $dffe~239^Q~1 $dffe~238^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10319 
1-0 1 
-11 1 

.names $dffe~239^Q~2 $dffe~238^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10321 
1-0 1 
-11 1 

.names $dffe~239^Q~3 $dffe~238^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10323 
1-0 1 
-11 1 

.names $dffe~239^Q~4 $dffe~238^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10325 
1-0 1 
-11 1 

.names $dffe~239^Q~5 $dffe~238^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10327 
1-0 1 
-11 1 

.names $dffe~234^Q~0 $dffe~233^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10329 
1-0 1 
-11 1 

.names $dffe~234^Q~1 $dffe~233^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10331 
1-0 1 
-11 1 

.names $dffe~234^Q~2 $dffe~233^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10333 
1-0 1 
-11 1 

.names $dffe~234^Q~3 $dffe~233^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10335 
1-0 1 
-11 1 

.names $dffe~234^Q~4 $dffe~233^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10337 
1-0 1 
-11 1 

.names $dffe~234^Q~5 $dffe~233^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10339 
1-0 1 
-11 1 

.names $dffe~237^Q~0 $dffe~236^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10341 
1-0 1 
-11 1 

.names $dffe~237^Q~1 $dffe~236^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10343 
1-0 1 
-11 1 

.names $dffe~237^Q~2 $dffe~236^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10345 
1-0 1 
-11 1 

.names $dffe~237^Q~3 $dffe~236^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10347 
1-0 1 
-11 1 

.names $dffe~237^Q~4 $dffe~236^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10349 
1-0 1 
-11 1 

.names $dffe~237^Q~5 $dffe~236^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10351 
1-0 1 
-11 1 

.names $dffe~236^Q~0 $dffe~235^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10353 
1-0 1 
-11 1 

.names $dffe~236^Q~1 $dffe~235^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10355 
1-0 1 
-11 1 

.names $dffe~236^Q~2 $dffe~235^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10357 
1-0 1 
-11 1 

.names $dffe~236^Q~3 $dffe~235^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10359 
1-0 1 
-11 1 

.names $dffe~236^Q~4 $dffe~235^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10361 
1-0 1 
-11 1 

.names $dffe~236^Q~5 $dffe~235^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10363 
1-0 1 
-11 1 

.names $mux~362^Y~0 $dffe~145^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10365 
1-0 1 
-11 1 

.names $mux~362^Y~1 $dffe~145^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10367 
1-0 1 
-11 1 

.names $mux~362^Y~2 $dffe~145^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10369 
1-0 1 
-11 1 

.names $mux~362^Y~3 $dffe~145^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10371 
1-0 1 
-11 1 

.names $mux~362^Y~4 $dffe~145^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10373 
1-0 1 
-11 1 

.names $mux~362^Y~5 $dffe~145^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10375 
1-0 1 
-11 1 

.names $mux~362^Y~6 $dffe~145^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10377 
1-0 1 
-11 1 

.names $mux~362^Y~7 $dffe~145^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10379 
1-0 1 
-11 1 

.names $mux~362^Y~8 $dffe~145^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10381 
1-0 1 
-11 1 

.names $mux~362^Y~9 $dffe~145^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10383 
1-0 1 
-11 1 

.names $mux~362^Y~10 $dffe~145^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10385 
1-0 1 
-11 1 

.names $mux~362^Y~11 $dffe~145^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10387 
1-0 1 
-11 1 

.names $mux~362^Y~12 $dffe~145^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10389 
1-0 1 
-11 1 

.names $mux~362^Y~13 $dffe~145^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10391 
1-0 1 
-11 1 

.names $mux~362^Y~14 $dffe~145^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10393 
1-0 1 
-11 1 

.names $mux~362^Y~15 $dffe~145^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10395 
1-0 1 
-11 1 

.names $mux~362^Y~16 $dffe~145^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10397 
1-0 1 
-11 1 

.names $mux~362^Y~17 $dffe~145^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10399 
1-0 1 
-11 1 

.names $mux~362^Y~18 $dffe~145^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10401 
1-0 1 
-11 1 

.names $mux~362^Y~19 $dffe~145^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10403 
1-0 1 
-11 1 

.names $mux~362^Y~20 $dffe~145^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10405 
1-0 1 
-11 1 

.names $mux~362^Y~21 $dffe~145^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10407 
1-0 1 
-11 1 

.names $mux~362^Y~22 $dffe~145^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10409 
1-0 1 
-11 1 

.names $mux~362^Y~23 $dffe~145^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10411 
1-0 1 
-11 1 

.names $mux~362^Y~24 $dffe~145^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10413 
1-0 1 
-11 1 

.names $mux~362^Y~25 $dffe~145^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10415 
1-0 1 
-11 1 

.names $mux~362^Y~26 $dffe~145^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10417 
1-0 1 
-11 1 

.names $mux~362^Y~27 $dffe~145^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10419 
1-0 1 
-11 1 

.names $mux~362^Y~28 $dffe~145^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10421 
1-0 1 
-11 1 

.names $mux~362^Y~29 $dffe~145^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10423 
1-0 1 
-11 1 

.names $mux~362^Y~30 $dffe~145^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10425 
1-0 1 
-11 1 

.names $mux~362^Y~31 $dffe~145^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10427 
1-0 1 
-11 1 

.names $dffe~229^Q~0 $dffe~228^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10429 
1-0 1 
-11 1 

.names $dffe~228^Q~0 $dffe~227^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10431 
1-0 1 
-11 1 

.names $dffe~227^Q~0 $dffe~226^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10433 
1-0 1 
-11 1 

.names $dffe~226^Q~0 $dffe~225^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10435 
1-0 1 
-11 1 

.names $dffe~225^Q~0 $dffe~268^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10437 
1-0 1 
-11 1 

.names $dffe~238^Q~0 $dffe~237^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10439 
1-0 1 
-11 1 

.names $dffe~238^Q~1 $dffe~237^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10441 
1-0 1 
-11 1 

.names $dffe~238^Q~2 $dffe~237^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10443 
1-0 1 
-11 1 

.names $dffe~238^Q~3 $dffe~237^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10445 
1-0 1 
-11 1 

.names $dffe~238^Q~4 $dffe~237^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10447 
1-0 1 
-11 1 

.names $dffe~238^Q~5 $dffe~237^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10449 
1-0 1 
-11 1 

.names $dffe~230^Q~0 $dffe~229^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10479 
1-0 1 
-11 1 

.names $dffe~266^Q~0 $dffe~265^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10481 
1-0 1 
-11 1 

.names $dffe~265^Q~0 $dffe~264^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10483 
1-0 1 
-11 1 

.names $dffe~264^Q~0 $dffe~263^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10485 
1-0 1 
-11 1 

.names $dffe~263^Q~0 $dffe~262^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10487 
1-0 1 
-11 1 

.names $dffe~262^Q~0 $dffe~261^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10489 
1-0 1 
-11 1 

.names $dffe~261^Q~0 $dffe~260^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10491 
1-0 1 
-11 1 

.names $dffe~260^Q~0 $dffe~259^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10493 
1-0 1 
-11 1 

.names $dffe~135^Q~0 $dffe~232^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10501 
1-0 1 
-11 1 

.names $dffe~235^Q~0 $dffe~234^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10505 
1-0 1 
-11 1 

.names $dffe~235^Q~1 $dffe~234^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10507 
1-0 1 
-11 1 

.names $dffe~235^Q~2 $dffe~234^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10509 
1-0 1 
-11 1 

.names $dffe~235^Q~3 $dffe~234^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10511 
1-0 1 
-11 1 

.names $dffe~235^Q~4 $dffe~234^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10513 
1-0 1 
-11 1 

.names $dffe~235^Q~5 $dffe~234^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10515 
1-0 1 
-11 1 

.names $dffe~142^Q~0 $dffe~267^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10517 
1-0 1 
-11 1 

.names $mux~361^Y~0 $dffe~146^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10521 
1-0 1 
-11 1 

.names $mux~361^Y~1 $dffe~146^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10523 
1-0 1 
-11 1 

.names $mux~361^Y~2 $dffe~146^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10525 
1-0 1 
-11 1 

.names $mux~361^Y~3 $dffe~146^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10527 
1-0 1 
-11 1 

.names $mux~361^Y~4 $dffe~146^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10529 
1-0 1 
-11 1 

.names $mux~361^Y~5 $dffe~146^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10531 
1-0 1 
-11 1 

.names $mux~361^Y~6 $dffe~146^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10533 
1-0 1 
-11 1 

.names $mux~361^Y~7 $dffe~146^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10535 
1-0 1 
-11 1 

.names $mux~361^Y~8 $dffe~146^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10537 
1-0 1 
-11 1 

.names $mux~361^Y~9 $dffe~146^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10539 
1-0 1 
-11 1 

.names $mux~361^Y~10 $dffe~146^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10541 
1-0 1 
-11 1 

.names $mux~361^Y~11 $dffe~146^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10543 
1-0 1 
-11 1 

.names $mux~361^Y~12 $dffe~146^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10545 
1-0 1 
-11 1 

.names $mux~361^Y~13 $dffe~146^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10547 
1-0 1 
-11 1 

.names $mux~361^Y~14 $dffe~146^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10549 
1-0 1 
-11 1 

.names $mux~361^Y~15 $dffe~146^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10551 
1-0 1 
-11 1 

.names $mux~361^Y~16 $dffe~146^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10553 
1-0 1 
-11 1 

.names $mux~361^Y~17 $dffe~146^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10555 
1-0 1 
-11 1 

.names $mux~361^Y~18 $dffe~146^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10557 
1-0 1 
-11 1 

.names $mux~361^Y~19 $dffe~146^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10559 
1-0 1 
-11 1 

.names $mux~361^Y~20 $dffe~146^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10561 
1-0 1 
-11 1 

.names $mux~361^Y~21 $dffe~146^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10563 
1-0 1 
-11 1 

.names $mux~361^Y~22 $dffe~146^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10565 
1-0 1 
-11 1 

.names $mux~361^Y~23 $dffe~146^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10567 
1-0 1 
-11 1 

.names $mux~361^Y~24 $dffe~146^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10569 
1-0 1 
-11 1 

.names $mux~361^Y~25 $dffe~146^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10571 
1-0 1 
-11 1 

.names $mux~361^Y~26 $dffe~146^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10573 
1-0 1 
-11 1 

.names $mux~361^Y~27 $dffe~146^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10575 
1-0 1 
-11 1 

.names $mux~361^Y~28 $dffe~146^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10577 
1-0 1 
-11 1 

.names $mux~361^Y~29 $dffe~146^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10579 
1-0 1 
-11 1 

.names $mux~361^Y~30 $dffe~146^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10581 
1-0 1 
-11 1 

.names $mux~361^Y~31 $dffe~146^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10583 
1-0 1 
-11 1 

.names $sub~357^MIN~10-1[1] $dffe~147^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10585 
1-0 1 
-11 1 

.names $sub~357^MIN~10-2[1] $dffe~147^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10587 
1-0 1 
-11 1 

.names $sub~357^MIN~10-3[1] $dffe~147^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10589 
1-0 1 
-11 1 

.names $sub~357^MIN~10-4[1] $dffe~147^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10591 
1-0 1 
-11 1 

.names $sub~357^MIN~10-5[1] $dffe~147^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10593 
1-0 1 
-11 1 

.names $sub~357^MIN~10-6[1] $dffe~147^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10595 
1-0 1 
-11 1 

.names $sub~357^MIN~10-7[1] $dffe~147^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10597 
1-0 1 
-11 1 

.names $sub~357^MIN~10-8[1] $dffe~147^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10599 
1-0 1 
-11 1 

.names $sub~357^MIN~10-9[1] $dffe~147^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10601 
1-0 1 
-11 1 

.names $sub~357^MIN~10-10[1] $dffe~147^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10603 
1-0 1 
-11 1 

.names $sub~357^MIN~10-11[1] $dffe~147^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10605 
1-0 1 
-11 1 

.names $sub~357^MIN~10-12[1] $dffe~147^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10607 
1-0 1 
-11 1 

.names $sub~357^MIN~10-13[1] $dffe~147^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10609 
1-0 1 
-11 1 

.names $sub~357^MIN~10-14[1] $dffe~147^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10611 
1-0 1 
-11 1 

.names $sub~357^MIN~10-15[1] $dffe~147^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10613 
1-0 1 
-11 1 

.names $sub~357^MIN~10-16[1] $dffe~147^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10615 
1-0 1 
-11 1 

.names $sub~357^MIN~10-17[1] $dffe~147^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10617 
1-0 1 
-11 1 

.names $sub~357^MIN~10-18[1] $dffe~147^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10619 
1-0 1 
-11 1 

.names $sub~357^MIN~10-19[1] $dffe~147^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10621 
1-0 1 
-11 1 

.names $sub~357^MIN~10-20[1] $dffe~147^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10623 
1-0 1 
-11 1 

.names $sub~357^MIN~10-21[1] $dffe~147^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10625 
1-0 1 
-11 1 

.names $sub~357^MIN~10-22[1] $dffe~147^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10627 
1-0 1 
-11 1 

.names $sub~357^MIN~10-23[1] $dffe~147^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10629 
1-0 1 
-11 1 

.names $sub~357^MIN~10-24[1] $dffe~147^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10631 
1-0 1 
-11 1 

.names $sub~357^MIN~10-25[1] $dffe~147^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10633 
1-0 1 
-11 1 

.names $sub~357^MIN~10-26[1] $dffe~147^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10635 
1-0 1 
-11 1 

.names $sub~357^MIN~10-27[1] $dffe~147^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10637 
1-0 1 
-11 1 

.names $sub~357^MIN~10-28[1] $dffe~147^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10639 
1-0 1 
-11 1 

.names $sub~357^MIN~10-29[1] $dffe~147^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10641 
1-0 1 
-11 1 

.names $sub~357^MIN~10-30[1] $dffe~147^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10643 
1-0 1 
-11 1 

.names $sub~357^MIN~10-31[1] $dffe~147^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10645 
1-0 1 
-11 1 

.names $sub~357^MIN~10-32[1] $dffe~147^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10647 
1-0 1 
-11 1 

.names $add~64^ADD~18-1[1] $dffe~152^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10667 
1-0 1 
-11 1 

.names $add~64^ADD~18-2[1] $dffe~152^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10669 
1-0 1 
-11 1 

.names $sub~358^MIN~12-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[0] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10671 
1-0 1 
-11 1 

.names $sub~358^MIN~12-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[1] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10673 
1-0 1 
-11 1 

.names $sub~358^MIN~12-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[2] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10675 
1-0 1 
-11 1 

.names $sub~358^MIN~12-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[3] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10677 
1-0 1 
-11 1 

.names $sub~358^MIN~12-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[4] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10679 
1-0 1 
-11 1 

.names $sub~358^MIN~12-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[5] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10681 
1-0 1 
-11 1 

.names $sub~358^MIN~12-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[6] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10683 
1-0 1 
-11 1 

.names $sub~358^MIN~12-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[7] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10685 
1-0 1 
-11 1 

.names $sub~358^MIN~12-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[8] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10687 
1-0 1 
-11 1 

.names $sub~358^MIN~12-10[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[9] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10689 
1-0 1 
-11 1 

.names $sub~358^MIN~12-11[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[10] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10691 
1-0 1 
-11 1 

.names $sub~358^MIN~12-12[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[11] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10693 
1-0 1 
-11 1 

.names $sub~358^MIN~12-13[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[12] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10695 
1-0 1 
-11 1 

.names $sub~358^MIN~12-14[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[13] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10697 
1-0 1 
-11 1 

.names $sub~358^MIN~12-15[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[14] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10699 
1-0 1 
-11 1 

.names $sub~358^MIN~12-16[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[15] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10701 
1-0 1 
-11 1 

.names $sub~358^MIN~12-17[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[16] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10703 
1-0 1 
-11 1 

.names $sub~358^MIN~12-18[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[17] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10705 
1-0 1 
-11 1 

.names $sub~358^MIN~12-19[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[18] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10707 
1-0 1 
-11 1 

.names $sub~358^MIN~12-20[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[19] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10709 
1-0 1 
-11 1 

.names $sub~358^MIN~12-21[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[20] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10711 
1-0 1 
-11 1 

.names $sub~358^MIN~12-22[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[21] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10713 
1-0 1 
-11 1 

.names $sub~358^MIN~12-23[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[22] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10715 
1-0 1 
-11 1 

.names $sub~358^MIN~12-24[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[23] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10717 
1-0 1 
-11 1 

.names $sub~358^MIN~12-25[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[24] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10719 
1-0 1 
-11 1 

.names $sub~358^MIN~12-26[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[25] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10721 
1-0 1 
-11 1 

.names $sub~358^MIN~12-27[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[26] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10723 
1-0 1 
-11 1 

.names $sub~358^MIN~12-28[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[27] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10725 
1-0 1 
-11 1 

.names $sub~358^MIN~12-29[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[28] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10727 
1-0 1 
-11 1 

.names $sub~358^MIN~12-30[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[29] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10729 
1-0 1 
-11 1 

.names $sub~358^MIN~12-31[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[30] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10731 
1-0 1 
-11 1 

.names $sub~358^MIN~12-32[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[31] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10733 
1-0 1 
-11 1 

.names $sub~358^MIN~12-33[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[32] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10735 
1-0 1 
-11 1 

.names $dffe~258^Q~0 $dffe~257^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10737 
1-0 1 
-11 1 

.names $dffe~258^Q~1 $dffe~257^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10739 
1-0 1 
-11 1 

.names $dffe~258^Q~2 $dffe~257^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10741 
1-0 1 
-11 1 

.names $dffe~258^Q~3 $dffe~257^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10743 
1-0 1 
-11 1 

.names $dffe~258^Q~4 $dffe~257^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10745 
1-0 1 
-11 1 

.names $dffe~258^Q~5 $dffe~257^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10747 
1-0 1 
-11 1 

.names $dffe~257^Q~0 $dffe~256^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10749 
1-0 1 
-11 1 

.names $dffe~257^Q~1 $dffe~256^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10751 
1-0 1 
-11 1 

.names $dffe~257^Q~2 $dffe~256^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10753 
1-0 1 
-11 1 

.names $dffe~257^Q~3 $dffe~256^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10755 
1-0 1 
-11 1 

.names $dffe~257^Q~4 $dffe~256^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10757 
1-0 1 
-11 1 

.names $dffe~257^Q~5 $dffe~256^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10759 
1-0 1 
-11 1 

.names $dffe~255^Q~0 $dffe~254^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10761 
1-0 1 
-11 1 

.names $dffe~255^Q~1 $dffe~254^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10763 
1-0 1 
-11 1 

.names $dffe~255^Q~2 $dffe~254^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10765 
1-0 1 
-11 1 

.names $dffe~255^Q~3 $dffe~254^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10767 
1-0 1 
-11 1 

.names $dffe~255^Q~4 $dffe~254^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10769 
1-0 1 
-11 1 

.names $dffe~255^Q~5 $dffe~254^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10771 
1-0 1 
-11 1 

.names $dffe~254^Q~0 $dffe~253^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10773 
1-0 1 
-11 1 

.names $dffe~254^Q~1 $dffe~253^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10775 
1-0 1 
-11 1 

.names $dffe~254^Q~2 $dffe~253^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10777 
1-0 1 
-11 1 

.names $dffe~254^Q~3 $dffe~253^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10779 
1-0 1 
-11 1 

.names $dffe~254^Q~4 $dffe~253^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10781 
1-0 1 
-11 1 

.names $dffe~254^Q~5 $dffe~253^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10783 
1-0 1 
-11 1 

.names $dffe~251^Q~0 $dffe~250^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10785 
1-0 1 
-11 1 

.names $dffe~251^Q~1 $dffe~250^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10787 
1-0 1 
-11 1 

.names $dffe~251^Q~2 $dffe~250^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10789 
1-0 1 
-11 1 

.names $dffe~251^Q~3 $dffe~250^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10791 
1-0 1 
-11 1 

.names $dffe~251^Q~4 $dffe~250^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10793 
1-0 1 
-11 1 

.names $dffe~251^Q~5 $dffe~250^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10795 
1-0 1 
-11 1 

.names $dffe~252^Q~0 $dffe~251^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10811 
1-0 1 
-11 1 

.names $dffe~252^Q~1 $dffe~251^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10813 
1-0 1 
-11 1 

.names $dffe~252^Q~2 $dffe~251^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10815 
1-0 1 
-11 1 

.names $dffe~252^Q~3 $dffe~251^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10817 
1-0 1 
-11 1 

.names $dffe~252^Q~4 $dffe~251^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10819 
1-0 1 
-11 1 

.names $dffe~252^Q~5 $dffe~251^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10821 
1-0 1 
-11 1 

.names $dffe~253^Q~0 $dffe~252^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10823 
1-0 1 
-11 1 

.names $dffe~253^Q~1 $dffe~252^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10825 
1-0 1 
-11 1 

.names $dffe~253^Q~2 $dffe~252^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10827 
1-0 1 
-11 1 

.names $dffe~253^Q~3 $dffe~252^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10829 
1-0 1 
-11 1 

.names $dffe~253^Q~4 $dffe~252^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10831 
1-0 1 
-11 1 

.names $dffe~253^Q~5 $dffe~252^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10833 
1-0 1 
-11 1 

.names $dffe~256^Q~0 $dffe~255^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10835 
1-0 1 
-11 1 

.names $dffe~256^Q~1 $dffe~255^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10837 
1-0 1 
-11 1 

.names $dffe~256^Q~2 $dffe~255^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10839 
1-0 1 
-11 1 

.names $dffe~256^Q~3 $dffe~255^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10841 
1-0 1 
-11 1 

.names $dffe~256^Q~4 $dffe~255^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10843 
1-0 1 
-11 1 

.names $dffe~256^Q~5 $dffe~255^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10845 
1-0 1 
-11 1 

.names $add~78^ADD~13-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[0] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10847 
1-0 1 
-11 1 

.names $add~78^ADD~13-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[1] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10849 
1-0 1 
-11 1 

.names $add~78^ADD~13-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[2] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10851 
1-0 1 
-11 1 

.names $add~78^ADD~13-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[3] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10853 
1-0 1 
-11 1 

.names $add~78^ADD~13-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[4] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10855 
1-0 1 
-11 1 

.names $add~78^ADD~13-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[5] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10857 
1-0 1 
-11 1 

.names $add~78^ADD~13-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[6] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10859 
1-0 1 
-11 1 

.names $add~78^ADD~13-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[7] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10861 
1-0 1 
-11 1 

.names $add~78^ADD~13-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[8] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10863 
1-0 1 
-11 1 

.names $add~78^ADD~13-10[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[9] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10865 
1-0 1 
-11 1 

.names $add~78^ADD~13-11[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[10] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10867 
1-0 1 
-11 1 

.names $add~78^ADD~13-12[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[11] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10869 
1-0 1 
-11 1 

.names $add~78^ADD~13-13[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[12] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10871 
1-0 1 
-11 1 

.names $add~78^ADD~13-14[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[13] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10873 
1-0 1 
-11 1 

.names $add~78^ADD~13-15[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[14] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10875 
1-0 1 
-11 1 

.names $add~78^ADD~13-16[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[15] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10877 
1-0 1 
-11 1 

.names $add~78^ADD~13-17[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[16] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10879 
1-0 1 
-11 1 

.names $add~78^ADD~13-18[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[17] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10881 
1-0 1 
-11 1 

.names $add~78^ADD~13-19[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[18] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10883 
1-0 1 
-11 1 

.names $add~78^ADD~13-20[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[19] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10885 
1-0 1 
-11 1 

.names $add~78^ADD~13-21[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[20] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10887 
1-0 1 
-11 1 

.names $add~78^ADD~13-22[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[21] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10889 
1-0 1 
-11 1 

.names $add~78^ADD~13-23[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[22] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10891 
1-0 1 
-11 1 

.names $add~78^ADD~13-24[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[23] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10893 
1-0 1 
-11 1 

.names $add~78^ADD~13-25[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[24] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10895 
1-0 1 
-11 1 

.names $add~78^ADD~13-26[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[25] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10897 
1-0 1 
-11 1 

.names $add~78^ADD~13-27[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[26] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10899 
1-0 1 
-11 1 

.names $add~78^ADD~13-28[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[27] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10901 
1-0 1 
-11 1 

.names $add~78^ADD~13-29[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[28] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10903 
1-0 1 
-11 1 

.names $add~78^ADD~13-30[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[29] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10905 
1-0 1 
-11 1 

.names $add~78^ADD~13-31[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[30] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10907 
1-0 1 
-11 1 

.names $add~78^ADD~13-32[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[31] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10909 
1-0 1 
-11 1 

.names $add~78^ADD~13-33[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[32] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10911 
1-0 1 
-11 1 

.names $add~66^ADD~16-1[1] $dffe~151^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10925 
1-0 1 
-11 1 

.names $add~66^ADD~16-2[1] $dffe~151^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10927 
1-0 1 
-11 1 

.names $add~66^ADD~16-3[1] $dffe~151^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10929 
1-0 1 
-11 1 

.names $add~66^ADD~16-4[1] $dffe~151^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10931 
1-0 1 
-11 1 

.names $add~66^ADD~16-5[1] $dffe~151^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10933 
1-0 1 
-11 1 

.names $dffe~155^Q~0 $dffe~154^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10935 
1-0 1 
-11 1 

.names $dffe~155^Q~1 $dffe~154^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10937 
1-0 1 
-11 1 

.names $dffe~155^Q~2 $dffe~154^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10939 
1-0 1 
-11 1 

.names $dffe~155^Q~3 $dffe~154^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10941 
1-0 1 
-11 1 

.names $dffe~155^Q~4 $dffe~154^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10943 
1-0 1 
-11 1 

.names $dffe~155^Q~5 $dffe~154^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10945 
1-0 1 
-11 1 

.names $dffe~155^Q~6 $dffe~154^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10947 
1-0 1 
-11 1 

.names $dffe~155^Q~7 $dffe~154^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10949 
1-0 1 
-11 1 

.names $dffe~155^Q~8 $dffe~154^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10951 
1-0 1 
-11 1 

.names $dffe~155^Q~9 $dffe~154^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10953 
1-0 1 
-11 1 

.names $dffe~155^Q~10 $dffe~154^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10955 
1-0 1 
-11 1 

.names $dffe~155^Q~11 $dffe~154^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10957 
1-0 1 
-11 1 

.names $dffe~155^Q~12 $dffe~154^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10959 
1-0 1 
-11 1 

.names $dffe~155^Q~13 $dffe~154^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10961 
1-0 1 
-11 1 

.names $dffe~155^Q~14 $dffe~154^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10963 
1-0 1 
-11 1 

.names $dffe~155^Q~15 $dffe~154^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10965 
1-0 1 
-11 1 

.names $dffe~155^Q~16 $dffe~154^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10967 
1-0 1 
-11 1 

.names $dffe~155^Q~17 $dffe~154^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10969 
1-0 1 
-11 1 

.names $dffe~155^Q~18 $dffe~154^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10971 
1-0 1 
-11 1 

.names $dffe~155^Q~19 $dffe~154^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10973 
1-0 1 
-11 1 

.names $dffe~155^Q~20 $dffe~154^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10975 
1-0 1 
-11 1 

.names $dffe~155^Q~21 $dffe~154^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10977 
1-0 1 
-11 1 

.names $dffe~155^Q~22 $dffe~154^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10979 
1-0 1 
-11 1 

.names $dffe~155^Q~23 $dffe~154^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10981 
1-0 1 
-11 1 

.names $dffe~155^Q~24 $dffe~154^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10983 
1-0 1 
-11 1 

.names $dffe~155^Q~25 $dffe~154^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10985 
1-0 1 
-11 1 

.names $dffe~155^Q~26 $dffe~154^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10987 
1-0 1 
-11 1 

.names $dffe~155^Q~27 $dffe~154^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10989 
1-0 1 
-11 1 

.names $dffe~155^Q~28 $dffe~154^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10991 
1-0 1 
-11 1 

.names $dffe~155^Q~29 $dffe~154^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10993 
1-0 1 
-11 1 

.names $dffe~155^Q~30 $dffe~154^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10995 
1-0 1 
-11 1 

.names $dffe~155^Q~31 $dffe~154^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10997 
1-0 1 
-11 1 

.names $add~72^ADD~23-1[1] $dffe~155^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$10999 
1-0 1 
-11 1 

.names $add~72^ADD~23-2[1] $dffe~155^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11001 
1-0 1 
-11 1 

.names $add~72^ADD~23-3[1] $dffe~155^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11003 
1-0 1 
-11 1 

.names $add~72^ADD~23-4[1] $dffe~155^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11005 
1-0 1 
-11 1 

.names $add~72^ADD~23-5[1] $dffe~155^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11007 
1-0 1 
-11 1 

.names $add~72^ADD~23-6[1] $dffe~155^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11009 
1-0 1 
-11 1 

.names $add~72^ADD~23-7[1] $dffe~155^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11011 
1-0 1 
-11 1 

.names $add~72^ADD~23-8[1] $dffe~155^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11013 
1-0 1 
-11 1 

.names $add~72^ADD~23-9[1] $dffe~155^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11015 
1-0 1 
-11 1 

.names $add~72^ADD~23-10[1] $dffe~155^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11017 
1-0 1 
-11 1 

.names $add~72^ADD~23-11[1] $dffe~155^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11019 
1-0 1 
-11 1 

.names $add~72^ADD~23-12[1] $dffe~155^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11021 
1-0 1 
-11 1 

.names $add~72^ADD~23-13[1] $dffe~155^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11023 
1-0 1 
-11 1 

.names $add~72^ADD~23-14[1] $dffe~155^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11025 
1-0 1 
-11 1 

.names $add~72^ADD~23-15[1] $dffe~155^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11027 
1-0 1 
-11 1 

.names $add~72^ADD~23-16[1] $dffe~155^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11029 
1-0 1 
-11 1 

.names $add~72^ADD~23-17[1] $dffe~155^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11031 
1-0 1 
-11 1 

.names $add~72^ADD~23-18[1] $dffe~155^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11033 
1-0 1 
-11 1 

.names $add~72^ADD~23-19[1] $dffe~155^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11035 
1-0 1 
-11 1 

.names $add~72^ADD~23-20[1] $dffe~155^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11037 
1-0 1 
-11 1 

.names $add~72^ADD~23-21[1] $dffe~155^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11039 
1-0 1 
-11 1 

.names $add~72^ADD~23-22[1] $dffe~155^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11041 
1-0 1 
-11 1 

.names $add~72^ADD~23-23[1] $dffe~155^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11043 
1-0 1 
-11 1 

.names $add~72^ADD~23-24[1] $dffe~155^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11045 
1-0 1 
-11 1 

.names $add~72^ADD~23-25[1] $dffe~155^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11047 
1-0 1 
-11 1 

.names $add~72^ADD~23-26[1] $dffe~155^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11049 
1-0 1 
-11 1 

.names $add~72^ADD~23-27[1] $dffe~155^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11051 
1-0 1 
-11 1 

.names $add~72^ADD~23-28[1] $dffe~155^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11053 
1-0 1 
-11 1 

.names $add~72^ADD~23-29[1] $dffe~155^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11055 
1-0 1 
-11 1 

.names $add~72^ADD~23-30[1] $dffe~155^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11057 
1-0 1 
-11 1 

.names $add~72^ADD~23-31[1] $dffe~155^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11059 
1-0 1 
-11 1 

.names $add~72^ADD~23-32[1] $dffe~155^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11061 
1-0 1 
-11 1 

.names $add~70^ADD~38-3[1] $dffe~156^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11063 
1-0 1 
-11 1 

.names $add~70^ADD~38-4[1] $dffe~156^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11065 
1-0 1 
-11 1 

.names $add~70^ADD~38-6[1] $dffe~156^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11067 
1-0 1 
-11 1 

.names $add~36^ADD~40-1[1] $dffe~157^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11069 
1-0 1 
-11 1 

.names $add~36^ADD~40-2[1] $dffe~157^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11071 
1-0 1 
-11 1 

.names $add~36^ADD~40-3[1] $dffe~158^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11073 
1-0 1 
-11 1 

.names $add~36^ADD~40-4[1] $dffe~158^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11075 
1-0 1 
-11 1 

.names $add~70^ADD~38-5[1] $dffe~156^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11077 
1-0 1 
-11 1 

.names $add~52^ADD~31-1[1] $dffe~160^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11079 
1-0 1 
-11 1 

.names $add~52^ADD~31-2[1] $dffe~160^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11081 
1-0 1 
-11 1 

.names $add~52^ADD~31-3[1] $dffe~160^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11083 
1-0 1 
-11 1 

.names $add~52^ADD~31-4[1] $dffe~160^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11085 
1-0 1 
-11 1 

.names $add~52^ADD~31-5[1] $dffe~160^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11087 
1-0 1 
-11 1 

.names $add~52^ADD~31-6[1] $dffe~160^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11089 
1-0 1 
-11 1 

.names $add~52^ADD~31-7[1] $dffe~160^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11091 
1-0 1 
-11 1 

.names $add~52^ADD~31-8[1] $dffe~160^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11093 
1-0 1 
-11 1 

.names $add~52^ADD~31-9[1] $dffe~160^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11095 
1-0 1 
-11 1 

.names $add~52^ADD~31-10[1] $dffe~160^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11097 
1-0 1 
-11 1 

.names $add~52^ADD~31-11[1] $dffe~160^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11099 
1-0 1 
-11 1 

.names $add~52^ADD~31-12[1] $dffe~160^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11101 
1-0 1 
-11 1 

.names $add~52^ADD~31-13[1] $dffe~160^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11103 
1-0 1 
-11 1 

.names $add~52^ADD~31-14[1] $dffe~160^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11105 
1-0 1 
-11 1 

.names $add~52^ADD~31-15[1] $dffe~160^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11107 
1-0 1 
-11 1 

.names $add~52^ADD~31-16[1] $dffe~160^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11109 
1-0 1 
-11 1 

.names $add~52^ADD~31-17[1] $dffe~160^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11111 
1-0 1 
-11 1 

.names $add~57^ADD~28-1[1] $dffe~161^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11113 
1-0 1 
-11 1 

.names $add~57^ADD~28-2[1] $dffe~161^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11115 
1-0 1 
-11 1 

.names $add~57^ADD~28-3[1] $dffe~161^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11117 
1-0 1 
-11 1 

.names $add~57^ADD~28-4[1] $dffe~161^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11119 
1-0 1 
-11 1 

.names $add~57^ADD~28-5[1] $dffe~161^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11121 
1-0 1 
-11 1 

.names $add~57^ADD~28-6[1] $dffe~161^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11123 
1-0 1 
-11 1 

.names $add~57^ADD~28-7[1] $dffe~161^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11125 
1-0 1 
-11 1 

.names $add~57^ADD~28-8[1] $dffe~161^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11127 
1-0 1 
-11 1 

.names $add~57^ADD~28-9[1] $dffe~161^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11129 
1-0 1 
-11 1 

.names $add~57^ADD~28-10[1] $dffe~161^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11131 
1-0 1 
-11 1 

.names $add~57^ADD~28-11[1] $dffe~161^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11133 
1-0 1 
-11 1 

.names $add~57^ADD~28-12[1] $dffe~161^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11135 
1-0 1 
-11 1 

.names $add~57^ADD~28-13[1] $dffe~161^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11137 
1-0 1 
-11 1 

.names $add~57^ADD~28-14[1] $dffe~161^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11139 
1-0 1 
-11 1 

.names $add~57^ADD~28-15[1] $dffe~161^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11141 
1-0 1 
-11 1 

.names $add~57^ADD~28-16[1] $dffe~161^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11143 
1-0 1 
-11 1 

.names $add~57^ADD~28-17[1] $dffe~161^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11145 
1-0 1 
-11 1 

.names $add~57^ADD~28-18[1] $dffe~161^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11147 
1-0 1 
-11 1 

.names $add~57^ADD~28-19[1] $dffe~161^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11149 
1-0 1 
-11 1 

.names $add~57^ADD~28-20[1] $dffe~161^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11151 
1-0 1 
-11 1 

.names $add~57^ADD~28-21[1] $dffe~161^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11153 
1-0 1 
-11 1 

.names $add~57^ADD~28-22[1] $dffe~161^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11155 
1-0 1 
-11 1 

.names $add~57^ADD~28-23[1] $dffe~161^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11157 
1-0 1 
-11 1 

.names $add~57^ADD~28-24[1] $dffe~161^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11159 
1-0 1 
-11 1 

.names $add~57^ADD~28-25[1] $dffe~161^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11161 
1-0 1 
-11 1 

.names $add~54^ADD~25-1[1] $dffe~162^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11163 
1-0 1 
-11 1 

.names $add~54^ADD~25-2[1] $dffe~162^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11165 
1-0 1 
-11 1 

.names $add~54^ADD~25-3[1] $dffe~162^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11167 
1-0 1 
-11 1 

.names $add~54^ADD~25-4[1] $dffe~162^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11169 
1-0 1 
-11 1 

.names $add~54^ADD~25-5[1] $dffe~162^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11171 
1-0 1 
-11 1 

.names $add~54^ADD~25-6[1] $dffe~162^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11173 
1-0 1 
-11 1 

.names $add~54^ADD~25-7[1] $dffe~162^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11175 
1-0 1 
-11 1 

.names $add~54^ADD~25-8[1] $dffe~162^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11177 
1-0 1 
-11 1 

.names $add~54^ADD~25-9[1] $dffe~162^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11179 
1-0 1 
-11 1 

.names $add~54^ADD~25-10[1] $dffe~162^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11181 
1-0 1 
-11 1 

.names $add~54^ADD~25-11[1] $dffe~162^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11183 
1-0 1 
-11 1 

.names $add~54^ADD~25-12[1] $dffe~162^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11185 
1-0 1 
-11 1 

.names $add~54^ADD~25-13[1] $dffe~162^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11187 
1-0 1 
-11 1 

.names $add~54^ADD~25-14[1] $dffe~162^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11189 
1-0 1 
-11 1 

.names $add~54^ADD~25-15[1] $dffe~162^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11191 
1-0 1 
-11 1 

.names $add~54^ADD~25-16[1] $dffe~162^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11193 
1-0 1 
-11 1 

.names $add~54^ADD~25-17[1] $dffe~162^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11195 
1-0 1 
-11 1 

.names $add~54^ADD~25-18[1] $dffe~162^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11197 
1-0 1 
-11 1 

.names $add~54^ADD~25-19[1] $dffe~162^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11199 
1-0 1 
-11 1 

.names $add~54^ADD~25-20[1] $dffe~162^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11201 
1-0 1 
-11 1 

.names $add~54^ADD~25-21[1] $dffe~162^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11203 
1-0 1 
-11 1 

.names $add~54^ADD~25-22[1] $dffe~162^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11205 
1-0 1 
-11 1 

.names $add~54^ADD~25-23[1] $dffe~162^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11207 
1-0 1 
-11 1 

.names $add~54^ADD~25-24[1] $dffe~162^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11209 
1-0 1 
-11 1 

.names $add~54^ADD~25-25[1] $dffe~162^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11211 
1-0 1 
-11 1 

.names $add~54^ADD~25-26[1] $dffe~162^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11213 
1-0 1 
-11 1 

.names $add~54^ADD~25-27[1] $dffe~162^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11215 
1-0 1 
-11 1 

.names $add~54^ADD~25-28[1] $dffe~162^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11217 
1-0 1 
-11 1 

.names $add~54^ADD~25-29[1] $dffe~162^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11219 
1-0 1 
-11 1 

.names $add~54^ADD~25-30[1] $dffe~162^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11221 
1-0 1 
-11 1 

.names $add~54^ADD~25-31[1] $dffe~162^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11223 
1-0 1 
-11 1 

.names $add~54^ADD~25-32[1] $dffe~162^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11225 
1-0 1 
-11 1 

.names $dffe~164^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[0] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11227 
1-0 1 
-11 1 

.names $dffe~164^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[1] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11229 
1-0 1 
-11 1 

.names $dffe~164^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[2] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11231 
1-0 1 
-11 1 

.names $dffe~164^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[3] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11233 
1-0 1 
-11 1 

.names $dffe~164^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[4] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11235 
1-0 1 
-11 1 

.names $dffe~164^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[5] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11237 
1-0 1 
-11 1 

.names $dffe~164^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[6] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11239 
1-0 1 
-11 1 

.names $dffe~164^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[7] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11241 
1-0 1 
-11 1 

.names $dffe~164^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[8] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11243 
1-0 1 
-11 1 

.names $dffe~164^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[9] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11245 
1-0 1 
-11 1 

.names $dffe~164^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[10] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11247 
1-0 1 
-11 1 

.names $dffe~164^Q~11 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[11] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11249 
1-0 1 
-11 1 

.names $dffe~164^Q~12 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[12] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11251 
1-0 1 
-11 1 

.names $dffe~164^Q~13 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[13] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11253 
1-0 1 
-11 1 

.names $dffe~164^Q~14 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[14] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11255 
1-0 1 
-11 1 

.names $dffe~164^Q~15 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[15] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11257 
1-0 1 
-11 1 

.names $dffe~164^Q~16 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[16] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11259 
1-0 1 
-11 1 

.names $dffe~164^Q~17 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[17] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11261 
1-0 1 
-11 1 

.names $dffe~164^Q~18 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[18] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11263 
1-0 1 
-11 1 

.names $dffe~164^Q~19 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[19] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11265 
1-0 1 
-11 1 

.names $dffe~164^Q~20 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[20] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11267 
1-0 1 
-11 1 

.names $dffe~164^Q~21 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[21] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11269 
1-0 1 
-11 1 

.names $dffe~164^Q~22 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[22] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11271 
1-0 1 
-11 1 

.names $dffe~164^Q~23 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[23] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11273 
1-0 1 
-11 1 

.names $dffe~164^Q~24 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[24] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11275 
1-0 1 
-11 1 

.names $dffe~164^Q~25 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[25] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11277 
1-0 1 
-11 1 

.names $dffe~164^Q~26 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[26] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11279 
1-0 1 
-11 1 

.names $dffe~164^Q~27 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[27] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11281 
1-0 1 
-11 1 

.names $dffe~164^Q~28 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[28] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11283 
1-0 1 
-11 1 

.names $dffe~164^Q~29 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[29] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11285 
1-0 1 
-11 1 

.names $dffe~164^Q~30 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[30] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11287 
1-0 1 
-11 1 

.names $dffe~164^Q~31 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[31] \
 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11289 
1-0 1 
-11 1 

.names $dffe~165^Q~0 $dffe~164^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11291 
1-0 1 
-11 1 

.names $dffe~165^Q~1 $dffe~164^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11293 
1-0 1 
-11 1 

.names $dffe~165^Q~2 $dffe~164^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11295 
1-0 1 
-11 1 

.names $dffe~165^Q~3 $dffe~164^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11297 
1-0 1 
-11 1 

.names $dffe~165^Q~4 $dffe~164^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11299 
1-0 1 
-11 1 

.names $dffe~165^Q~5 $dffe~164^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11301 
1-0 1 
-11 1 

.names $dffe~165^Q~6 $dffe~164^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11303 
1-0 1 
-11 1 

.names $dffe~165^Q~7 $dffe~164^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11305 
1-0 1 
-11 1 

.names $dffe~165^Q~8 $dffe~164^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11307 
1-0 1 
-11 1 

.names $dffe~165^Q~9 $dffe~164^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11309 
1-0 1 
-11 1 

.names $dffe~165^Q~10 $dffe~164^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11311 
1-0 1 
-11 1 

.names $dffe~165^Q~11 $dffe~164^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11313 
1-0 1 
-11 1 

.names $dffe~165^Q~12 $dffe~164^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11315 
1-0 1 
-11 1 

.names $dffe~165^Q~13 $dffe~164^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11317 
1-0 1 
-11 1 

.names $dffe~165^Q~14 $dffe~164^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11319 
1-0 1 
-11 1 

.names $dffe~165^Q~15 $dffe~164^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11321 
1-0 1 
-11 1 

.names $dffe~165^Q~16 $dffe~164^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11323 
1-0 1 
-11 1 

.names $dffe~165^Q~17 $dffe~164^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11325 
1-0 1 
-11 1 

.names $dffe~165^Q~18 $dffe~164^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11327 
1-0 1 
-11 1 

.names $dffe~165^Q~19 $dffe~164^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11329 
1-0 1 
-11 1 

.names $dffe~165^Q~20 $dffe~164^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11331 
1-0 1 
-11 1 

.names $dffe~165^Q~21 $dffe~164^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11333 
1-0 1 
-11 1 

.names $dffe~165^Q~22 $dffe~164^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11335 
1-0 1 
-11 1 

.names $dffe~165^Q~23 $dffe~164^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11337 
1-0 1 
-11 1 

.names $dffe~165^Q~24 $dffe~164^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11339 
1-0 1 
-11 1 

.names $dffe~165^Q~25 $dffe~164^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11341 
1-0 1 
-11 1 

.names $dffe~165^Q~26 $dffe~164^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11343 
1-0 1 
-11 1 

.names $dffe~165^Q~27 $dffe~164^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11345 
1-0 1 
-11 1 

.names $dffe~165^Q~28 $dffe~164^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11347 
1-0 1 
-11 1 

.names $dffe~165^Q~29 $dffe~164^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11349 
1-0 1 
-11 1 

.names $dffe~165^Q~30 $dffe~164^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11351 
1-0 1 
-11 1 

.names $dffe~165^Q~31 $dffe~164^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11353 
1-0 1 
-11 1 

.names $dffe~367^Q~0 $dffe~165^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11355 
1-0 1 
-11 1 

.names $dffe~367^Q~1 $dffe~165^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11357 
1-0 1 
-11 1 

.names $dffe~367^Q~2 $dffe~165^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11359 
1-0 1 
-11 1 

.names $dffe~367^Q~3 $dffe~165^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11361 
1-0 1 
-11 1 

.names $dffe~367^Q~4 $dffe~165^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11363 
1-0 1 
-11 1 

.names $dffe~367^Q~5 $dffe~165^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11365 
1-0 1 
-11 1 

.names $dffe~367^Q~6 $dffe~165^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11367 
1-0 1 
-11 1 

.names $dffe~367^Q~7 $dffe~165^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11369 
1-0 1 
-11 1 

.names $dffe~367^Q~8 $dffe~165^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11371 
1-0 1 
-11 1 

.names $dffe~367^Q~9 $dffe~165^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11373 
1-0 1 
-11 1 

.names $dffe~367^Q~10 $dffe~165^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11375 
1-0 1 
-11 1 

.names $dffe~367^Q~11 $dffe~165^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11377 
1-0 1 
-11 1 

.names $dffe~367^Q~12 $dffe~165^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11379 
1-0 1 
-11 1 

.names $dffe~367^Q~13 $dffe~165^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11381 
1-0 1 
-11 1 

.names $dffe~367^Q~14 $dffe~165^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11383 
1-0 1 
-11 1 

.names $dffe~367^Q~15 $dffe~165^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11385 
1-0 1 
-11 1 

.names $dffe~367^Q~16 $dffe~165^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11387 
1-0 1 
-11 1 

.names $dffe~367^Q~17 $dffe~165^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11389 
1-0 1 
-11 1 

.names $dffe~367^Q~18 $dffe~165^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11391 
1-0 1 
-11 1 

.names $dffe~367^Q~19 $dffe~165^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11393 
1-0 1 
-11 1 

.names $dffe~367^Q~20 $dffe~165^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11395 
1-0 1 
-11 1 

.names $dffe~367^Q~21 $dffe~165^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11397 
1-0 1 
-11 1 

.names $dffe~367^Q~22 $dffe~165^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11399 
1-0 1 
-11 1 

.names $dffe~367^Q~23 $dffe~165^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11401 
1-0 1 
-11 1 

.names $dffe~367^Q~24 $dffe~165^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11403 
1-0 1 
-11 1 

.names $dffe~367^Q~25 $dffe~165^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11405 
1-0 1 
-11 1 

.names $dffe~367^Q~26 $dffe~165^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11407 
1-0 1 
-11 1 

.names $dffe~367^Q~27 $dffe~165^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11409 
1-0 1 
-11 1 

.names $dffe~367^Q~28 $dffe~165^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11411 
1-0 1 
-11 1 

.names $dffe~367^Q~29 $dffe~165^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11413 
1-0 1 
-11 1 

.names $dffe~367^Q~30 $dffe~165^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11415 
1-0 1 
-11 1 

.names $dffe~367^Q~31 $dffe~165^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11417 
1-0 1 
-11 1 

.names $dffe~367^Q~33 $dffe~166^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11419 
1-0 1 
-11 1 

.names $dffe~367^Q~63 $dffe~166^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11421 
1-0 1 
-11 1 

.names $dffe~367^Q~35 $dffe~166^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11423 
1-0 1 
-11 1 

.names $dffe~367^Q~37 $dffe~166^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11425 
1-0 1 
-11 1 

.names $dffe~367^Q~39 $dffe~166^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11427 
1-0 1 
-11 1 

.names $dffe~367^Q~41 $dffe~166^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11429 
1-0 1 
-11 1 

.names $dffe~367^Q~43 $dffe~166^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11431 
1-0 1 
-11 1 

.names $dffe~367^Q~45 $dffe~166^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11433 
1-0 1 
-11 1 

.names $dffe~367^Q~47 $dffe~166^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11435 
1-0 1 
-11 1 

.names $dffe~367^Q~49 $dffe~166^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11437 
1-0 1 
-11 1 

.names $dffe~367^Q~51 $dffe~166^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11439 
1-0 1 
-11 1 

.names $dffe~367^Q~53 $dffe~166^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11441 
1-0 1 
-11 1 

.names $dffe~367^Q~55 $dffe~166^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11443 
1-0 1 
-11 1 

.names $dffe~367^Q~57 $dffe~166^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11445 
1-0 1 
-11 1 

.names $dffe~367^Q~59 $dffe~166^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11447 
1-0 1 
-11 1 

.names $dffe~367^Q~61 $dffe~166^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11449 
1-0 1 
-11 1 

.names $dffe~367^Q~32 $dffe~166^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11451 
1-0 1 
-11 1 

.names $dffe~367^Q~34 $dffe~166^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11453 
1-0 1 
-11 1 

.names $dffe~367^Q~36 $dffe~166^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11455 
1-0 1 
-11 1 

.names $dffe~367^Q~38 $dffe~166^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11457 
1-0 1 
-11 1 

.names $dffe~367^Q~40 $dffe~166^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11459 
1-0 1 
-11 1 

.names $dffe~367^Q~42 $dffe~166^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11461 
1-0 1 
-11 1 

.names $dffe~367^Q~44 $dffe~166^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11463 
1-0 1 
-11 1 

.names $dffe~367^Q~46 $dffe~166^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11465 
1-0 1 
-11 1 

.names $dffe~367^Q~48 $dffe~166^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11467 
1-0 1 
-11 1 

.names $dffe~367^Q~50 $dffe~166^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11469 
1-0 1 
-11 1 

.names $dffe~367^Q~52 $dffe~166^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11471 
1-0 1 
-11 1 

.names $dffe~367^Q~54 $dffe~166^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11473 
1-0 1 
-11 1 

.names $dffe~367^Q~56 $dffe~166^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11475 
1-0 1 
-11 1 

.names $dffe~367^Q~58 $dffe~166^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11477 
1-0 1 
-11 1 

.names $dffe~367^Q~60 $dffe~166^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11479 
1-0 1 
-11 1 

.names $dffe~367^Q~62 $dffe~166^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11481 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-0^out~0 $dffe~197^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11483 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-1^out~0 $dffe~197^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11485 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-2^out~0 $dffe~197^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11487 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-3^out~0 $dffe~197^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11489 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-4^out~0 $dffe~197^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11491 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-5^out~0 $dffe~197^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11493 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-6^out~0 $dffe~197^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11495 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-7^out~0 $dffe~197^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11497 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-8^out~0 $dffe~197^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11499 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-9^out~0 $dffe~197^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11501 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-10^out~0 $dffe~197^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11503 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-11^out~0 $dffe~197^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11505 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-12^out~0 $dffe~197^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11507 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-13^out~0 $dffe~197^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11509 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-14^out~0 $dffe~197^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11511 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-15^out~0 $dffe~197^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11513 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-16^out~0 $dffe~197^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11515 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-17^out~0 $dffe~197^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11517 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-18^out~0 $dffe~197^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11519 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-19^out~0 $dffe~197^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11521 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-20^out~0 $dffe~197^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11523 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-21^out~0 $dffe~197^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11525 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-22^out~0 $dffe~197^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11527 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-23^out~0 $dffe~197^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11529 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-24^out~0 $dffe~197^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11531 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-25^out~0 $dffe~197^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11533 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-26^out~0 $dffe~197^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11535 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-27^out~0 $dffe~197^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11537 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-28^out~0 $dffe~197^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11539 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-29^out~0 $dffe~197^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11541 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-30^out~0 $dffe~197^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11543 
1-0 1 
-11 1 

.names single_port_ram^MEM~70-31^out~0 $dffe~197^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11545 
1-0 1 
-11 1 

.names $dffe~127^Q~0 $dffe~198^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11675 
1-0 1 
-11 1 

.names $dffe~127^Q~1 $dffe~198^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11677 
1-0 1 
-11 1 

.names $dffe~127^Q~2 $dffe~198^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11679 
1-0 1 
-11 1 

.names $dffe~127^Q~3 $dffe~198^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11681 
1-0 1 
-11 1 

.names $dffe~127^Q~4 $dffe~198^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11683 
1-0 1 
-11 1 

.names $dffe~127^Q~5 $dffe~198^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11685 
1-0 1 
-11 1 

.names $dffe~127^Q~6 $dffe~198^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11687 
1-0 1 
-11 1 

.names $dffe~127^Q~7 $dffe~198^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11689 
1-0 1 
-11 1 

.names $dffe~127^Q~8 $dffe~198^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11691 
1-0 1 
-11 1 

.names $dffe~127^Q~9 $dffe~198^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11693 
1-0 1 
-11 1 

.names $dffe~127^Q~10 $dffe~198^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11695 
1-0 1 
-11 1 

.names $dffe~127^Q~11 $dffe~198^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11697 
1-0 1 
-11 1 

.names $dffe~127^Q~12 $dffe~198^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11699 
1-0 1 
-11 1 

.names $dffe~127^Q~13 $dffe~198^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11701 
1-0 1 
-11 1 

.names $dffe~127^Q~14 $dffe~198^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11703 
1-0 1 
-11 1 

.names $dffe~127^Q~15 $dffe~198^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11705 
1-0 1 
-11 1 

.names $dffe~127^Q~16 $dffe~198^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11707 
1-0 1 
-11 1 

.names $dffe~127^Q~17 $dffe~198^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11709 
1-0 1 
-11 1 

.names $dffe~127^Q~18 $dffe~198^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11711 
1-0 1 
-11 1 

.names $dffe~127^Q~19 $dffe~198^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11713 
1-0 1 
-11 1 

.names $dffe~127^Q~20 $dffe~198^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11715 
1-0 1 
-11 1 

.names $dffe~127^Q~21 $dffe~198^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11717 
1-0 1 
-11 1 

.names $dffe~127^Q~22 $dffe~198^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11719 
1-0 1 
-11 1 

.names $dffe~127^Q~23 $dffe~198^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11721 
1-0 1 
-11 1 

.names $dffe~127^Q~24 $dffe~198^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11723 
1-0 1 
-11 1 

.names $dffe~127^Q~25 $dffe~198^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11725 
1-0 1 
-11 1 

.names $dffe~127^Q~26 $dffe~198^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11727 
1-0 1 
-11 1 

.names $dffe~127^Q~27 $dffe~198^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11729 
1-0 1 
-11 1 

.names $dffe~127^Q~28 $dffe~198^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11731 
1-0 1 
-11 1 

.names $dffe~127^Q~29 $dffe~198^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11733 
1-0 1 
-11 1 

.names $dffe~127^Q~30 $dffe~198^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11735 
1-0 1 
-11 1 

.names $dffe~127^Q~31 $dffe~198^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11737 
1-0 1 
-11 1 

.names $dffe~200^Q~0 $dffe~199^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11739 
1-0 1 
-11 1 

.names $dffe~200^Q~1 $dffe~199^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11741 
1-0 1 
-11 1 

.names $dffe~200^Q~2 $dffe~199^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11743 
1-0 1 
-11 1 

.names $dffe~200^Q~3 $dffe~199^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11745 
1-0 1 
-11 1 

.names $dffe~200^Q~4 $dffe~199^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11747 
1-0 1 
-11 1 

.names $dffe~200^Q~5 $dffe~199^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11749 
1-0 1 
-11 1 

.names $dffe~200^Q~6 $dffe~199^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11751 
1-0 1 
-11 1 

.names $dffe~200^Q~7 $dffe~199^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11753 
1-0 1 
-11 1 

.names $dffe~200^Q~8 $dffe~199^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11755 
1-0 1 
-11 1 

.names $dffe~200^Q~9 $dffe~199^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11757 
1-0 1 
-11 1 

.names $dffe~200^Q~10 $dffe~199^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11759 
1-0 1 
-11 1 

.names $dffe~200^Q~11 $dffe~199^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11761 
1-0 1 
-11 1 

.names $dffe~200^Q~12 $dffe~199^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11763 
1-0 1 
-11 1 

.names $dffe~200^Q~13 $dffe~199^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11765 
1-0 1 
-11 1 

.names $dffe~200^Q~14 $dffe~199^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11767 
1-0 1 
-11 1 

.names $dffe~200^Q~15 $dffe~199^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11769 
1-0 1 
-11 1 

.names $dffe~200^Q~16 $dffe~199^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11771 
1-0 1 
-11 1 

.names $dffe~200^Q~17 $dffe~199^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11773 
1-0 1 
-11 1 

.names $dffe~200^Q~18 $dffe~199^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11775 
1-0 1 
-11 1 

.names $dffe~200^Q~19 $dffe~199^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11777 
1-0 1 
-11 1 

.names $dffe~200^Q~20 $dffe~199^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11779 
1-0 1 
-11 1 

.names $dffe~200^Q~21 $dffe~199^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11781 
1-0 1 
-11 1 

.names $dffe~200^Q~22 $dffe~199^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11783 
1-0 1 
-11 1 

.names $dffe~200^Q~23 $dffe~199^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11785 
1-0 1 
-11 1 

.names $dffe~200^Q~24 $dffe~199^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11787 
1-0 1 
-11 1 

.names $dffe~200^Q~25 $dffe~199^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11789 
1-0 1 
-11 1 

.names $dffe~200^Q~26 $dffe~199^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11791 
1-0 1 
-11 1 

.names $dffe~200^Q~27 $dffe~199^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11793 
1-0 1 
-11 1 

.names $dffe~200^Q~28 $dffe~199^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11795 
1-0 1 
-11 1 

.names $dffe~200^Q~29 $dffe~199^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11797 
1-0 1 
-11 1 

.names $dffe~200^Q~30 $dffe~199^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11799 
1-0 1 
-11 1 

.names $dffe~200^Q~31 $dffe~199^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11801 
1-0 1 
-11 1 

.names $dffe~201^Q~0 $dffe~200^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11803 
1-0 1 
-11 1 

.names $dffe~201^Q~1 $dffe~200^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11805 
1-0 1 
-11 1 

.names $dffe~201^Q~2 $dffe~200^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11807 
1-0 1 
-11 1 

.names $dffe~201^Q~3 $dffe~200^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11809 
1-0 1 
-11 1 

.names $dffe~201^Q~4 $dffe~200^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11811 
1-0 1 
-11 1 

.names $dffe~201^Q~5 $dffe~200^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11813 
1-0 1 
-11 1 

.names $dffe~201^Q~6 $dffe~200^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11815 
1-0 1 
-11 1 

.names $dffe~201^Q~7 $dffe~200^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11817 
1-0 1 
-11 1 

.names $dffe~201^Q~8 $dffe~200^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11819 
1-0 1 
-11 1 

.names $dffe~201^Q~9 $dffe~200^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11821 
1-0 1 
-11 1 

.names $dffe~201^Q~10 $dffe~200^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11823 
1-0 1 
-11 1 

.names $dffe~201^Q~11 $dffe~200^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11825 
1-0 1 
-11 1 

.names $dffe~201^Q~12 $dffe~200^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11827 
1-0 1 
-11 1 

.names $dffe~201^Q~13 $dffe~200^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11829 
1-0 1 
-11 1 

.names $dffe~201^Q~14 $dffe~200^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11831 
1-0 1 
-11 1 

.names $dffe~201^Q~15 $dffe~200^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11833 
1-0 1 
-11 1 

.names $dffe~201^Q~16 $dffe~200^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11835 
1-0 1 
-11 1 

.names $dffe~201^Q~17 $dffe~200^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11837 
1-0 1 
-11 1 

.names $dffe~201^Q~18 $dffe~200^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11839 
1-0 1 
-11 1 

.names $dffe~201^Q~19 $dffe~200^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11841 
1-0 1 
-11 1 

.names $dffe~201^Q~20 $dffe~200^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11843 
1-0 1 
-11 1 

.names $dffe~201^Q~21 $dffe~200^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11845 
1-0 1 
-11 1 

.names $dffe~201^Q~22 $dffe~200^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11847 
1-0 1 
-11 1 

.names $dffe~201^Q~23 $dffe~200^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11849 
1-0 1 
-11 1 

.names $dffe~201^Q~24 $dffe~200^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11851 
1-0 1 
-11 1 

.names $dffe~201^Q~25 $dffe~200^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11853 
1-0 1 
-11 1 

.names $dffe~201^Q~26 $dffe~200^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11855 
1-0 1 
-11 1 

.names $dffe~201^Q~27 $dffe~200^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11857 
1-0 1 
-11 1 

.names $dffe~201^Q~28 $dffe~200^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11859 
1-0 1 
-11 1 

.names $dffe~201^Q~29 $dffe~200^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11861 
1-0 1 
-11 1 

.names $dffe~201^Q~30 $dffe~200^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11863 
1-0 1 
-11 1 

.names $dffe~201^Q~31 $dffe~200^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11865 
1-0 1 
-11 1 

.names $dffe~202^Q~0 $dffe~201^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11867 
1-0 1 
-11 1 

.names $dffe~202^Q~1 $dffe~201^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11869 
1-0 1 
-11 1 

.names $dffe~202^Q~2 $dffe~201^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11871 
1-0 1 
-11 1 

.names $dffe~202^Q~3 $dffe~201^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11873 
1-0 1 
-11 1 

.names $dffe~202^Q~4 $dffe~201^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11875 
1-0 1 
-11 1 

.names $dffe~202^Q~5 $dffe~201^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11877 
1-0 1 
-11 1 

.names $dffe~202^Q~6 $dffe~201^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11879 
1-0 1 
-11 1 

.names $dffe~202^Q~7 $dffe~201^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11881 
1-0 1 
-11 1 

.names $dffe~202^Q~8 $dffe~201^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11883 
1-0 1 
-11 1 

.names $dffe~202^Q~9 $dffe~201^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11885 
1-0 1 
-11 1 

.names $dffe~202^Q~10 $dffe~201^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11887 
1-0 1 
-11 1 

.names $dffe~202^Q~11 $dffe~201^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11889 
1-0 1 
-11 1 

.names $dffe~202^Q~12 $dffe~201^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11891 
1-0 1 
-11 1 

.names $dffe~202^Q~13 $dffe~201^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11893 
1-0 1 
-11 1 

.names $dffe~202^Q~14 $dffe~201^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11895 
1-0 1 
-11 1 

.names $dffe~202^Q~15 $dffe~201^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11897 
1-0 1 
-11 1 

.names $dffe~202^Q~16 $dffe~201^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11899 
1-0 1 
-11 1 

.names $dffe~202^Q~17 $dffe~201^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11901 
1-0 1 
-11 1 

.names $dffe~202^Q~18 $dffe~201^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11903 
1-0 1 
-11 1 

.names $dffe~202^Q~19 $dffe~201^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11905 
1-0 1 
-11 1 

.names $dffe~202^Q~20 $dffe~201^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11907 
1-0 1 
-11 1 

.names $dffe~202^Q~21 $dffe~201^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11909 
1-0 1 
-11 1 

.names $dffe~202^Q~22 $dffe~201^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11911 
1-0 1 
-11 1 

.names $dffe~202^Q~23 $dffe~201^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11913 
1-0 1 
-11 1 

.names $dffe~202^Q~24 $dffe~201^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11915 
1-0 1 
-11 1 

.names $dffe~202^Q~25 $dffe~201^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11917 
1-0 1 
-11 1 

.names $dffe~202^Q~26 $dffe~201^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11919 
1-0 1 
-11 1 

.names $dffe~202^Q~27 $dffe~201^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11921 
1-0 1 
-11 1 

.names $dffe~202^Q~28 $dffe~201^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11923 
1-0 1 
-11 1 

.names $dffe~202^Q~29 $dffe~201^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11925 
1-0 1 
-11 1 

.names $dffe~202^Q~30 $dffe~201^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11927 
1-0 1 
-11 1 

.names $dffe~202^Q~31 $dffe~201^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11929 
1-0 1 
-11 1 

.names $dffe~203^Q~0 $dffe~202^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11931 
1-0 1 
-11 1 

.names $dffe~203^Q~1 $dffe~202^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11933 
1-0 1 
-11 1 

.names $dffe~203^Q~2 $dffe~202^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11935 
1-0 1 
-11 1 

.names $dffe~203^Q~3 $dffe~202^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11937 
1-0 1 
-11 1 

.names $dffe~203^Q~4 $dffe~202^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11939 
1-0 1 
-11 1 

.names $dffe~203^Q~5 $dffe~202^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11941 
1-0 1 
-11 1 

.names $dffe~203^Q~6 $dffe~202^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11943 
1-0 1 
-11 1 

.names $dffe~203^Q~7 $dffe~202^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11945 
1-0 1 
-11 1 

.names $dffe~203^Q~8 $dffe~202^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11947 
1-0 1 
-11 1 

.names $dffe~203^Q~9 $dffe~202^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11949 
1-0 1 
-11 1 

.names $dffe~203^Q~10 $dffe~202^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11951 
1-0 1 
-11 1 

.names $dffe~203^Q~11 $dffe~202^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11953 
1-0 1 
-11 1 

.names $dffe~203^Q~12 $dffe~202^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11955 
1-0 1 
-11 1 

.names $dffe~203^Q~13 $dffe~202^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11957 
1-0 1 
-11 1 

.names $dffe~203^Q~14 $dffe~202^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11959 
1-0 1 
-11 1 

.names $dffe~203^Q~15 $dffe~202^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11961 
1-0 1 
-11 1 

.names $dffe~203^Q~16 $dffe~202^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11963 
1-0 1 
-11 1 

.names $dffe~203^Q~17 $dffe~202^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11965 
1-0 1 
-11 1 

.names $dffe~203^Q~18 $dffe~202^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11967 
1-0 1 
-11 1 

.names $dffe~203^Q~19 $dffe~202^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11969 
1-0 1 
-11 1 

.names $dffe~203^Q~20 $dffe~202^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11971 
1-0 1 
-11 1 

.names $dffe~203^Q~21 $dffe~202^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11973 
1-0 1 
-11 1 

.names $dffe~203^Q~22 $dffe~202^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11975 
1-0 1 
-11 1 

.names $dffe~203^Q~23 $dffe~202^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11977 
1-0 1 
-11 1 

.names $dffe~203^Q~24 $dffe~202^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11979 
1-0 1 
-11 1 

.names $dffe~203^Q~25 $dffe~202^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11981 
1-0 1 
-11 1 

.names $dffe~203^Q~26 $dffe~202^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11983 
1-0 1 
-11 1 

.names $dffe~203^Q~27 $dffe~202^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11985 
1-0 1 
-11 1 

.names $dffe~203^Q~28 $dffe~202^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11987 
1-0 1 
-11 1 

.names $dffe~203^Q~29 $dffe~202^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11989 
1-0 1 
-11 1 

.names $dffe~203^Q~30 $dffe~202^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11991 
1-0 1 
-11 1 

.names $dffe~203^Q~31 $dffe~202^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11993 
1-0 1 
-11 1 

.names $dffe~204^Q~0 $dffe~203^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11995 
1-0 1 
-11 1 

.names $dffe~204^Q~1 $dffe~203^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11997 
1-0 1 
-11 1 

.names $dffe~204^Q~2 $dffe~203^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$11999 
1-0 1 
-11 1 

.names $dffe~204^Q~3 $dffe~203^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12001 
1-0 1 
-11 1 

.names $dffe~204^Q~4 $dffe~203^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12003 
1-0 1 
-11 1 

.names $dffe~204^Q~5 $dffe~203^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12005 
1-0 1 
-11 1 

.names $dffe~204^Q~6 $dffe~203^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12007 
1-0 1 
-11 1 

.names $dffe~204^Q~7 $dffe~203^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12009 
1-0 1 
-11 1 

.names $dffe~204^Q~8 $dffe~203^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12011 
1-0 1 
-11 1 

.names $dffe~204^Q~9 $dffe~203^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12013 
1-0 1 
-11 1 

.names $dffe~204^Q~10 $dffe~203^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12015 
1-0 1 
-11 1 

.names $dffe~204^Q~11 $dffe~203^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12017 
1-0 1 
-11 1 

.names $dffe~204^Q~12 $dffe~203^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12019 
1-0 1 
-11 1 

.names $dffe~204^Q~13 $dffe~203^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12021 
1-0 1 
-11 1 

.names $dffe~204^Q~14 $dffe~203^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12023 
1-0 1 
-11 1 

.names $dffe~204^Q~15 $dffe~203^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12025 
1-0 1 
-11 1 

.names $dffe~204^Q~16 $dffe~203^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12027 
1-0 1 
-11 1 

.names $dffe~204^Q~17 $dffe~203^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12029 
1-0 1 
-11 1 

.names $dffe~204^Q~18 $dffe~203^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12031 
1-0 1 
-11 1 

.names $dffe~204^Q~19 $dffe~203^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12033 
1-0 1 
-11 1 

.names $dffe~204^Q~20 $dffe~203^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12035 
1-0 1 
-11 1 

.names $dffe~204^Q~21 $dffe~203^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12037 
1-0 1 
-11 1 

.names $dffe~204^Q~22 $dffe~203^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12039 
1-0 1 
-11 1 

.names $dffe~204^Q~23 $dffe~203^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12041 
1-0 1 
-11 1 

.names $dffe~204^Q~24 $dffe~203^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12043 
1-0 1 
-11 1 

.names $dffe~204^Q~25 $dffe~203^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12045 
1-0 1 
-11 1 

.names $dffe~204^Q~26 $dffe~203^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12047 
1-0 1 
-11 1 

.names $dffe~204^Q~27 $dffe~203^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12049 
1-0 1 
-11 1 

.names $dffe~204^Q~28 $dffe~203^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12051 
1-0 1 
-11 1 

.names $dffe~204^Q~29 $dffe~203^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12053 
1-0 1 
-11 1 

.names $dffe~204^Q~30 $dffe~203^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12055 
1-0 1 
-11 1 

.names $dffe~204^Q~31 $dffe~203^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12057 
1-0 1 
-11 1 

.names $dffe~205^Q~0 $dffe~204^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12059 
1-0 1 
-11 1 

.names $dffe~205^Q~1 $dffe~204^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12061 
1-0 1 
-11 1 

.names $dffe~205^Q~2 $dffe~204^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12063 
1-0 1 
-11 1 

.names $dffe~205^Q~3 $dffe~204^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12065 
1-0 1 
-11 1 

.names $dffe~205^Q~4 $dffe~204^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12067 
1-0 1 
-11 1 

.names $dffe~205^Q~5 $dffe~204^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12069 
1-0 1 
-11 1 

.names $dffe~205^Q~6 $dffe~204^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12071 
1-0 1 
-11 1 

.names $dffe~205^Q~7 $dffe~204^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12073 
1-0 1 
-11 1 

.names $dffe~205^Q~8 $dffe~204^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12075 
1-0 1 
-11 1 

.names $dffe~205^Q~9 $dffe~204^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12077 
1-0 1 
-11 1 

.names $dffe~205^Q~10 $dffe~204^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12079 
1-0 1 
-11 1 

.names $dffe~205^Q~11 $dffe~204^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12081 
1-0 1 
-11 1 

.names $dffe~205^Q~12 $dffe~204^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12083 
1-0 1 
-11 1 

.names $dffe~205^Q~13 $dffe~204^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12085 
1-0 1 
-11 1 

.names $dffe~205^Q~14 $dffe~204^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12087 
1-0 1 
-11 1 

.names $dffe~205^Q~15 $dffe~204^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12089 
1-0 1 
-11 1 

.names $dffe~205^Q~16 $dffe~204^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12091 
1-0 1 
-11 1 

.names $dffe~205^Q~17 $dffe~204^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12093 
1-0 1 
-11 1 

.names $dffe~205^Q~18 $dffe~204^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12095 
1-0 1 
-11 1 

.names $dffe~205^Q~19 $dffe~204^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12097 
1-0 1 
-11 1 

.names $dffe~205^Q~20 $dffe~204^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12099 
1-0 1 
-11 1 

.names $dffe~205^Q~21 $dffe~204^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12101 
1-0 1 
-11 1 

.names $dffe~205^Q~22 $dffe~204^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12103 
1-0 1 
-11 1 

.names $dffe~205^Q~23 $dffe~204^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12105 
1-0 1 
-11 1 

.names $dffe~205^Q~24 $dffe~204^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12107 
1-0 1 
-11 1 

.names $dffe~205^Q~25 $dffe~204^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12109 
1-0 1 
-11 1 

.names $dffe~205^Q~26 $dffe~204^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12111 
1-0 1 
-11 1 

.names $dffe~205^Q~27 $dffe~204^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12113 
1-0 1 
-11 1 

.names $dffe~205^Q~28 $dffe~204^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12115 
1-0 1 
-11 1 

.names $dffe~205^Q~29 $dffe~204^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12117 
1-0 1 
-11 1 

.names $dffe~205^Q~30 $dffe~204^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12119 
1-0 1 
-11 1 

.names $dffe~205^Q~31 $dffe~204^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12121 
1-0 1 
-11 1 

.names $dffe~206^Q~0 $dffe~205^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12123 
1-0 1 
-11 1 

.names $dffe~206^Q~1 $dffe~205^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12125 
1-0 1 
-11 1 

.names $dffe~206^Q~2 $dffe~205^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12127 
1-0 1 
-11 1 

.names $dffe~206^Q~3 $dffe~205^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12129 
1-0 1 
-11 1 

.names $dffe~206^Q~4 $dffe~205^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12131 
1-0 1 
-11 1 

.names $dffe~206^Q~5 $dffe~205^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12133 
1-0 1 
-11 1 

.names $dffe~206^Q~6 $dffe~205^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12135 
1-0 1 
-11 1 

.names $dffe~206^Q~7 $dffe~205^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12137 
1-0 1 
-11 1 

.names $dffe~206^Q~8 $dffe~205^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12139 
1-0 1 
-11 1 

.names $dffe~206^Q~9 $dffe~205^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12141 
1-0 1 
-11 1 

.names $dffe~206^Q~10 $dffe~205^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12143 
1-0 1 
-11 1 

.names $dffe~206^Q~11 $dffe~205^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12145 
1-0 1 
-11 1 

.names $dffe~206^Q~12 $dffe~205^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12147 
1-0 1 
-11 1 

.names $dffe~206^Q~13 $dffe~205^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12149 
1-0 1 
-11 1 

.names $dffe~206^Q~14 $dffe~205^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12151 
1-0 1 
-11 1 

.names $dffe~206^Q~15 $dffe~205^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12153 
1-0 1 
-11 1 

.names $dffe~206^Q~16 $dffe~205^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12155 
1-0 1 
-11 1 

.names $dffe~206^Q~17 $dffe~205^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12157 
1-0 1 
-11 1 

.names $dffe~206^Q~18 $dffe~205^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12159 
1-0 1 
-11 1 

.names $dffe~206^Q~19 $dffe~205^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12161 
1-0 1 
-11 1 

.names $dffe~206^Q~20 $dffe~205^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12163 
1-0 1 
-11 1 

.names $dffe~206^Q~21 $dffe~205^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12165 
1-0 1 
-11 1 

.names $dffe~206^Q~22 $dffe~205^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12167 
1-0 1 
-11 1 

.names $dffe~206^Q~23 $dffe~205^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12169 
1-0 1 
-11 1 

.names $dffe~206^Q~24 $dffe~205^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12171 
1-0 1 
-11 1 

.names $dffe~206^Q~25 $dffe~205^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12173 
1-0 1 
-11 1 

.names $dffe~206^Q~26 $dffe~205^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12175 
1-0 1 
-11 1 

.names $dffe~206^Q~27 $dffe~205^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12177 
1-0 1 
-11 1 

.names $dffe~206^Q~28 $dffe~205^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12179 
1-0 1 
-11 1 

.names $dffe~206^Q~29 $dffe~205^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12181 
1-0 1 
-11 1 

.names $dffe~206^Q~30 $dffe~205^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12183 
1-0 1 
-11 1 

.names $dffe~206^Q~31 $dffe~205^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12185 
1-0 1 
-11 1 

.names $dffe~129^Q~0 $dffe~206^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12187 
1-0 1 
-11 1 

.names $dffe~129^Q~1 $dffe~206^Q~1 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12189 
1-0 1 
-11 1 

.names $dffe~129^Q~2 $dffe~206^Q~2 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12191 
1-0 1 
-11 1 

.names $dffe~129^Q~3 $dffe~206^Q~3 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12193 
1-0 1 
-11 1 

.names $dffe~129^Q~4 $dffe~206^Q~4 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12195 
1-0 1 
-11 1 

.names $dffe~129^Q~5 $dffe~206^Q~5 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12197 
1-0 1 
-11 1 

.names $dffe~129^Q~6 $dffe~206^Q~6 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12199 
1-0 1 
-11 1 

.names $dffe~129^Q~7 $dffe~206^Q~7 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12201 
1-0 1 
-11 1 

.names $dffe~129^Q~8 $dffe~206^Q~8 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12203 
1-0 1 
-11 1 

.names $dffe~129^Q~9 $dffe~206^Q~9 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12205 
1-0 1 
-11 1 

.names $dffe~129^Q~10 $dffe~206^Q~10 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12207 
1-0 1 
-11 1 

.names $dffe~129^Q~11 $dffe~206^Q~11 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12209 
1-0 1 
-11 1 

.names $dffe~129^Q~12 $dffe~206^Q~12 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12211 
1-0 1 
-11 1 

.names $dffe~129^Q~13 $dffe~206^Q~13 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12213 
1-0 1 
-11 1 

.names $dffe~129^Q~14 $dffe~206^Q~14 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12215 
1-0 1 
-11 1 

.names $dffe~129^Q~15 $dffe~206^Q~15 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12217 
1-0 1 
-11 1 

.names $dffe~129^Q~16 $dffe~206^Q~16 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12219 
1-0 1 
-11 1 

.names $dffe~129^Q~17 $dffe~206^Q~17 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12221 
1-0 1 
-11 1 

.names $dffe~129^Q~18 $dffe~206^Q~18 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12223 
1-0 1 
-11 1 

.names $dffe~129^Q~19 $dffe~206^Q~19 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12225 
1-0 1 
-11 1 

.names $dffe~129^Q~20 $dffe~206^Q~20 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12227 
1-0 1 
-11 1 

.names $dffe~129^Q~21 $dffe~206^Q~21 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12229 
1-0 1 
-11 1 

.names $dffe~129^Q~22 $dffe~206^Q~22 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12231 
1-0 1 
-11 1 

.names $dffe~129^Q~23 $dffe~206^Q~23 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12233 
1-0 1 
-11 1 

.names $dffe~129^Q~24 $dffe~206^Q~24 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12235 
1-0 1 
-11 1 

.names $dffe~129^Q~25 $dffe~206^Q~25 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12237 
1-0 1 
-11 1 

.names $dffe~129^Q~26 $dffe~206^Q~26 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12239 
1-0 1 
-11 1 

.names $dffe~129^Q~27 $dffe~206^Q~27 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12241 
1-0 1 
-11 1 

.names $dffe~129^Q~28 $dffe~206^Q~28 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12243 
1-0 1 
-11 1 

.names $dffe~129^Q~29 $dffe~206^Q~29 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12245 
1-0 1 
-11 1 

.names $dffe~129^Q~30 $dffe~206^Q~30 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12247 
1-0 1 
-11 1 

.names $dffe~129^Q~31 $dffe~206^Q~31 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12249 
1-0 1 
-11 1 

.names $dffe~208^Q~0 $dffe~207^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12251 
1-0 1 
-11 1 

.names $dffe~209^Q~0 $dffe~208^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12253 
1-0 1 
-11 1 

.names $dffe~210^Q~0 $dffe~209^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12255 
1-0 1 
-11 1 

.names $dffe~211^Q~0 $dffe~210^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12257 
1-0 1 
-11 1 

.names $dffe~212^Q~0 $dffe~211^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12259 
1-0 1 
-11 1 

.names $dffe~213^Q~0 $dffe~212^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12261 
1-0 1 
-11 1 

.names $dffe~214^Q~0 $dffe~213^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12263 
1-0 1 
-11 1 

.names $dffe~215^Q~0 $dffe~214^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12265 
1-0 1 
-11 1 

.names $dffe~131^Q~0 $dffe~215^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12267 
1-0 1 
-11 1 

.names $dffe~217^Q~0 $dffe~216^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12269 
1-0 1 
-11 1 

.names $dffe~218^Q~0 $dffe~217^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12271 
1-0 1 
-11 1 

.names $dffe~219^Q~0 $dffe~218^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12273 
1-0 1 
-11 1 

.names $dffe~220^Q~0 $dffe~219^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12275 
1-0 1 
-11 1 

.names $dffe~221^Q~0 $dffe~220^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12277 
1-0 1 
-11 1 

.names $dffe~222^Q~0 $dffe~221^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12279 
1-0 1 
-11 1 

.names $dffe~223^Q~0 $dffe~222^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12281 
1-0 1 
-11 1 

.names $dffe~224^Q~0 $dffe~223^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12283 
1-0 1 
-11 1 

.names $dffe~133^Q~0 $dffe~224^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12285 
1-0 1 
-11 1 

.names $dffe~242^Q~0 $dffe~241^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12287 
1-0 1 
-11 1 

.names $dffe~243^Q~0 $dffe~242^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12289 
1-0 1 
-11 1 

.names $dffe~244^Q~0 $dffe~243^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12291 
1-0 1 
-11 1 

.names $dffe~245^Q~0 $dffe~244^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12293 
1-0 1 
-11 1 

.names $dffe~246^Q~0 $dffe~245^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12295 
1-0 1 
-11 1 

.names $dffe~247^Q~0 $dffe~246^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12297 
1-0 1 
-11 1 

.names $dffe~248^Q~0 $dffe~247^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12299 
1-0 1 
-11 1 

.names $dffe~249^Q~0 $dffe~248^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12301 
1-0 1 
-11 1 

.names $dffe~138^Q~0 $dffe~249^Q~0 $or~315^Y~0 $auto$rtlil.cc:3203:MuxGate$12303 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$5\buffer[9:0][1] gnd $auto$opt_dff.cc:253:combine_resets$10055 \
 $auto$rtlil.cc:3203:MuxGate$10139 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$5\buffer[9:0][0] gnd $auto$opt_dff.cc:253:combine_resets$10060 \
 $auto$rtlil.cc:3203:MuxGate$10143 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$5\buffer[9:0][1] gnd $auto$opt_dff.cc:253:combine_resets$10060 \
 $auto$rtlil.cc:3203:MuxGate$10147 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][2] gnd $auto$opt_dff.cc:253:combine_resets$10070 \
 $auto$rtlil.cc:3203:MuxGate$10151 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][3] gnd $auto$opt_dff.cc:253:combine_resets$10070 \
 $auto$rtlil.cc:3203:MuxGate$10155 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][0] gnd $auto$opt_dff.cc:253:combine_resets$10086 \
 $auto$rtlil.cc:3203:MuxGate$10159 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][1] gnd $auto$opt_dff.cc:253:combine_resets$10086 \
 $auto$rtlil.cc:3203:MuxGate$10163 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][2] gnd $auto$opt_dff.cc:253:combine_resets$10086 \
 $auto$rtlil.cc:3203:MuxGate$10167 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][3] gnd $auto$opt_dff.cc:253:combine_resets$10086 \
 $auto$rtlil.cc:3203:MuxGate$10171 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$5\buffer[9:0][0] gnd $auto$opt_dff.cc:253:combine_resets$10055 \
 $auto$rtlil.cc:3203:MuxGate$10175 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2195.Y_B[2] gnd $auto$opt_dff.cc:253:combine_resets$10129 \
 $auto$rtlil.cc:3203:MuxGate$10179 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2195.A[1] gnd $auto$opt_dff.cc:253:combine_resets$10134 \
 $auto$rtlil.cc:3203:MuxGate$10181 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$10451 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$10453 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$10455 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$10457 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$10459 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$10461 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$10463 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$10465 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$10467 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$10469 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$10471 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$10473 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$10475 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$10477 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$10495 gnd $or~320^Y~0 $auto$rtlil.cc:3203:MuxGate$10497 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2195.Y[0] vcc reset $auto$rtlil.cc:3203:MuxGate$10503 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12305 gnd reset $auto$rtlil.cc:3203:MuxGate$12307 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12309 gnd reset $auto$rtlil.cc:3203:MuxGate$12311 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12313 gnd reset $auto$rtlil.cc:3203:MuxGate$12315 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12317 gnd reset $auto$rtlil.cc:3203:MuxGate$12319 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12321 gnd reset $auto$rtlil.cc:3203:MuxGate$12323 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12325 gnd reset $auto$rtlil.cc:3203:MuxGate$12327 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12329 gnd reset $auto$rtlil.cc:3203:MuxGate$12331 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12333 gnd reset $auto$rtlil.cc:3203:MuxGate$12335 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12337 gnd reset $auto$rtlil.cc:3203:MuxGate$12339 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12341 gnd reset $auto$rtlil.cc:3203:MuxGate$12343 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12345 gnd reset $auto$rtlil.cc:3203:MuxGate$12347 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12349 vcc $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12351 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12353 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12355 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12357 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12359 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12361 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12363 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12365 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12367 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12369 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12371 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12373 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12375 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12377 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12379 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12405 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12407 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12409 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12411 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12413 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12415 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12417 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12419 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12421 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12423 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12425 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12427 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12429 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12431 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12705 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12707 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12709 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12711 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12713 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12715 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12717 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12719 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12721 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12723 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12725 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12727 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12729 gnd $and~94^Y~0 $auto$rtlil.cc:3203:MuxGate$12731 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12951 gnd reset $auto$rtlil.cc:3203:MuxGate$12953 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$12955 gnd reset $auto$rtlil.cc:3203:MuxGate$12957 
1-0 1 
-11 1 

.names $mux~336^Y~0 vcc reset $auto$rtlil.cc:3203:MuxGate$12959 
1-0 1 
-11 1 

.names $mux~336^Y~1 gnd reset $auto$rtlil.cc:3203:MuxGate$12961 
1-0 1 
-11 1 

.names gnd $sdffe~271^Q~0 $and~93^Y~0 $auto$rtlil.cc:3203:MuxGate$10651 
1-0 1 
-11 1 

.names gnd $sdffce~272^Q~0 $and~93^Y~0 $auto$rtlil.cc:3203:MuxGate$12433 
1-0 1 
-11 1 

.names gnd $mux~365^Y~0 $auto$simplemap.cc:254:simplemap_eqne$4468 $auto$rtlil.cc:3203:MuxGate$12437 
1-0 1 
-11 1 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~31 out1=dual_port_ram^MEM~67-31^out1~0 \
 out2=dual_port_ram^MEM~67-31^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~31 out1=dual_port_ram^MEM~66-31^out1~0 \
 out2=dual_port_ram^MEM~66-31^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~31 out1=dual_port_ram^MEM~69-31^out1~0 \
 out2=dual_port_ram^MEM~69-31^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~31 out1=dual_port_ram^MEM~68-31^out1~0 \
 out2=dual_port_ram^MEM~68-31^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~0 out1=dual_port_ram^MEM~66-0^out1~0 \
 out2=dual_port_ram^MEM~66-0^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~1 out1=dual_port_ram^MEM~66-1^out1~0 \
 out2=dual_port_ram^MEM~66-1^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~2 out1=dual_port_ram^MEM~66-2^out1~0 \
 out2=dual_port_ram^MEM~66-2^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~3 out1=dual_port_ram^MEM~66-3^out1~0 \
 out2=dual_port_ram^MEM~66-3^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~4 out1=dual_port_ram^MEM~66-4^out1~0 \
 out2=dual_port_ram^MEM~66-4^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~5 out1=dual_port_ram^MEM~66-5^out1~0 \
 out2=dual_port_ram^MEM~66-5^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~6 out1=dual_port_ram^MEM~66-6^out1~0 \
 out2=dual_port_ram^MEM~66-6^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~7 out1=dual_port_ram^MEM~66-7^out1~0 \
 out2=dual_port_ram^MEM~66-7^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~8 out1=dual_port_ram^MEM~66-8^out1~0 \
 out2=dual_port_ram^MEM~66-8^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~9 out1=dual_port_ram^MEM~66-9^out1~0 \
 out2=dual_port_ram^MEM~66-9^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~10 out1=dual_port_ram^MEM~66-10^out1~0 \
 out2=dual_port_ram^MEM~66-10^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~11 out1=dual_port_ram^MEM~66-11^out1~0 \
 out2=dual_port_ram^MEM~66-11^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~12 out1=dual_port_ram^MEM~66-12^out1~0 \
 out2=dual_port_ram^MEM~66-12^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~13 out1=dual_port_ram^MEM~66-13^out1~0 \
 out2=dual_port_ram^MEM~66-13^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~14 out1=dual_port_ram^MEM~66-14^out1~0 \
 out2=dual_port_ram^MEM~66-14^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~15 out1=dual_port_ram^MEM~66-15^out1~0 \
 out2=dual_port_ram^MEM~66-15^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~16 out1=dual_port_ram^MEM~66-16^out1~0 \
 out2=dual_port_ram^MEM~66-16^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~17 out1=dual_port_ram^MEM~66-17^out1~0 \
 out2=dual_port_ram^MEM~66-17^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~18 out1=dual_port_ram^MEM~66-18^out1~0 \
 out2=dual_port_ram^MEM~66-18^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~19 out1=dual_port_ram^MEM~66-19^out1~0 \
 out2=dual_port_ram^MEM~66-19^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~20 out1=dual_port_ram^MEM~66-20^out1~0 \
 out2=dual_port_ram^MEM~66-20^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~21 out1=dual_port_ram^MEM~66-21^out1~0 \
 out2=dual_port_ram^MEM~66-21^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~22 out1=dual_port_ram^MEM~66-22^out1~0 \
 out2=dual_port_ram^MEM~66-22^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~23 out1=dual_port_ram^MEM~66-23^out1~0 \
 out2=dual_port_ram^MEM~66-23^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~24 out1=dual_port_ram^MEM~66-24^out1~0 \
 out2=dual_port_ram^MEM~66-24^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~25 out1=dual_port_ram^MEM~66-25^out1~0 \
 out2=dual_port_ram^MEM~66-25^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~26 out1=dual_port_ram^MEM~66-26^out1~0 \
 out2=dual_port_ram^MEM~66-26^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~27 out1=dual_port_ram^MEM~66-27^out1~0 \
 out2=dual_port_ram^MEM~66-27^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~28 out1=dual_port_ram^MEM~66-28^out1~0 \
 out2=dual_port_ram^MEM~66-28^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~29 out1=dual_port_ram^MEM~66-29^out1~0 \
 out2=dual_port_ram^MEM~66-29^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~30 out1=dual_port_ram^MEM~66-30^out1~0 \
 out2=dual_port_ram^MEM~66-30^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~0 out1=dual_port_ram^MEM~67-0^out1~0 \
 out2=dual_port_ram^MEM~67-0^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~1 out1=dual_port_ram^MEM~67-1^out1~0 \
 out2=dual_port_ram^MEM~67-1^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~2 out1=dual_port_ram^MEM~67-2^out1~0 \
 out2=dual_port_ram^MEM~67-2^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~3 out1=dual_port_ram^MEM~67-3^out1~0 \
 out2=dual_port_ram^MEM~67-3^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~4 out1=dual_port_ram^MEM~67-4^out1~0 \
 out2=dual_port_ram^MEM~67-4^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~5 out1=dual_port_ram^MEM~67-5^out1~0 \
 out2=dual_port_ram^MEM~67-5^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~6 out1=dual_port_ram^MEM~67-6^out1~0 \
 out2=dual_port_ram^MEM~67-6^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~7 out1=dual_port_ram^MEM~67-7^out1~0 \
 out2=dual_port_ram^MEM~67-7^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~8 out1=dual_port_ram^MEM~67-8^out1~0 \
 out2=dual_port_ram^MEM~67-8^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~9 out1=dual_port_ram^MEM~67-9^out1~0 \
 out2=dual_port_ram^MEM~67-9^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~10 out1=dual_port_ram^MEM~67-10^out1~0 \
 out2=dual_port_ram^MEM~67-10^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~11 out1=dual_port_ram^MEM~67-11^out1~0 \
 out2=dual_port_ram^MEM~67-11^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~12 out1=dual_port_ram^MEM~67-12^out1~0 \
 out2=dual_port_ram^MEM~67-12^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~13 out1=dual_port_ram^MEM~67-13^out1~0 \
 out2=dual_port_ram^MEM~67-13^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~14 out1=dual_port_ram^MEM~67-14^out1~0 \
 out2=dual_port_ram^MEM~67-14^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~15 out1=dual_port_ram^MEM~67-15^out1~0 \
 out2=dual_port_ram^MEM~67-15^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~16 out1=dual_port_ram^MEM~67-16^out1~0 \
 out2=dual_port_ram^MEM~67-16^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~17 out1=dual_port_ram^MEM~67-17^out1~0 \
 out2=dual_port_ram^MEM~67-17^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~18 out1=dual_port_ram^MEM~67-18^out1~0 \
 out2=dual_port_ram^MEM~67-18^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~19 out1=dual_port_ram^MEM~67-19^out1~0 \
 out2=dual_port_ram^MEM~67-19^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~20 out1=dual_port_ram^MEM~67-20^out1~0 \
 out2=dual_port_ram^MEM~67-20^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~21 out1=dual_port_ram^MEM~67-21^out1~0 \
 out2=dual_port_ram^MEM~67-21^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~22 out1=dual_port_ram^MEM~67-22^out1~0 \
 out2=dual_port_ram^MEM~67-22^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~23 out1=dual_port_ram^MEM~67-23^out1~0 \
 out2=dual_port_ram^MEM~67-23^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~24 out1=dual_port_ram^MEM~67-24^out1~0 \
 out2=dual_port_ram^MEM~67-24^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~25 out1=dual_port_ram^MEM~67-25^out1~0 \
 out2=dual_port_ram^MEM~67-25^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~26 out1=dual_port_ram^MEM~67-26^out1~0 \
 out2=dual_port_ram^MEM~67-26^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~27 out1=dual_port_ram^MEM~67-27^out1~0 \
 out2=dual_port_ram^MEM~67-27^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~28 out1=dual_port_ram^MEM~67-28^out1~0 \
 out2=dual_port_ram^MEM~67-28^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~29 out1=dual_port_ram^MEM~67-29^out1~0 \
 out2=dual_port_ram^MEM~67-29^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~30 out1=dual_port_ram^MEM~67-30^out1~0 \
 out2=dual_port_ram^MEM~67-30^out2~1 we1=gnd we2=$eq~369^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~0 out1=dual_port_ram^MEM~68-0^out1~0 \
 out2=dual_port_ram^MEM~68-0^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~1 out1=dual_port_ram^MEM~68-1^out1~0 \
 out2=dual_port_ram^MEM~68-1^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~2 out1=dual_port_ram^MEM~68-2^out1~0 \
 out2=dual_port_ram^MEM~68-2^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~3 out1=dual_port_ram^MEM~68-3^out1~0 \
 out2=dual_port_ram^MEM~68-3^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~4 out1=dual_port_ram^MEM~68-4^out1~0 \
 out2=dual_port_ram^MEM~68-4^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~5 out1=dual_port_ram^MEM~68-5^out1~0 \
 out2=dual_port_ram^MEM~68-5^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~6 out1=dual_port_ram^MEM~68-6^out1~0 \
 out2=dual_port_ram^MEM~68-6^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~7 out1=dual_port_ram^MEM~68-7^out1~0 \
 out2=dual_port_ram^MEM~68-7^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~8 out1=dual_port_ram^MEM~68-8^out1~0 \
 out2=dual_port_ram^MEM~68-8^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~9 out1=dual_port_ram^MEM~68-9^out1~0 \
 out2=dual_port_ram^MEM~68-9^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~10 out1=dual_port_ram^MEM~68-10^out1~0 \
 out2=dual_port_ram^MEM~68-10^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~11 out1=dual_port_ram^MEM~68-11^out1~0 \
 out2=dual_port_ram^MEM~68-11^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~12 out1=dual_port_ram^MEM~68-12^out1~0 \
 out2=dual_port_ram^MEM~68-12^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~13 out1=dual_port_ram^MEM~68-13^out1~0 \
 out2=dual_port_ram^MEM~68-13^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~14 out1=dual_port_ram^MEM~68-14^out1~0 \
 out2=dual_port_ram^MEM~68-14^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~15 out1=dual_port_ram^MEM~68-15^out1~0 \
 out2=dual_port_ram^MEM~68-15^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~16 out1=dual_port_ram^MEM~68-16^out1~0 \
 out2=dual_port_ram^MEM~68-16^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~17 out1=dual_port_ram^MEM~68-17^out1~0 \
 out2=dual_port_ram^MEM~68-17^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~18 out1=dual_port_ram^MEM~68-18^out1~0 \
 out2=dual_port_ram^MEM~68-18^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~19 out1=dual_port_ram^MEM~68-19^out1~0 \
 out2=dual_port_ram^MEM~68-19^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~20 out1=dual_port_ram^MEM~68-20^out1~0 \
 out2=dual_port_ram^MEM~68-20^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~21 out1=dual_port_ram^MEM~68-21^out1~0 \
 out2=dual_port_ram^MEM~68-21^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~22 out1=dual_port_ram^MEM~68-22^out1~0 \
 out2=dual_port_ram^MEM~68-22^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~23 out1=dual_port_ram^MEM~68-23^out1~0 \
 out2=dual_port_ram^MEM~68-23^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~24 out1=dual_port_ram^MEM~68-24^out1~0 \
 out2=dual_port_ram^MEM~68-24^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~25 out1=dual_port_ram^MEM~68-25^out1~0 \
 out2=dual_port_ram^MEM~68-25^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~26 out1=dual_port_ram^MEM~68-26^out1~0 \
 out2=dual_port_ram^MEM~68-26^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~27 out1=dual_port_ram^MEM~68-27^out1~0 \
 out2=dual_port_ram^MEM~68-27^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~28 out1=dual_port_ram^MEM~68-28^out1~0 \
 out2=dual_port_ram^MEM~68-28^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~29 out1=dual_port_ram^MEM~68-29^out1~0 \
 out2=dual_port_ram^MEM~68-29^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~145^Q~30 out1=dual_port_ram^MEM~68-30^out1~0 \
 out2=dual_port_ram^MEM~68-30^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~0 out1=dual_port_ram^MEM~69-0^out1~0 \
 out2=dual_port_ram^MEM~69-0^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~1 out1=dual_port_ram^MEM~69-1^out1~0 \
 out2=dual_port_ram^MEM~69-1^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~2 out1=dual_port_ram^MEM~69-2^out1~0 \
 out2=dual_port_ram^MEM~69-2^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~3 out1=dual_port_ram^MEM~69-3^out1~0 \
 out2=dual_port_ram^MEM~69-3^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~4 out1=dual_port_ram^MEM~69-4^out1~0 \
 out2=dual_port_ram^MEM~69-4^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~5 out1=dual_port_ram^MEM~69-5^out1~0 \
 out2=dual_port_ram^MEM~69-5^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~6 out1=dual_port_ram^MEM~69-6^out1~0 \
 out2=dual_port_ram^MEM~69-6^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~7 out1=dual_port_ram^MEM~69-7^out1~0 \
 out2=dual_port_ram^MEM~69-7^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~8 out1=dual_port_ram^MEM~69-8^out1~0 \
 out2=dual_port_ram^MEM~69-8^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~9 out1=dual_port_ram^MEM~69-9^out1~0 \
 out2=dual_port_ram^MEM~69-9^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~10 out1=dual_port_ram^MEM~69-10^out1~0 \
 out2=dual_port_ram^MEM~69-10^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~11 out1=dual_port_ram^MEM~69-11^out1~0 \
 out2=dual_port_ram^MEM~69-11^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~12 out1=dual_port_ram^MEM~69-12^out1~0 \
 out2=dual_port_ram^MEM~69-12^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~13 out1=dual_port_ram^MEM~69-13^out1~0 \
 out2=dual_port_ram^MEM~69-13^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~14 out1=dual_port_ram^MEM~69-14^out1~0 \
 out2=dual_port_ram^MEM~69-14^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~15 out1=dual_port_ram^MEM~69-15^out1~0 \
 out2=dual_port_ram^MEM~69-15^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~16 out1=dual_port_ram^MEM~69-16^out1~0 \
 out2=dual_port_ram^MEM~69-16^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~17 out1=dual_port_ram^MEM~69-17^out1~0 \
 out2=dual_port_ram^MEM~69-17^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~18 out1=dual_port_ram^MEM~69-18^out1~0 \
 out2=dual_port_ram^MEM~69-18^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~19 out1=dual_port_ram^MEM~69-19^out1~0 \
 out2=dual_port_ram^MEM~69-19^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~20 out1=dual_port_ram^MEM~69-20^out1~0 \
 out2=dual_port_ram^MEM~69-20^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~21 out1=dual_port_ram^MEM~69-21^out1~0 \
 out2=dual_port_ram^MEM~69-21^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~22 out1=dual_port_ram^MEM~69-22^out1~0 \
 out2=dual_port_ram^MEM~69-22^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~23 out1=dual_port_ram^MEM~69-23^out1~0 \
 out2=dual_port_ram^MEM~69-23^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~24 out1=dual_port_ram^MEM~69-24^out1~0 \
 out2=dual_port_ram^MEM~69-24^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~25 out1=dual_port_ram^MEM~69-25^out1~0 \
 out2=dual_port_ram^MEM~69-25^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~26 out1=dual_port_ram^MEM~69-26^out1~0 \
 out2=dual_port_ram^MEM~69-26^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~27 out1=dual_port_ram^MEM~69-27^out1~0 \
 out2=dual_port_ram^MEM~69-27^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~28 out1=dual_port_ram^MEM~69-28^out1~0 \
 out2=dual_port_ram^MEM~69-28^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~29 out1=dual_port_ram^MEM~69-29^out1~0 \
 out2=dual_port_ram^MEM~69-29^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~233^Q~0 addr1[1]=$dffe~233^Q~1 addr1[2]=$dffe~233^Q~2 addr1[3]=$dffe~233^Q~3 \
 addr1[4]=$dffe~233^Q~4 addr1[5]=$dffe~233^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~250^Q~0 addr2[1]=$dffe~250^Q~1 addr2[2]=$dffe~250^Q~2 addr2[3]=$dffe~250^Q~3 \
 addr2[4]=$dffe~250^Q~4 addr2[5]=$dffe~250^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~146^Q~30 out1=dual_port_ram^MEM~69-30^out1~0 \
 out2=dual_port_ram^MEM~69-30^out2~1 we1=gnd we2=$eq~370^Y~0 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-31^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-0^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-1^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-2^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-3^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-4^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-5^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-6^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-7^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-8^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-9^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-10^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-11^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-12^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-13^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-14^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-15^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-16^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-17^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-18^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-19^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-20^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-21^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-22^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-23^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-24^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-25^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-26^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-27^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-28^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-29^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~126^Q~0 addr[1]=$dffe~126^Q~1 addr[2]=$dffe~126^Q~2 addr[3]=$dffe~126^Q~3 \
 addr[4]=$dffe~126^Q~4 addr[5]=$dffe~126^Q~5 addr[6]=$dffe~126^Q~6 addr[7]=$dffe~126^Q~7 addr[8]=$dffe~126^Q~8 \
 addr[9]=$dffe~126^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~70-30^out~0 we=gnd 

.subckt multiply a[0]=$dffe~197^Q~0 a[1]=$dffe~197^Q~1 a[2]=$dffe~197^Q~2 a[3]=$dffe~197^Q~3 a[4]=$dffe~197^Q~4 \
 a[5]=$dffe~197^Q~5 a[6]=$dffe~197^Q~6 a[7]=$dffe~197^Q~7 a[8]=$dffe~197^Q~8 a[9]=$dffe~197^Q~9 a[10]=$dffe~197^Q~10 \
 a[11]=$dffe~197^Q~11 a[12]=$dffe~197^Q~12 a[13]=$dffe~197^Q~13 a[14]=$dffe~197^Q~14 a[15]=$dffe~197^Q~15 a[16]=$dffe~197^Q~16 \
 a[17]=$dffe~197^Q~17 a[18]=$dffe~197^Q~18 a[19]=$dffe~197^Q~19 a[20]=$dffe~197^Q~20 a[21]=$dffe~197^Q~21 a[22]=$dffe~197^Q~22 \
 a[23]=$dffe~197^Q~23 a[24]=$dffe~197^Q~24 a[25]=$dffe~197^Q~25 a[26]=$dffe~197^Q~26 b[0]=$dffe~198^Q~0 b[1]=$dffe~198^Q~1 \
 b[2]=$dffe~198^Q~2 b[3]=$dffe~198^Q~3 b[4]=$dffe~198^Q~4 b[5]=$dffe~198^Q~5 b[6]=$dffe~198^Q~6 b[7]=$dffe~198^Q~7 \
 b[8]=$dffe~198^Q~8 b[9]=$dffe~198^Q~9 b[10]=$dffe~198^Q~10 b[11]=$dffe~198^Q~11 b[12]=$dffe~198^Q~12 b[13]=$dffe~198^Q~13 \
 b[14]=$dffe~198^Q~14 b[15]=$dffe~198^Q~15 b[16]=$dffe~198^Q~16 b[17]=$dffe~198^Q~17 b[18]=$dffe~198^Q~18 b[19]=$dffe~198^Q~19 \
 b[20]=$dffe~198^Q~20 b[21]=$dffe~198^Q~21 b[22]=$dffe~198^Q~22 b[23]=$dffe~198^Q~23 b[24]=$dffe~198^Q~24 b[25]=$dffe~198^Q~25 \
 b[26]=$dffe~198^Q~26 out[0]=$mul~368-0[0] out[1]=$mul~368-0[1] out[2]=$mul~368-0[2] out[3]=$mul~368-0[3] out[4]=$mul~368-0[4] \
 out[5]=$mul~368-0[5] out[6]=$mul~368-0[6] out[7]=$mul~368-0[7] out[8]=$mul~368-0[8] out[9]=$mul~368-0[9] \
 out[10]=$mul~368-0[10] out[11]=$mul~368-0[11] out[12]=$mul~368-0[12] out[13]=$mul~368-0[13] out[14]=$mul~368-0[14] \
 out[15]=$mul~368-0[15] out[16]=$mul~368-0[16] out[17]=$mul~368-0[17] out[18]=$mul~368-0[18] out[19]=$mul~368-0[19] \
 out[20]=$mul~368-0[20] out[21]=$mul~368-0[21] out[22]=$mul~368-0[22] out[23]=$mul~368-0[23] out[24]=$mul~368-0[24] \
 out[25]=$mul~368-0[25] out[26]=$mul~368-0[26] out[27]=$mul~368-0[27] out[28]=$mul~368-0[28] out[29]=$mul~368-0[29] \
 out[30]=$mul~368-0[30] out[31]=$mul~368-0[31] out[32]=$mul~368-0[32] out[33]=$mul~368-0[33] out[34]=$mul~368-0[34] \
 out[35]=$mul~368-0[35] out[36]=$mul~368-0[36] out[37]=$mul~368-0[37] out[38]=$mul~368-0[38] out[39]=$mul~368-0[39] \
 out[40]=$mul~368-0[40] out[41]=$mul~368-0[41] out[42]=$mul~368-0[42] out[43]=$mul~368-0[43] out[44]=$mul~368-0[44] \
 out[45]=$mul~368-0[45] out[46]=$mul~368-0[46] out[47]=$mul~368-0[47] out[48]=$mul~368-0[48] out[49]=$mul~368-0[49] \
 out[50]=$mul~368-0[50] out[51]=$mul~368-0[51] out[52]=$mul~368-0[52] out[53]=$mul~368-0[53] 

.subckt multiply a[0]=$dffe~197^Q~0 a[1]=$dffe~197^Q~1 a[2]=$dffe~197^Q~2 a[3]=$dffe~197^Q~3 a[4]=$dffe~197^Q~4 \
 a[5]=$dffe~197^Q~5 a[6]=$dffe~197^Q~6 a[7]=$dffe~197^Q~7 a[8]=$dffe~197^Q~8 a[9]=$dffe~197^Q~9 a[10]=$dffe~197^Q~10 \
 a[11]=$dffe~197^Q~11 a[12]=$dffe~197^Q~12 a[13]=$dffe~197^Q~13 a[14]=$dffe~197^Q~14 a[15]=$dffe~197^Q~15 a[16]=$dffe~197^Q~16 \
 a[17]=$dffe~197^Q~17 a[18]=$dffe~197^Q~18 a[19]=$dffe~197^Q~19 a[20]=$dffe~197^Q~20 a[21]=$dffe~197^Q~21 a[22]=$dffe~197^Q~22 \
 a[23]=$dffe~197^Q~23 a[24]=$dffe~197^Q~24 a[25]=$dffe~197^Q~25 a[26]=$dffe~197^Q~26 b[0]=$dffe~198^Q~27 b[1]=$dffe~198^Q~28 \
 b[2]=$dffe~198^Q~29 b[3]=$dffe~198^Q~30 b[4]=$dffe~198^Q~31 b[5]=unconn b[6]=unconn b[7]=unconn b[8]=unconn b[9]=unconn \
 b[10]=unconn b[11]=unconn b[12]=unconn b[13]=unconn b[14]=unconn b[15]=unconn b[16]=unconn b[17]=unconn b[18]=unconn \
 b[19]=unconn b[20]=unconn b[21]=unconn b[22]=unconn b[23]=unconn b[24]=unconn b[25]=unconn b[26]=unconn out[0]=$mul~368-1[0] \
 out[1]=$mul~368-1[1] out[2]=$mul~368-1[2] out[3]=$mul~368-1[3] out[4]=$mul~368-1[4] out[5]=$mul~368-1[5] out[6]=$mul~368-1[6] \
 out[7]=$mul~368-1[7] out[8]=$mul~368-1[8] out[9]=$mul~368-1[9] out[10]=$mul~368-1[10] out[11]=$mul~368-1[11] \
 out[12]=$mul~368-1[12] out[13]=$mul~368-1[13] out[14]=$mul~368-1[14] out[15]=$mul~368-1[15] out[16]=$mul~368-1[16] \
 out[17]=$mul~368-1[17] out[18]=$mul~368-1[18] out[19]=$mul~368-1[19] out[20]=$mul~368-1[20] out[21]=$mul~368-1[21] \
 out[22]=$mul~368-1[22] out[23]=$mul~368-1[23] out[24]=$mul~368-1[24] out[25]=$mul~368-1[25] out[26]=$mul~368-1[26] \
 out[27]=$mul~368-1[27] out[28]=$mul~368-1[28] out[29]=$mul~368-1[29] out[30]=$mul~368-1[30] out[31]=$mul~368-1[31] \
 out[32]=$mul~368-1[32] out[33]=$mul~368-1[33] out[34]=$mul~368-1[34] out[35]=$mul~368-1[35] out[36]=$mul~368-1[36] \
 out[37]=$mul~368-1[37] out[38]=$mul~368-1[38] out[39]=$mul~368-1[39] out[40]=$mul~368-1[40] out[41]=$mul~368-1[41] \
 out[42]=$mul~368-1[42] out[43]=$mul~368-1[43] out[44]=$mul~368-1[44] out[45]=$mul~368-1[45] out[46]=$mul~368-1[46] \
 out[47]=$mul~368-1[47] out[48]=$mul~368-1[48] out[49]=$mul~368-1[49] out[50]=$mul~368-1[50] out[51]=$mul~368-1[51] \
 out[52]=$mul~368-1[52] out[53]=$mul~368-1[53] 

.subckt multiply a[0]=$dffe~197^Q~27 a[1]=$dffe~197^Q~28 a[2]=$dffe~197^Q~29 a[3]=$dffe~197^Q~30 a[4]=$dffe~197^Q~31 \
 a[5]=unconn a[6]=unconn a[7]=unconn a[8]=unconn a[9]=unconn a[10]=unconn a[11]=unconn a[12]=unconn a[13]=unconn a[14]=unconn \
 a[15]=unconn a[16]=unconn a[17]=unconn a[18]=unconn a[19]=unconn a[20]=unconn a[21]=unconn a[22]=unconn a[23]=unconn \
 a[24]=unconn a[25]=unconn a[26]=unconn b[0]=$dffe~198^Q~27 b[1]=$dffe~198^Q~28 b[2]=$dffe~198^Q~29 b[3]=$dffe~198^Q~30 \
 b[4]=$dffe~198^Q~31 b[5]=unconn b[6]=unconn b[7]=unconn b[8]=unconn b[9]=unconn b[10]=unconn b[11]=unconn b[12]=unconn \
 b[13]=unconn b[14]=unconn b[15]=unconn b[16]=unconn b[17]=unconn b[18]=unconn b[19]=unconn b[20]=unconn b[21]=unconn \
 b[22]=unconn b[23]=unconn b[24]=unconn b[25]=unconn b[26]=unconn out[0]=$mul~368-3[0] out[1]=$mul~368-3[1] \
 out[2]=$mul~368-3[2] out[3]=$mul~368-3[3] out[4]=$mul~368-3[4] out[5]=$mul~368-3[5] out[6]=$mul~368-3[6] out[7]=$mul~368-3[7] \
 out[8]=$mul~368-3[8] out[9]=$mul~368-3[9] out[10]=$mul~368-3[10] out[11]=$mul~368-3[11] out[12]=$mul~368-3[12] \
 out[13]=$mul~368-3[13] out[14]=$mul~368-3[14] out[15]=$mul~368-3[15] out[16]=$mul~368-3[16] out[17]=$mul~368-3[17] \
 out[18]=$mul~368-3[18] out[19]=$mul~368-3[19] out[20]=$mul~368-3[20] out[21]=$mul~368-3[21] out[22]=$mul~368-3[22] \
 out[23]=$mul~368-3[23] out[24]=$mul~368-3[24] out[25]=$mul~368-3[25] out[26]=$mul~368-3[26] out[27]=$mul~368-3[27] \
 out[28]=$mul~368-3[28] out[29]=$mul~368-3[29] out[30]=$mul~368-3[30] out[31]=$mul~368-3[31] out[32]=$mul~368-3[32] \
 out[33]=$mul~368-3[33] out[34]=$mul~368-3[34] out[35]=$mul~368-3[35] out[36]=$mul~368-3[36] out[37]=$mul~368-3[37] \
 out[38]=$mul~368-3[38] out[39]=$mul~368-3[39] out[40]=$mul~368-3[40] out[41]=$mul~368-3[41] out[42]=$mul~368-3[42] \
 out[43]=$mul~368-3[43] out[44]=$mul~368-3[44] out[45]=$mul~368-3[45] out[46]=$mul~368-3[46] out[47]=$mul~368-3[47] \
 out[48]=$mul~368-3[48] out[49]=$mul~368-3[49] out[50]=$mul~368-3[50] out[51]=$mul~368-3[51] out[52]=$mul~368-3[52] \
 out[53]=$mul~368-3[53] 

.subckt multiply a[0]=$dffe~197^Q~27 a[1]=$dffe~197^Q~28 a[2]=$dffe~197^Q~29 a[3]=$dffe~197^Q~30 a[4]=$dffe~197^Q~31 \
 a[5]=unconn a[6]=unconn a[7]=unconn a[8]=unconn a[9]=unconn a[10]=unconn a[11]=unconn a[12]=unconn a[13]=unconn a[14]=unconn \
 a[15]=unconn a[16]=unconn a[17]=unconn a[18]=unconn a[19]=unconn a[20]=unconn a[21]=unconn a[22]=unconn a[23]=unconn \
 a[24]=unconn a[25]=unconn a[26]=unconn b[0]=$dffe~198^Q~0 b[1]=$dffe~198^Q~1 b[2]=$dffe~198^Q~2 b[3]=$dffe~198^Q~3 \
 b[4]=$dffe~198^Q~4 b[5]=$dffe~198^Q~5 b[6]=$dffe~198^Q~6 b[7]=$dffe~198^Q~7 b[8]=$dffe~198^Q~8 b[9]=$dffe~198^Q~9 \
 b[10]=$dffe~198^Q~10 b[11]=$dffe~198^Q~11 b[12]=$dffe~198^Q~12 b[13]=$dffe~198^Q~13 b[14]=$dffe~198^Q~14 b[15]=$dffe~198^Q~15 \
 b[16]=$dffe~198^Q~16 b[17]=$dffe~198^Q~17 b[18]=$dffe~198^Q~18 b[19]=$dffe~198^Q~19 b[20]=$dffe~198^Q~20 b[21]=$dffe~198^Q~21 \
 b[22]=$dffe~198^Q~22 b[23]=$dffe~198^Q~23 b[24]=$dffe~198^Q~24 b[25]=$dffe~198^Q~25 b[26]=$dffe~198^Q~26 out[0]=$mul~368-2[0] \
 out[1]=$mul~368-2[1] out[2]=$mul~368-2[2] out[3]=$mul~368-2[3] out[4]=$mul~368-2[4] out[5]=$mul~368-2[5] out[6]=$mul~368-2[6] \
 out[7]=$mul~368-2[7] out[8]=$mul~368-2[8] out[9]=$mul~368-2[9] out[10]=$mul~368-2[10] out[11]=$mul~368-2[11] \
 out[12]=$mul~368-2[12] out[13]=$mul~368-2[13] out[14]=$mul~368-2[14] out[15]=$mul~368-2[15] out[16]=$mul~368-2[16] \
 out[17]=$mul~368-2[17] out[18]=$mul~368-2[18] out[19]=$mul~368-2[19] out[20]=$mul~368-2[20] out[21]=$mul~368-2[21] \
 out[22]=$mul~368-2[22] out[23]=$mul~368-2[23] out[24]=$mul~368-2[24] out[25]=$mul~368-2[25] out[26]=$mul~368-2[26] \
 out[27]=$mul~368-2[27] out[28]=$mul~368-2[28] out[29]=$mul~368-2[29] out[30]=$mul~368-2[30] out[31]=$mul~368-2[31] \
 out[32]=$mul~368-2[32] out[33]=$mul~368-2[33] out[34]=$mul~368-2[34] out[35]=$mul~368-2[35] out[36]=$mul~368-2[36] \
 out[37]=$mul~368-2[37] out[38]=$mul~368-2[38] out[39]=$mul~368-2[39] out[40]=$mul~368-2[40] out[41]=$mul~368-2[41] \
 out[42]=$mul~368-2[42] out[43]=$mul~368-2[43] out[44]=$mul~368-2[44] out[45]=$mul~368-2[45] out[46]=$mul~368-2[46] \
 out[47]=$mul~368-2[47] out[48]=$mul~368-2[48] out[49]=$mul~368-2[49] out[50]=$mul~368-2[50] out[51]=$mul~368-2[51] \
 out[52]=$mul~368-2[52] out[53]=$mul~368-2[53] 

.names stage~3 lNOT~106 
0 1 

.names stage~2 lNOT~105 
0 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2195.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$4197_Y \
 $auto$rtlil.cc:3194:NotGate$10128 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[1] 
0 1 

.names $or~315^Y~0 $auto$rtlil.cc:3194:NotGate$10037 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[32] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[32] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[32] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[32] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[32] 
0 1 

.names $sdff~288^Q~1 $auto$rtlil.cc:3194:NotGate$9965 
0 1 

.names $auto$simplemap.cc:248:simplemap_eqne$7223[2] $auto$rtlil.cc:3194:NotGate$9967 
0 1 

.names $auto$simplemap.cc:248:simplemap_eqne$7210[1] $auto$rtlil.cc:3194:NotGate$9969 
0 1 

.names $and~89^Y~0 $auto$rtlil.cc:3194:NotGate$9971 
0 1 

.names $and~88^Y~0 $auto$rtlil.cc:3194:NotGate$9975 
0 1 

.names $and~85^Y~0 $auto$rtlil.cc:3194:NotGate$9973 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[26] 
0 1 

.names stage~4 lNOT~106 $auto$opt_dff.cc:253:combine_resets$10055 
1- 1 
-1 1 

.names stage~4 stage~3 $auto$opt_dff.cc:253:combine_resets$10060 
1- 1 
-1 1 

.names $auto$opt_dff.cc:253:combine_resets$10060 stage~2 $auto$opt_dff.cc:253:combine_resets$10070 
1- 1 
-1 1 

.names $auto$opt_dff.cc:253:combine_resets$10060 lNOT~105 $auto$opt_dff.cc:253:combine_resets$10086 
1- 1 
-1 1 

.names reset $auto$rtlil.cc:3194:NotGate$10128 $auto$opt_dff.cc:253:combine_resets$10129 
1- 1 
-1 1 

.names reset \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2195.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$4197_Y \
 $auto$opt_dff.cc:253:combine_resets$10134 
1- 1 
-1 1 

.names $auto$rtlil.cc:3194:NotGate$9971 $auto$rtlil.cc:3194:NotGate$9973 $auto$simplemap.cc:254:simplemap_eqne$4416 
1- 1 
-1 1 

.names $auto$rtlil.cc:3194:NotGate$9975 $auto$rtlil.cc:3194:NotGate$9973 $auto$simplemap.cc:254:simplemap_eqne$4427 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$4459[0] $auto$simplemap.cc:248:simplemap_eqne$4459[1] \
 $auto$simplemap.cc:125:simplemap_reduce$4470[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$4459[2] $auto$simplemap.cc:248:simplemap_eqne$4459[3] \
 $auto$simplemap.cc:125:simplemap_reduce$4470[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$4459[4] $auto$simplemap.cc:248:simplemap_eqne$4459[5] \
 $auto$simplemap.cc:125:simplemap_reduce$4470[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$4470[0] $auto$simplemap.cc:125:simplemap_reduce$4470[1] \
 $auto$simplemap.cc:125:simplemap_reduce$4474[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$4470[2] $auto$simplemap.cc:248:simplemap_eqne$4459[6] \
 $auto$simplemap.cc:125:simplemap_reduce$4474[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$4474[0] $auto$simplemap.cc:125:simplemap_reduce$4474[1] \
 $auto$simplemap.cc:254:simplemap_eqne$4468 
1- 1 
-1 1 

.names $auto$rtlil.cc:3194:NotGate$10037 $and~94^Y~0 $ne~294^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$5943[0] $auto$simplemap.cc:248:simplemap_eqne$5943[1] \
 $auto$simplemap.cc:125:simplemap_reduce$5954[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$5943[2] $auto$simplemap.cc:248:simplemap_eqne$5943[3] \
 $auto$simplemap.cc:125:simplemap_reduce$5954[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$5943[4] $auto$simplemap.cc:248:simplemap_eqne$5943[5] \
 $auto$simplemap.cc:125:simplemap_reduce$5954[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$5954[0] $auto$simplemap.cc:125:simplemap_reduce$5954[1] \
 $auto$simplemap.cc:125:simplemap_reduce$5958[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$5954[2] $auto$simplemap.cc:248:simplemap_eqne$5943[6] \
 $auto$simplemap.cc:125:simplemap_reduce$5958[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$5958[0] $auto$simplemap.cc:125:simplemap_reduce$5958[1] \
 $auto$simplemap.cc:254:simplemap_eqne$5952 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$5965[0] $auto$simplemap.cc:248:simplemap_eqne$5965[1] \
 $auto$simplemap.cc:125:simplemap_reduce$5975[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$5965[2] $auto$simplemap.cc:248:simplemap_eqne$5965[3] \
 $auto$simplemap.cc:125:simplemap_reduce$5975[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$5965[4] $auto$simplemap.cc:248:simplemap_eqne$5965[5] \
 $auto$simplemap.cc:125:simplemap_reduce$5975[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$5975[0] $auto$simplemap.cc:125:simplemap_reduce$5975[1] \
 $auto$simplemap.cc:125:simplemap_reduce$5979[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$5975[2] $auto$simplemap.cc:248:simplemap_eqne$5965[6] \
 $auto$simplemap.cc:125:simplemap_reduce$5979[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$5979[0] $auto$simplemap.cc:125:simplemap_reduce$5979[1] $ne~310^Y~0 
1- 1 
-1 1 

.names $and~101^Y~0 $and~124^Y~0 $reduce_bool~292^Y~0 
1- 1 
-1 1 

.names $and~93^Y~0 $and~94^Y~0 $reduce_bool~291^Y~0 
1- 1 
-1 1 

.names $and~107^Y~0 $and~110^Y~0 $reduce_bool~293^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$7210[0] $auto$simplemap.cc:248:simplemap_eqne$7210[1] \
 $auto$simplemap.cc:125:simplemap_reduce$7217 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7217 $auto$rtlil.cc:3194:NotGate$9967 \
 $auto$simplemap.cc:254:simplemap_eqne$7215 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$7210[0] $auto$rtlil.cc:3194:NotGate$9969 \
 $auto$simplemap.cc:125:simplemap_reduce$7230 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7230 $auto$simplemap.cc:248:simplemap_eqne$7223[2] \
 $auto$simplemap.cc:254:simplemap_eqne$7228 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$7289[0] $auto$rtlil.cc:3194:NotGate$9965 \
 $auto$simplemap.cc:254:simplemap_eqne$7293 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[1] \
 $auto$simplemap.cc:125:simplemap_reduce$7522[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7522[0] $auto$simplemap.cc:125:simplemap_reduce$7522[1] \
 $auto$simplemap.cc:125:simplemap_reduce$7539[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7522[2] $auto$simplemap.cc:125:simplemap_reduce$7522[3] \
 $auto$simplemap.cc:125:simplemap_reduce$7539[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7522[4] $auto$simplemap.cc:125:simplemap_reduce$7522[5] \
 $auto$simplemap.cc:125:simplemap_reduce$7539[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7522[6] $auto$simplemap.cc:125:simplemap_reduce$7522[7] \
 $auto$simplemap.cc:125:simplemap_reduce$7539[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7522[8] $auto$simplemap.cc:125:simplemap_reduce$7522[9] \
 $auto$simplemap.cc:125:simplemap_reduce$7539[4] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7522[10] $auto$simplemap.cc:125:simplemap_reduce$7522[11] \
 $auto$simplemap.cc:125:simplemap_reduce$7539[5] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7522[12] $auto$simplemap.cc:125:simplemap_reduce$7522[13] \
 $auto$simplemap.cc:125:simplemap_reduce$7539[6] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7522[14] $auto$simplemap.cc:125:simplemap_reduce$7522[15] \
 $auto$simplemap.cc:125:simplemap_reduce$7539[7] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7539[0] $auto$simplemap.cc:125:simplemap_reduce$7539[1] \
 $auto$simplemap.cc:125:simplemap_reduce$7548[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7539[2] $auto$simplemap.cc:125:simplemap_reduce$7539[3] \
 $auto$simplemap.cc:125:simplemap_reduce$7548[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7539[4] $auto$simplemap.cc:125:simplemap_reduce$7539[5] \
 $auto$simplemap.cc:125:simplemap_reduce$7548[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7539[6] $auto$simplemap.cc:125:simplemap_reduce$7539[7] \
 $auto$simplemap.cc:125:simplemap_reduce$7548[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7548[0] $auto$simplemap.cc:125:simplemap_reduce$7548[1] \
 $auto$simplemap.cc:125:simplemap_reduce$7553[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7548[2] $auto$simplemap.cc:125:simplemap_reduce$7548[3] \
 $auto$simplemap.cc:125:simplemap_reduce$7553[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7553[0] $auto$simplemap.cc:125:simplemap_reduce$7553[1] \
 $auto$simplemap.cc:125:simplemap_reduce$7556 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7556 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:2960:ReduceAnd$3911 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2195.B_AND_S[2] $auto$hard_block.cc:122:cell_hard_block$2195.B_AND_S[5] \
 $auto$hard_block.cc:122:cell_hard_block$2195.Y_B[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2195.S[0] $auto$hard_block.cc:122:cell_hard_block$2195.B_AND_S[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2195.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$4197_Y 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7581[0] $auto$simplemap.cc:125:simplemap_reduce$7581[1] \
 $auto$simplemap.cc:125:simplemap_reduce$7598[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7581[2] $auto$simplemap.cc:125:simplemap_reduce$7581[3] \
 $auto$simplemap.cc:125:simplemap_reduce$7598[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7581[4] $auto$simplemap.cc:125:simplemap_reduce$7581[5] \
 $auto$simplemap.cc:125:simplemap_reduce$7598[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7581[6] $auto$simplemap.cc:125:simplemap_reduce$7581[7] \
 $auto$simplemap.cc:125:simplemap_reduce$7598[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7581[8] $auto$simplemap.cc:125:simplemap_reduce$7581[9] \
 $auto$simplemap.cc:125:simplemap_reduce$7598[4] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7581[10] $auto$simplemap.cc:125:simplemap_reduce$7581[11] \
 $auto$simplemap.cc:125:simplemap_reduce$7598[5] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7581[12] $auto$simplemap.cc:125:simplemap_reduce$7581[13] \
 $auto$simplemap.cc:125:simplemap_reduce$7598[6] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7581[14] $auto$simplemap.cc:125:simplemap_reduce$7581[15] \
 $auto$simplemap.cc:125:simplemap_reduce$7598[7] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7598[0] $auto$simplemap.cc:125:simplemap_reduce$7598[1] \
 $auto$simplemap.cc:125:simplemap_reduce$7607[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7598[2] $auto$simplemap.cc:125:simplemap_reduce$7598[3] \
 $auto$simplemap.cc:125:simplemap_reduce$7607[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7598[4] $auto$simplemap.cc:125:simplemap_reduce$7598[5] \
 $auto$simplemap.cc:125:simplemap_reduce$7607[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7598[6] $auto$simplemap.cc:125:simplemap_reduce$7598[7] \
 $auto$simplemap.cc:125:simplemap_reduce$7607[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7607[0] $auto$simplemap.cc:125:simplemap_reduce$7607[1] \
 $auto$simplemap.cc:125:simplemap_reduce$7612[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7607[2] $auto$simplemap.cc:125:simplemap_reduce$7607[3] \
 $auto$simplemap.cc:125:simplemap_reduce$7612[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7612[0] $auto$simplemap.cc:125:simplemap_reduce$7612[1] \
 $auto$simplemap.cc:125:simplemap_reduce$7615 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7615 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$rtlil.cc:2960:ReduceAnd$3911 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[1] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7621[0] $auto$simplemap.cc:125:simplemap_reduce$7621[1] \
 $auto$simplemap.cc:125:simplemap_reduce$7638[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7638[0] $auto$simplemap.cc:125:simplemap_reduce$7638[1] \
 $auto$simplemap.cc:125:simplemap_reduce$7647[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7638[2] $auto$simplemap.cc:125:simplemap_reduce$7638[3] \
 $auto$simplemap.cc:125:simplemap_reduce$7647[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7638[4] $auto$simplemap.cc:125:simplemap_reduce$7638[5] \
 $auto$simplemap.cc:125:simplemap_reduce$7647[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7638[6] $auto$simplemap.cc:125:simplemap_reduce$7638[7] \
 $auto$simplemap.cc:125:simplemap_reduce$7647[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7647[0] $auto$simplemap.cc:125:simplemap_reduce$7647[1] \
 $auto$simplemap.cc:125:simplemap_reduce$7652[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7647[2] $auto$simplemap.cc:125:simplemap_reduce$7647[3] \
 $auto$simplemap.cc:125:simplemap_reduce$7652[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7652[0] $auto$simplemap.cc:125:simplemap_reduce$7652[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$rtlil.cc:2960:ReduceAnd$5086 
11 1 

.names $dffe~147^Q~1 lNOT~265 
0 1 

.names $dffe~147^Q~2 lNOT~266 
0 1 

.names $dffe~147^Q~3 lNOT~267 
0 1 

.names $dffe~147^Q~4 lNOT~268 
0 1 

.names $dffe~147^Q~5 lNOT~269 
0 1 

.names $dffe~147^Q~6 lNOT~270 
0 1 

.names $dffe~147^Q~7 lNOT~271 
0 1 

.names $dffe~147^Q~8 lNOT~272 
0 1 

.names $dffe~147^Q~9 lNOT~273 
0 1 

.names $dffe~147^Q~10 lNOT~274 
0 1 

.names $dffe~147^Q~11 lNOT~275 
0 1 

.names $dffe~147^Q~12 lNOT~276 
0 1 

.names $dffe~147^Q~13 lNOT~277 
0 1 

.names $dffe~147^Q~14 lNOT~278 
0 1 

.names $dffe~147^Q~15 lNOT~279 
0 1 

.names $dffe~147^Q~16 lNOT~280 
0 1 

.names $dffe~147^Q~17 lNOT~281 
0 1 

.names $dffe~147^Q~18 lNOT~282 
0 1 

.names $dffe~147^Q~19 lNOT~283 
0 1 

.names $dffe~147^Q~20 lNOT~284 
0 1 

.names $dffe~147^Q~21 lNOT~285 
0 1 

.names $dffe~147^Q~22 lNOT~286 
0 1 

.names $dffe~147^Q~23 lNOT~287 
0 1 

.names $dffe~147^Q~24 lNOT~288 
0 1 

.names $dffe~147^Q~25 lNOT~289 
0 1 

.names $dffe~147^Q~26 lNOT~290 
0 1 

.names $dffe~147^Q~27 lNOT~291 
0 1 

.names $dffe~147^Q~28 lNOT~292 
0 1 

.names $dffe~147^Q~29 lNOT~293 
0 1 

.names $dffe~147^Q~30 lNOT~294 
0 1 

.names $dffe~147^Q~31 lNOT~295 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$4416 $eq~370^Y~0 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$4427 $eq~369^Y~0 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$4468 $eq~301^Y~0 
0 1 

.names $dffe~151^Q~4 lNOT~171 
0 1 

.names $dffe~151^Q~3 lNOT~170 
0 1 

.names $dffe~151^Q~0 lNOT~167 
0 1 

.names $dffe~147^Q~0 lNOT~264 
0 1 

.names $dffe~151^Q~2 lNOT~169 
0 1 

.names $dffe~151^Q~1 lNOT~168 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$5952 $eq~302^Y~0 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$7215 $auto$hard_block.cc:122:cell_hard_block$2195.S[0] 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$7228 $auto$hard_block.cc:122:cell_hard_block$2195.B_AND_S[5] 
0 1 

.names stage~0 lNOT~103 
0 1 

.names stage~1 lNOT~104 
0 1 

.names stage~4 lNOT~107 
0 1 

.names stage~5 lNOT~108 
0 1 

.names stage~6 lNOT~109 
0 1 

.names stage~7 lNOT~110 
0 1 

.names stage~8 lNOT~111 
0 1 

.names stage~9 lNOT~112 
0 1 

.names stage~10 lNOT~113 
0 1 

.names stage~11 lNOT~114 
0 1 

.names stage~12 lNOT~115 
0 1 

.names stage~13 lNOT~116 
0 1 

.names stage~14 lNOT~117 
0 1 

.names stage~15 lNOT~118 
0 1 

.names stage~16 lNOT~119 
0 1 

.names stage~17 lNOT~120 
0 1 

.names stage~18 lNOT~121 
0 1 

.names stage~19 lNOT~122 
0 1 

.names stage~20 lNOT~123 
0 1 

.names stage~21 lNOT~124 
0 1 

.names stage~22 lNOT~125 
0 1 

.names stage~23 lNOT~126 
0 1 

.names stage~24 lNOT~127 
0 1 

.names stage~25 lNOT~128 
0 1 

.names stage~26 lNOT~129 
0 1 

.names stage~27 lNOT~130 
0 1 

.names stage~28 lNOT~131 
0 1 

.names stage~29 lNOT~100 
0 1 

.names stage~30 lNOT~101 
0 1 

.names stage~31 lNOT~102 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.Y[0] $auto$hard_block.cc:122:cell_hard_block$2177.Y[0] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[31] $mux~360^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.Y[1] $auto$hard_block.cc:122:cell_hard_block$2177.Y[1] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[31] $mux~360^Y~1 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.Y[2] $auto$hard_block.cc:122:cell_hard_block$2177.Y[2] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[31] $mux~360^Y~2 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.Y[3] $auto$hard_block.cc:122:cell_hard_block$2177.Y[3] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[31] $mux~360^Y~3 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.Y[4] $auto$hard_block.cc:122:cell_hard_block$2177.Y[4] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[31] $mux~360^Y~4 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.Y[5] $auto$hard_block.cc:122:cell_hard_block$2177.Y[5] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[31] $mux~360^Y~5 
1-0 1 
-11 1 

.names $add~30^ADD~4-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~0 
1-0 1 
-11 1 

.names $add~30^ADD~4-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~1 
1-0 1 
-11 1 

.names $add~30^ADD~4-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~2 
1-0 1 
-11 1 

.names $add~30^ADD~4-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~3 
1-0 1 
-11 1 

.names $add~30^ADD~4-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~4 
1-0 1 
-11 1 

.names $add~30^ADD~4-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~5 
1-0 1 
-11 1 

.names $add~30^ADD~4-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~6 
1-0 1 
-11 1 

.names $add~30^ADD~4-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~7 
1-0 1 
-11 1 

.names $add~30^ADD~4-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~8 
1-0 1 
-11 1 

.names $add~30^ADD~4-10[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~9 
1-0 1 
-11 1 

.names $add~30^ADD~4-11[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~10 
1-0 1 
-11 1 

.names $add~30^ADD~4-12[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~11 
1-0 1 
-11 1 

.names $add~30^ADD~4-13[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~12 
1-0 1 
-11 1 

.names $add~30^ADD~4-14[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~13 
1-0 1 
-11 1 

.names $add~30^ADD~4-15[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~14 
1-0 1 
-11 1 

.names $add~30^ADD~4-16[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~15 
1-0 1 
-11 1 

.names $add~30^ADD~4-17[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~16 
1-0 1 
-11 1 

.names $add~30^ADD~4-18[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~17 
1-0 1 
-11 1 

.names $add~30^ADD~4-19[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~18 
1-0 1 
-11 1 

.names $add~30^ADD~4-20[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~19 
1-0 1 
-11 1 

.names $add~30^ADD~4-21[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~20 
1-0 1 
-11 1 

.names $add~30^ADD~4-22[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~21 
1-0 1 
-11 1 

.names $add~30^ADD~4-23[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~22 
1-0 1 
-11 1 

.names $add~30^ADD~4-24[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~23 
1-0 1 
-11 1 

.names $add~30^ADD~4-25[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~24 
1-0 1 
-11 1 

.names $add~30^ADD~4-26[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~25 
1-0 1 
-11 1 

.names $add~30^ADD~4-27[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~26 
1-0 1 
-11 1 

.names $add~30^ADD~4-28[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~27 
1-0 1 
-11 1 

.names $add~30^ADD~4-29[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~28 
1-0 1 
-11 1 

.names $add~30^ADD~4-30[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~29 
1-0 1 
-11 1 

.names $add~30^ADD~4-31[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~30 
1-0 1 
-11 1 

.names $add~30^ADD~4-32[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 $mux~361^Y~31 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-0^out1~0 dual_port_ram^MEM~68-0^out1~0 $dffe~241^Q~0 output_stream_s_din~32 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-1^out1~0 dual_port_ram^MEM~68-1^out1~0 $dffe~241^Q~0 output_stream_s_din~33 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-2^out1~0 dual_port_ram^MEM~68-2^out1~0 $dffe~241^Q~0 output_stream_s_din~34 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-3^out1~0 dual_port_ram^MEM~68-3^out1~0 $dffe~241^Q~0 output_stream_s_din~35 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-4^out1~0 dual_port_ram^MEM~68-4^out1~0 $dffe~241^Q~0 output_stream_s_din~36 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-5^out1~0 dual_port_ram^MEM~68-5^out1~0 $dffe~241^Q~0 output_stream_s_din~37 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-6^out1~0 dual_port_ram^MEM~68-6^out1~0 $dffe~241^Q~0 output_stream_s_din~38 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-7^out1~0 dual_port_ram^MEM~68-7^out1~0 $dffe~241^Q~0 output_stream_s_din~39 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-8^out1~0 dual_port_ram^MEM~68-8^out1~0 $dffe~241^Q~0 output_stream_s_din~40 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-9^out1~0 dual_port_ram^MEM~68-9^out1~0 $dffe~241^Q~0 output_stream_s_din~41 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-10^out1~0 dual_port_ram^MEM~68-10^out1~0 $dffe~241^Q~0 output_stream_s_din~42 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-11^out1~0 dual_port_ram^MEM~68-11^out1~0 $dffe~241^Q~0 output_stream_s_din~43 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-12^out1~0 dual_port_ram^MEM~68-12^out1~0 $dffe~241^Q~0 output_stream_s_din~44 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-13^out1~0 dual_port_ram^MEM~68-13^out1~0 $dffe~241^Q~0 output_stream_s_din~45 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-14^out1~0 dual_port_ram^MEM~68-14^out1~0 $dffe~241^Q~0 output_stream_s_din~46 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-15^out1~0 dual_port_ram^MEM~68-15^out1~0 $dffe~241^Q~0 output_stream_s_din~47 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-16^out1~0 dual_port_ram^MEM~68-16^out1~0 $dffe~241^Q~0 output_stream_s_din~48 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-17^out1~0 dual_port_ram^MEM~68-17^out1~0 $dffe~241^Q~0 output_stream_s_din~49 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-18^out1~0 dual_port_ram^MEM~68-18^out1~0 $dffe~241^Q~0 output_stream_s_din~50 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-19^out1~0 dual_port_ram^MEM~68-19^out1~0 $dffe~241^Q~0 output_stream_s_din~51 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-20^out1~0 dual_port_ram^MEM~68-20^out1~0 $dffe~241^Q~0 output_stream_s_din~52 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-21^out1~0 dual_port_ram^MEM~68-21^out1~0 $dffe~241^Q~0 output_stream_s_din~53 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-22^out1~0 dual_port_ram^MEM~68-22^out1~0 $dffe~241^Q~0 output_stream_s_din~54 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-23^out1~0 dual_port_ram^MEM~68-23^out1~0 $dffe~241^Q~0 output_stream_s_din~55 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-24^out1~0 dual_port_ram^MEM~68-24^out1~0 $dffe~241^Q~0 output_stream_s_din~56 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-25^out1~0 dual_port_ram^MEM~68-25^out1~0 $dffe~241^Q~0 output_stream_s_din~57 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-26^out1~0 dual_port_ram^MEM~68-26^out1~0 $dffe~241^Q~0 output_stream_s_din~58 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-27^out1~0 dual_port_ram^MEM~68-27^out1~0 $dffe~241^Q~0 output_stream_s_din~59 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-28^out1~0 dual_port_ram^MEM~68-28^out1~0 $dffe~241^Q~0 output_stream_s_din~60 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-29^out1~0 dual_port_ram^MEM~68-29^out1~0 $dffe~241^Q~0 output_stream_s_din~61 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-30^out1~0 dual_port_ram^MEM~68-30^out1~0 $dffe~241^Q~0 output_stream_s_din~62 
1-0 1 
-11 1 

.names dual_port_ram^MEM~69-31^out1~0 dual_port_ram^MEM~68-31^out1~0 $dffe~241^Q~0 output_stream_s_din~63 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2195.A[1] $auto$hard_block.cc:122:cell_hard_block$2195.A[0] 
0 1 

.names ap_done $auto$hard_block.cc:122:cell_hard_block$2195.B[2] 
0 1 

.names $sdffce~290^Q~0 $sdffe~271^Q~0 $and~81^Y~0 $mux~334^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3368.Y[0] $auto$hard_block.cc:122:cell_hard_block$2178.Y[0] $dffe~12^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$2180.A[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3368.Y[1] $auto$hard_block.cc:122:cell_hard_block$2178.Y[1] $dffe~12^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$2180.A[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3368.Y[2] $auto$hard_block.cc:122:cell_hard_block$2178.Y[2] $dffe~12^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$2180.A[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3368.Y[3] $auto$hard_block.cc:122:cell_hard_block$2178.Y[3] $dffe~12^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$2180.A[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3368.Y[4] $auto$hard_block.cc:122:cell_hard_block$2178.Y[4] $dffe~12^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$2180.A[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3368.Y[5] $auto$hard_block.cc:122:cell_hard_block$2178.Y[5] $dffe~12^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$2180.A[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3368.Y[6] $auto$hard_block.cc:122:cell_hard_block$2178.Y[6] $dffe~12^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$2180.A[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3272.Y $auto$hard_block.cc:122:cell_hard_block$3271.Y \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[31] $mux~359^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.Y[0] $auto$hard_block.cc:122:cell_hard_block$2193.Y[0] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[31] $mux~366^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.Y[1] $auto$hard_block.cc:122:cell_hard_block$2193.Y[1] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[31] $mux~366^Y~1 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.Y[2] $auto$hard_block.cc:122:cell_hard_block$2193.Y[2] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[31] $mux~366^Y~2 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.Y[3] $auto$hard_block.cc:122:cell_hard_block$2193.Y[3] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[31] $mux~366^Y~3 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.Y[4] $auto$hard_block.cc:122:cell_hard_block$2193.Y[4] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[31] $mux~366^Y~4 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.Y[5] $auto$hard_block.cc:122:cell_hard_block$2193.Y[5] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[31] $mux~366^Y~5 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3273.Y[0] $auto$hard_block.cc:122:cell_hard_block$2031.Y[0] $dffe~12^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$2033.A[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3273.Y[1] $auto$hard_block.cc:122:cell_hard_block$2031.Y[1] $dffe~12^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$2033.A[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3273.Y[2] $auto$hard_block.cc:122:cell_hard_block$2031.Y[2] $dffe~12^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$2033.A[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3273.Y[3] $auto$hard_block.cc:122:cell_hard_block$2031.Y[3] $dffe~12^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$2033.A[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3273.Y[4] $auto$hard_block.cc:122:cell_hard_block$2031.Y[4] $dffe~12^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$2033.A[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3273.Y[5] $auto$hard_block.cc:122:cell_hard_block$2031.Y[5] $dffe~12^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$2033.A[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3273.Y[6] $auto$hard_block.cc:122:cell_hard_block$2031.Y[6] $dffe~12^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$2033.A[6] 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-0^out1~0 dual_port_ram^MEM~66-0^out1~0 $dffe~241^Q~0 output_stream_s_din~0 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-1^out1~0 dual_port_ram^MEM~66-1^out1~0 $dffe~241^Q~0 output_stream_s_din~1 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-2^out1~0 dual_port_ram^MEM~66-2^out1~0 $dffe~241^Q~0 output_stream_s_din~2 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-3^out1~0 dual_port_ram^MEM~66-3^out1~0 $dffe~241^Q~0 output_stream_s_din~3 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-4^out1~0 dual_port_ram^MEM~66-4^out1~0 $dffe~241^Q~0 output_stream_s_din~4 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-5^out1~0 dual_port_ram^MEM~66-5^out1~0 $dffe~241^Q~0 output_stream_s_din~5 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-6^out1~0 dual_port_ram^MEM~66-6^out1~0 $dffe~241^Q~0 output_stream_s_din~6 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-7^out1~0 dual_port_ram^MEM~66-7^out1~0 $dffe~241^Q~0 output_stream_s_din~7 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-8^out1~0 dual_port_ram^MEM~66-8^out1~0 $dffe~241^Q~0 output_stream_s_din~8 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-9^out1~0 dual_port_ram^MEM~66-9^out1~0 $dffe~241^Q~0 output_stream_s_din~9 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-10^out1~0 dual_port_ram^MEM~66-10^out1~0 $dffe~241^Q~0 output_stream_s_din~10 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-11^out1~0 dual_port_ram^MEM~66-11^out1~0 $dffe~241^Q~0 output_stream_s_din~11 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-12^out1~0 dual_port_ram^MEM~66-12^out1~0 $dffe~241^Q~0 output_stream_s_din~12 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-13^out1~0 dual_port_ram^MEM~66-13^out1~0 $dffe~241^Q~0 output_stream_s_din~13 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-14^out1~0 dual_port_ram^MEM~66-14^out1~0 $dffe~241^Q~0 output_stream_s_din~14 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-15^out1~0 dual_port_ram^MEM~66-15^out1~0 $dffe~241^Q~0 output_stream_s_din~15 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-16^out1~0 dual_port_ram^MEM~66-16^out1~0 $dffe~241^Q~0 output_stream_s_din~16 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-17^out1~0 dual_port_ram^MEM~66-17^out1~0 $dffe~241^Q~0 output_stream_s_din~17 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-18^out1~0 dual_port_ram^MEM~66-18^out1~0 $dffe~241^Q~0 output_stream_s_din~18 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-19^out1~0 dual_port_ram^MEM~66-19^out1~0 $dffe~241^Q~0 output_stream_s_din~19 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-20^out1~0 dual_port_ram^MEM~66-20^out1~0 $dffe~241^Q~0 output_stream_s_din~20 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-21^out1~0 dual_port_ram^MEM~66-21^out1~0 $dffe~241^Q~0 output_stream_s_din~21 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-22^out1~0 dual_port_ram^MEM~66-22^out1~0 $dffe~241^Q~0 output_stream_s_din~22 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-23^out1~0 dual_port_ram^MEM~66-23^out1~0 $dffe~241^Q~0 output_stream_s_din~23 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-24^out1~0 dual_port_ram^MEM~66-24^out1~0 $dffe~241^Q~0 output_stream_s_din~24 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-25^out1~0 dual_port_ram^MEM~66-25^out1~0 $dffe~241^Q~0 output_stream_s_din~25 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-26^out1~0 dual_port_ram^MEM~66-26^out1~0 $dffe~241^Q~0 output_stream_s_din~26 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-27^out1~0 dual_port_ram^MEM~66-27^out1~0 $dffe~241^Q~0 output_stream_s_din~27 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-28^out1~0 dual_port_ram^MEM~66-28^out1~0 $dffe~241^Q~0 output_stream_s_din~28 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-29^out1~0 dual_port_ram^MEM~66-29^out1~0 $dffe~241^Q~0 output_stream_s_din~29 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-30^out1~0 dual_port_ram^MEM~66-30^out1~0 $dffe~241^Q~0 output_stream_s_din~30 
1-0 1 
-11 1 

.names dual_port_ram^MEM~67-31^out1~0 dual_port_ram^MEM~66-31^out1~0 $dffe~241^Q~0 output_stream_s_din~31 
1-0 1 
-11 1 

.names $sdffe~276^Q~0 gnd $or~315^Y~0 $mux~339^Y~0 
1-0 1 
-11 1 

.names $sdffe~285^Q~0 gnd $or~315^Y~0 $mux~321^Y~0 
1-0 1 
-11 1 

.names $sdffe~277^Q~0 gnd $or~315^Y~0 $mux~329^Y~0 
1-0 1 
-11 1 

.names $sdffe~278^Q~0 gnd $or~315^Y~0 $mux~328^Y~0 
1-0 1 
-11 1 

.names $sdffe~279^Q~0 gnd $or~315^Y~0 $mux~327^Y~0 
1-0 1 
-11 1 

.names $sdffe~280^Q~0 gnd $or~315^Y~0 $mux~326^Y~0 
1-0 1 
-11 1 

.names $sdffe~281^Q~0 gnd $or~315^Y~0 $mux~325^Y~0 
1-0 1 
-11 1 

.names $sdffe~282^Q~0 gnd $or~315^Y~0 $mux~324^Y~0 
1-0 1 
-11 1 

.names $sdffe~283^Q~0 gnd $or~315^Y~0 $mux~323^Y~0 
1-0 1 
-11 1 

.names $sdffce~289^Q~0 $sdffce~272^Q~0 $and~81^Y~0 $mux~333^Y~0 
1-0 1 
-11 1 

.names $or~317^Y~0 gnd $and~107^Y~0 $mux~330^Y~0 
1-0 1 
-11 1 

.names $sdffe~286^Q~0 gnd $or~315^Y~0 $mux~322^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3367.Y $auto$hard_block.cc:122:cell_hard_block$3365.Y \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[31] $mux~365^Y~0 
1-0 1 
-11 1 

.names $sdffe~287^Q~0 gnd $or~315^Y~0 $mux~338^Y~0 
1-0 1 
-11 1 

.names $and~94^Y~0 $mux~335^Y~0 
0 1 

.names gnd $mux~335^Y~0 $auto$simplemap.cc:254:simplemap_eqne$7293 $mux~336^Y~0 
1-0 1 
-11 1 

.names vcc $and~94^Y~0 $auto$simplemap.cc:254:simplemap_eqne$7293 $mux~336^Y~1 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2195.A[0] $auto$hard_block.cc:122:cell_hard_block$2195.B_AND_S[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2195.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$4197_Y \
 $auto$hard_block.cc:122:cell_hard_block$2195.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[3] $auto$hard_block.cc:122:cell_hard_block$3416.Y[0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[3] $auto$hard_block.cc:122:cell_hard_block$3416.Y[1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][2] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[3] $auto$hard_block.cc:122:cell_hard_block$3416.Y[2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][3] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[3] $auto$hard_block.cc:122:cell_hard_block$3416.Y[3] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][4] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[3] $auto$hard_block.cc:122:cell_hard_block$3416.Y[4] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][5] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[3] $auto$hard_block.cc:122:cell_hard_block$3416.Y[5] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][6] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[3] $auto$hard_block.cc:122:cell_hard_block$3416.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][13] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][14] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][15] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][3] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][16] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][13] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][14] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][15] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][13] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][16] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][14] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][15] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][15] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][16] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][16] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][16] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][15] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][16] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][16] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[4] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][0] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[4] $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][16] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][0] 
0 1 

.names $dffe~259^Q~0 $not~298^Y~0 
0 1 

.names $dffe~268^Q~0 $not~296^Y~0 
0 1 

.names $or~316^Y~0 $not~305^Y~0 
0 1 

.names $mux~334^Y~0 $not~303^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.Y[0] $not~312^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.Y[1] $not~312^Y~1 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.Y[2] $not~312^Y~2 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.Y[3] $not~312^Y~3 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.Y[4] $not~312^Y~4 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.Y[5] $not~312^Y~5 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.Y[6] $not~312^Y~6 
0 1 

.names $sdffe~15^Q~0 $not~295^Y~0 
0 1 

.names ap_start $not~17^Y~0 
0 1 

.names input_stream_s_empty_n $not~300^Y~0 
0 1 

.names output_stream_s_full_n $not~299^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.CO[32] $lt~309^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.CO[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:2957:Not$3909 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.CO[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$rtlil.cc:2957:Not$3909 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.CO[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$rtlil.cc:2957:Not$5084 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$rtlil.cc:3005:Or$5088 $gt~307^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0] lNOT~232 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[1] lNOT~233 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2] lNOT~234 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[3] lNOT~235 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[4] lNOT~236 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[5] lNOT~237 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[6] lNOT~238 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[7] lNOT~239 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[8] lNOT~240 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[9] lNOT~241 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[10] lNOT~242 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[11] lNOT~243 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[12] lNOT~244 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[13] lNOT~245 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[14] lNOT~246 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[15] lNOT~247 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[16] lNOT~248 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[17] lNOT~249 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[18] lNOT~250 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[19] lNOT~251 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[20] lNOT~252 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[21] lNOT~253 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[22] lNOT~254 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[23] lNOT~255 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[24] lNOT~256 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[25] lNOT~257 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[26] lNOT~258 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[27] lNOT~259 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[28] lNOT~260 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[29] lNOT~261 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[30] lNOT~262 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[31] lNOT~263 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[0] lNOT~135 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[1] lNOT~136 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[2] lNOT~137 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[3] lNOT~138 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[4] lNOT~139 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[5] lNOT~140 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[6] lNOT~141 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[7] lNOT~142 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[8] lNOT~143 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[9] lNOT~144 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[10] lNOT~145 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[11] lNOT~146 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[12] lNOT~147 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[13] lNOT~148 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[14] lNOT~149 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[15] lNOT~150 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[16] lNOT~151 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[17] lNOT~152 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[18] lNOT~153 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[19] lNOT~154 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[20] lNOT~155 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[21] lNOT~156 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[22] lNOT~157 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[23] lNOT~158 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[24] lNOT~159 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[25] lNOT~160 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[26] lNOT~161 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[27] lNOT~162 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[28] lNOT~163 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[29] lNOT~164 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[30] lNOT~165 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[31] lNOT~166 
0 1 

.names $auto$rtlil.cc:3194:NotGate$10037 $mux~334^Y~0 $and~105^Y~0 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$7210[0] ap_start $auto$hard_block.cc:122:cell_hard_block$2195.A[1] 
11 1 

.names $not~296^Y~0 $not~299^Y~0 $and~98^Y~0 
11 1 

.names $sdffe~284^Q~0 $and~98^Y~0 $and~96^Y~0 
11 1 

.names $and~96^Y~0 $and~97^Y~0 $or~315^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$7223[2] $and~91^Y~0 output_stream_s_write 
11 1 

.names $and~105^Y~0 $sdff~288^Q~1 $and~106^Y~0 
11 1 

.names $and~106^Y~0 $sdffe~287^Q~0 $and~107^Y~0 
11 1 

.names $mux~366^Y~0 $and~104^Y~0 $or~319^Y~0 
1- 1 
-1 1 

.names $mux~366^Y~1 $and~104^Y~1 $or~319^Y~1 
1- 1 
-1 1 

.names $mux~366^Y~2 $and~104^Y~2 $or~319^Y~2 
1- 1 
-1 1 

.names $mux~366^Y~3 $and~104^Y~3 $or~319^Y~3 
1- 1 
-1 1 

.names $mux~366^Y~4 $and~104^Y~4 $or~319^Y~4 
1- 1 
-1 1 

.names $mux~366^Y~5 $and~104^Y~5 $or~319^Y~5 
1- 1 
-1 1 

.names $and~87^Y~0 $dffe~259^Q~0 $and~89^Y~0 
11 1 

.names $and~87^Y~0 $not~298^Y~0 $and~88^Y~0 
11 1 

.names $not~296^Y~0 $auto$rtlil.cc:3194:NotGate$10037 $and~90^Y~0 
11 1 

.names $and~90^Y~0 $sdffe~284^Q~0 $and~91^Y~0 
11 1 

.names $sdffe~269^Q~0 $auto$hard_block.cc:122:cell_hard_block$2178.A[0] $auto$simplemap.cc:248:simplemap_eqne$4459[0] 
10 1 
01 1 

.names $sdffe~269^Q~1 $auto$hard_block.cc:122:cell_hard_block$2178.A[1] $auto$simplemap.cc:248:simplemap_eqne$4459[1] 
10 1 
01 1 

.names $sdffe~269^Q~2 $auto$hard_block.cc:122:cell_hard_block$2178.A[2] $auto$simplemap.cc:248:simplemap_eqne$4459[2] 
10 1 
01 1 

.names $sdffe~269^Q~3 $auto$hard_block.cc:122:cell_hard_block$2178.A[3] $auto$simplemap.cc:248:simplemap_eqne$4459[3] 
10 1 
01 1 

.names $sdffe~269^Q~4 $auto$hard_block.cc:122:cell_hard_block$2178.A[4] $auto$simplemap.cc:248:simplemap_eqne$4459[4] 
10 1 
01 1 

.names $sdffe~269^Q~5 $auto$hard_block.cc:122:cell_hard_block$2178.A[5] $auto$simplemap.cc:248:simplemap_eqne$4459[5] 
10 1 
01 1 

.names $sdffe~269^Q~6 $auto$hard_block.cc:122:cell_hard_block$2178.A[6] $auto$simplemap.cc:248:simplemap_eqne$4459[6] 
10 1 
01 1 

.names $auto$simplemap.cc:248:simplemap_eqne$7210[0] $not~17^Y~0 ap_idle 
11 1 

.names $mux~360^Y~0 $and~103^Y~0 $or~318^Y~0 
1- 1 
-1 1 

.names $mux~360^Y~1 $and~103^Y~1 $or~318^Y~1 
1- 1 
-1 1 

.names $mux~360^Y~2 $and~103^Y~2 $or~318^Y~2 
1- 1 
-1 1 

.names $mux~360^Y~3 $and~103^Y~3 $or~318^Y~3 
1- 1 
-1 1 

.names $mux~360^Y~4 $and~103^Y~4 $or~318^Y~4 
1- 1 
-1 1 

.names $mux~360^Y~5 $and~103^Y~5 $or~318^Y~5 
1- 1 
-1 1 

.names $and~85^Y~0 $dffe~207^Q~0 $and~86^Y~0 
11 1 

.names $and~86^Y~0 $dffe~216^Q~0 $and~87^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$10037 $sdffe~284^Q~0 $and~85^Y~0 
11 1 

.names $sdffe~286^Q~0 $sdff~288^Q~1 $and~81^Y~0 
11 1 

.names $eq~302^Y~0 $mux~333^Y~0 $and~95^Y~0 
11 1 

.names $sdffe~275^Q~0 $and~95^Y~0 $or~317^Y~0 
1- 1 
-1 1 

.names $sdffe~275^Q~0 $ne~310^Y~0 $or~316^Y~0 
1- 1 
-1 1 

.names input_stream_s_empty_n $or~316^Y~0 $and~102^Y~0 
11 1 

.names $and~100^Y~0 $and~102^Y~0 $and~82^Y~0 
11 1 

.names $and~82^Y~0 $sdffe~287^Q~0 $and~83^Y~0 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$7223[2] $and~83^Y~0 input_stream_s_read 
11 1 

.names $not~300^Y~0 $and~102^Y~0 $and~99^Y~0 
11 1 

.names $and~99^Y~0 $sdffe~287^Q~0 $and~97^Y~0 
11 1 

.names $and~117^Y~0 $or~316^Y~0 $and~118^Y~0 
11 1 

.names $and~118^Y~0 $sdffe~287^Q~0 $and~119^Y~0 
11 1 

.names $and~119^Y~0 $and~121^Y~0 $or~320^Y~0 
1- 1 
-1 1 

.names $and~122^Y~0 $or~316^Y~0 $and~123^Y~0 
11 1 

.names $and~123^Y~0 $sdffe~287^Q~0 $and~124^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[0] $not~312^Y~0 $and~80^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[1] $not~312^Y~1 $and~80^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[2] $not~312^Y~2 $and~80^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[3] $not~312^Y~3 $and~80^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[4] $not~312^Y~4 $and~80^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[5] $not~312^Y~5 $and~80^Y~5 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[6] $not~312^Y~6 $and~80^Y~6 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[0] $dffe~14^Q~0 $and~103^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[1] $dffe~14^Q~1 $and~103^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[2] $dffe~14^Q~2 $and~103^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[3] $dffe~14^Q~3 $and~103^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[4] $dffe~14^Q~4 $and~103^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[5] $dffe~14^Q~5 $and~103^Y~5 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[0] $auto$hard_block.cc:122:cell_hard_block$2031.A[0] \
 $auto$simplemap.cc:248:simplemap_eqne$5943[0] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[1] $auto$hard_block.cc:122:cell_hard_block$2031.A[1] \
 $auto$simplemap.cc:248:simplemap_eqne$5943[1] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[2] $auto$hard_block.cc:122:cell_hard_block$2031.A[2] \
 $auto$simplemap.cc:248:simplemap_eqne$5943[2] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[3] $auto$hard_block.cc:122:cell_hard_block$2031.A[3] \
 $auto$simplemap.cc:248:simplemap_eqne$5943[3] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[4] $auto$hard_block.cc:122:cell_hard_block$2031.A[4] \
 $auto$simplemap.cc:248:simplemap_eqne$5943[4] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[5] $auto$hard_block.cc:122:cell_hard_block$2031.A[5] \
 $auto$simplemap.cc:248:simplemap_eqne$5943[5] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[6] $auto$hard_block.cc:122:cell_hard_block$2031.A[6] \
 $auto$simplemap.cc:248:simplemap_eqne$5943[6] 
10 1 
01 1 

.names $sdffe~273^Q~0 $auto$hard_block.cc:122:cell_hard_block$2031.A[0] $auto$simplemap.cc:248:simplemap_eqne$5965[0] 
10 1 
01 1 

.names $sdffe~273^Q~1 $auto$hard_block.cc:122:cell_hard_block$2031.A[1] $auto$simplemap.cc:248:simplemap_eqne$5965[1] 
10 1 
01 1 

.names $sdffe~273^Q~2 $auto$hard_block.cc:122:cell_hard_block$2031.A[2] $auto$simplemap.cc:248:simplemap_eqne$5965[2] 
10 1 
01 1 

.names $sdffe~273^Q~3 $auto$hard_block.cc:122:cell_hard_block$2031.A[3] $auto$simplemap.cc:248:simplemap_eqne$5965[3] 
10 1 
01 1 

.names $sdffe~273^Q~4 $auto$hard_block.cc:122:cell_hard_block$2031.A[4] $auto$simplemap.cc:248:simplemap_eqne$5965[4] 
10 1 
01 1 

.names $sdffe~273^Q~5 $auto$hard_block.cc:122:cell_hard_block$2031.A[5] $auto$simplemap.cc:248:simplemap_eqne$5965[5] 
10 1 
01 1 

.names $sdffe~273^Q~6 $auto$hard_block.cc:122:cell_hard_block$2031.A[6] $auto$simplemap.cc:248:simplemap_eqne$5965[6] 
10 1 
01 1 

.names $and~100^Y~0 $not~305^Y~0 $and~120^Y~0 
11 1 

.names $and~120^Y~0 $sdffe~287^Q~0 $and~121^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$10037 $mux~333^Y~0 $and~114^Y~0 
11 1 

.names $and~114^Y~0 $sdff~288^Q~1 $and~115^Y~0 
11 1 

.names $and~115^Y~0 $sdffe~287^Q~0 $and~116^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$10037 $sdffe~286^Q~0 $and~92^Y~0 
11 1 

.names $and~92^Y~0 $sdff~288^Q~1 $and~93^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$10037 $sdff~288^Q~1 $and~100^Y~0 
11 1 

.names $and~100^Y~0 $sdffe~287^Q~0 $and~101^Y~0 
11 1 

.names $and~100^Y~0 $not~300^Y~0 $and~117^Y~0 
11 1 

.names $and~100^Y~0 input_stream_s_empty_n $and~122^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$10037 $not~303^Y~0 $and~108^Y~0 
11 1 

.names $and~108^Y~0 $sdff~288^Q~1 $and~109^Y~0 
11 1 

.names $and~109^Y~0 $sdffe~287^Q~0 $and~110^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$10037 $auto$simplemap.cc:254:simplemap_eqne$4468 $and~111^Y~0 
11 1 

.names $and~111^Y~0 $sdff~288^Q~1 $and~112^Y~0 
11 1 

.names $and~112^Y~0 $sdffe~287^Q~0 $and~113^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[0] $not~312^Y~0 $and~79^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[1] $not~312^Y~1 $and~79^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[2] $not~312^Y~2 $and~79^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[3] $not~312^Y~3 $and~79^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[4] $not~312^Y~4 $and~79^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[5] $not~312^Y~5 $and~79^Y~5 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[6] $not~312^Y~6 $and~79^Y~6 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[0] $dffe~14^Q~0 $and~104^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[1] $dffe~14^Q~1 $and~104^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[2] $dffe~14^Q~2 $and~104^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[3] $dffe~14^Q~3 $and~104^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[4] $dffe~14^Q~4 $and~104^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[5] $dffe~14^Q~5 $and~104^Y~5 
11 1 

.names $sdffe~15^Q~0 $auto$simplemap.cc:248:simplemap_eqne$7289[0] $and~94^Y~0 
11 1 

.names $not~295^Y~0 $auto$simplemap.cc:248:simplemap_eqne$7289[0] $and~125^Y~0 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$7223[2] $and~125^Y~0 ap_done 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[17] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7511 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:2957:Not$3909 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:2960:ReduceAnd$3911 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$rtlil.cc:3005:Or$3913 
1- 1 
-1 1 

.names ap_done $auto$hard_block.cc:122:cell_hard_block$2195.S[0] $auto$hard_block.cc:122:cell_hard_block$2195.B_AND_S[0] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2195.B[2] $auto$hard_block.cc:122:cell_hard_block$2195.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$2195.B_AND_S[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$rtlil.cc:2957:Not$3909 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$rtlil.cc:2960:ReduceAnd$3911 lNOT~199 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$rtlil.cc:2957:Not$5084 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$rtlil.cc:2960:ReduceAnd$5086 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$rtlil.cc:3005:Or$5088 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[18] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7664 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[16] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7673 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[15] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7677 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[14] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7681 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[13] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7685 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[12] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7689 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[11] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7693 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[10] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7697 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[9] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7701 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[8] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7705 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[7] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7709 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[6] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7713 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[5] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7717 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[19] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7721 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[20] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7725 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[21] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7729 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[22] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7733 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[23] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7737 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[24] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7741 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[25] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7745 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[26] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7749 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[27] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7753 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[28] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7757 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[29] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7761 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[30] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7765 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[31] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7769 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3416.B[32] $auto$hard_block.cc:122:cell_hard_block$3416.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$7773 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$29\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7773 \
 $auto$hard_block.cc:122:cell_hard_block$3416.overflow 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$28\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7769 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$29\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$27\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7765 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$28\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$26\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7761 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$27\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$25\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7757 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$26\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$24\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7753 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$25\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$23\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7749 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$24\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$22\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7745 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$23\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$21\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7741 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$22\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$20\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7737 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$21\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$19\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7733 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$20\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$18\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7729 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$19\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$17\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7725 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$18\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$16\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7721 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$17\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$15\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7664 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$16\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$14\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7511 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$15\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$13\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7673 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$14\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$12\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7677 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$13\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7681 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$12\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$10\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7685 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$9\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7689 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$10\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7693 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$9\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$7\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7697 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7701 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$7\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$5\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7705 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$7709 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$5\overflow[0:0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$7717 $auto$simplemap.cc:248:simplemap_eqne$7713 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[0] lNOT~232 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[1] lNOT~233 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[2] lNOT~234 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[3] lNOT~235 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[4] lNOT~236 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[5] lNOT~237 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[6] lNOT~238 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[7] lNOT~239 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[8] lNOT~240 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[9] lNOT~241 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[10] lNOT~242 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[11] lNOT~243 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[11] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[12] lNOT~244 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[12] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[13] lNOT~245 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[13] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[14] lNOT~246 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[14] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[15] lNOT~247 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[15] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[16] lNOT~248 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[16] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[17] lNOT~249 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[17] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[18] lNOT~250 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[18] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[19] lNOT~251 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[19] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[20] lNOT~252 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[20] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[21] lNOT~253 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[21] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[22] lNOT~254 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[22] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[23] lNOT~255 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[23] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[24] lNOT~256 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[24] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[25] lNOT~257 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[25] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[26] lNOT~258 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[26] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[27] lNOT~259 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[27] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[28] lNOT~260 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[28] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[29] lNOT~261 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[29] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[30] lNOT~262 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[30] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[31] lNOT~263 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[0] lNOT~232 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[1] lNOT~233 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[2] lNOT~234 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[3] lNOT~235 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[4] lNOT~236 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[5] lNOT~237 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[6] lNOT~238 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[7] lNOT~239 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[8] lNOT~240 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[9] lNOT~241 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[10] lNOT~242 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[11] lNOT~243 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[12] lNOT~244 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[13] lNOT~245 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[14] lNOT~246 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[15] lNOT~247 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[16] lNOT~248 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[16] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[17] lNOT~249 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[17] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[18] lNOT~250 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[18] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[19] lNOT~251 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[19] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[20] lNOT~252 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[20] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[21] lNOT~253 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[21] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[22] lNOT~254 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[22] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[23] lNOT~255 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[23] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[24] lNOT~256 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[24] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[25] lNOT~257 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[25] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[26] lNOT~258 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[26] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[27] lNOT~259 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[27] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[28] lNOT~260 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[28] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[29] lNOT~261 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[29] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[30] lNOT~262 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[30] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[31] lNOT~263 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[31] 
11 1 

.names lNOT~136 lNOT~135 $auto$hard_block.cc:122:cell_hard_block$3416.B[1] 
10 1 
01 1 

.names lNOT~137 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[1] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[2] 
10 1 
01 1 

.names lNOT~138 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[2] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[3] 
10 1 
01 1 

.names lNOT~139 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[3] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[4] 
10 1 
01 1 

.names lNOT~140 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[4] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[5] 
10 1 
01 1 

.names lNOT~141 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[5] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[6] 
10 1 
01 1 

.names lNOT~142 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[6] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[7] 
10 1 
01 1 

.names lNOT~143 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[7] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[8] 
10 1 
01 1 

.names lNOT~144 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[8] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[9] 
10 1 
01 1 

.names lNOT~145 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[9] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[10] 
10 1 
01 1 

.names lNOT~146 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[10] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[11] 
10 1 
01 1 

.names lNOT~147 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[11] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[12] 
10 1 
01 1 

.names lNOT~148 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[12] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[13] 
10 1 
01 1 

.names lNOT~149 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[13] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[14] 
10 1 
01 1 

.names lNOT~150 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[14] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[15] 
10 1 
01 1 

.names lNOT~151 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[15] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[16] 
10 1 
01 1 

.names lNOT~152 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[16] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[17] 
10 1 
01 1 

.names lNOT~153 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[17] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[18] 
10 1 
01 1 

.names lNOT~154 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[18] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[19] 
10 1 
01 1 

.names lNOT~155 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[19] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[20] 
10 1 
01 1 

.names lNOT~156 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[20] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[21] 
10 1 
01 1 

.names lNOT~157 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[21] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[22] 
10 1 
01 1 

.names lNOT~158 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[22] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[23] 
10 1 
01 1 

.names lNOT~159 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[23] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[24] 
10 1 
01 1 

.names lNOT~160 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[24] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[25] 
10 1 
01 1 

.names lNOT~161 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[25] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[26] 
10 1 
01 1 

.names lNOT~162 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[26] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[27] 
10 1 
01 1 

.names lNOT~163 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[27] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[28] 
10 1 
01 1 

.names lNOT~164 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[28] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[29] 
10 1 
01 1 

.names lNOT~165 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[29] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[30] 
10 1 
01 1 

.names lNOT~166 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[30] \
 $auto$hard_block.cc:122:cell_hard_block$3416.B[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8045_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8048_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8051_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8054_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8057_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8060_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8063_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8066_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8069_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8072_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8075_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8078_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8081_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8084_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8087_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8090_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8050_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8093_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8056_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8052_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8096_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8062_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8058_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8099_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8068_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8064_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8102_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8074_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8070_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8105_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8080_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8076_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8108_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8086_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8082_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8111_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8092_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8088_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8114_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8098_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8117_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8104_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8100_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8120_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8110_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8106_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8123_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8116_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8112_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8126_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8122_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8129_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8128_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8124_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8132_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8134_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8135_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8050_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8053_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8056_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8059_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8062_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8065_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8068_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8071_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8074_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8077_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8080_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8083_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8086_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8089_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8092_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8056_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8053_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8098_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8062_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8059_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8101_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8068_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8065_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8104_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8074_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8071_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8107_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8080_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8077_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8110_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8086_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8083_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8113_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8092_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8089_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8116_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8104_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8101_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8122_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8110_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8107_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8125_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8116_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8113_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8128_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8128_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8125_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8134_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.CO[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$8216_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8045_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8048_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8049_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8051_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8052_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8054_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8055_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8057_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8058_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8060_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8061_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8063_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8064_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8066_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8067_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8069_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8070_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8072_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8073_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8075_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8076_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8078_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8079_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8081_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8082_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8084_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8085_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8087_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8088_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8090_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8091_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8049_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8093_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8055_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8096_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8097_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8061_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8099_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8100_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8067_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8102_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8103_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8073_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8105_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8106_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8079_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8108_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8109_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8085_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8111_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8112_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8091_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8114_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8115_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8097_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8117_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8103_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8120_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8121_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8109_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8123_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8124_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8115_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8126_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8127_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8121_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8129_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8127_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8132_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8133_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8133_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8135_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[32] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$8216_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.CO[32] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8048_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8051_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8054_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8057_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8060_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8063_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8066_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8069_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8072_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8075_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8078_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8081_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8084_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8087_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7522[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8052_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8096_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7522[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8058_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8099_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7522[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8064_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8102_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7522[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8070_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8105_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7522[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8076_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8108_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7522[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8082_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8111_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7522[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8088_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8114_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7539[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8117_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7539[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8100_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8120_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7539[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8106_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8123_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7539[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8112_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8126_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7548[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8129_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7548[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8124_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8132_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7553[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8135_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[2] \
 $auto$simplemap.cc:125:simplemap_reduce$7522[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[4] \
 $auto$simplemap.cc:125:simplemap_reduce$7522[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[6] \
 $auto$simplemap.cc:125:simplemap_reduce$7522[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[8] \
 $auto$simplemap.cc:125:simplemap_reduce$7522[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[10] \
 $auto$simplemap.cc:125:simplemap_reduce$7522[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[12] \
 $auto$simplemap.cc:125:simplemap_reduce$7522[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[14] \
 $auto$simplemap.cc:125:simplemap_reduce$7522[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[16] \
 $auto$simplemap.cc:125:simplemap_reduce$7522[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[18] \
 $auto$simplemap.cc:125:simplemap_reduce$7522[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[20] \
 $auto$simplemap.cc:125:simplemap_reduce$7522[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[22] \
 $auto$simplemap.cc:125:simplemap_reduce$7522[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[24] \
 $auto$simplemap.cc:125:simplemap_reduce$7522[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[26] \
 $auto$simplemap.cc:125:simplemap_reduce$7522[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[28] \
 $auto$simplemap.cc:125:simplemap_reduce$7522[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30] \
 $auto$simplemap.cc:125:simplemap_reduce$7522[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.CO[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$8216_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8048_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8049_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8051_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8052_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8054_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8055_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8057_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8058_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8060_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8061_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8063_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8064_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8066_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8067_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8069_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8070_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8072_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8073_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8075_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8076_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8078_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8079_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8081_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8082_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8084_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8085_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8087_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8088_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8049_Y \
 $auto$simplemap.cc:125:simplemap_reduce$7522[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8055_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8096_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8097_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8061_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8099_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8100_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8067_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8102_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8103_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8073_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8105_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8106_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8079_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8108_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8109_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8085_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8111_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8112_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8097_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8117_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8103_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8120_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8121_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8109_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8123_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8124_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8114_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8126_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8127_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8121_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8129_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8127_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8132_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8133_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8133_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8135_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$8216_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.CO[32] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[0] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8048_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8051_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8054_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8057_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8060_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8063_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8066_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8069_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8072_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8075_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8078_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8081_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8084_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8087_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7581[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8093_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7581[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8052_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8096_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7581[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8058_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8099_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7581[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8064_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8102_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7581[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8070_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8105_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7581[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8076_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8108_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7581[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8082_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8111_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7581[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8088_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8114_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7598[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8117_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7598[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8100_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8120_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7598[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8106_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8123_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7598[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8112_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8126_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7607[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8129_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7607[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8124_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8132_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7612[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8135_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[2] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[4] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[6] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[8] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[10] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[12] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[14] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[16] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[18] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[20] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[22] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[24] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[26] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[28] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[30] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.CO[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$8216_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[1] \
 $auto$simplemap.cc:125:simplemap_reduce$7581[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8048_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8049_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8051_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8052_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8054_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8055_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8057_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8058_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8060_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8061_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8063_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8064_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8066_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8067_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8069_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8070_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8072_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8073_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8075_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8076_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8078_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8079_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8081_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8082_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8084_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8085_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8087_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8088_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8049_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8093_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8055_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8096_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8097_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8061_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8099_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8100_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8067_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8102_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8103_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8073_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8105_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8106_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8079_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8108_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8109_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8085_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8111_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8112_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8097_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8117_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8103_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8120_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8121_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8109_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8123_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8124_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8114_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8126_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8127_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8121_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8129_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8127_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8132_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8133_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8133_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8135_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[32] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$8216_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.CO[32] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8720_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8723_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8726_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8729_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8732_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8735_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8738_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8741_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8744_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8747_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8750_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8753_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8756_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8759_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7621[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8765_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7621[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8724_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8768_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7621[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8730_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8771_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7621[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8736_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8774_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7621[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8742_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8777_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7621[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8748_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8780_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7621[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8754_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8783_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7621[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8760_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8786_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7638[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8789_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7638[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8772_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8792_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7638[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8778_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8795_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7638[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8784_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8798_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7647[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8801_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7647[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8796_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8804_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7652[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8807_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[2] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[4] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[6] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[8] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[10] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[12] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[14] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[16] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[18] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[20] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[22] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[24] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[26] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[28] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[30] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[15] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7621[3] $auto$simplemap.cc:125:simplemap_reduce$7621[2] \
 $auto$simplemap.cc:125:simplemap_reduce$7638[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7621[5] $auto$simplemap.cc:125:simplemap_reduce$7621[4] \
 $auto$simplemap.cc:125:simplemap_reduce$7638[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7621[7] $auto$simplemap.cc:125:simplemap_reduce$7621[6] \
 $auto$simplemap.cc:125:simplemap_reduce$7638[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7621[9] $auto$simplemap.cc:125:simplemap_reduce$7621[8] \
 $auto$simplemap.cc:125:simplemap_reduce$7638[4] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7621[11] $auto$simplemap.cc:125:simplemap_reduce$7621[10] \
 $auto$simplemap.cc:125:simplemap_reduce$7638[5] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7621[13] $auto$simplemap.cc:125:simplemap_reduce$7621[12] \
 $auto$simplemap.cc:125:simplemap_reduce$7638[6] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$7621[15] $auto$simplemap.cc:125:simplemap_reduce$7621[14] \
 $auto$simplemap.cc:125:simplemap_reduce$7638[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[1] \
 $auto$simplemap.cc:125:simplemap_reduce$7621[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8720_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8721_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8723_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8724_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8726_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8727_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8729_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8730_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8732_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8733_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8735_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8736_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8738_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8739_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8741_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8742_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8744_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8745_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8747_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8748_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8750_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8751_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8753_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8754_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8756_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8757_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8759_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8760_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8721_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8765_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8727_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8768_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8769_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8733_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8771_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8772_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8739_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8774_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8775_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8745_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8777_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8778_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8751_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8780_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8781_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8757_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8783_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8784_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8769_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8789_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8775_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8792_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8793_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8781_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8795_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8796_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8786_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8798_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8799_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8793_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8801_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8799_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8804_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8805_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8805_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$8807_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.CO[31] 
1- 1 
-1 1 

.names lNOT~136 lNOT~135 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[1] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8050_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[3] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8098_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[7] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8122_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[15] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8134_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[32] 
11 1 

.names lNOT~138 lNOT~137 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8050_Y 
11 1 

.names lNOT~140 lNOT~139 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8053_Y 
11 1 

.names lNOT~142 lNOT~141 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8056_Y 
11 1 

.names lNOT~144 lNOT~143 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8059_Y 
11 1 

.names lNOT~146 lNOT~145 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8062_Y 
11 1 

.names lNOT~148 lNOT~147 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8065_Y 
11 1 

.names lNOT~150 lNOT~149 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8068_Y 
11 1 

.names lNOT~152 lNOT~151 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8071_Y 
11 1 

.names lNOT~154 lNOT~153 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8074_Y 
11 1 

.names lNOT~156 lNOT~155 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8077_Y 
11 1 

.names lNOT~158 lNOT~157 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8080_Y 
11 1 

.names lNOT~160 lNOT~159 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8083_Y 
11 1 

.names lNOT~162 lNOT~161 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8086_Y 
11 1 

.names lNOT~164 lNOT~163 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8089_Y 
11 1 

.names lNOT~166 lNOT~165 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8092_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8056_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8053_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8098_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8062_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8059_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8101_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8068_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8065_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8104_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8074_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8071_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8107_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8080_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8077_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8110_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8086_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8083_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8113_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8092_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8089_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8116_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8104_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8101_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8122_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8110_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8107_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8125_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8116_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8113_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8128_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8128_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8125_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8134_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8125_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[23] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8101_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[11] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8107_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[19] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8113_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[27] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8053_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[5] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8059_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[9] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8065_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[13] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8071_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[17] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8077_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[21] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8083_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[25] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$8089_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[29] 
11 1 

.names lNOT~137 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[2] 
11 1 

.names lNOT~139 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[4] 
11 1 

.names lNOT~141 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[6] 
11 1 

.names lNOT~143 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[8] 
11 1 

.names lNOT~145 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[10] 
11 1 

.names lNOT~147 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[12] 
11 1 

.names lNOT~149 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[14] 
11 1 

.names lNOT~151 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[16] 
11 1 

.names lNOT~153 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[18] 
11 1 

.names lNOT~155 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[20] 
11 1 

.names lNOT~157 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[22] 
11 1 

.names lNOT~159 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[24] 
11 1 

.names lNOT~161 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[26] 
11 1 

.names lNOT~163 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[28] 
11 1 

.names lNOT~165 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[30] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.B[4] $auto$hard_block.cc:122:cell_hard_block$2031.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$auto$simplemap.cc:125:simplemap_reduce$4579 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$auto$simplemap.cc:125:simplemap_reduce$4579 \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[6] $auto$hard_block.cc:122:cell_hard_block$2031.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$2031.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$2031.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$2031.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$2031.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$2031.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$2031.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$2031.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4554_Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[3] $auto$hard_block.cc:122:cell_hard_block$2031.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[3] $auto$hard_block.cc:122:cell_hard_block$2031.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[3] $auto$hard_block.cc:122:cell_hard_block$2031.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[3] $auto$hard_block.cc:122:cell_hard_block$2031.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[3] $auto$hard_block.cc:122:cell_hard_block$2031.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[3] $auto$hard_block.cc:122:cell_hard_block$2031.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$5\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[3] $auto$hard_block.cc:122:cell_hard_block$2031.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$2031.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$2031.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2031.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$5\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$2031.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$2031.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2031.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$2031.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$2031.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$3\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$2031.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2031.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$2031.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$2031.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$2031.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4554_Y[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$2031.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$2033.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$2033.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$2033.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$2033.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$2033.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$2033.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$2033.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$2033.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$2033.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$2033.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2033.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$2033.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$2033.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2033.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$2033.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$2033.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$2033.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$2177.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4011_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$2177.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$2177.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$2177.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$2177.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$2177.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$2177.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[3] $auto$hard_block.cc:122:cell_hard_block$2177.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[3] $auto$hard_block.cc:122:cell_hard_block$2177.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[3] $auto$hard_block.cc:122:cell_hard_block$2177.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[3] $auto$hard_block.cc:122:cell_hard_block$2177.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[3] $auto$hard_block.cc:122:cell_hard_block$2177.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[3] $auto$hard_block.cc:122:cell_hard_block$2177.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$2177.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$2177.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$2177.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2177.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$2177.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$2177.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$2177.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$2177.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4011_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$2177.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$2177.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2177.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$2177.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$2177.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$2177.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$2031.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$2031.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$2031.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$2031.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$2031.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$2031.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$2031.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4554_Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[3] $auto$hard_block.cc:122:cell_hard_block$2178.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[3] $auto$hard_block.cc:122:cell_hard_block$2178.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[3] $auto$hard_block.cc:122:cell_hard_block$2178.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[3] $auto$hard_block.cc:122:cell_hard_block$2178.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[3] $auto$hard_block.cc:122:cell_hard_block$2178.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[3] $auto$hard_block.cc:122:cell_hard_block$2178.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$5\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[3] $auto$hard_block.cc:122:cell_hard_block$2178.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$2031.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$2031.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2031.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$5\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$2031.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$2031.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2031.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$2031.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$2031.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$3\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2031.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$2031.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2031.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$2031.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$2031.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$2031.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4554_Y[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$2031.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$2180.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$2180.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$2180.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$2180.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$2180.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$2180.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$2033.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$2033.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$2033.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$2033.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2033.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$2033.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$2033.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2033.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$2033.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$2033.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$2033.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[4] $auto$hard_block.cc:122:cell_hard_block$2177.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[6] $auto$hard_block.cc:122:cell_hard_block$2177.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[8] $auto$hard_block.cc:122:cell_hard_block$2177.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[10] $auto$hard_block.cc:122:cell_hard_block$2177.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[12] $auto$hard_block.cc:122:cell_hard_block$2177.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[14] $auto$hard_block.cc:122:cell_hard_block$2177.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[16] $auto$hard_block.cc:122:cell_hard_block$2177.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[18] $auto$hard_block.cc:122:cell_hard_block$2177.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[20] $auto$hard_block.cc:122:cell_hard_block$2177.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[22] $auto$hard_block.cc:122:cell_hard_block$2177.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[24] $auto$hard_block.cc:122:cell_hard_block$2177.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[26] $auto$hard_block.cc:122:cell_hard_block$2177.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[28] $auto$hard_block.cc:122:cell_hard_block$2177.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[30] $auto$hard_block.cc:122:cell_hard_block$2177.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[13] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4063[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4063[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4063[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4063[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4063[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4063[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4048[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4063[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4063[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4063[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4071[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4063[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4063[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4071[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4063[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4063[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4071[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4071[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4071[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4075[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4071[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4063[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4075[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4075[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$auto$simplemap.cc:125:simplemap_reduce$4075[1] \
 $auto$hard_block.cc:122:cell_hard_block$2177.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$2177.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4011_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$2177.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$2177.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$2177.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$2177.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$2177.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2180.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$2177.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[3] $auto$hard_block.cc:122:cell_hard_block$2193.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[3] $auto$hard_block.cc:122:cell_hard_block$2193.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[3] $auto$hard_block.cc:122:cell_hard_block$2193.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[3] $auto$hard_block.cc:122:cell_hard_block$2193.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[3] $auto$hard_block.cc:122:cell_hard_block$2193.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[3] $auto$hard_block.cc:122:cell_hard_block$2193.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$2177.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$2177.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$2177.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2177.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$2177.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$2177.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$2177.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$2177.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4011_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$2177.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$2177.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2177.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$2177.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$2177.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$2177.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3271.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[0] $auto$hard_block.cc:122:cell_hard_block$3271.Y 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6053_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$3272.Y 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$2033.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2033.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$2033.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6053_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$2033.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2033.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$2033.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3273.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6217_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$3273.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$3273.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$3273.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$3273.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$3273.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$3273.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[3] $auto$hard_block.cc:122:cell_hard_block$3273.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[3] $auto$hard_block.cc:122:cell_hard_block$3273.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[3] $auto$hard_block.cc:122:cell_hard_block$3273.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[3] $auto$hard_block.cc:122:cell_hard_block$3273.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[3] $auto$hard_block.cc:122:cell_hard_block$3273.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[3] $auto$hard_block.cc:122:cell_hard_block$3273.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$7\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[3] $auto$hard_block.cc:122:cell_hard_block$3273.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3273.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3273.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$3273.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$7\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3273.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3273.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3273.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3273.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$3273.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6217_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$3273.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3273.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3273.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3273.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3273.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3273.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[5] $auto$hard_block.cc:122:cell_hard_block$3274.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[7] $auto$hard_block.cc:122:cell_hard_block$3274.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[9] $auto$hard_block.cc:122:cell_hard_block$3274.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[11] $auto$hard_block.cc:122:cell_hard_block$3274.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[13] $auto$hard_block.cc:122:cell_hard_block$3274.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[15] $auto$hard_block.cc:122:cell_hard_block$3274.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[17] $auto$hard_block.cc:122:cell_hard_block$3274.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[19] $auto$hard_block.cc:122:cell_hard_block$3274.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[21] $auto$hard_block.cc:122:cell_hard_block$3274.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[23] $auto$hard_block.cc:122:cell_hard_block$3274.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[25] $auto$hard_block.cc:122:cell_hard_block$3274.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[27] $auto$hard_block.cc:122:cell_hard_block$3274.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3274.B[29] $auto$hard_block.cc:122:cell_hard_block$3274.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[12] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6413[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6413[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6413[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6413[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6413[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6413[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6399[12] \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6413[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6413[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6413[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6421[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6413[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6413[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6421[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6413[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6413[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6421[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6421[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6421[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6425[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6421[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6413[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6425[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6425[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$auto$simplemap.cc:125:simplemap_reduce$6425[1] \
 $auto$hard_block.cc:122:cell_hard_block$3274.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3274.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$3274.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$3274.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$3274.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$3274.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$3274.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2031.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$3274.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[4] $auto$hard_block.cc:122:cell_hard_block$3274.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[4] $auto$hard_block.cc:122:cell_hard_block$3274.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[4] $auto$hard_block.cc:122:cell_hard_block$3274.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[4] $auto$hard_block.cc:122:cell_hard_block$3274.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[4] $auto$hard_block.cc:122:cell_hard_block$3274.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[4] $auto$hard_block.cc:122:cell_hard_block$3274.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[4] $auto$hard_block.cc:122:cell_hard_block$3274.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[4] $auto$hard_block.cc:122:cell_hard_block$3274.Y[7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][8] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[4] $auto$hard_block.cc:122:cell_hard_block$3274.Y[8] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$11\buffer[9:0][0] $auto$hard_block.cc:122:cell_hard_block$3274.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$11\buffer[9:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][8] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][4] $auto$hard_block.cc:122:cell_hard_block$3274.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][5] $auto$hard_block.cc:122:cell_hard_block$3274.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][6] $auto$hard_block.cc:122:cell_hard_block$3274.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][7] $auto$hard_block.cc:122:cell_hard_block$3274.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][8] $auto$hard_block.cc:122:cell_hard_block$3274.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][8] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$11\buffer[9:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][2] \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][3] $auto$hard_block.cc:122:cell_hard_block$3274.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][4] $auto$hard_block.cc:122:cell_hard_block$3274.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][5] $auto$hard_block.cc:122:cell_hard_block$3274.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][6] $auto$hard_block.cc:122:cell_hard_block$3274.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][7] $auto$hard_block.cc:122:cell_hard_block$3274.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][8] $auto$hard_block.cc:122:cell_hard_block$3274.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][8] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][8] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][2] $auto$hard_block.cc:122:cell_hard_block$3274.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][3] $auto$hard_block.cc:122:cell_hard_block$3274.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][4] $auto$hard_block.cc:122:cell_hard_block$3274.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][5] $auto$hard_block.cc:122:cell_hard_block$3274.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][6] $auto$hard_block.cc:122:cell_hard_block$3274.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][7] $auto$hard_block.cc:122:cell_hard_block$3274.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3274.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][8] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[1] $auto$hard_block.cc:122:cell_hard_block$2177.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[3] $auto$hard_block.cc:122:cell_hard_block$2177.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[5] $auto$hard_block.cc:122:cell_hard_block$2177.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[7] $auto$hard_block.cc:122:cell_hard_block$2177.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[9] $auto$hard_block.cc:122:cell_hard_block$2177.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[11] $auto$hard_block.cc:122:cell_hard_block$2177.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[13] $auto$hard_block.cc:122:cell_hard_block$2177.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[15] $auto$hard_block.cc:122:cell_hard_block$2177.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[17] $auto$hard_block.cc:122:cell_hard_block$2177.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[19] $auto$hard_block.cc:122:cell_hard_block$2177.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[21] $auto$hard_block.cc:122:cell_hard_block$2177.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[23] $auto$hard_block.cc:122:cell_hard_block$2177.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[25] $auto$hard_block.cc:122:cell_hard_block$2177.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[27] $auto$hard_block.cc:122:cell_hard_block$2177.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[13] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2177.B[29] $auto$hard_block.cc:122:cell_hard_block$2177.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[14] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6009[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6009[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6009[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6009[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6009[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6009[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6009[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$5993[14] \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6009[7] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6009[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6009[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6018[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6009[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6009[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6018[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6009[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6009[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6018[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6009[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6009[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6018[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6018[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6018[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6023[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6018[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6018[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6023[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6023[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$auto$simplemap.cc:125:simplemap_reduce$6023[1] \
 $auto$hard_block.cc:122:cell_hard_block$3271.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3271.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2177.B[0] $auto$hard_block.cc:122:cell_hard_block$3365.Y 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6053_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$3367.Y 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$2033.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2033.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$2033.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6053_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$2033.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$2033.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$2033.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3273.B[4] $auto$hard_block.cc:122:cell_hard_block$3273.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$auto$simplemap.cc:125:simplemap_reduce$6254 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$auto$simplemap.cc:125:simplemap_reduce$6254 \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[6] $auto$hard_block.cc:122:cell_hard_block$3273.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3273.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6217_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$3273.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$3273.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$3273.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$3273.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$3273.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2178.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$3273.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[3] $auto$hard_block.cc:122:cell_hard_block$3368.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[3] $auto$hard_block.cc:122:cell_hard_block$3368.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[3] $auto$hard_block.cc:122:cell_hard_block$3368.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[3] $auto$hard_block.cc:122:cell_hard_block$3368.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[3] $auto$hard_block.cc:122:cell_hard_block$3368.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[3] $auto$hard_block.cc:122:cell_hard_block$3368.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$7\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[3] $auto$hard_block.cc:122:cell_hard_block$3368.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3273.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3273.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$3273.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$7\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3273.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3273.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3273.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3273.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$3273.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6217_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$3273.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3273.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3273.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3273.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3273.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3273.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3273.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[4] $auto$hard_block.cc:122:cell_hard_block$2033.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[6] $auto$hard_block.cc:122:cell_hard_block$2033.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[8] $auto$hard_block.cc:122:cell_hard_block$2033.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[10] $auto$hard_block.cc:122:cell_hard_block$2033.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[12] $auto$hard_block.cc:122:cell_hard_block$2033.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[14] $auto$hard_block.cc:122:cell_hard_block$2033.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[16] $auto$hard_block.cc:122:cell_hard_block$2033.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[18] $auto$hard_block.cc:122:cell_hard_block$2033.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[20] $auto$hard_block.cc:122:cell_hard_block$2033.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[22] $auto$hard_block.cc:122:cell_hard_block$2033.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[24] $auto$hard_block.cc:122:cell_hard_block$2033.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[26] $auto$hard_block.cc:122:cell_hard_block$2033.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[28] $auto$hard_block.cc:122:cell_hard_block$2033.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[30] $auto$hard_block.cc:122:cell_hard_block$2033.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[13] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4299[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4299[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4299[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4299[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4299[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4299[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4284[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4299[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4299[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4299[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4307[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4299[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4299[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4307[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4299[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4299[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4307[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4307[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4307[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4311[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4307[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4299[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4311[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4311[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$auto$simplemap.cc:125:simplemap_reduce$4311[1] \
 $auto$hard_block.cc:122:cell_hard_block$2033.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$2\buffer[5:0][1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$5\buffer[5:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$3407.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$5\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$3407.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$5\buffer[5:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$3407.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$5\buffer[5:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$3407.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$5\buffer[5:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$3407.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$5\buffer[5:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[3] $auto$hard_block.cc:122:cell_hard_block$3407.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$3\buffer[5:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$5\buffer[5:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$3\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$5\buffer[5:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$3\buffer[5:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$5\buffer[5:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$3\buffer[5:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$5\buffer[5:0][3] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$3\buffer[5:0][0] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$5\buffer[5:0][4] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$3\buffer[5:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$5\buffer[5:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$1\buffer[5:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$3\buffer[5:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$1\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$3\buffer[5:0][1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$1\buffer[5:0][0] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$3\buffer[5:0][2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$1\buffer[5:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$3\buffer[5:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$2\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$1\buffer[5:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$2\buffer[5:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$2033.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$1\buffer[5:0][1] 
1-0 1 
-11 1 

.names stage~5 stage~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[0] 
1- 1 
-1 1 

.names stage~7 stage~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[1] 
1- 1 
-1 1 

.names stage~9 stage~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[2] 
1- 1 
-1 1 

.names stage~11 stage~12 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[3] 
1- 1 
-1 1 

.names stage~13 stage~14 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[4] 
1- 1 
-1 1 

.names stage~15 stage~16 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[5] 
1- 1 
-1 1 

.names stage~17 stage~18 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[6] 
1- 1 
-1 1 

.names stage~19 stage~20 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[7] 
1- 1 
-1 1 

.names stage~21 stage~22 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[8] 
1- 1 
-1 1 

.names stage~23 stage~24 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[9] 
1- 1 
-1 1 

.names stage~25 stage~26 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[10] 
1- 1 
-1 1 

.names stage~27 stage~28 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[11] 
1- 1 
-1 1 

.names stage~29 stage~30 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[12] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7347[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7347[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7347[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7347[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7347[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7347[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7333[12] stage~31 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7347[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7347[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7347[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7355[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7347[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7347[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7355[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7347[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7347[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7355[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7355[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7355[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7359[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7355[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7347[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7359[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7359[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$auto$simplemap.cc:125:simplemap_reduce$7359[1] \
 $auto$hard_block.cc:122:cell_hard_block$3624.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3624.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$2\buffer[9:0][1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][0] gnd stage~2 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$5\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][1] gnd stage~2 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$5\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$1\buffer[9:0][0] gnd stage~1 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$1\buffer[9:0][1] gnd stage~1 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$1\buffer[9:0][0] stage~1 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$1\buffer[9:0][1] stage~1 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$2\buffer[9:0][1] gnd stage~0 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$1\buffer[9:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$2\buffer[9:0][1] stage~0 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$1\buffer[9:0][1] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2195.A[2] 
1 1 

.names ap_done $auto$hard_block.cc:122:cell_hard_block$2195.B[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2195.B[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2195.B[3] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2195.B[4] 
1 1 

.names vcc $auto$hard_block.cc:122:cell_hard_block$2195.B[5] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2195.B_AND_S[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2195.B_AND_S[3] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2195.B_AND_S[4] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2195.B_AND_S[5] $auto$hard_block.cc:122:cell_hard_block$2195.S[1] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2195.B_AND_S[0] $auto$hard_block.cc:122:cell_hard_block$2195.Y_B[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2195.Y_B[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3274.Y[9] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2033.B[0] $auto$hard_block.cc:122:cell_hard_block$3416.B[0] 
1 1 

.names $auto$rtlil.cc:3194:NotGate$9967 $auto$simplemap.cc:248:simplemap_eqne$7210[2] 
1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$7210[0] $auto$simplemap.cc:248:simplemap_eqne$7223[0] 
1 1 

.names $auto$rtlil.cc:3194:NotGate$9969 $auto$simplemap.cc:248:simplemap_eqne$7223[1] 
1 1 

.names $auto$rtlil.cc:3194:NotGate$9965 $auto$simplemap.cc:248:simplemap_eqne$7289[1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4554_Y[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4554_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4554_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4554_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4554_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2031.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4554_Y[5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$2033.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4011_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4011_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4011_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4011_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4011_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2177.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4011_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4554_Y[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4554_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4554_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4554_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4554_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2178.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4554_Y[5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$2180.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4011_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4011_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4011_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4011_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4011_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2193.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$4011_Y[6] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.CO[0] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.CO[1] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.CO[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[30] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.X[31] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.lcu.G[32] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[30] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2479.$auto$alumacc.cc:495:replace_alu$3905.X[31] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[30] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2751.$auto$alumacc.cc:495:replace_alu$5080.X[31] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3271.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6053_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6053_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6053_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6053_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6053_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3272.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6053_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6217_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6217_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6217_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6217_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6217_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3273.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6217_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$10\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$11\buffer[9:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$11\buffer[9:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$11\buffer[9:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$11\buffer[9:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$11\buffer[9:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$11\buffer[9:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$11\buffer[9:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$11\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$11\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$1\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$2\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$4\buffer[9:0][9] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$11\buffer[9:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3274.$7\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6053_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6053_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6053_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6053_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6053_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3367.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6053_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6217_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6217_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6217_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6217_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6217_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3368.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$6217_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$1\buffer[5:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$1\buffer[5:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$1\buffer[5:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$1\buffer[5:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$2\buffer[5:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$2\buffer[5:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$2\buffer[5:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$2\buffer[5:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$2\buffer[5:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$3\buffer[5:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3407.$3\buffer[5:0][5] 
1 1 

.names lNOT~135 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3415.$auto$alumacc.cc:495:replace_alu$6988.CO[31] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][16] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][16] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$1\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$3\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$4\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$6\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][8] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][9] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][10] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][11] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][12] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][13] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][14] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][15] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$11\buffer[22:0][8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][16] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3416.$8\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$1\buffer[9:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$1\buffer[9:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$1\buffer[9:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$1\buffer[9:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$1\buffer[9:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$1\buffer[9:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$1\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$1\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$2\buffer[9:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$2\buffer[9:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$2\buffer[9:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$2\buffer[9:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$2\buffer[9:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$2\buffer[9:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$2\buffer[9:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$2\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$2\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$5\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$5\buffer[9:0][9] 
1 1 

.names ap_done ap_ready 
1 1 

.names gnd input_stream_peek_read 
1 1 

.names lNOT~100 lNOT~132 
1 1 

.names lNOT~101 lNOT~133 
1 1 

.names lNOT~102 lNOT~134 
1 1 

.names unconn lNOT~172 
1 1 

.names unconn lNOT~173 
1 1 

.names unconn lNOT~174 
1 1 

.names unconn lNOT~175 
1 1 

.names unconn lNOT~176 
1 1 

.names unconn lNOT~177 
1 1 

.names unconn lNOT~178 
1 1 

.names unconn lNOT~179 
1 1 

.names unconn lNOT~180 
1 1 

.names unconn lNOT~181 
1 1 

.names unconn lNOT~182 
1 1 

.names unconn lNOT~183 
1 1 

.names unconn lNOT~184 
1 1 

.names unconn lNOT~185 
1 1 

.names unconn lNOT~186 
1 1 

.names unconn lNOT~187 
1 1 

.names unconn lNOT~188 
1 1 

.names unconn lNOT~189 
1 1 

.names unconn lNOT~190 
1 1 

.names unconn lNOT~191 
1 1 

.names unconn lNOT~192 
1 1 

.names unconn lNOT~193 
1 1 

.names unconn lNOT~194 
1 1 

.names unconn lNOT~195 
1 1 

.names unconn lNOT~196 
1 1 

.names unconn lNOT~197 
1 1 

.names unconn lNOT~198 
1 1 

.names lNOT~199 lNOT~229 
1 1 

.names lNOT~199 lNOT~230 
1 1 

.names unconn lNOT~231 
1 1 

.names lNOT~103 lNOT~71 
1 1 

.names lNOT~104 lNOT~72 
1 1 

.names lNOT~105 lNOT~73 
1 1 

.names lNOT~106 lNOT~74 
1 1 

.names lNOT~107 lNOT~75 
1 1 

.names lNOT~108 lNOT~76 
1 1 

.names lNOT~109 lNOT~77 
1 1 

.names lNOT~110 lNOT~78 
1 1 

.names lNOT~111 lNOT~79 
1 1 

.names lNOT~112 lNOT~80 
1 1 

.names lNOT~113 lNOT~81 
1 1 

.names lNOT~114 lNOT~82 
1 1 

.names lNOT~115 lNOT~83 
1 1 

.names lNOT~116 lNOT~84 
1 1 

.names lNOT~117 lNOT~85 
1 1 

.names lNOT~118 lNOT~86 
1 1 

.names lNOT~119 lNOT~87 
1 1 

.names lNOT~120 lNOT~88 
1 1 

.names lNOT~121 lNOT~89 
1 1 

.names lNOT~122 lNOT~90 
1 1 

.names lNOT~123 lNOT~91 
1 1 

.names lNOT~124 lNOT~92 
1 1 

.names lNOT~125 lNOT~93 
1 1 

.names lNOT~126 lNOT~94 
1 1 

.names lNOT~127 lNOT~95 
1 1 

.names lNOT~128 lNOT~96 
1 1 

.names lNOT~129 lNOT~97 
1 1 

.names lNOT~130 lNOT~98 
1 1 

.names lNOT~131 lNOT~99 
1 1 

.names gnd output_stream_s_din~64 
1 1 

.subckt CLOCK_GATING I=clk

.end 


.model adder 

.inputs cin b a 

.outputs sumout cout 

.blackbox 


.end 


.model dual_port_ram 

.inputs data1 addr2[0] addr2[1] addr2[2] addr2[3] addr2[4] addr2[5] addr2[6] addr2[7] addr2[8] addr2[9] addr2[10] clk we2 we1 \
 data2 addr1[0] addr1[1] addr1[2] addr1[3] addr1[4] addr1[5] addr1[6] addr1[7] addr1[8] addr1[9] addr1[10] 

.outputs out1 out2 

.blackbox 


.end 


.model multiply 

.inputs b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] b[15] b[16] b[17] b[18] b[19] b[20] \
 b[21] b[22] b[23] b[24] b[25] b[26] a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] a[8] a[9] a[10] a[11] a[12] a[13] a[14] a[15] \
 a[16] a[17] a[18] a[19] a[20] a[21] a[22] a[23] a[24] a[25] a[26] 

.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] \
 out[15] out[16] out[17] out[18] out[19] out[20] out[21] out[22] out[23] out[24] out[25] out[26] out[27] out[28] out[29] \
 out[30] out[31] out[32] out[33] out[34] out[35] out[36] out[37] out[38] out[39] out[40] out[41] out[42] out[43] out[44] \
 out[45] out[46] out[47] out[48] out[49] out[50] out[51] out[52] out[53] 

.blackbox 


.end 


.model single_port_ram 

.inputs clk addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8] addr[9] addr[10] data we 

.outputs out 

.blackbox 


.end 

.model CLOCK_GATING
.inputs I
.blackbox
.end

