
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v
# synth_design -part xc7z020clg484-3 -top lstm_gate_18_10_32_1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top lstm_gate_18_10_32_1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 60095 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 27.895 ; free physical = 238179 ; free virtual = 302814
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lstm_gate_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'elementwise_mult_core_18_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1947]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mult_18x18_unit_18_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3423]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mult_18x18_unit_18_18_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3423]
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_37_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3475]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_37_10' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3475]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_mult_core_18_18_10_32_1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1947]
INFO: [Synth 8-6157] synthesizing module 'elementwise_add_core_18_18_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1502]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_add_core_18_18_32' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1502]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_32_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1174]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3002]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_18' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3002]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_32_10' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1174]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_core_18_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3074]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mac_18_13_23_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3561]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mac_18_13_23_32' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3561]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_1_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3657]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_1_3' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3657]
INFO: [Synth 8-6157] synthesizing module 'abs_unit_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3527]
INFO: [Synth 8-6155] done synthesizing module 'abs_unit_18' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3527]
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_32_11' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3607]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_32_11' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3607]
INFO: [Synth 8-4471] merging register 'k_list_26_reg[12:0]' into 'k_list_25_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3177]
INFO: [Synth 8-4471] merging register 'k_list_28_reg[12:0]' into 'k_list_27_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3179]
INFO: [Synth 8-4471] merging register 'k_list_30_reg[12:0]' into 'k_list_29_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3181]
INFO: [Synth 8-4471] merging register 'k_list_31_reg[12:0]' into 'k_list_29_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3182]
WARNING: [Synth 8-6014] Unused sequential element k_list_26_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3177]
WARNING: [Synth 8-6014] Unused sequential element k_list_28_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3179]
WARNING: [Synth 8-6014] Unused sequential element k_list_30_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3181]
WARNING: [Synth 8-6014] Unused sequential element k_list_31_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3182]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_core_18_18_10_32_1' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3074]
INFO: [Synth 8-6155] done synthesizing module 'lstm_gate_18_10_32_1' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.301 ; gain = 76.660 ; free physical = 238197 ; free virtual = 302832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.301 ; gain = 76.660 ; free physical = 238446 ; free virtual = 303080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.301 ; gain = 84.660 ; free physical = 238464 ; free virtual = 303098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1609.328 ; gain = 135.688 ; free physical = 238364 ; free virtual = 302998
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |lstm_gate_18_10_32_1__GB0 |           1|     26913|
|2     |lstm_gate_18_10_32_1__GB1 |           1|      6854|
|3     |lstm_gate_18_10_32_1__GB2 |           1|     10585|
|4     |lstm_gate_18_10_32_1__GB3 |           1|     12702|
|5     |lstm_gate_18_10_32_1__GB4 |           1|     16936|
|6     |lstm_gate_18_10_32_1__GB5 |           1|     21171|
+------+--------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 32    
	   2 Input     28 Bit       Adders := 32    
	   2 Input     22 Bit       Adders := 32    
	   2 Input     18 Bit       Adders := 96    
+---Registers : 
	               37 Bit    Registers := 64    
	               32 Bit    Registers := 64    
	               28 Bit    Registers := 32    
	               22 Bit    Registers := 32    
	               18 Bit    Registers := 1024  
	               13 Bit    Registers := 1952  
	                1 Bit    Registers := 565   
+---Muxes : 
	   2 Input     37 Bit        Muxes := 32    
	   2 Input     35 Bit        Muxes := 32    
	   2 Input     32 Bit        Muxes := 64    
	   2 Input     23 Bit        Muxes := 32    
	   2 Input     18 Bit        Muxes := 32    
	   2 Input     13 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dsp_signed_mult_18x18_unit_18_18_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_18_10_32_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 64    
	                1 Bit    Registers := 1     
Module dsp_signed_mac_18_13_23_32__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module shift_register_unit_18_18__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module dsp_signed_mac_18_13_23_32__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module elementwise_add_core_18_18_32__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
+---Registers : 
	               18 Bit    Registers := 96    
	                1 Bit    Registers := 2     
Module elementwise_add_core_18_18_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
+---Registers : 
	               18 Bit    Registers := 96    
	                1 Bit    Registers := 2     
Module dsp_signed_mac_18_13_23_32__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__7 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__9 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__10 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__11 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__12 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__13 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__14 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__15 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__16 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__17 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__18 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__19 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__20 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__21 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__22 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__23 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__24 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__25 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__26 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__27 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__28 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__29 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__30 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__31 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3442]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3444]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3463]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3464]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3462]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3442]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3444]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3463]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3464]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3462]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3442]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3444]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3463]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3464]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3462]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3442]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3444]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3463]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3464]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3462]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3442]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3444]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3463]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3464]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3462]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3442]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3444]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3463]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3464]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3462]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3442]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3444]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3463]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3464]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3462]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3442]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3444]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst16/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3463]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst16/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3464]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst16/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3462]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3442]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3444]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst18/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3463]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst18/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3464]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst18/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3462]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3442]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3444]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst20/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3463]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst20/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3464]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst20/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3462]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3442]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3444]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst22/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3463]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst22/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3464]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst22/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3462]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3442]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3444]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst24/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3463]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst24/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3464]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst24/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3462]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3442]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3444]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst26/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3463]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst26/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3464]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst26/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3462]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3442]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3444]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst28/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3463]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst28/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3464]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst28/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3462]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3442]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3444]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst30/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3463]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst30/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3464]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst30/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3462]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3442]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3444]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst1/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst2/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst3/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst4/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst5/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst6/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst7/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst8/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst9/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst10/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst11/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst12/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst13/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst14/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst15/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst16/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst17/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst18/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst19/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3504]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register reg_A_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_16_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register reg_A_16_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_17_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register reg_A_17_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_18_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register reg_A_18_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_19_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register reg_A_19_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_20_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: register reg_A_20_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_21_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: register reg_A_21_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_22_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: register reg_A_22_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_23_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: register reg_A_23_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_24_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: register reg_A_24_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_25_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: register reg_A_25_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_26_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: register reg_A_26_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_27_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: register reg_A_27_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_28_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: register reg_A_28_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_29_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: register reg_A_29_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_30_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: register reg_A_30_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_31_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: register reg_A_31_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_31_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_30_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_29_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_28_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_27_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_26_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_25_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_24_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_23_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_22_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_21_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_20_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_19_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_18_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_17_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_16_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_15_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_14_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_13_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_12_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_11_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_10_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_9_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_8_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_7_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_6_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_5_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_4_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_3_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_2_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_1_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_0_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_31_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_30_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_29_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_28_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_27_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_26_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_25_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_24_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_23_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_22_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_21_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_20_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_19_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_18_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_17_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_16_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_15_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_14_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_13_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_12_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_11_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_10_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_9_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_8_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_7_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_6_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_5_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_4_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_3_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_2_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_1_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_0_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_31_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_30_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_29_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_28_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_27_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_26_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_25_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_24_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_23_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_22_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_21_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_20_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_19_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_18_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_17_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_16_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_15_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_14_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_13_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_12_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_11_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_10_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_9_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_8_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_7_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_6_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_5_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_4_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_3_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_2_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_1_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_0_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_31_reg[3]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_30_reg[3]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_29_reg[3]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_31/b_list_28_reg[3]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_31/k_list_29_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_31/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_31/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_30/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_30/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_29/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_29/\k_list_16_reg[12] )
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_24/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_24/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_25/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_25/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_26/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_26/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_27/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_27/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_28/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_28/\k_list_16_reg[12] )
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_17/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_17/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_18/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_18/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_19/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_19/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_20/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_20/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_22/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_22/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_23/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_23/\k_list_16_reg[12] )
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_21/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_21/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_10/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_10/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_11/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_11/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_12/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_12/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_13/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_13/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_16/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_16/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_15/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_15/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_14/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_14/\k_list_16_reg[12] )
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_0/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_0/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_1/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_1/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_2/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_2/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_3/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_3/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_4/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_4/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_5/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_5/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_6/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_6/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_7/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_7/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_8/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_8/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_9/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_9/\k_list_16_reg[12] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 1809.863 ; gain = 336.223 ; free physical = 237932 ; free virtual = 302601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
+------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |lstm_gate_18_10_32_1__GB0 |           1|     17196|
|2     |lstm_gate_18_10_32_1__GB1 |           1|      4931|
|3     |lstm_gate_18_10_32_1__GB2 |           1|      2195|
|4     |lstm_gate_18_10_32_1__GB3 |           1|      2634|
|5     |lstm_gate_18_10_32_1__GB4 |           1|      3512|
|6     |lstm_gate_18_10_32_1__GB5 |           1|      4400|
+------+--------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:46 . Memory (MB): peak = 1809.863 ; gain = 336.223 ; free physical = 237880 ; free virtual = 302546
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |lstm_gate_18_10_32_1__GB0 |           1|     17196|
|2     |lstm_gate_18_10_32_1__GB1 |           1|      4931|
|3     |lstm_gate_18_10_32_1__GB2 |           1|      2195|
|4     |lstm_gate_18_10_32_1__GB3 |           1|      2634|
|5     |lstm_gate_18_10_32_1__GB4 |           1|      3512|
|6     |lstm_gate_18_10_32_1__GB5 |           1|      4400|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2289]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2291]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2303]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2305]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2317]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2319]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2331]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2333]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2345]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2347]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2359]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2361]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2373]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2375]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2387]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2389]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2401]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2403]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2415]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2417]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2429]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2431]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2443]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2445]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2457]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2459]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2471]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2473]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2485]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2487]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2499]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2501]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1821.219 ; gain = 347.578 ; free physical = 237751 ; free virtual = 302420
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |lstm_gate_18_10_32_1__GB0 |           1|     14313|
|2     |lstm_gate_18_10_32_1__GB1 |           1|      4931|
|3     |lstm_gate_18_10_32_1__GB2 |           1|      1230|
|4     |lstm_gate_18_10_32_1__GB3 |           1|      1476|
|5     |lstm_gate_18_10_32_1__GB4 |           1|      1968|
|6     |lstm_gate_18_10_32_1__GB5 |           1|      2469|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2289]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2291]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2303]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2305]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2317]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2319]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2331]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2333]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2345]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2347]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2359]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2361]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2373]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2375]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2387]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2389]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2401]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2403]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2415]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2417]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2429]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2431]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2443]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2445]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2457]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2459]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2471]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2473]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2485]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2487]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2499]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2501]
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1826.574 ; gain = 352.934 ; free physical = 237590 ; free virtual = 302273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1826.574 ; gain = 352.934 ; free physical = 237586 ; free virtual = 302269
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:56 . Memory (MB): peak = 1826.574 ; gain = 352.934 ; free physical = 237550 ; free virtual = 302233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:56 . Memory (MB): peak = 1826.574 ; gain = 352.934 ; free physical = 237560 ; free virtual = 302243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:56 . Memory (MB): peak = 1826.574 ; gain = 352.934 ; free physical = 237542 ; free virtual = 302225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:56 . Memory (MB): peak = 1826.574 ; gain = 352.934 ; free physical = 237549 ; free virtual = 302232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lstm_gate_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_mult/fp_rounding_unit_1_37_10_inst0/valid_reg_reg | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_0_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_1_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_2_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_3_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_4_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_5_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_6_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_7_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_8_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_9_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_10_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_11_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_12_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_13_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_14_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_15_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_16_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_17_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_18_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_19_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_20_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_21_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_22_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_23_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_24_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_25_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_26_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_27_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_28_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_29_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_30_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | elementwise_add_core_18_18_32_add_2/reg_A_31_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_32_1 | sigmoid_core_18_18_10_32_1_inst_0/valid_y_reg                                         | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1024|
|2     |DSP48E1 |    64|
|3     |LUT1    |   960|
|4     |LUT2    |  2245|
|5     |LUT3    |  2336|
|6     |LUT4    |    32|
|7     |LUT5    |    96|
|8     |LUT6    |   576|
|9     |SRL16E  |     2|
|10    |SRLC32E |   576|
|11    |FDRE    |  9244|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------------+---------------------------------------+------+
|      |Instance                                      |Module                                 |Cells |
+------+----------------------------------------------+---------------------------------------+------+
|1     |top                                           |                                       | 17155|
|2     |  elementwise_add_core_18_18_32_add_1         |elementwise_add_core_18_18_32          |  1889|
|3     |  elementwise_add_core_18_18_32_add_2         |elementwise_add_core_18_18_32_0        |  2467|
|4     |  elementwise_mult_core_18_18_10_32_1_mult    |elementwise_mult_core_18_18_10_32_1    |  3205|
|5     |    dsp_signed_mult_18x18_unit_18_18_1_inst0  |dsp_signed_mult_18x18_unit_18_18_1     |     5|
|6     |    dsp_signed_mult_18x18_unit_18_18_1_inst10 |dsp_signed_mult_18x18_unit_18_18_1_187 |     4|
|7     |    dsp_signed_mult_18x18_unit_18_18_1_inst12 |dsp_signed_mult_18x18_unit_18_18_1_188 |     4|
|8     |    dsp_signed_mult_18x18_unit_18_18_1_inst14 |dsp_signed_mult_18x18_unit_18_18_1_189 |     4|
|9     |    dsp_signed_mult_18x18_unit_18_18_1_inst16 |dsp_signed_mult_18x18_unit_18_18_1_190 |     4|
|10    |    dsp_signed_mult_18x18_unit_18_18_1_inst18 |dsp_signed_mult_18x18_unit_18_18_1_191 |     4|
|11    |    dsp_signed_mult_18x18_unit_18_18_1_inst2  |dsp_signed_mult_18x18_unit_18_18_1_192 |     4|
|12    |    dsp_signed_mult_18x18_unit_18_18_1_inst20 |dsp_signed_mult_18x18_unit_18_18_1_193 |     4|
|13    |    dsp_signed_mult_18x18_unit_18_18_1_inst22 |dsp_signed_mult_18x18_unit_18_18_1_194 |     4|
|14    |    dsp_signed_mult_18x18_unit_18_18_1_inst24 |dsp_signed_mult_18x18_unit_18_18_1_195 |     4|
|15    |    dsp_signed_mult_18x18_unit_18_18_1_inst26 |dsp_signed_mult_18x18_unit_18_18_1_196 |     4|
|16    |    dsp_signed_mult_18x18_unit_18_18_1_inst28 |dsp_signed_mult_18x18_unit_18_18_1_197 |     4|
|17    |    dsp_signed_mult_18x18_unit_18_18_1_inst30 |dsp_signed_mult_18x18_unit_18_18_1_198 |     4|
|18    |    dsp_signed_mult_18x18_unit_18_18_1_inst4  |dsp_signed_mult_18x18_unit_18_18_1_199 |     4|
|19    |    dsp_signed_mult_18x18_unit_18_18_1_inst6  |dsp_signed_mult_18x18_unit_18_18_1_200 |     4|
|20    |    dsp_signed_mult_18x18_unit_18_18_1_inst8  |dsp_signed_mult_18x18_unit_18_18_1_201 |     4|
|21    |    fp_rounding_unit_1_37_10_inst0            |fp_rounding_unit_1_37_10               |    83|
|22    |    fp_rounding_unit_1_37_10_inst1            |fp_rounding_unit_1_37_10_202           |    79|
|23    |    fp_rounding_unit_1_37_10_inst10           |fp_rounding_unit_1_37_10_203           |    79|
|24    |    fp_rounding_unit_1_37_10_inst11           |fp_rounding_unit_1_37_10_204           |    79|
|25    |    fp_rounding_unit_1_37_10_inst12           |fp_rounding_unit_1_37_10_205           |    79|
|26    |    fp_rounding_unit_1_37_10_inst13           |fp_rounding_unit_1_37_10_206           |    79|
|27    |    fp_rounding_unit_1_37_10_inst14           |fp_rounding_unit_1_37_10_207           |    79|
|28    |    fp_rounding_unit_1_37_10_inst15           |fp_rounding_unit_1_37_10_208           |    79|
|29    |    fp_rounding_unit_1_37_10_inst16           |fp_rounding_unit_1_37_10_209           |    79|
|30    |    fp_rounding_unit_1_37_10_inst17           |fp_rounding_unit_1_37_10_210           |    79|
|31    |    fp_rounding_unit_1_37_10_inst18           |fp_rounding_unit_1_37_10_211           |    79|
|32    |    fp_rounding_unit_1_37_10_inst19           |fp_rounding_unit_1_37_10_212           |    79|
|33    |    fp_rounding_unit_1_37_10_inst2            |fp_rounding_unit_1_37_10_213           |    79|
|34    |    fp_rounding_unit_1_37_10_inst20           |fp_rounding_unit_1_37_10_214           |    79|
|35    |    fp_rounding_unit_1_37_10_inst21           |fp_rounding_unit_1_37_10_215           |    79|
|36    |    fp_rounding_unit_1_37_10_inst22           |fp_rounding_unit_1_37_10_216           |    79|
|37    |    fp_rounding_unit_1_37_10_inst23           |fp_rounding_unit_1_37_10_217           |    79|
|38    |    fp_rounding_unit_1_37_10_inst24           |fp_rounding_unit_1_37_10_218           |    79|
|39    |    fp_rounding_unit_1_37_10_inst25           |fp_rounding_unit_1_37_10_219           |    79|
|40    |    fp_rounding_unit_1_37_10_inst26           |fp_rounding_unit_1_37_10_220           |    79|
|41    |    fp_rounding_unit_1_37_10_inst27           |fp_rounding_unit_1_37_10_221           |    79|
|42    |    fp_rounding_unit_1_37_10_inst28           |fp_rounding_unit_1_37_10_222           |    79|
|43    |    fp_rounding_unit_1_37_10_inst29           |fp_rounding_unit_1_37_10_223           |    79|
|44    |    fp_rounding_unit_1_37_10_inst3            |fp_rounding_unit_1_37_10_224           |    79|
|45    |    fp_rounding_unit_1_37_10_inst30           |fp_rounding_unit_1_37_10_225           |    79|
|46    |    fp_rounding_unit_1_37_10_inst31           |fp_rounding_unit_1_37_10_226           |    79|
|47    |    fp_rounding_unit_1_37_10_inst4            |fp_rounding_unit_1_37_10_227           |    79|
|48    |    fp_rounding_unit_1_37_10_inst5            |fp_rounding_unit_1_37_10_228           |    79|
|49    |    fp_rounding_unit_1_37_10_inst6            |fp_rounding_unit_1_37_10_229           |    79|
|50    |    fp_rounding_unit_1_37_10_inst7            |fp_rounding_unit_1_37_10_230           |    79|
|51    |    fp_rounding_unit_1_37_10_inst8            |fp_rounding_unit_1_37_10_231           |    79|
|52    |    fp_rounding_unit_1_37_10_inst9            |fp_rounding_unit_1_37_10_232           |    79|
|53    |  shift_register_group_18_32_10_Ct            |shift_register_group_18_32_10          |  1749|
|54    |    shift_register_unit_18_18_inst_0          |shift_register_unit_18_18              |    75|
|55    |    shift_register_unit_18_18_inst_1          |shift_register_unit_18_18_156          |    54|
|56    |    shift_register_unit_18_18_inst_10         |shift_register_unit_18_18_157          |    54|
|57    |    shift_register_unit_18_18_inst_11         |shift_register_unit_18_18_158          |    54|
|58    |    shift_register_unit_18_18_inst_12         |shift_register_unit_18_18_159          |    54|
|59    |    shift_register_unit_18_18_inst_13         |shift_register_unit_18_18_160          |    54|
|60    |    shift_register_unit_18_18_inst_14         |shift_register_unit_18_18_161          |    54|
|61    |    shift_register_unit_18_18_inst_15         |shift_register_unit_18_18_162          |    54|
|62    |    shift_register_unit_18_18_inst_16         |shift_register_unit_18_18_163          |    54|
|63    |    shift_register_unit_18_18_inst_17         |shift_register_unit_18_18_164          |    54|
|64    |    shift_register_unit_18_18_inst_18         |shift_register_unit_18_18_165          |    54|
|65    |    shift_register_unit_18_18_inst_19         |shift_register_unit_18_18_166          |    54|
|66    |    shift_register_unit_18_18_inst_2          |shift_register_unit_18_18_167          |    54|
|67    |    shift_register_unit_18_18_inst_20         |shift_register_unit_18_18_168          |    54|
|68    |    shift_register_unit_18_18_inst_21         |shift_register_unit_18_18_169          |    54|
|69    |    shift_register_unit_18_18_inst_22         |shift_register_unit_18_18_170          |    54|
|70    |    shift_register_unit_18_18_inst_23         |shift_register_unit_18_18_171          |    54|
|71    |    shift_register_unit_18_18_inst_24         |shift_register_unit_18_18_172          |    54|
|72    |    shift_register_unit_18_18_inst_25         |shift_register_unit_18_18_173          |    54|
|73    |    shift_register_unit_18_18_inst_26         |shift_register_unit_18_18_174          |    54|
|74    |    shift_register_unit_18_18_inst_27         |shift_register_unit_18_18_175          |    54|
|75    |    shift_register_unit_18_18_inst_28         |shift_register_unit_18_18_176          |    54|
|76    |    shift_register_unit_18_18_inst_29         |shift_register_unit_18_18_177          |    54|
|77    |    shift_register_unit_18_18_inst_3          |shift_register_unit_18_18_178          |    54|
|78    |    shift_register_unit_18_18_inst_30         |shift_register_unit_18_18_179          |    54|
|79    |    shift_register_unit_18_18_inst_31         |shift_register_unit_18_18_180          |    54|
|80    |    shift_register_unit_18_18_inst_4          |shift_register_unit_18_18_181          |    54|
|81    |    shift_register_unit_18_18_inst_5          |shift_register_unit_18_18_182          |    54|
|82    |    shift_register_unit_18_18_inst_6          |shift_register_unit_18_18_183          |    54|
|83    |    shift_register_unit_18_18_inst_7          |shift_register_unit_18_18_184          |    54|
|84    |    shift_register_unit_18_18_inst_8          |shift_register_unit_18_18_185          |    54|
|85    |    shift_register_unit_18_18_inst_9          |shift_register_unit_18_18_186          |    54|
|86    |  sigmoid_core_18_18_10_32_1_inst_0           |sigmoid_core_18_18_10_32_1             |   250|
|87    |    abs_unit_18_inst                          |abs_unit_18_152                        |    47|
|88    |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_153         |    78|
|89    |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_154           |    81|
|90    |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_155            |     4|
|91    |  sigmoid_core_18_18_10_32_1_inst_1           |sigmoid_core_18_18_10_32_1_1           |   245|
|92    |    abs_unit_18_inst                          |abs_unit_18_148                        |    47|
|93    |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_149         |    78|
|94    |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_150           |    78|
|95    |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_151            |     4|
|96    |  sigmoid_core_18_18_10_32_1_inst_10          |sigmoid_core_18_18_10_32_1_2           |   245|
|97    |    abs_unit_18_inst                          |abs_unit_18_144                        |    47|
|98    |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_145         |    78|
|99    |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_146           |    78|
|100   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_147            |     4|
|101   |  sigmoid_core_18_18_10_32_1_inst_11          |sigmoid_core_18_18_10_32_1_3           |   245|
|102   |    abs_unit_18_inst                          |abs_unit_18_140                        |    47|
|103   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_141         |    78|
|104   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_142           |    78|
|105   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_143            |     4|
|106   |  sigmoid_core_18_18_10_32_1_inst_12          |sigmoid_core_18_18_10_32_1_4           |   245|
|107   |    abs_unit_18_inst                          |abs_unit_18_136                        |    47|
|108   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_137         |    78|
|109   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_138           |    78|
|110   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_139            |     4|
|111   |  sigmoid_core_18_18_10_32_1_inst_13          |sigmoid_core_18_18_10_32_1_5           |   245|
|112   |    abs_unit_18_inst                          |abs_unit_18_132                        |    47|
|113   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_133         |    78|
|114   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_134           |    78|
|115   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_135            |     4|
|116   |  sigmoid_core_18_18_10_32_1_inst_14          |sigmoid_core_18_18_10_32_1_6           |   245|
|117   |    abs_unit_18_inst                          |abs_unit_18_128                        |    47|
|118   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_129         |    78|
|119   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_130           |    78|
|120   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_131            |     4|
|121   |  sigmoid_core_18_18_10_32_1_inst_15          |sigmoid_core_18_18_10_32_1_7           |   245|
|122   |    abs_unit_18_inst                          |abs_unit_18_124                        |    47|
|123   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_125         |    78|
|124   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_126           |    78|
|125   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_127            |     4|
|126   |  sigmoid_core_18_18_10_32_1_inst_16          |sigmoid_core_18_18_10_32_1_8           |   245|
|127   |    abs_unit_18_inst                          |abs_unit_18_120                        |    47|
|128   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_121         |    78|
|129   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_122           |    78|
|130   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_123            |     4|
|131   |  sigmoid_core_18_18_10_32_1_inst_17          |sigmoid_core_18_18_10_32_1_9           |   245|
|132   |    abs_unit_18_inst                          |abs_unit_18_116                        |    47|
|133   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_117         |    78|
|134   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_118           |    78|
|135   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_119            |     4|
|136   |  sigmoid_core_18_18_10_32_1_inst_18          |sigmoid_core_18_18_10_32_1_10          |   245|
|137   |    abs_unit_18_inst                          |abs_unit_18_112                        |    47|
|138   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_113         |    78|
|139   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_114           |    78|
|140   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_115            |     4|
|141   |  sigmoid_core_18_18_10_32_1_inst_19          |sigmoid_core_18_18_10_32_1_11          |   245|
|142   |    abs_unit_18_inst                          |abs_unit_18_108                        |    47|
|143   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_109         |    78|
|144   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_110           |    78|
|145   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_111            |     4|
|146   |  sigmoid_core_18_18_10_32_1_inst_2           |sigmoid_core_18_18_10_32_1_12          |   245|
|147   |    abs_unit_18_inst                          |abs_unit_18_104                        |    47|
|148   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_105         |    78|
|149   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_106           |    78|
|150   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_107            |     4|
|151   |  sigmoid_core_18_18_10_32_1_inst_20          |sigmoid_core_18_18_10_32_1_13          |   245|
|152   |    abs_unit_18_inst                          |abs_unit_18_100                        |    47|
|153   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_101         |    78|
|154   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_102           |    78|
|155   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_103            |     4|
|156   |  sigmoid_core_18_18_10_32_1_inst_21          |sigmoid_core_18_18_10_32_1_14          |   245|
|157   |    abs_unit_18_inst                          |abs_unit_18_96                         |    47|
|158   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_97          |    78|
|159   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_98            |    78|
|160   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_99             |     4|
|161   |  sigmoid_core_18_18_10_32_1_inst_22          |sigmoid_core_18_18_10_32_1_15          |   245|
|162   |    abs_unit_18_inst                          |abs_unit_18_92                         |    47|
|163   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_93          |    78|
|164   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_94            |    78|
|165   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_95             |     4|
|166   |  sigmoid_core_18_18_10_32_1_inst_23          |sigmoid_core_18_18_10_32_1_16          |   245|
|167   |    abs_unit_18_inst                          |abs_unit_18_88                         |    47|
|168   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_89          |    78|
|169   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_90            |    78|
|170   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_91             |     4|
|171   |  sigmoid_core_18_18_10_32_1_inst_24          |sigmoid_core_18_18_10_32_1_17          |   245|
|172   |    abs_unit_18_inst                          |abs_unit_18_84                         |    47|
|173   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_85          |    78|
|174   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_86            |    78|
|175   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_87             |     4|
|176   |  sigmoid_core_18_18_10_32_1_inst_25          |sigmoid_core_18_18_10_32_1_18          |   245|
|177   |    abs_unit_18_inst                          |abs_unit_18_80                         |    47|
|178   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_81          |    78|
|179   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_82            |    78|
|180   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_83             |     4|
|181   |  sigmoid_core_18_18_10_32_1_inst_26          |sigmoid_core_18_18_10_32_1_19          |   245|
|182   |    abs_unit_18_inst                          |abs_unit_18_76                         |    47|
|183   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_77          |    78|
|184   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_78            |    78|
|185   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_79             |     4|
|186   |  sigmoid_core_18_18_10_32_1_inst_27          |sigmoid_core_18_18_10_32_1_20          |   245|
|187   |    abs_unit_18_inst                          |abs_unit_18_72                         |    47|
|188   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_73          |    78|
|189   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_74            |    78|
|190   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_75             |     4|
|191   |  sigmoid_core_18_18_10_32_1_inst_28          |sigmoid_core_18_18_10_32_1_21          |   245|
|192   |    abs_unit_18_inst                          |abs_unit_18_68                         |    47|
|193   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_69          |    78|
|194   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_70            |    78|
|195   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_71             |     4|
|196   |  sigmoid_core_18_18_10_32_1_inst_29          |sigmoid_core_18_18_10_32_1_22          |   245|
|197   |    abs_unit_18_inst                          |abs_unit_18_64                         |    47|
|198   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_65          |    78|
|199   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_66            |    78|
|200   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_67             |     4|
|201   |  sigmoid_core_18_18_10_32_1_inst_3           |sigmoid_core_18_18_10_32_1_23          |   245|
|202   |    abs_unit_18_inst                          |abs_unit_18_60                         |    47|
|203   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_61          |    78|
|204   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_62            |    78|
|205   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_63             |     4|
|206   |  sigmoid_core_18_18_10_32_1_inst_30          |sigmoid_core_18_18_10_32_1_24          |   245|
|207   |    abs_unit_18_inst                          |abs_unit_18_56                         |    47|
|208   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_57          |    78|
|209   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_58            |    78|
|210   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_59             |     4|
|211   |  sigmoid_core_18_18_10_32_1_inst_31          |sigmoid_core_18_18_10_32_1_25          |   245|
|212   |    abs_unit_18_inst                          |abs_unit_18_52                         |    47|
|213   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_53          |    78|
|214   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_54            |    78|
|215   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_55             |     4|
|216   |  sigmoid_core_18_18_10_32_1_inst_4           |sigmoid_core_18_18_10_32_1_26          |   245|
|217   |    abs_unit_18_inst                          |abs_unit_18_48                         |    47|
|218   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_49          |    78|
|219   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_50            |    78|
|220   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_51             |     4|
|221   |  sigmoid_core_18_18_10_32_1_inst_5           |sigmoid_core_18_18_10_32_1_27          |   245|
|222   |    abs_unit_18_inst                          |abs_unit_18_44                         |    47|
|223   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_45          |    78|
|224   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_46            |    78|
|225   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_47             |     4|
|226   |  sigmoid_core_18_18_10_32_1_inst_6           |sigmoid_core_18_18_10_32_1_28          |   245|
|227   |    abs_unit_18_inst                          |abs_unit_18_40                         |    47|
|228   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_41          |    78|
|229   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_42            |    78|
|230   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_43             |     4|
|231   |  sigmoid_core_18_18_10_32_1_inst_7           |sigmoid_core_18_18_10_32_1_29          |   245|
|232   |    abs_unit_18_inst                          |abs_unit_18_36                         |    47|
|233   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_37          |    78|
|234   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_38            |    78|
|235   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_39             |     4|
|236   |  sigmoid_core_18_18_10_32_1_inst_8           |sigmoid_core_18_18_10_32_1_30          |   245|
|237   |    abs_unit_18_inst                          |abs_unit_18_32                         |    47|
|238   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_33          |    78|
|239   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_34            |    78|
|240   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_35             |     4|
|241   |  sigmoid_core_18_18_10_32_1_inst_9           |sigmoid_core_18_18_10_32_1_31          |   245|
|242   |    abs_unit_18_inst                          |abs_unit_18                            |    47|
|243   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32             |    78|
|244   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11               |    78|
|245   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3                |     4|
+------+----------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:56 . Memory (MB): peak = 1826.574 ; gain = 352.934 ; free physical = 237547 ; free virtual = 302230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1830.480 ; gain = 356.840 ; free physical = 239615 ; free virtual = 304300
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1830.480 ; gain = 356.840 ; free physical = 239632 ; free virtual = 304312
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1088 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1931.738 ; gain = 0.000 ; free physical = 239386 ; free virtual = 304094
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
369 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:01:05 . Memory (MB): peak = 1931.738 ; gain = 458.195 ; free physical = 239455 ; free virtual = 304163
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2490.395 ; gain = 558.656 ; free physical = 238281 ; free virtual = 302990
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2490.395 ; gain = 0.000 ; free physical = 238272 ; free virtual = 302980
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.406 ; gain = 0.000 ; free physical = 238249 ; free virtual = 302972
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2514.414 ; gain = 24.020 ; free physical = 237332 ; free virtual = 302045
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2649.676 ; gain = 0.004 ; free physical = 236869 ; free virtual = 301586

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: c2901f3e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2649.676 ; gain = 0.000 ; free physical = 236876 ; free virtual = 301592

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c2901f3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2649.676 ; gain = 0.000 ; free physical = 236843 ; free virtual = 301560
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c2901f3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2649.676 ; gain = 0.000 ; free physical = 236853 ; free virtual = 301570
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fc6f8d6d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2649.676 ; gain = 0.000 ; free physical = 236847 ; free virtual = 301564
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fc6f8d6d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2649.676 ; gain = 0.000 ; free physical = 236846 ; free virtual = 301564
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16b17fd2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2649.676 ; gain = 0.000 ; free physical = 236786 ; free virtual = 301503
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16b17fd2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2649.676 ; gain = 0.000 ; free physical = 236777 ; free virtual = 301494
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2649.676 ; gain = 0.000 ; free physical = 236775 ; free virtual = 301492
Ending Logic Optimization Task | Checksum: 16b17fd2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2649.676 ; gain = 0.000 ; free physical = 236777 ; free virtual = 301498

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16b17fd2c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2649.676 ; gain = 0.000 ; free physical = 236766 ; free virtual = 301486

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16b17fd2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.676 ; gain = 0.000 ; free physical = 236767 ; free virtual = 301485

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.676 ; gain = 0.000 ; free physical = 236763 ; free virtual = 301481
Ending Netlist Obfuscation Task | Checksum: 16b17fd2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.676 ; gain = 0.000 ; free physical = 236777 ; free virtual = 301496
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2649.676 ; gain = 0.004 ; free physical = 236776 ; free virtual = 301494
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 16b17fd2c
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module lstm_gate_18_10_32_1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2735.676 ; gain = 54.004 ; free physical = 236635 ; free virtual = 301348
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.411 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2740.676 ; gain = 59.004 ; free physical = 236652 ; free virtual = 301366
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2965.973 ; gain = 229.301 ; free physical = 236549 ; free virtual = 301262
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 236409 ; free virtual = 301129
Power optimization passes: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2965.973 ; gain = 284.301 ; free physical = 236409 ; free virtual = 301129

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:01 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 236499 ; free virtual = 301214


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design lstm_gate_18_10_32_1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 9244
Number of SRLs augmented: 0  newly gated: 0 Total: 578
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 16b17fd2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 236497 ; free virtual = 301212
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 16b17fd2c
Power optimization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2965.973 ; gain = 316.297 ; free physical = 236504 ; free virtual = 301219
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 24296096 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16b17fd2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 236547 ; free virtual = 301276
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 16b17fd2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 236554 ; free virtual = 301281
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 16b17fd2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 236527 ; free virtual = 301249
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 16b17fd2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 236515 ; free virtual = 301237
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16b17fd2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 236510 ; free virtual = 301232

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 236511 ; free virtual = 301233
Ending Netlist Obfuscation Task | Checksum: 16b17fd2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 236537 ; free virtual = 301259
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2965.973 ; gain = 316.297 ; free physical = 236536 ; free virtual = 301258
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 238145 ; free virtual = 302650
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dca76f0d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 238183 ; free virtual = 302688
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 238647 ; free virtual = 303152

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 06b765fd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 238710 ; free virtual = 303216

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21ff1712

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 238712 ; free virtual = 303218

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21ff1712

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 238711 ; free virtual = 303217
Phase 1 Placer Initialization | Checksum: 21ff1712

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 238710 ; free virtual = 303216

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c4f4893e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 238763 ; free virtual = 303266

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 241572 ; free virtual = 306066

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 5abe8da4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 241550 ; free virtual = 306045
Phase 2 Global Placement | Checksum: d676ad43

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 241474 ; free virtual = 305969

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d676ad43

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 241471 ; free virtual = 305966

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f0184967

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 241360 ; free virtual = 305855

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1918ab078

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 241356 ; free virtual = 305851

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f9a7face

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 241349 ; free virtual = 305844

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11c79e64f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 241227 ; free virtual = 305730

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 382b4df6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 241180 ; free virtual = 305677

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 107d975f8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 241178 ; free virtual = 305675
Phase 3 Detail Placement | Checksum: 107d975f8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 241162 ; free virtual = 305658

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c871d684

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c871d684

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 241032 ; free virtual = 305529
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.039. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1249e95fb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 240995 ; free virtual = 305492
Phase 4.1 Post Commit Optimization | Checksum: 1249e95fb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 240976 ; free virtual = 305473

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1249e95fb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 240990 ; free virtual = 305488

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1249e95fb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 240975 ; free virtual = 305475

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 240973 ; free virtual = 305473
Phase 4.4 Final Placement Cleanup | Checksum: 1c903c790

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 240945 ; free virtual = 305451
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c903c790

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 240926 ; free virtual = 305436
Ending Placer Task | Checksum: 18db00ba9

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 240860 ; free virtual = 305376
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 240871 ; free virtual = 305388
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 240531 ; free virtual = 305059
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 240520 ; free virtual = 305052
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 240445 ; free virtual = 304999
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 240192 ; free virtual = 304767
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e2937417 ConstDB: 0 ShapeSum: ab1c9792 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "weight_2[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_6[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_6[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_6[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_6[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_19[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_19[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_19[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_19[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_19[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_19[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_19[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_19[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_19[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_19[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_19[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_19[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_19[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_19[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_19[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_19[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_19[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_19[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_19[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_19[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_19[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_19[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: ab0df35b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237317 ; free virtual = 301866
Post Restoration Checksum: NetGraph: 70363abe NumContArr: 3ad7b89d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ab0df35b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237323 ; free virtual = 301864

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ab0df35b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237235 ; free virtual = 301776

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ab0df35b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237260 ; free virtual = 301801
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 675bac89

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237498 ; free virtual = 302039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.061  | TNS=0.000  | WHS=0.072  | THS=0.000  |

Phase 2 Router Initialization | Checksum: c5d9703e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237538 ; free virtual = 302079

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a5a882e4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237456 ; free virtual = 302000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 370
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.385  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ec2e79da

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237630 ; free virtual = 302171
Phase 4 Rip-up And Reroute | Checksum: 1ec2e79da

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237630 ; free virtual = 302171

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ec2e79da

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237629 ; free virtual = 302170

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ec2e79da

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237628 ; free virtual = 302169
Phase 5 Delay and Skew Optimization | Checksum: 1ec2e79da

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237628 ; free virtual = 302169

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cf3fe0ee

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237627 ; free virtual = 302168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.385  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cf3fe0ee

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237628 ; free virtual = 302169
Phase 6 Post Hold Fix | Checksum: 1cf3fe0ee

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237628 ; free virtual = 302169

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.851041 %
  Global Horizontal Routing Utilization  = 1.47321 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1391de2fb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237626 ; free virtual = 302168

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1391de2fb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237627 ; free virtual = 302168

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 174fb5c4b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237621 ; free virtual = 302162

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.385  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 174fb5c4b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237616 ; free virtual = 302157
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237654 ; free virtual = 302195

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237653 ; free virtual = 302195
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237651 ; free virtual = 302192
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237644 ; free virtual = 302193
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237592 ; free virtual = 302171
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 237586 ; free virtual = 302157
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2965.973 ; gain = 0.000 ; free physical = 239434 ; free virtual = 303998
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 00:19:58 2022...
