m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/jvctr/0/POLIno_qsys/quartus_project/tcl_scripts/build
T_opt
Z2 !s110 1763409351
VA8JLnc_;DWfX0TjjFHXS=3
04 6 4 work tbench fast 0
=1-e02e0b7e2f6b-691b7dc7-42411-fd4e
R0
!s12f OEM100
!s12b OEM100
!s124 OEM10U191 
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -L sys -L error_adapter_0 -L avalon_st_adapter -L rsp_mux_001 -L rsp_mux -L rsp_demux_008 -L rsp_demux -L cmd_mux_008 -L cmd_mux -L cmd_demux_001 -L cmd_demux -L pulpino_0_avalon_master_lsu_limiter -L router_011 -L router_010 -L router_002 -L router_001 -L router -L jtag_uart_0_avalon_jtag_slave_agent -L pulpino_0_avalon_master_lsu_agent -L onchip_memory2_0_s1_translator -L pulpino_0_avalon_master_instr_translator -L p2b_adapter -L b2p_adapter -L transacto -L p2b -L b2p -L fifo -L timing_adt -L jtag_phy_embedded_in_jtag_master -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L timer_0 -L pulpino_0 -L pio_out -L pio_in -L onchip_memory2_0 -L master_0 -L jtag_uart_0 -L GPIO_EXTRA -L GPIO_0 -L DEBUG +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.3;79
vadc_mock
2/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/adc_mock.v
Z4 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z5 !s110 1763409350
!i10b 1
!s100 1D6K1Dm4C`>nPfaV45aPX3
IE3GhYZ6cQNX1K1jB2hn9D3
S1
R1
w1762974136
8/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/adc_mock.v
F/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/adc_mock.v
!i122 4
L0 1 150
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OL;L;2024.3;79
r1
!s85 0
31
Z8 !s108 1763409350.000000
!s107 /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/adc_mock.v|
!s90 -reportprogress|300|-sv|-work|work|+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb"|/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/adc_mock.v|
!i113 0
Z9 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 !s92 -sv -work work +incdir+\"/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb\" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vpll
2/home/jvctr/0/POLIno_qsys/quartus_project/main_pll/pll_sim/pll.vo
R4
R5
!i10b 1
!s100 Zh[e^i]J21AIJ;B8Db22G2
IbE]<KYhTgOCizBknFA69L3
S1
R1
w1763139926
8/home/jvctr/0/POLIno_qsys/quartus_project/main_pll/pll_sim/pll.vo
F/home/jvctr/0/POLIno_qsys/quartus_project/main_pll/pll_sim/pll.vo
!i122 5
L0 32 264
R6
R7
r1
!s85 0
31
R8
!s107 /home/jvctr/0/POLIno_qsys/quartus_project/main_pll/pll_sim/pll.vo|
!s90 -reportprogress|300|-sv|-work|work|+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/main_pll"|/home/jvctr/0/POLIno_qsys/quartus_project/main_pll/pll_sim/pll.vo|
!i113 0
R9
!s92 -sv -work work +incdir+\"/home/jvctr/0/POLIno_qsys/quartus_project/main_pll\" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vpulpino_qsys_test
2/home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v
R4
R2
!i10b 1
!s100 nl[a<zg<GhZ=QF^:GfiGc1
IjlGblE4`n;I[T@f4CRhM32
S1
R1
w1762893665
8/home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v
F/home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v
!i122 6
L0 1 80
R6
R7
r1
!s85 0
31
R8
!s107 /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v|
!s90 -reportprogress|300|-sv|-work|work|+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/rtl"|/home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v|
!i113 0
R9
!s92 -sv -work work +incdir+\"/home/jvctr/0/POLIno_qsys/quartus_project/rtl\" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vshift_register_bank
2/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/shift_register_bank.v
R4
R5
!i10b 1
!s100 2Zej`b9a6mh]1LIaDmD`>1
ITaT;4jZGhfT8g[j7=NA^D1
S1
R1
w1762964471
8/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/shift_register_bank.v
F/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/shift_register_bank.v
!i122 3
L0 1 49
R6
R7
r1
!s85 0
31
R8
!s107 /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/shift_register_bank.v|
!s90 -reportprogress|300|-sv|-work|work|+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb"|/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/shift_register_bank.v|
!i113 0
R9
R10
R3
vsimple_rom
2/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/simple_rom.v
R4
R5
!i10b 1
!s100 4Pd7GH`BdAlb]GmR_ZD8:1
IzT:BBATjbKJCkD9G>aHRf1
S1
R1
w1762993962
8/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/simple_rom.v
F/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/simple_rom.v
!i122 2
L0 1 22
R6
R7
r1
!s85 0
31
R8
!s107 /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/simple_rom.v|
!s90 -reportprogress|300|-sv|-work|work|+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb"|/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/simple_rom.v|
!i113 0
R9
R10
R3
vsys
2/home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v
R5
!i10b 1
!s100 KF<I@80?_;Nf[a2`=jB>?0
I8`_idLZUT@Al@nQXaiZON3
R1
w1763137277
8/home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v
F/home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v
!i122 0
L0 6 476
R6
R7
r1
!s85 0
31
R8
!s107 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v|
!s90 -reportprogress|300|/home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v|
!i113 0
o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vtbench
2/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv
R4
R2
!i10b 1
!s100 c:RK<BQe]hZO`XMFUFbf?2
Ie39zM8Ui:I6eBGNDN[=Da3
S1
R1
w1763409304
8/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv
F/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv
F/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/debug_after_flag.svh
F/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/gpio_helper.svh
!i122 7
L0 3 499
R6
R7
r1
!s85 0
31
!s108 1763409351.000000
!s107 /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/gpio_helper.svh|/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/debug_after_flag.svh|/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb"|/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv|
!i113 0
R9
R10
R3
