# PipelinedCPU

5 stages

Distributed Controller Architecture

Supports MIPS32 Instruction Sets
